Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Fri Sep 22 16:21:21 2017
| Host         : daq-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705_timing_summary_postroute_physopted.rpt -rpx kc705_timing_summary_postroute_physopted.rpx
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 2576 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.089        0.000                      0                20848        0.037        0.000                      0                20818        0.000        0.000                       0                  8073  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
SYSCLK_P                                                                                                                           {0.000 2.500}        5.000           200.000         
  clk_out1_coregen_sysclk                                                                                                          {0.000 5.000}        10.000          100.000         
  clkfbout_coregen_sysclk                                                                                                          {0.000 2.500}        5.000           200.000         
clk2M                                                                                                                              {0.000 250.000}      500.000         2.000           
clk_2M-1                                                                                                                           {0.000 250.000}      500.000         2.000           
clk_2M-2                                                                                                                           {0.000 250.000}      500.000         2.000           
clk_50M-1                                                                                                                          {0.000 10.000}       20.000          50.000          
clk_50M-2                                                                                                                          {0.000 10.000}       20.000          50.000          
sys_clk                                                                                                                            {0.000 5.000}        10.000          100.000         
xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                       {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                       {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                          {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                         {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                                                                                                                             1.100        0.000                       0                     1  
  clk_out1_coregen_sysclk                                                                                                                6.610        0.000                      0                  189        0.128        0.000                      0                  189        4.600        0.000                       0                   118  
  clkfbout_coregen_sysclk                                                                                                                                                                                                                                                            3.592        0.000                       0                     3  
clk2M                                                                                                                                  494.710        0.000                      0                  841        0.064        0.000                      0                  841      249.600        0.000                       0                   185  
clk_2M-1                                                                                                                               497.398        0.000                      0                  157        0.091        0.000                      0                  157      249.600        0.000                       0                    99  
clk_2M-2                                                                                                                               497.729        0.000                      0                  157        0.077        0.000                      0                  157      249.600        0.000                       0                    99  
clk_50M-1                                                                                                                               17.683        0.000                      0                   85        0.057        0.000                      0                   85        9.600        0.000                       0                    69  
clk_50M-2                                                                                                                               17.639        0.000                      0                   85        0.104        0.000                      0                   85        9.600        0.000                       0                    69  
sys_clk                                                                                                                                  9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    90  
xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz                                                                                                                             3.435        0.000                      0                 7634        0.092        0.000                      0                 7634        2.286        0.000                       0                  3373  
  clk_250mhz                                                                                                                             0.335        0.000                      0                 5766        0.310        0.000                      0                 5766        0.000        0.000                       0                  2586  
  mmcm_fb                                                                                                                                                                                                                                                                            8.929        0.000                       0                     2  
  userclk1                                                                                                                               0.182        0.000                      0                11315        0.037        0.000                      0                11315        0.000        0.000                       0                  3960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2M                    clk_out1_coregen_sysclk        6.788        0.000                      0                    2        1.193        0.000                      0                    2  
clk_2M-1                 clk_out1_coregen_sysclk        7.816        0.000                      0                    1        0.765        0.000                      0                    1  
clk_2M-2                 clk_out1_coregen_sysclk        8.054        0.000                      0                    1        0.642        0.000                      0                    1  
clk_50M-1                clk_out1_coregen_sysclk        8.052        0.000                      0                    1        0.645        0.000                      0                    1  
clk_50M-2                clk_out1_coregen_sysclk        8.057        0.000                      0                    1        0.639        0.000                      0                    1  
clk_out1_coregen_sysclk  clk2M                          5.731        0.000                      0                  113        0.306        0.000                      0                  113  
clk_2M-1                 clk2M                        497.471        0.000                      0                   16        0.302        0.000                      0                   16  
clk_2M-2                 clk2M                        497.406        0.000                      0                   16        0.430        0.000                      0                   16  
userclk1                 clk2M                          3.374        0.000                      0                   15                                                                        
clk_50M-1                clk_2M-1                      17.684        0.000                      0                   16        0.060        0.000                      0                   16  
clk_50M-2                clk_2M-2                      18.053        0.000                      0                   16        0.108        0.000                      0                   16  
clk_2M-1                 clk_50M-1                     18.973        0.000                      0                   16        0.074        0.000                      0                   16  
clk_2M-2                 clk_50M-2                     19.082        0.000                      0                   16        0.091        0.000                      0                   16  
clk_250mhz               clk_125mhz                     0.089        0.000                      0                 5797        0.052        0.000                      0                 5797  
clk_125mhz               clk_250mhz                     0.089        0.000                      0                 5776        0.052        0.000                      0                 5776  
clk2M                    userclk1                     499.384        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk2M                    clk2M                        498.380        0.000                      0                    4        0.222        0.000                      0                    4  
**async_default**        clk_2M-1                 clk_2M-1                     498.665        0.000                      0                    5        0.293        0.000                      0                    5  
**async_default**        clk_out1_coregen_sysclk  clk_2M-1                       8.059        0.000                      0                   16        0.979        0.000                      0                   16  
**async_default**        clk_2M-2                 clk_2M-2                     498.675        0.000                      0                    5        0.345        0.000                      0                    5  
**async_default**        clk_out1_coregen_sysclk  clk_2M-2                       8.383        0.000                      0                   16        0.841        0.000                      0                   16  
**async_default**        clk_out1_coregen_sysclk  clk_50M-1                      8.051        0.000                      0                   69        0.676        0.000                      0                   69  
**async_default**        clk_out1_coregen_sysclk  clk_50M-2                      8.232        0.000                      0                   69        0.318        0.000                      0                   69  
**async_default**        clk_out1_coregen_sysclk  clk_out1_coregen_sysclk        5.601        0.000                      0                   20        1.295        0.000                      0                   20  
**async_default**        userclk1                 userclk1                       2.749        0.000                      0                    5        0.356        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            veto_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.272ns (9.006%)  route 2.748ns (90.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.743     0.672    rst
    SLICE_X120Y146       FDRE                                         r  veto_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.286     8.404    clk
    SLICE_X120Y146                                                    r  veto_cnt_reg[5]/C
                         clock pessimism             -0.682     7.723    
                         clock uncertainty           -0.066     7.656    
    SLICE_X120Y146       FDRE (Setup_fdre_C_R)       -0.374     7.282    veto_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_write_veto_r_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.272ns (8.930%)  route 2.774ns (91.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.769     0.698    rst
    SLICE_X122Y142       FDSE                                         r  fifo_write_veto_r_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332     8.450    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
                         clock pessimism             -0.682     7.769    
                         clock uncertainty           -0.066     7.702    
    SLICE_X122Y142       FDSE (Setup_fdse_C_S)       -0.374     7.328    fifo_write_veto_r_reg
  -------------------------------------------------------------------
                         required time                          7.328    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            veto_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.272ns (9.284%)  route 2.658ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.653     0.581    rst
    SLICE_X121Y145       FDRE                                         r  veto_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.286     8.404    clk
    SLICE_X121Y145                                                    r  veto_cnt_reg[0]/C
                         clock pessimism             -0.682     7.723    
                         clock uncertainty           -0.066     7.656    
    SLICE_X121Y145       FDRE (Setup_fdre_C_R)       -0.397     7.259    veto_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            veto_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.272ns (9.284%)  route 2.658ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.653     0.581    rst
    SLICE_X120Y145       FDRE                                         r  veto_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.286     8.404    clk
    SLICE_X120Y145                                                    r  veto_cnt_reg[3]/C
                         clock pessimism             -0.682     7.723    
                         clock uncertainty           -0.066     7.656    
    SLICE_X120Y145       FDRE (Setup_fdre_C_R)       -0.374     7.282    veto_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            veto_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.272ns (9.339%)  route 2.640ns (90.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.635     0.564    rst
    SLICE_X122Y144       FDRE                                         r  veto_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.333     8.451    clk
    SLICE_X122Y144                                                    r  veto_cnt_reg[8]/C
                         clock pessimism             -0.682     7.770    
                         clock uncertainty           -0.066     7.703    
    SLICE_X122Y144       FDRE (Setup_fdre_C_R)       -0.374     7.329    veto_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            veto_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.272ns (9.591%)  route 2.564ns (90.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.559     0.488    rst
    SLICE_X120Y144       FDRE                                         r  veto_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.286     8.404    clk
    SLICE_X120Y144                                                    r  veto_cnt_reg[1]/C
                         clock pessimism             -0.682     7.723    
                         clock uncertainty           -0.066     7.656    
    SLICE_X120Y144       FDRE (Setup_fdre_C_R)       -0.374     7.282    veto_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            veto_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.272ns (9.591%)  route 2.564ns (90.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.559     0.488    rst
    SLICE_X120Y144       FDRE                                         r  veto_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.286     8.404    clk
    SLICE_X120Y144                                                    r  veto_cnt_reg[2]/C
                         clock pessimism             -0.682     7.723    
                         clock uncertainty           -0.066     7.656    
    SLICE_X120Y144       FDRE (Setup_fdre_C_R)       -0.374     7.282    veto_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_2M_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.272ns (9.659%)  route 2.544ns (90.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.539     0.468    gen_user_clock_ins/RST
    SLICE_X118Y142       FDSE                                         r  gen_user_clock_ins/rst_2M_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.285     8.403    gen_user_clock_ins/CLK_IN
    SLICE_X118Y142                                                    r  gen_user_clock_ins/rst_2M_reg/C
                         clock pessimism             -0.682     7.722    
                         clock uncertainty           -0.066     7.655    
    SLICE_X118Y142       FDSE (Setup_fdse_C_S)       -0.374     7.281    gen_user_clock_ins/rst_2M_reg
  -------------------------------------------------------------------
                         required time                          7.281    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.272ns (9.945%)  route 2.463ns (90.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.458     0.387    gen_user_clock_ins/RST
    SLICE_X118Y143       FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.285     8.403    gen_user_clock_ins/CLK_IN
    SLICE_X118Y143                                                    r  gen_user_clock_ins/rst_cnt_2M_reg[8]/C
                         clock pessimism             -0.682     7.722    
                         clock uncertainty           -0.066     7.655    
    SLICE_X118Y143       FDRE (Setup_fdre_C_R)       -0.374     7.281    gen_user_clock_ins/rst_cnt_2M_reg[8]
  -------------------------------------------------------------------
                         required time                          7.281    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.272ns (9.945%)  route 2.463ns (90.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 r  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 r  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.458     0.387    gen_user_clock_ins/RST
    SLICE_X118Y143       FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.285     8.403    gen_user_clock_ins/CLK_IN
    SLICE_X118Y143                                                    r  gen_user_clock_ins/rst_cnt_2M_reg[9]/C
                         clock pessimism             -0.682     7.722    
                         clock uncertainty           -0.066     7.655    
    SLICE_X118Y143       FDRE (Setup_fdre_C_R)       -0.374     7.281    gen_user_clock_ins/rst_cnt_2M_reg[9]
  -------------------------------------------------------------------
                         required time                          7.281    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  6.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/mem8_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/mem8_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.549    -0.634    gen_user_reset_ins/CLK
    SLICE_X99Y160                                                     r  gen_user_reset_ins/mem8_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_fdre_C_Q)         0.091    -0.543 r  gen_user_reset_ins/mem8_reg1_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.489    gen_user_reset_ins/mem8_reg1[7]
    SLICE_X98Y160        FDRE                                         r  gen_user_reset_ins/mem8_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.748    -0.685    gen_user_reset_ins/CLK
    SLICE_X98Y160                                                     r  gen_user_reset_ins/mem8_reg2_reg[7]/C
                         clock pessimism              0.063    -0.623    
    SLICE_X98Y160        FDRE (Hold_fdre_C_D)         0.006    -0.617    gen_user_reset_ins/mem8_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 veto_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            veto_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.241%)  route 0.100ns (43.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.638    -0.545    clk
    SLICE_X123Y144                                                    r  veto_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y144       FDRE (Prop_fdre_C_Q)         0.100    -0.445 r  veto_cnt_reg[7]/Q
                         net (fo=3, routed)           0.100    -0.345    veto_cnt[7]
    SLICE_X122Y144       LUT4 (Prop_lut4_I2_O)        0.028    -0.317 r  veto_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    n_0_veto_cnt[8]_i_1
    SLICE_X122Y144       FDRE                                         r  veto_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.858    -0.575    clk
    SLICE_X122Y144                                                    r  veto_cnt_reg[8]/C
                         clock pessimism              0.042    -0.534    
    SLICE_X122Y144       FDRE (Hold_fdre_C_D)         0.087    -0.447    veto_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/mem8_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/mem8_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.549    -0.634    gen_user_reset_ins/CLK
    SLICE_X99Y160                                                     r  gen_user_reset_ins/mem8_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_fdre_C_Q)         0.091    -0.543 r  gen_user_reset_ins/mem8_reg1_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.489    gen_user_reset_ins/mem8_reg1[5]
    SLICE_X98Y160        FDRE                                         r  gen_user_reset_ins/mem8_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.748    -0.685    gen_user_reset_ins/CLK
    SLICE_X98Y160                                                     r  gen_user_reset_ins/mem8_reg2_reg[5]/C
                         clock pessimism              0.063    -0.623    
    SLICE_X98Y160        FDRE (Hold_fdre_C_D)         0.004    -0.619    gen_user_reset_ins/mem8_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/wren_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/wren_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.079%)  route 0.100ns (43.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.543    -0.640    gen_user_reset_ins/CLK
    SLICE_X83Y156                                                     r  gen_user_reset_ins/wren_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  gen_user_reset_ins/wren_cnt_reg[1]/Q
                         net (fo=10, routed)          0.100    -0.439    gen_user_reset_ins/wren_cnt_reg__0[1]
    SLICE_X82Y156        LUT6 (Prop_lut6_I3_O)        0.028    -0.411 r  gen_user_reset_ins/wren_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.411    gen_user_reset_ins/p_0_in[5]
    SLICE_X82Y156        FDRE                                         r  gen_user_reset_ins/wren_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.742    -0.691    gen_user_reset_ins/CLK
    SLICE_X82Y156                                                     r  gen_user_reset_ins/wren_cnt_reg[5]/C
                         clock pessimism              0.063    -0.629    
    SLICE_X82Y156        FDRE (Hold_fdre_C_D)         0.087    -0.542    gen_user_reset_ins/wren_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/rst_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.741%)  route 0.083ns (39.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.542    -0.641    gen_user_reset_ins/CLK
    SLICE_X81Y158                                                     r  gen_user_reset_ins/rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDRE (Prop_fdre_C_Q)         0.100    -0.541 r  gen_user_reset_ins/rst_cnt_reg[5]/Q
                         net (fo=4, routed)           0.083    -0.458    gen_user_reset_ins/rst_cnt_reg__0[5]
    SLICE_X80Y158        LUT6 (Prop_lut6_I4_O)        0.028    -0.430 r  gen_user_reset_ins/rst_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.430    gen_user_reset_ins/p_0_in__1[6]
    SLICE_X80Y158        FDRE                                         r  gen_user_reset_ins/rst_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741    -0.692    gen_user_reset_ins/CLK
    SLICE_X80Y158                                                     r  gen_user_reset_ins/rst_cnt_reg[6]/C
                         clock pessimism              0.063    -0.630    
    SLICE_X80Y158        FDRE (Hold_fdre_C_D)         0.061    -0.569    gen_user_reset_ins/rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/mem8_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/mem8_reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.547    -0.636    gen_user_reset_ins/CLK
    SLICE_X95Y160                                                     r  gen_user_reset_ins/mem8_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.536 r  gen_user_reset_ins/mem8_reg2_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.433    gen_user_reset_ins/mem8_reg2[0]
    SLICE_X95Y159        FDRE                                         r  gen_user_reset_ins/mem8_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.747    -0.686    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/mem8_reg3_reg[0]/C
                         clock pessimism              0.066    -0.621    
    SLICE_X95Y159        FDRE (Hold_fdre_C_D)         0.047    -0.574    gen_user_reset_ins/mem8_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/mem8_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/gen_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/mem8_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.091    -0.544 f  gen_user_reset_ins/mem8_reg3_reg[0]/Q
                         net (fo=1, routed)           0.052    -0.492    gen_user_reset_ins/mem8_reg3[0]
    SLICE_X95Y159        LUT6 (Prop_lut6_I2_O)        0.066    -0.426 r  gen_user_reset_ins/gen_reset_i_1/O
                         net (fo=1, routed)           0.000    -0.426    gen_user_reset_ins/gen_reset0
    SLICE_X95Y159        FDRE                                         r  gen_user_reset_ins/gen_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.747    -0.686    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
                         clock pessimism              0.052    -0.635    
    SLICE_X95Y159        FDRE (Hold_fdre_C_D)         0.060    -0.575    gen_user_reset_ins/gen_reset_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/wren_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/wren_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.132ns (50.780%)  route 0.128ns (49.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.543    -0.640    gen_user_reset_ins/CLK
    SLICE_X83Y156                                                     r  gen_user_reset_ins/wren_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  gen_user_reset_ins/wren_cnt_reg[0]/Q
                         net (fo=11, routed)          0.128    -0.412    gen_user_reset_ins/wren_cnt_reg__0[0]
    SLICE_X82Y156        LUT5 (Prop_lut5_I1_O)        0.032    -0.380 r  gen_user_reset_ins/wren_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    gen_user_reset_ins/p_0_in[4]
    SLICE_X82Y156        FDRE                                         r  gen_user_reset_ins/wren_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.742    -0.691    gen_user_reset_ins/CLK
    SLICE_X82Y156                                                     r  gen_user_reset_ins/wren_cnt_reg[4]/C
                         clock pessimism              0.063    -0.629    
    SLICE_X82Y156        FDRE (Hold_fdre_C_D)         0.096    -0.533    gen_user_reset_ins/wren_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/wren_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/wren_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.404%)  route 0.126ns (49.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.543    -0.640    gen_user_reset_ins/CLK
    SLICE_X83Y156                                                     r  gen_user_reset_ins/wren_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156        FDRE (Prop_fdre_C_Q)         0.100    -0.540 r  gen_user_reset_ins/wren_cnt_reg[0]/Q
                         net (fo=11, routed)          0.126    -0.414    gen_user_reset_ins/wren_cnt_reg__0[0]
    SLICE_X82Y156        LUT3 (Prop_lut3_I1_O)        0.028    -0.386 r  gen_user_reset_ins/wren_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    gen_user_reset_ins/p_0_in[2]
    SLICE_X82Y156        FDRE                                         r  gen_user_reset_ins/wren_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.742    -0.691    gen_user_reset_ins/CLK
    SLICE_X82Y156                                                     r  gen_user_reset_ins/wren_cnt_reg[2]/C
                         clock pessimism              0.063    -0.629    
    SLICE_X82Y156        FDRE (Hold_fdre_C_D)         0.087    -0.542    gen_user_reset_ins/wren_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/mem8_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_reset_ins/mem8_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.549    -0.634    gen_user_reset_ins/CLK
    SLICE_X99Y160                                                     r  gen_user_reset_ins/mem8_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.534 r  gen_user_reset_ins/mem8_reg1_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.426    gen_user_reset_ins/mem8_reg1[3]
    SLICE_X98Y160        FDRE                                         r  gen_user_reset_ins/mem8_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.748    -0.685    gen_user_reset_ins/CLK
    SLICE_X98Y160                                                     r  gen_user_reset_ins/mem8_reg2_reg[3]/C
                         clock pessimism              0.063    -0.623    
    SLICE_X98Y160        FDRE (Hold_fdre_C_D)         0.040    -0.583    gen_user_reset_ins/mem8_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_coregen_sysclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { sysclk_ins/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839     10.000  8.161    RAMB18_X3Y64     user_mem8_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y3    sysclk_ins/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750     10.000  9.250    SLICE_X110Y131   ADC_test_ins1/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750     10.000  9.250    SLICE_X110Y131   ADC_test_ins1/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750     10.000  9.250    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750     10.000  9.250    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750     10.000  9.250    SLICE_X116Y145   gen_user_clock_ins/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750     10.000  9.250    SLICE_X118Y145   gen_user_clock_ins/rst_cnt_2M_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750     10.000  9.250    SLICE_X82Y155    gen_user_reset_ins/cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400     5.000   4.600    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     5.000   4.600    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X118Y145   gen_user_clock_ins/rst_cnt_2M_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X99Y160    gen_user_reset_ins/mem8_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X99Y160    gen_user_reset_ins/mem8_reg1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X99Y160    gen_user_reset_ins/mem8_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X99Y160    gen_user_reset_ins/mem8_reg1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X99Y160    gen_user_reset_ins/mem8_reg1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X99Y160    gen_user_reset_ins/mem8_reg1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X99Y160    gen_user_reset_ins/mem8_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X110Y141   ADC_test_ins2/clk_2M_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X108Y141   ADC_test_ins2/clk_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X109Y141   ADC_test_ins2/clk_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X109Y141   ADC_test_ins2/clk_cnt_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350     5.000   4.650    SLICE_X122Y142   fifo_write_veto_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_coregen_sysclk
  To Clock:  clkfbout_coregen_sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_coregen_sysclk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sysclk_ins/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408     5.000   3.592    BUFGCTRL_X0Y12   sysclk_ins/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     5.000   3.929    MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929    MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   5.000   95.000   MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   5.000   208.360  MMCME2_ADV_X1Y1  sysclk_ins/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk2M
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack      494.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             494.708ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 0.345ns (6.351%)  route 5.087ns (93.649%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 501.211 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.534     5.019    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X120Y103       LUT2 (Prop_lut2_I1_O)        0.043     5.062 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_47/O
                         net (fo=1, routed)           1.086     6.148    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_24
    RAMB36_X3Y20         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.211   501.211    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.039   501.250    
                         clock uncertainty           -0.066   501.183    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.855    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.855    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                494.708    

Slack (MET) :             494.710ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.345ns (6.156%)  route 5.259ns (93.844%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 501.369 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         4.091     5.576    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X114Y88        LUT2 (Prop_lut2_I1_O)        0.043     5.619 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.701     6.320    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_13
    RAMB36_X3Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.369   501.369    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055   501.424    
                         clock uncertainty           -0.066   501.358    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   501.030    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        501.030    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                494.710    

Slack (MET) :             494.720ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.345ns (6.290%)  route 5.140ns (93.710%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 501.316 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.829     5.314    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X114Y99        LUT2 (Prop_lut2_I1_O)        0.043     5.357 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.844     6.201    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_18
    RAMB36_X3Y18         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.316   501.316    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y18                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.316    
                         clock uncertainty           -0.066   501.250    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.922    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.921    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                494.720    

Slack (MET) :             495.109ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.345ns (6.604%)  route 4.879ns (93.396%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 501.443 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.605     5.090    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X121Y104       LUT2 (Prop_lut2_I1_O)        0.043     5.133 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_43/O
                         net (fo=1, routed)           0.807     5.940    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_22
    RAMB36_X4Y19         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.443   501.443    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y19                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.443    
                         clock uncertainty           -0.066   501.376    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   501.048    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        501.048    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                495.109    

Slack (MET) :             495.110ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.345ns (6.628%)  route 4.861ns (93.372%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 501.425 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.632     5.117    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X120Y99        LUT2 (Prop_lut2_I1_O)        0.043     5.160 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.762     5.921    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_19
    RAMB36_X4Y18         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.425   501.425    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y18                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.425    
                         clock uncertainty           -0.066   501.359    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   501.031    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        501.031    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                495.110    

Slack (MET) :             495.231ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.345ns (6.969%)  route 4.606ns (93.031%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 501.292 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.237     4.722    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X122Y102       LUT2 (Prop_lut2_I1_O)        0.043     4.765 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.901     5.667    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_15
    RAMB36_X4Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.292   501.292    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.292    
                         clock uncertainty           -0.066   501.226    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.898    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.898    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                495.231    

Slack (MET) :             495.254ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.302ns (6.224%)  route 4.550ns (93.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 501.292 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         4.083     5.568    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.292   501.292    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.292    
                         clock uncertainty           -0.066   501.226    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404   500.822    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                495.254    

Slack (MET) :             495.295ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 0.345ns (6.645%)  route 4.847ns (93.355%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 501.597 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.893     5.378    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X132Y88        LUT2 (Prop_lut2_I1_O)        0.043     5.421 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.487     5.908    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_14
    RAMB36_X5Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.597   501.597    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.597    
                         clock uncertainty           -0.066   501.531    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   501.203    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        501.203    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                495.295    

Slack (MET) :             495.318ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 0.302ns (6.138%)  route 4.618ns (93.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 501.369 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         4.151     5.636    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X3Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.369   501.369    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055   501.424    
                         clock uncertainty           -0.066   501.358    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404   500.954    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.954    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                495.318    

Slack (MET) :             495.340ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.345ns (7.991%)  route 3.972ns (92.008%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.767ns = ( 500.767 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=11, routed)          0.467     1.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O1
    SLICE_X123Y135       LUT2 (Prop_lut2_I1_O)        0.043     1.485 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         2.521     4.006    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X114Y128       LUT2 (Prop_lut2_I1_O)        0.043     4.049 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.984     5.033    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_20
    RAMB36_X3Y26         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.767   500.767    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y26                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   500.767    
                         clock uncertainty           -0.066   500.701    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.373    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.373    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                495.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.091ns (18.526%)  route 0.400ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.335     0.335    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X121Y134                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y134       FDCE (Prop_fdce_C_Q)         0.091     0.426 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]/Q
                         net (fo=15, routed)          0.400     0.827    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/I3[13]
    RAMB36_X4Y26         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.617     0.617    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.617    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.145     0.762    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.107ns (24.129%)  route 0.336ns (75.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.311     0.311    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y136       FDRE (Prop_fdre_C_Q)         0.107     0.418 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.336     0.755    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X118Y135       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.690     0.690    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y135                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.000     0.690    
    SLICE_X118Y135       FDPE (Hold_fdpe_C_CE)       -0.006     0.684    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.100ns (21.481%)  route 0.366ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.421     0.421    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X121Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y133       FDCE (Prop_fdce_C_Q)         0.100     0.521 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=31, routed)          0.366     0.886    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/I3[4]
    RAMB36_X4Y26         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.617     0.617    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.617    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.800    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.100ns (18.148%)  route 0.451ns (81.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.335     0.335    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X121Y134                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y134       FDCE (Prop_fdce_C_Q)         0.100     0.435 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=31, routed)          0.451     0.886    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/I3[10]
    RAMB36_X4Y26         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.617     0.617    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y26                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.617    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.800    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.293ns (66.736%)  route 0.146ns (33.264%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.450     0.450    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X122Y132                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y132       FDCE (Prop_fdce_C_Q)         0.118     0.568 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.146     0.714    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X122Y132       LUT1 (Prop_lut1_I0_O)        0.028     0.742 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.742    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/n_0_gic0.gc0.count[0]_i_2
    SLICE_X122Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.848 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.848    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/n_0_gic0.gc0.count_reg[4]_i_2
    SLICE_X122Y133       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.889 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.889    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/n_0_gic0.gc0.count_reg[4]_i_1
    SLICE_X122Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.700     0.700    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X122Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.010     0.690    
    SLICE_X122Y133       FDCE (Hold_fdce_C_D)         0.092     0.782    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gen_adc_packet_ins/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.156ns (30.104%)  route 0.362ns (69.896%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.309     0.309    gen_adc_packet_ins/CLK
    SLICE_X121Y137                                                    r  gen_adc_packet_ins/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.100     0.409 f  gen_adc_packet_ins/cnt_reg[1]/Q
                         net (fo=8, routed)           0.234     0.644    gen_adc_packet_ins/n_0_cnt_reg[1]
    SLICE_X120Y136       LUT2 (Prop_lut2_I0_O)        0.028     0.672 r  gen_adc_packet_ins/cnt[7]_i_2/O
                         net (fo=1, routed)           0.128     0.800    gen_adc_packet_ins/n_0_cnt[7]_i_2
    SLICE_X121Y136       LUT6 (Prop_lut6_I2_O)        0.028     0.828 r  gen_adc_packet_ins/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.828    gen_adc_packet_ins/cnt[7]
    SLICE_X121Y136       FDRE                                         r  gen_adc_packet_ins/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.668     0.668    gen_adc_packet_ins/CLK
    SLICE_X121Y136                                                    r  gen_adc_packet_ins/cnt_reg[7]/C
                         clock pessimism             -0.010     0.658    
    SLICE_X121Y136       FDRE (Hold_fdre_C_D)         0.061     0.719    gen_adc_packet_ins/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gen_adc_packet_ins/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.128ns (24.606%)  route 0.392ns (75.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.309     0.309    gen_adc_packet_ins/CLK
    SLICE_X121Y137                                                    r  gen_adc_packet_ins/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y137       FDRE (Prop_fdre_C_Q)         0.100     0.409 r  gen_adc_packet_ins/cnt_reg[1]/Q
                         net (fo=8, routed)           0.392     0.802    gen_adc_packet_ins/n_0_cnt_reg[1]
    SLICE_X121Y136       LUT6 (Prop_lut6_I1_O)        0.028     0.830 r  gen_adc_packet_ins/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.830    gen_adc_packet_ins/cnt[5]
    SLICE_X121Y136       FDRE                                         r  gen_adc_packet_ins/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.668     0.668    gen_adc_packet_ins/CLK
    SLICE_X121Y136                                                    r  gen_adc_packet_ins/cnt_reg[5]/C
                         clock pessimism             -0.010     0.658    
    SLICE_X121Y136       FDRE (Hold_fdre_C_D)         0.060     0.718    gen_adc_packet_ins/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.305ns (67.621%)  route 0.146ns (32.379%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.450     0.450    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X122Y132                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y132       FDCE (Prop_fdce_C_Q)         0.118     0.568 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.146     0.714    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X122Y132       LUT1 (Prop_lut1_I0_O)        0.028     0.742 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.742    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/n_0_gic0.gc0.count[0]_i_2
    SLICE_X122Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.848 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.848    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/n_0_gic0.gc0.count_reg[4]_i_2
    SLICE_X122Y133       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.901 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.901    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/n_0_gic0.gc0.count_reg[6]_i_1
    SLICE_X122Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.700     0.700    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X122Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.010     0.690    
    SLICE_X122Y133       FDCE (Hold_fdce_C_D)         0.092     0.782    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 gen_adc_packet_ins/data_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.118ns (13.583%)  route 0.751ns (86.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.535     0.535    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y124       FDSE (Prop_fdse_C_Q)         0.118     0.653 r  gen_adc_packet_ins/data_reg[29]/Q
                         net (fo=8, routed)           0.751     1.404    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/din[6]
    RAMB36_X5Y22         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.988     0.988    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y22                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.988    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.284    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gen_adc_packet_ins/data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.118ns (13.573%)  route 0.751ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.535     0.535    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y124       FDRE (Prop_fdre_C_Q)         0.118     0.653 r  gen_adc_packet_ins/data_reg[26]/Q
                         net (fo=8, routed)           0.751     1.405    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/din[3]
    RAMB36_X5Y22         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.988     0.988    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y22                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.988    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.284    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2M
Waveform:           { 0 250 }
Period:             500.000
Sources:            { gen_user_clock_ins/clk_2M_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X4Y28    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X4Y24    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X3Y23    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X3Y24    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X4Y17    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X3Y18    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X3Y19    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X3Y20    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X4Y20    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB36_X4Y21    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X124Y133  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X119Y133  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X124Y133  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X119Y132  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X119Y133  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X124Y138  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X126Y135  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X124Y138  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X123Y133  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X123Y133  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X124Y132  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X124Y132  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X124Y132  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X124Y132  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X124Y132  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X124Y132  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X130Y136  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X130Y136  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X130Y136  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X130Y136  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-1
  To Clock:  clk_2M-1

Setup :            0  Failing Endpoints,  Worst Slack      497.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.398ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.831ns (36.226%)  route 1.463ns (63.774%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 500.454 - 500.000 ) 
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.786     0.786    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X104Y126                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     1.045 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=11, routed)          0.801     1.847    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X105Y126       LUT4 (Prop_lut4_I3_O)        0.043     1.890 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__2/O
                         net (fo=1, routed)           0.000     1.890    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1_reg_1[0]
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.149 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.149    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/n_0_gmux.gm[3].gms.ms
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.288 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.662     2.949    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/comp1_2
    SLICE_X106Y130       LUT6 (Prop_lut6_I1_O)        0.131     3.080 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     3.080    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X106Y130       FDPE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.454   500.454    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X106Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.027   500.481    
                         clock uncertainty           -0.066   500.415    
    SLICE_X106Y130       FDPE (Setup_fdpe_C_D)        0.064   500.479    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        500.479    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                497.398    

Slack (MET) :             497.587ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.771ns (34.219%)  route 1.482ns (65.781%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 500.488 - 500.000 ) 
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.646     0.646    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X107Y126                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y126       FDCE (Prop_fdce_C_Q)         0.204     0.850 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=6, routed)           0.918     1.768    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I2[4]
    SLICE_X104Y128       LUT4 (Prop_lut4_I3_O)        0.123     1.891 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[2].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg[2]
    SLICE_X104Y128       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.074 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.074    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/n_0_gmux.gm[3].gms.ms
    SLICE_X104Y129       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.207 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.564     2.771    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/comp0_3
    SLICE_X104Y127       LUT6 (Prop_lut6_I3_O)        0.128     2.899 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     2.899    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/I1
    SLICE_X104Y127       FDPE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.488   500.488    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X104Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000   500.488    
                         clock uncertainty           -0.066   500.421    
    SLICE_X104Y127       FDPE (Setup_fdpe_C_D)        0.065   500.486    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        500.486    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                497.587    

Slack (MET) :             497.714ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.440ns (21.309%)  route 1.625ns (78.691%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 500.604 - 500.000 ) 
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.838     0.838    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y128       FDCE (Prop_fdce_C_Q)         0.259     1.097 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           1.104     2.201    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X102Y127       LUT5 (Prop_lut5_I2_O)        0.047     2.248 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_2/O
                         net (fo=4, routed)           0.521     2.769    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/n_0_gc0.count[9]_i_2
    SLICE_X102Y127       LUT4 (Prop_lut4_I2_O)        0.134     2.903 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.903    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[7]
    SLICE_X102Y127       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.604   500.604    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.014   500.618    
                         clock uncertainty           -0.066   500.552    
    SLICE_X102Y127       FDCE (Setup_fdce_C_D)        0.065   500.617    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                497.714    

Slack (MET) :             497.718ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.851ns (46.469%)  route 0.980ns (53.531%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.271ns = ( 500.271 - 500.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.236     0.956 r  ADC_test_ins1/raw_data_reg[9]/Q
                         net (fo=3, routed)           0.512     1.468    ADC_test_ins1/n_0_raw_data_reg[9]
    SLICE_X107Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.382     1.850 r  ADC_test_ins1/raw_data_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.850    ADC_test_ins1/n_0_raw_data_reg[12]_i_2
    SLICE_X107Y135       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.961 r  ADC_test_ins1/raw_data_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.468     2.429    ADC_test_ins1/n_5_raw_data_reg[15]_i_5
    SLICE_X108Y133       LUT4 (Prop_lut4_I3_O)        0.122     2.551 r  ADC_test_ins1/raw_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.551    ADC_test_ins1/raw_data[15]
    SLICE_X108Y133       FDCE                                         r  ADC_test_ins1/raw_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.271   500.271    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[15]/C
                         clock pessimism              0.000   500.271    
                         clock uncertainty           -0.066   500.205    
    SLICE_X108Y133       FDCE (Setup_fdce_C_D)        0.064   500.269    ADC_test_ins1/raw_data_reg[15]
  -------------------------------------------------------------------
                         required time                        500.269    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                497.718    

Slack (MET) :             497.725ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.450ns (21.688%)  route 1.625ns (78.312%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 500.604 - 500.000 ) 
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.838     0.838    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y128       FDCE (Prop_fdce_C_Q)         0.259     1.097 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           1.104     2.201    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X102Y127       LUT5 (Prop_lut5_I2_O)        0.047     2.248 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_2/O
                         net (fo=4, routed)           0.521     2.769    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/n_0_gc0.count[9]_i_2
    SLICE_X102Y127       LUT5 (Prop_lut5_I2_O)        0.144     2.913 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.913    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[8]
    SLICE_X102Y127       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.604   500.604    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.014   500.618    
                         clock uncertainty           -0.066   500.552    
    SLICE_X102Y127       FDCE (Setup_fdce_C_D)        0.086   500.638    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                        500.638    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                497.725    

Slack (MET) :             497.897ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.440ns (20.934%)  route 1.662ns (79.066%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 500.718 - 500.000 ) 
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.838     0.838    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y128       FDCE (Prop_fdce_C_Q)         0.259     1.097 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           1.104     2.201    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X102Y127       LUT5 (Prop_lut5_I2_O)        0.047     2.248 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_2/O
                         net (fo=4, routed)           0.558     2.806    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/n_0_gc0.count[9]_i_2
    SLICE_X102Y128       LUT6 (Prop_lut6_I3_O)        0.134     2.940 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.940    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[9]
    SLICE_X102Y128       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.718   500.718    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.120   500.838    
                         clock uncertainty           -0.066   500.772    
    SLICE_X102Y128       FDCE (Setup_fdce_C_D)        0.065   500.837    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                        500.837    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                497.897    

Slack (MET) :             497.977ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.440ns (24.396%)  route 1.364ns (75.604%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 500.604 - 500.000 ) 
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.838     0.838    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y128       FDCE (Prop_fdce_C_Q)         0.259     1.097 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           1.104     2.201    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X102Y127       LUT5 (Prop_lut5_I2_O)        0.047     2.248 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_2/O
                         net (fo=4, routed)           0.260     2.507    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/n_0_gc0.count[9]_i_2
    SLICE_X102Y127       LUT3 (Prop_lut3_I1_O)        0.134     2.641 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.641    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[6]
    SLICE_X102Y127       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.604   500.604    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.014   500.618    
                         clock uncertainty           -0.066   500.552    
    SLICE_X102Y127       FDCE (Setup_fdce_C_D)        0.066   500.618    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                497.977    

Slack (MET) :             498.076ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.403ns (27.334%)  route 1.071ns (72.666%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.271ns = ( 500.271 - 500.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.236     0.956 f  ADC_test_ins1/raw_data_reg[14]/Q
                         net (fo=3, routed)           0.479     1.435    ADC_test_ins1/n_0_raw_data_reg[14]
    SLICE_X106Y134       LUT4 (Prop_lut4_I0_O)        0.124     1.559 r  ADC_test_ins1/raw_data[15]_i_4/O
                         net (fo=15, routed)          0.592     2.151    ADC_test_ins1/n_0_raw_data[15]_i_4
    SLICE_X108Y133       LUT4 (Prop_lut4_I2_O)        0.043     2.194 r  ADC_test_ins1/raw_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.194    ADC_test_ins1/raw_data[1]
    SLICE_X108Y133       FDCE                                         r  ADC_test_ins1/raw_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.271   500.271    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[1]/C
                         clock pessimism              0.000   500.271    
                         clock uncertainty           -0.066   500.205    
    SLICE_X108Y133       FDCE (Setup_fdce_C_D)        0.065   500.270    ADC_test_ins1/raw_data_reg[1]
  -------------------------------------------------------------------
                         required time                        500.270    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                498.076    

Slack (MET) :             498.195ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.839ns (43.992%)  route 1.068ns (56.008%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 500.609 - 500.000 ) 
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.259     0.763 r  ADC_test_ins1/raw_data_reg[3]/Q
                         net (fo=3, routed)           0.630     1.393    ADC_test_ins1/n_0_raw_data_reg[3]
    SLICE_X107Y132       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     1.631 r  ADC_test_ins1/raw_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.631    ADC_test_ins1/n_0_raw_data_reg[4]_i_2
    SLICE_X107Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.684 r  ADC_test_ins1/raw_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.684    ADC_test_ins1/n_0_raw_data_reg[8]_i_2
    SLICE_X107Y134       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.850 r  ADC_test_ins1/raw_data_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.438     2.288    ADC_test_ins1/n_6_raw_data_reg[12]_i_2
    SLICE_X106Y134       LUT4 (Prop_lut4_I3_O)        0.123     2.411 r  ADC_test_ins1/raw_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.411    ADC_test_ins1/raw_data[10]
    SLICE_X106Y134       FDCE                                         r  ADC_test_ins1/raw_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.609   500.609    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[10]/C
                         clock pessimism              0.000   500.609    
                         clock uncertainty           -0.066   500.543    
    SLICE_X106Y134       FDCE (Setup_fdce_C_D)        0.064   500.607    ADC_test_ins1/raw_data_reg[10]
  -------------------------------------------------------------------
                         required time                        500.607    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                498.195    

Slack (MET) :             498.198ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.409ns (29.788%)  route 0.964ns (70.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.271ns = ( 500.271 - 500.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.236     0.956 f  ADC_test_ins1/raw_data_reg[12]/Q
                         net (fo=3, routed)           0.475     1.431    ADC_test_ins1/n_0_raw_data_reg[12]
    SLICE_X106Y133       LUT6 (Prop_lut6_I4_O)        0.126     1.557 r  ADC_test_ins1/raw_data[15]_i_2/O
                         net (fo=15, routed)          0.489     2.046    ADC_test_ins1/n_0_raw_data[15]_i_2
    SLICE_X108Y133       LUT4 (Prop_lut4_I0_O)        0.047     2.093 r  ADC_test_ins1/raw_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.093    ADC_test_ins1/raw_data[2]
    SLICE_X108Y133       FDCE                                         r  ADC_test_ins1/raw_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.271   500.271    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[2]/C
                         clock pessimism              0.000   500.271    
                         clock uncertainty           -0.066   500.205    
    SLICE_X108Y133       FDCE (Setup_fdce_C_D)        0.086   500.291    ADC_test_ins1/raw_data_reg[2]
  -------------------------------------------------------------------
                         required time                        500.291    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                498.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.433%)  route 0.218ns (68.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.397ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.319     0.319    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDCE (Prop_fdce_C_Q)         0.100     0.419 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=6, routed)           0.218     0.637    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O4[0]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.397     0.397    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.034     0.363    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.546    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.375%)  route 0.101ns (48.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.223     0.223    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.107     0.330 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.101     0.431    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X106Y132       FDRE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.328     0.328    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y132                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                         clock pessimism              0.000     0.328    
    SLICE_X106Y132       FDRE (Hold_fdre_C_D)         0.006     0.334    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.100ns (30.512%)  route 0.228ns (69.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.397ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.319     0.319    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDCE (Prop_fdce_C_Q)         0.100     0.419 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=6, routed)           0.228     0.646    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O4[2]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.397     0.397    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.034     0.363    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.546    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.774%)  route 0.180ns (55.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.405     0.405    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDCE (Prop_fdce_C_Q)         0.118     0.523 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.180     0.703    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[7]
    SLICE_X102Y128       LUT6 (Prop_lut6_I1_O)        0.028     0.731 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.731    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[9]
    SLICE_X102Y128       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.555     0.555    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.011     0.544    
    SLICE_X102Y128       FDCE (Hold_fdce_C_D)         0.087     0.631    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.425%)  route 0.151ns (58.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.469ns
    Source Clock Delay      (SCD):    0.288ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.288     0.288    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131       FDRE (Prop_fdre_C_Q)         0.107     0.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.151     0.546    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X104Y130       FDPE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.469     0.469    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.021     0.448    
    SLICE_X104Y130       FDPE (Hold_fdpe_C_CE)       -0.006     0.442    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.100ns (25.831%)  route 0.287ns (74.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.372     0.372    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X105Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDCE (Prop_fdce_C_Q)         0.100     0.472 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=6, routed)           0.287     0.759    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O2[3]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.011     0.469    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.652    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.742%)  route 0.188ns (56.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.405     0.405    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDPE (Prop_fdpe_C_Q)         0.118     0.523 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.188     0.711    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X102Y128       LUT6 (Prop_lut6_I2_O)        0.028     0.739 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.739    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[5]
    SLICE_X102Y128       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.555     0.555    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.011     0.544    
    SLICE_X102Y128       FDCE (Hold_fdce_C_D)         0.087     0.631    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.175ns (57.163%)  route 0.131ns (42.837%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.428ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.319     0.319    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDCE (Prop_fdce_C_Q)         0.100     0.419 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=6, routed)           0.131     0.550    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O4[0]
    SLICE_X106Y127       LUT2 (Prop_lut2_I1_O)        0.028     0.578 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/greg.gpcry_sym.diff_pntr_pad[3]_i_5/O
                         net (fo=1, routed)           0.000     0.578    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/S[0]
    SLICE_X106Y127       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.625 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.625    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/plusOp[1]
    SLICE_X106Y127       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.428     0.428    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/clk
    SLICE_X106Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/C
                         clock pessimism             -0.011     0.417    
    SLICE_X106Y127       FDCE (Hold_fdce_C_D)         0.092     0.509    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.179ns (51.012%)  route 0.172ns (48.988%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.493ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.319     0.319    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDCE (Prop_fdce_C_Q)         0.100     0.419 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=6, routed)           0.172     0.591    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O4[1]
    SLICE_X107Y127       LUT2 (Prop_lut2_I1_O)        0.028     0.619 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gdiff.gcry_1_sym.diff_pntr_pad[3]_i_4/O
                         net (fo=1, routed)           0.000     0.619    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X107Y127       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.670 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.670    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[3]_i_1
    SLICE_X107Y127       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.493     0.493    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X107Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.011     0.482    
    SLICE_X107Y127       FDCE (Hold_fdce_C_D)         0.071     0.553    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.608%)  route 0.197ns (57.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.405     0.405    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y127                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y127       FDPE (Prop_fdpe_C_Q)         0.118     0.523 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.197     0.720    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X102Y128       LUT2 (Prop_lut2_I0_O)        0.028     0.748 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.748    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[1]
    SLICE_X102Y128       FDCE                                         r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.555     0.555    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X102Y128                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.011     0.544    
    SLICE_X102Y128       FDCE (Hold_fdce_C_D)         0.087     0.631    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2M-1
Waveform:           { 0 250 }
Period:             500.000
Sources:            { ADC_test_ins1/clk_2M_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB18_X3Y50    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839     500.000  498.161  RAMB18_X3Y50    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X104Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X104Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_wr_en_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X102Y128  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X102Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X107Y129  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X107Y129  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X104Y126  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X104Y126  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X102Y128  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X107Y129  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X107Y129  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400     250.000  249.600  SLICE_X107Y130  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400     250.000  249.600  SLICE_X107Y130  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     250.000  249.600  SLICE_X106Y132  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400     250.000  249.600  SLICE_X106Y131  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X102Y128  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X102Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X102Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y129  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y127  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y128  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y128  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y128  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y128  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y129  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X106Y129  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-2
  To Clock:  clk_2M-2

Setup :            0  Failing Endpoints,  Worst Slack      497.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.729ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.795ns (38.144%)  route 1.289ns (61.856%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 500.473 - 500.000 ) 
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.663     0.663    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X115Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y134       FDCE (Prop_fdce_C_Q)         0.223     0.886 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=6, routed)           0.842     1.727    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/O2[0]
    SLICE_X112Y135       LUT4 (Prop_lut4_I2_O)        0.043     1.770 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[0].gm1.m1_i_1__1/O
                         net (fo=1, routed)           0.000     1.770    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg_1[0]
    SLICE_X112Y135       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.029 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.029    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/n_0_gmux.gm[3].gms.ms
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.168 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.448     2.616    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/comp1_2
    SLICE_X113Y134       LUT6 (Prop_lut6_I0_O)        0.131     2.747 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     2.747    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/I1
    SLICE_X113Y134       FDPE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.473   500.473    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X113Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.035   500.508    
                         clock uncertainty           -0.066   500.442    
    SLICE_X113Y134       FDPE (Setup_fdpe_C_D)        0.034   500.476    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        500.476    
                         arrival time                          -2.747    
  -------------------------------------------------------------------
                         slack                                497.729    

Slack (MET) :             497.929ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.856ns (44.527%)  route 1.066ns (55.473%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 500.406 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.557     0.557    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X112Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDCE (Prop_fdce_C_Q)         0.204     0.761 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=6, routed)           0.623     1.384    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O1[0]
    SLICE_X115Y135       LUT4 (Prop_lut4_I2_O)        0.123     1.507 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__2/O
                         net (fo=1, routed)           0.000     1.507    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1_reg_1[0]
    SLICE_X115Y135       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.766 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.766    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/n_0_gmux.gm[3].gms.ms
    SLICE_X115Y136       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     1.905 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.444     2.349    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/comp1_2
    SLICE_X113Y135       LUT6 (Prop_lut6_I1_O)        0.131     2.480 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     2.480    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X113Y135       FDPE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.406   500.406    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.035   500.441    
                         clock uncertainty           -0.066   500.375    
    SLICE_X113Y135       FDPE (Setup_fdpe_C_D)        0.034   500.409    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        500.409    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                497.929    

Slack (MET) :             498.059ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.266ns (16.853%)  route 1.312ns (83.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.569ns = ( 500.569 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.557     0.557    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X113Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y134       FDPE (Prop_fdpe_C_Q)         0.223     0.780 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=5, routed)           0.742     1.522    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_18_out
    SLICE_X115Y134       LUT3 (Prop_lut3_I1_O)        0.043     1.565 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.571     2.136    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.569   500.569    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.020   500.589    
                         clock uncertainty           -0.066   500.523    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328   500.195    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.195    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                498.059    

Slack (MET) :             498.098ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.371ns (20.574%)  route 1.432ns (79.426%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.282ns = ( 500.282 - 500.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.204     0.551 f  ADC_test_ins2/raw_data_reg[8]/Q
                         net (fo=3, routed)           0.801     1.352    ADC_test_ins2/n_0_raw_data_reg[8]
    SLICE_X114Y139       LUT6 (Prop_lut6_I1_O)        0.124     1.476 r  ADC_test_ins2/raw_data[15]_i_3/O
                         net (fo=15, routed)          0.631     2.107    ADC_test_ins2/n_0_raw_data[15]_i_3
    SLICE_X113Y140       LUT4 (Prop_lut4_I1_O)        0.043     2.150 r  ADC_test_ins2/raw_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.150    ADC_test_ins2/raw_data[11]
    SLICE_X113Y140       FDCE                                         r  ADC_test_ins2/raw_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.282   500.282    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[11]/C
                         clock pessimism              0.000   500.282    
                         clock uncertainty           -0.066   500.216    
    SLICE_X113Y140       FDCE (Setup_fdce_C_D)        0.033   500.249    ADC_test_ins2/raw_data_reg[11]
  -------------------------------------------------------------------
                         required time                        500.249    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                498.098    

Slack (MET) :             498.112ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.382ns (21.055%)  route 1.432ns (78.945%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.282ns = ( 500.282 - 500.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.204     0.551 f  ADC_test_ins2/raw_data_reg[8]/Q
                         net (fo=3, routed)           0.801     1.352    ADC_test_ins2/n_0_raw_data_reg[8]
    SLICE_X114Y139       LUT6 (Prop_lut6_I1_O)        0.124     1.476 r  ADC_test_ins2/raw_data[15]_i_3/O
                         net (fo=15, routed)          0.631     2.107    ADC_test_ins2/n_0_raw_data[15]_i_3
    SLICE_X113Y140       LUT4 (Prop_lut4_I1_O)        0.054     2.161 r  ADC_test_ins2/raw_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.161    ADC_test_ins2/raw_data[12]
    SLICE_X113Y140       FDCE                                         r  ADC_test_ins2/raw_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.282   500.282    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[12]/C
                         clock pessimism              0.000   500.282    
                         clock uncertainty           -0.066   500.216    
    SLICE_X113Y140       FDCE (Setup_fdce_C_D)        0.058   500.274    ADC_test_ins2/raw_data_reg[12]
  -------------------------------------------------------------------
                         required time                        500.273    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                498.112    

Slack (MET) :             498.116ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.276ns (17.936%)  route 1.263ns (82.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.476     0.476    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDPE (Prop_fdpe_C_Q)         0.223     0.699 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/Q
                         net (fo=6, routed)           0.558     1.257    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X117Y134       LUT2 (Prop_lut2_I0_O)        0.053     1.310 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=25, routed)          0.705     2.015    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.420   500.131    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.131    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                498.116    

Slack (MET) :             498.152ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.276ns (19.335%)  route 1.151ns (80.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.476     0.476    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDPE (Prop_fdpe_C_Q)         0.223     0.699 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/Q
                         net (fo=6, routed)           0.558     1.257    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X117Y134       LUT2 (Prop_lut2_I0_O)        0.053     1.310 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=25, routed)          0.593     1.904    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.496   500.055    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.055    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                498.152    

Slack (MET) :             498.152ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.276ns (19.335%)  route 1.151ns (80.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.476     0.476    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDPE (Prop_fdpe_C_Q)         0.223     0.699 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/Q
                         net (fo=6, routed)           0.558     1.257    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X117Y134       LUT2 (Prop_lut2_I0_O)        0.053     1.310 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=25, routed)          0.593     1.904    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.496   500.055    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.055    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                498.152    

Slack (MET) :             498.155ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.864ns (49.451%)  route 0.883ns (50.549%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.282ns = ( 500.282 - 500.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.223     0.570 r  ADC_test_ins2/raw_data_reg[1]/Q
                         net (fo=3, routed)           0.449     1.019    ADC_test_ins2/n_0_raw_data_reg[1]
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.321 r  ADC_test_ins2/raw_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.321    ADC_test_ins2/n_0_raw_data_reg[4]_i_2
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.374 r  ADC_test_ins2/raw_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.374    ADC_test_ins2/n_0_raw_data_reg[8]_i_2
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.427 r  ADC_test_ins2/raw_data_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    ADC_test_ins2/n_0_raw_data_reg[12]_i_2
    SLICE_X112Y141       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.538 r  ADC_test_ins2/raw_data_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.434     1.972    ADC_test_ins2/n_5_raw_data_reg[15]_i_5
    SLICE_X113Y140       LUT4 (Prop_lut4_I3_O)        0.122     2.094 r  ADC_test_ins2/raw_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.094    ADC_test_ins2/raw_data[15]
    SLICE_X113Y140       FDCE                                         r  ADC_test_ins2/raw_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.282   500.282    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[15]/C
                         clock pessimism              0.000   500.282    
                         clock uncertainty           -0.066   500.216    
    SLICE_X113Y140       FDCE (Setup_fdce_C_D)        0.034   500.250    ADC_test_ins2/raw_data_reg[15]
  -------------------------------------------------------------------
                         required time                        500.249    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                498.155    

Slack (MET) :             498.158ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.866ns (49.642%)  route 0.878ns (50.358%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.282ns = ( 500.282 - 500.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.223     0.570 r  ADC_test_ins2/raw_data_reg[1]/Q
                         net (fo=3, routed)           0.449     1.019    ADC_test_ins2/n_0_raw_data_reg[1]
    SLICE_X112Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.321 r  ADC_test_ins2/raw_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.321    ADC_test_ins2/n_0_raw_data_reg[4]_i_2
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.374 r  ADC_test_ins2/raw_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.374    ADC_test_ins2/n_0_raw_data_reg[8]_i_2
    SLICE_X112Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.427 r  ADC_test_ins2/raw_data_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.427    ADC_test_ins2/n_0_raw_data_reg[12]_i_2
    SLICE_X112Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.538 r  ADC_test_ins2/raw_data_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.429     1.967    ADC_test_ins2/n_7_raw_data_reg[15]_i_5
    SLICE_X113Y140       LUT4 (Prop_lut4_I3_O)        0.124     2.091 r  ADC_test_ins2/raw_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.091    ADC_test_ins2/raw_data[13]
    SLICE_X113Y140       FDCE                                         r  ADC_test_ins2/raw_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.282   500.282    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[13]/C
                         clock pessimism              0.000   500.282    
                         clock uncertainty           -0.066   500.216    
    SLICE_X113Y140       FDCE (Setup_fdce_C_D)        0.034   500.250    ADC_test_ins2/raw_data_reg[13]
  -------------------------------------------------------------------
                         required time                        500.249    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                498.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.578%)  route 0.181ns (64.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns
    Source Clock Delay      (SCD):    0.273ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.273     0.273    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X117Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y135       FDCE (Prop_fdce_C_Q)         0.100     0.373 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=7, routed)           0.181     0.554    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X115Y134       FDCE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.433     0.433    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X115Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.000     0.433    
    SLICE_X115Y134       FDCE (Hold_fdce_C_D)         0.044     0.477    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.100ns (20.086%)  route 0.398ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.260ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.260     0.260    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X115Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y135       FDCE (Prop_fdce_C_Q)         0.100     0.360 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=6, routed)           0.398     0.758    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O2[8]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.674    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.122%)  route 0.142ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.429ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.262     0.262    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.091     0.353 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.142     0.495    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    SLICE_X113Y136       FDPE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.429     0.429    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y136                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.000     0.429    
    SLICE_X113Y136       FDPE (Hold_fdpe_C_CE)       -0.028     0.401    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.175ns (50.114%)  route 0.174ns (49.886%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns
    Source Clock Delay      (SCD):    0.273ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.273     0.273    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X117Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y135       FDCE (Prop_fdce_C_Q)         0.100     0.373 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=9, routed)           0.174     0.547    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X114Y134       LUT2 (Prop_lut2_I0_O)        0.028     0.575 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gdiff.gcry_1_sym.diff_pntr_pad[7]_i_3/O
                         net (fo=1, routed)           0.000     0.575    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/I1[2]
    SLICE_X114Y134       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.622 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.622    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/n_5_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1
    SLICE_X114Y134       FDCE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.433     0.433    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X114Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.000     0.433    
    SLICE_X114Y134       FDCE (Hold_fdce_C_D)         0.092     0.525    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.175ns (49.148%)  route 0.181ns (50.852%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns
    Source Clock Delay      (SCD):    0.273ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.273     0.273    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X117Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y135       FDCE (Prop_fdce_C_Q)         0.100     0.373 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=7, routed)           0.181     0.554    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X114Y134       LUT2 (Prop_lut2_I0_O)        0.028     0.582 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gdiff.gcry_1_sym.diff_pntr_pad[7]_i_4/O
                         net (fo=1, routed)           0.000     0.582    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/I1[1]
    SLICE_X114Y134       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.629 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.629    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/n_6_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1
    SLICE_X114Y134       FDCE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.433     0.433    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X114Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.000     0.433    
    SLICE_X114Y134       FDCE (Hold_fdce_C_D)         0.092     0.525    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.235ns (63.850%)  route 0.133ns (36.150%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.433ns
    Source Clock Delay      (SCD):    0.273ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.273     0.273    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X117Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y135       FDCE (Prop_fdce_C_Q)         0.100     0.373 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=7, routed)           0.133     0.506    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/wr_pntr_plus1_pad[5]
    SLICE_X114Y134       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.135     0.641 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.641    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/n_4_gdiff.gcry_1_sym.diff_pntr_pad_reg[7]_i_1
    SLICE_X114Y134       FDCE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.433     0.433    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X114Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.000     0.433    
    SLICE_X114Y134       FDCE (Hold_fdce_C_D)         0.092     0.525    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.458%)  route 0.074ns (42.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.309     0.309    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X112Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDCE (Prop_fdce_C_Q)         0.100     0.409 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.074     0.483    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X112Y134       FDCE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.363     0.363    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X112Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.054     0.309    
    SLICE_X112Y134       FDCE (Hold_fdce_C_D)         0.047     0.356    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.100ns (22.521%)  route 0.344ns (77.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.359ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.359     0.359    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X115Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y134       FDCE (Prop_fdce_C_Q)         0.100     0.459 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=6, routed)           0.344     0.803    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O2[1]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.674    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.946%)  route 0.134ns (51.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.268     0.268    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDPE (Prop_fdpe_C_Q)         0.100     0.368 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/Q
                         net (fo=5, routed)           0.134     0.502    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_2_out
    SLICE_X113Y134       LUT6 (Prop_lut6_I5_O)        0.028     0.530 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     0.530    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/I1
    SLICE_X113Y134       FDPE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.363     0.363    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X113Y134                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.026     0.337    
    SLICE_X113Y134       FDPE (Hold_fdpe_C_D)         0.060     0.397    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.375%)  route 0.101ns (48.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.190     0.190    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X110Y138                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.107     0.297 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.101     0.398    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X110Y137       FDPE                                         r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.268     0.268    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X110Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.000     0.268    
    SLICE_X110Y137       FDPE (Hold_fdpe_C_CE)       -0.006     0.262    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2M-2
Waveform:           { 0 250 }
Period:             500.000
Sources:            { ADC_test_ins2/clk_2M_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839     500.000  498.161  RAMB18_X4Y54    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839     500.000  498.161  RAMB18_X4Y54    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X117Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X112Y137  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X114Y135  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/C
Min Period        n/a     FDCE/C              n/a            0.750     500.000  499.250  SLICE_X114Y135  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X117Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X112Y137  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X112Y137  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X115Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X115Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400     250.000  249.600  SLICE_X117Y135  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350     250.000  249.650  SLICE_X117Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/gpes.prog_empty_i_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X116Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X116Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X116Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X116Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X117Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_rd_en_i_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X117Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.ram_wr_en_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350     250.000  249.650  SLICE_X113Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     250.000  249.650  SLICE_X112Y134  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M-1
  To Clock:  clk_50M-1

Setup :            0  Failing Endpoints,  Worst Slack       17.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.683ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.309ns (13.470%)  route 1.985ns (86.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.964     2.656    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X104Y133       LUT6 (Prop_lut6_I4_O)        0.043     2.699 r  ADC_test_ins1/ADC_SDO[12]_i_1/O
                         net (fo=1, routed)           0.000     2.699    ADC_test_ins1/n_0_ADC_SDO[12]_i_1
    SLICE_X104Y133       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X104Y133                                                    r  ADC_test_ins1/ADC_SDO_reg[12]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X104Y133       FDCE (Setup_fdce_C_D)        0.065    20.382    ADC_test_ins1/ADC_SDO_reg[12]
  -------------------------------------------------------------------
                         required time                         20.382    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 17.683    

Slack (MET) :             17.698ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.309ns (13.329%)  route 2.009ns (86.671%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 20.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.988     2.680    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X105Y132       LUT6 (Prop_lut6_I2_O)        0.043     2.723 r  ADC_test_ins1/ADC_SDO[3]_i_1/O
                         net (fo=1, routed)           0.000     2.723    ADC_test_ins1/n_0_ADC_SDO[3]_i_1
    SLICE_X105Y132       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.454    20.454    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[3]/C
                         clock pessimism              0.000    20.454    
                         clock uncertainty           -0.066    20.388    
    SLICE_X105Y132       FDCE (Setup_fdce_C_D)        0.033    20.421    ADC_test_ins1/ADC_SDO_reg[3]
  -------------------------------------------------------------------
                         required time                         20.421    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                 17.698    

Slack (MET) :             17.700ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.309ns (13.574%)  route 1.967ns (86.426%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.946     2.639    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X104Y133       LUT6 (Prop_lut6_I2_O)        0.043     2.682 r  ADC_test_ins1/ADC_SDO[11]_i_1/O
                         net (fo=1, routed)           0.000     2.682    ADC_test_ins1/n_0_ADC_SDO[11]_i_1
    SLICE_X104Y133       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X104Y133                                                    r  ADC_test_ins1/ADC_SDO_reg[11]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X104Y133       FDCE (Setup_fdce_C_D)        0.064    20.381    ADC_test_ins1/ADC_SDO_reg[11]
  -------------------------------------------------------------------
                         required time                         20.381    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 17.700    

Slack (MET) :             17.797ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.309ns (13.917%)  route 1.911ns (86.083%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 20.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.890     2.582    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X105Y132       LUT6 (Prop_lut6_I2_O)        0.043     2.625 r  ADC_test_ins1/ADC_SDO[6]_i_1/O
                         net (fo=1, routed)           0.000     2.625    ADC_test_ins1/n_0_ADC_SDO[6]_i_1
    SLICE_X105Y132       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.454    20.454    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[6]/C
                         clock pessimism              0.000    20.454    
                         clock uncertainty           -0.066    20.388    
    SLICE_X105Y132       FDCE (Setup_fdce_C_D)        0.034    20.422    ADC_test_ins1/ADC_SDO_reg[6]
  -------------------------------------------------------------------
                         required time                         20.422    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                 17.797    

Slack (MET) :             17.823ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.309ns (14.339%)  route 1.846ns (85.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.825     2.517    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X104Y133       LUT6 (Prop_lut6_I4_O)        0.043     2.560 r  ADC_test_ins1/ADC_SDO[9]_i_1/O
                         net (fo=1, routed)           0.000     2.560    ADC_test_ins1/n_0_ADC_SDO[9]_i_1
    SLICE_X104Y133       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X104Y133                                                    r  ADC_test_ins1/ADC_SDO_reg[9]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X104Y133       FDCE (Setup_fdce_C_D)        0.066    20.383    ADC_test_ins1/ADC_SDO_reg[9]
  -------------------------------------------------------------------
                         required time                         20.383    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 17.823    

Slack (MET) :             17.824ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.309ns (14.089%)  route 1.884ns (85.911%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 20.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.863     2.555    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X105Y132       LUT6 (Prop_lut6_I2_O)        0.043     2.598 r  ADC_test_ins1/ADC_SDO[2]_i_1/O
                         net (fo=1, routed)           0.000     2.598    ADC_test_ins1/n_0_ADC_SDO[2]_i_1
    SLICE_X105Y132       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.454    20.454    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[2]/C
                         clock pessimism              0.000    20.454    
                         clock uncertainty           -0.066    20.388    
    SLICE_X105Y132       FDCE (Setup_fdce_C_D)        0.034    20.422    ADC_test_ins1/ADC_SDO_reg[2]
  -------------------------------------------------------------------
                         required time                         20.422    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                 17.824    

Slack (MET) :             17.904ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.309ns (14.621%)  route 1.804ns (85.379%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 20.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.783     2.475    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X105Y132       LUT6 (Prop_lut6_I4_O)        0.043     2.518 r  ADC_test_ins1/ADC_SDO[4]_i_1/O
                         net (fo=1, routed)           0.000     2.518    ADC_test_ins1/n_0_ADC_SDO[4]_i_1
    SLICE_X105Y132       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.454    20.454    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[4]/C
                         clock pessimism              0.000    20.454    
                         clock uncertainty           -0.066    20.388    
    SLICE_X105Y132       FDCE (Setup_fdce_C_D)        0.034    20.422    ADC_test_ins1/ADC_SDO_reg[4]
  -------------------------------------------------------------------
                         required time                         20.422    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 17.904    

Slack (MET) :             17.947ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.309ns (15.030%)  route 1.747ns (84.970%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 20.441 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.726     2.418    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X107Y131       LUT6 (Prop_lut6_I4_O)        0.043     2.461 r  ADC_test_ins1/ADC_SDO[8]_i_1/O
                         net (fo=1, routed)           0.000     2.461    ADC_test_ins1/n_0_ADC_SDO[8]_i_1
    SLICE_X107Y131       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.441    20.441    ADC_test_ins1/clk_50M
    SLICE_X107Y131                                                    r  ADC_test_ins1/ADC_SDO_reg[8]/C
                         clock pessimism              0.000    20.441    
                         clock uncertainty           -0.066    20.375    
    SLICE_X107Y131       FDCE (Setup_fdce_C_D)        0.033    20.408    ADC_test_ins1/ADC_SDO_reg[8]
  -------------------------------------------------------------------
                         required time                         20.408    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 17.947    

Slack (MET) :             17.949ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.309ns (15.037%)  route 1.746ns (84.963%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 20.441 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.725     2.417    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X107Y131       LUT6 (Prop_lut6_I2_O)        0.043     2.460 r  ADC_test_ins1/ADC_SDO[10]_i_1/O
                         net (fo=1, routed)           0.000     2.460    ADC_test_ins1/n_0_ADC_SDO[10]_i_1
    SLICE_X107Y131       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.441    20.441    ADC_test_ins1/clk_50M
    SLICE_X107Y131                                                    r  ADC_test_ins1/ADC_SDO_reg[10]/C
                         clock pessimism              0.000    20.441    
                         clock uncertainty           -0.066    20.375    
    SLICE_X107Y131       FDCE (Setup_fdce_C_D)        0.034    20.409    ADC_test_ins1/ADC_SDO_reg[10]
  -------------------------------------------------------------------
                         required time                         20.409    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 17.949    

Slack (MET) :             18.095ns  (required time - arrival time)
  Source:                 ADC_test_ins1/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.309ns (15.812%)  route 1.645ns (84.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 20.454 - 20.000 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y137       FDCE (Prop_fdce_C_Q)         0.223     0.628 f  ADC_test_ins1/cnv_reg_reg/Q
                         net (fo=42, routed)          1.021     1.649    ADC_test_ins1/n_0_cnv_reg_reg
    SLICE_X108Y130       LUT5 (Prop_lut5_I4_O)        0.043     1.692 r  ADC_test_ins1/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.624     2.316    ADC_test_ins1/n_0_ADC_SDO[15]_i_3
    SLICE_X104Y132       LUT6 (Prop_lut6_I2_O)        0.043     2.359 r  ADC_test_ins1/ADC_SDO[7]_i_1/O
                         net (fo=1, routed)           0.000     2.359    ADC_test_ins1/n_0_ADC_SDO[7]_i_1
    SLICE_X104Y132       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.454    20.454    ADC_test_ins1/clk_50M
    SLICE_X104Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[7]/C
                         clock pessimism              0.000    20.454    
                         clock uncertainty           -0.066    20.388    
    SLICE_X104Y132       FDCE (Setup_fdce_C_D)        0.066    20.454    ADC_test_ins1/ADC_SDO_reg[7]
  -------------------------------------------------------------------
                         required time                         20.454    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 18.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ADC_test_ins1/data_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/data_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.455%)  route 0.111ns (46.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.318     0.318    ADC_test_ins1/clk_50M
    SLICE_X109Y132                                                    r  ADC_test_ins1/data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDCE (Prop_fdce_C_Q)         0.100     0.418 r  ADC_test_ins1/data_cnt_reg[3]/Q
                         net (fo=9, routed)           0.111     0.529    ADC_test_ins1/data_cnt_reg__0[3]
    SLICE_X108Y131       LUT6 (Prop_lut6_I1_O)        0.028     0.557 r  ADC_test_ins1/data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.557    ADC_test_ins1/p_0_in__0[5]
    SLICE_X108Y131       FDCE                                         r  ADC_test_ins1/data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.413     0.413    ADC_test_ins1/clk_50M
    SLICE_X108Y131                                                    r  ADC_test_ins1/data_cnt_reg[5]/C
                         clock pessimism              0.000     0.413    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.087     0.500    ADC_test_ins1/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ADC_test_ins1/data_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/data_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.233%)  route 0.112ns (46.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.318     0.318    ADC_test_ins1/clk_50M
    SLICE_X109Y132                                                    r  ADC_test_ins1/data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDCE (Prop_fdce_C_Q)         0.100     0.418 r  ADC_test_ins1/data_cnt_reg[3]/Q
                         net (fo=9, routed)           0.112     0.530    ADC_test_ins1/data_cnt_reg__0[3]
    SLICE_X108Y131       LUT6 (Prop_lut6_I0_O)        0.028     0.558 r  ADC_test_ins1/data_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.558    ADC_test_ins1/p_0_in__0[4]
    SLICE_X108Y131       FDCE                                         r  ADC_test_ins1/data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.413     0.413    ADC_test_ins1/clk_50M
    SLICE_X108Y131                                                    r  ADC_test_ins1/data_cnt_reg[4]/C
                         clock pessimism              0.000     0.413    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.087     0.500    ADC_test_ins1/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_SDO_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.526%)  route 0.111ns (48.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.299     0.299    ADC_test_ins1/clk_50M
    SLICE_X104Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y132       FDCE (Prop_fdce_C_Q)         0.118     0.417 r  ADC_test_ins1/ADC_SDO_reg[7]/Q
                         net (fo=2, routed)           0.111     0.528    ADC_test_ins1/n_0_ADC_SDO_reg[7]
    SLICE_X105Y130       FDCE                                         r  ADC_test_ins1/ADC_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[7]/C
                         clock pessimism             -0.013     0.413    
    SLICE_X105Y130       FDCE (Hold_fdce_C_D)         0.043     0.456    ADC_test_ins1/ADC_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_SDO_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.526%)  route 0.111ns (48.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.299     0.299    ADC_test_ins1/clk_50M
    SLICE_X104Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y132       FDCE (Prop_fdce_C_Q)         0.118     0.417 r  ADC_test_ins1/ADC_SDO_reg[5]/Q
                         net (fo=2, routed)           0.111     0.528    ADC_test_ins1/n_0_ADC_SDO_reg[5]
    SLICE_X105Y130       FDCE                                         r  ADC_test_ins1/ADC_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[5]/C
                         clock pessimism             -0.013     0.413    
    SLICE_X105Y130       FDCE (Hold_fdce_C_D)         0.041     0.454    ADC_test_ins1/ADC_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ADC_test_ins1/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.057%)  route 0.119ns (44.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.318     0.318    ADC_test_ins1/clk_50M
    SLICE_X108Y132                                                    r  ADC_test_ins1/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y132       FDCE (Prop_fdce_C_Q)         0.118     0.436 r  ADC_test_ins1/data_cnt_reg[0]/Q
                         net (fo=11, routed)          0.119     0.555    ADC_test_ins1/data_cnt_reg__0[0]
    SLICE_X108Y131       LUT6 (Prop_lut6_I2_O)        0.028     0.583 r  ADC_test_ins1/ADC_SDO[15]_i_1/O
                         net (fo=1, routed)           0.000     0.583    ADC_test_ins1/n_0_ADC_SDO[15]_i_1
    SLICE_X108Y131       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.413     0.413    ADC_test_ins1/clk_50M
    SLICE_X108Y131                                                    r  ADC_test_ins1/ADC_SDO_reg[15]/C
                         clock pessimism              0.000     0.413    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.087     0.500    ADC_test_ins1/ADC_SDO_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.031%)  route 0.200ns (60.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.413ns
    Source Clock Delay      (SCD):    0.244ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.244     0.244    ADC_test_ins1/clk_50M
    SLICE_X107Y134                                                    r  ADC_test_ins1/raw_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y134       FDCE (Prop_fdce_C_Q)         0.100     0.344 r  ADC_test_ins1/raw_data_r_reg[14]/Q
                         net (fo=1, routed)           0.200     0.544    ADC_test_ins1/data1[14]
    SLICE_X108Y131       LUT6 (Prop_lut6_I0_O)        0.028     0.572 r  ADC_test_ins1/ADC_SDO[14]_i_1/O
                         net (fo=1, routed)           0.000     0.572    ADC_test_ins1/n_0_ADC_SDO[14]_i_1
    SLICE_X108Y131       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.413     0.413    ADC_test_ins1/clk_50M
    SLICE_X108Y131                                                    r  ADC_test_ins1/ADC_SDO_reg[14]/C
                         clock pessimism             -0.013     0.400    
    SLICE_X108Y131       FDCE (Hold_fdce_C_D)         0.087     0.487    ADC_test_ins1/ADC_SDO_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_SDO_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.282%)  route 0.161ns (61.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    0.285ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.285     0.285    ADC_test_ins1/clk_50M
    SLICE_X107Y131                                                    r  ADC_test_ins1/ADC_SDO_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDCE (Prop_fdce_C_Q)         0.100     0.385 r  ADC_test_ins1/ADC_SDO_reg[10]/Q
                         net (fo=2, routed)           0.161     0.546    ADC_test_ins1/n_0_ADC_SDO_reg[10]
    SLICE_X105Y130       FDCE                                         r  ADC_test_ins1/ADC_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[10]/C
                         clock pessimism             -0.013     0.413    
    SLICE_X105Y130       FDCE (Hold_fdce_C_D)         0.038     0.451    ADC_test_ins1/ADC_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.190%)  route 0.122ns (48.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.249     0.249    ADC_test_ins1/clk_50M
    SLICE_X107Y132                                                    r  ADC_test_ins1/raw_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDCE (Prop_fdce_C_Q)         0.100     0.349 r  ADC_test_ins1/raw_data_r_reg[2]/Q
                         net (fo=1, routed)           0.122     0.471    ADC_test_ins1/data13[2]
    SLICE_X105Y132       LUT6 (Prop_lut6_I0_O)        0.028     0.499 r  ADC_test_ins1/ADC_SDO[2]_i_1/O
                         net (fo=1, routed)           0.000     0.499    ADC_test_ins1/n_0_ADC_SDO[2]_i_1
    SLICE_X105Y132       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.350     0.350    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[2]/C
                         clock pessimism             -0.013     0.337    
    SLICE_X105Y132       FDCE (Hold_fdce_C_D)         0.060     0.397    ADC_test_ins1/ADC_SDO_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_SDO_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.355%)  route 0.191ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.434ns
    Source Clock Delay      (SCD):    0.285ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.285     0.285    ADC_test_ins1/clk_50M
    SLICE_X107Y131                                                    r  ADC_test_ins1/ADC_SDO_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y131       FDCE (Prop_fdce_C_Q)         0.100     0.385 r  ADC_test_ins1/ADC_SDO_reg[8]/Q
                         net (fo=2, routed)           0.191     0.576    ADC_test_ins1/n_0_ADC_SDO_reg[8]
    SLICE_X105Y129       FDCE                                         r  ADC_test_ins1/ADC_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.434     0.434    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[8]/C
                         clock pessimism             -0.013     0.421    
    SLICE_X105Y129       FDCE (Hold_fdce_C_D)         0.049     0.470    ADC_test_ins1/ADC_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.155ns (53.878%)  route 0.133ns (46.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.254     0.254    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y133       FDCE (Prop_fdce_C_Q)         0.091     0.345 r  ADC_test_ins1/raw_data_r_reg[7]/Q
                         net (fo=1, routed)           0.133     0.478    ADC_test_ins1/data8[7]
    SLICE_X104Y132       LUT6 (Prop_lut6_I0_O)        0.064     0.542 r  ADC_test_ins1/ADC_SDO[7]_i_1/O
                         net (fo=1, routed)           0.000     0.542    ADC_test_ins1/n_0_ADC_SDO[7]_i_1
    SLICE_X104Y132       FDCE                                         r  ADC_test_ins1/ADC_SDO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.350     0.350    ADC_test_ins1/clk_50M
    SLICE_X104Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[7]/C
                         clock pessimism             -0.013     0.337    
    SLICE_X104Y132       FDCE (Hold_fdce_C_D)         0.087     0.424    ADC_test_ins1/ADC_SDO_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M-1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ADC_test_ins1/clk_50M_r_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y129  ADC_test_ins1/ADC_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y129  ADC_test_ins1/ADC_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y129  ADC_test_ins1/ADC_data_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X109Y132  ADC_test_ins1/data_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y130  ADC_test_ins1/raw_data_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X109Y130  ADC_test_ins1/raw_data_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X109Y132  ADC_test_ins1/data_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X109Y130  ADC_test_ins1/raw_data_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X105Y133  ADC_test_ins1/raw_data_r_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X105Y130  ADC_test_ins1/raw_data_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X105Y130  ADC_test_ins1/raw_data_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X109Y130  ADC_test_ins1/raw_data_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X105Y129  ADC_test_ins1/ADC_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X104Y133  ADC_test_ins1/ADC_SDO_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X104Y133  ADC_test_ins1/ADC_SDO_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X108Y131  ADC_test_ins1/ADC_SDO_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X108Y131  ADC_test_ins1/ADC_SDO_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X104Y133  ADC_test_ins1/ADC_SDO_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X105Y133  ADC_test_ins1/ADC_data_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X105Y133  ADC_test_ins1/ADC_data_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X108Y131  ADC_test_ins1/data_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X108Y131  ADC_test_ins1/data_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X107Y133  ADC_test_ins1/raw_data_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M-2
  To Clock:  clk_50M-2

Setup :            0  Failing Endpoints,  Worst Slack       17.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.639ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.447ns (18.945%)  route 1.912ns (81.055%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 20.457 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.842     2.650    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X119Y139       LUT6 (Prop_lut6_I4_O)        0.136     2.786 r  ADC_test_ins2/ADC_SDO[4]_i_1/O
                         net (fo=1, routed)           0.000     2.786    ADC_test_ins2/n_0_ADC_SDO[4]_i_1
    SLICE_X119Y139       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.457    20.457    ADC_test_ins2/clk_50M
    SLICE_X119Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[4]/C
                         clock pessimism              0.000    20.457    
                         clock uncertainty           -0.066    20.391    
    SLICE_X119Y139       FDCE (Setup_fdce_C_D)        0.034    20.425    ADC_test_ins2/ADC_SDO_reg[4]
  -------------------------------------------------------------------
                         required time                         20.425    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 17.639    

Slack (MET) :             17.757ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.447ns (19.655%)  route 1.827ns (80.345%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 20.459 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.757     2.564    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X120Y139       LUT6 (Prop_lut6_I4_O)        0.136     2.700 r  ADC_test_ins2/ADC_SDO[12]_i_1/O
                         net (fo=1, routed)           0.000     2.700    ADC_test_ins2/n_0_ADC_SDO[12]_i_1
    SLICE_X120Y139       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.459    20.459    ADC_test_ins2/clk_50M
    SLICE_X120Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[12]/C
                         clock pessimism              0.000    20.459    
                         clock uncertainty           -0.066    20.393    
    SLICE_X120Y139       FDCE (Setup_fdce_C_D)        0.064    20.457    ADC_test_ins2/ADC_SDO_reg[12]
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 17.757    

Slack (MET) :             17.827ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.450ns (21.074%)  route 1.685ns (78.926%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.223     1.908    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT2 (Prop_lut2_I1_O)        0.054     1.962 r  ADC_test_ins2/ADC_SDO[0]_i_3/O
                         net (fo=1, routed)           0.463     2.425    ADC_test_ins2/n_0_ADC_SDO[0]_i_3
    SLICE_X118Y140       LUT6 (Prop_lut6_I3_O)        0.137     2.562 r  ADC_test_ins2/ADC_SDO[0]_i_1/O
                         net (fo=1, routed)           0.000     2.562    ADC_test_ins2/n_0_ADC_SDO[0]_i_1
    SLICE_X118Y140       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.390    20.390    ADC_test_ins2/clk_50M
    SLICE_X118Y140                                                    r  ADC_test_ins2/ADC_SDO_reg[0]/C
                         clock pessimism              0.000    20.390    
                         clock uncertainty           -0.066    20.323    
    SLICE_X118Y140       FDCE (Setup_fdce_C_D)        0.065    20.388    ADC_test_ins2/ADC_SDO_reg[0]
  -------------------------------------------------------------------
                         required time                         20.388    
                         arrival time                          -2.562    
  -------------------------------------------------------------------
                         slack                                 17.827    

Slack (MET) :             17.846ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.447ns (20.767%)  route 1.705ns (79.233%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 20.457 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.635     2.443    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X119Y139       LUT6 (Prop_lut6_I2_O)        0.136     2.579 r  ADC_test_ins2/ADC_SDO[10]_i_1/O
                         net (fo=1, routed)           0.000     2.579    ADC_test_ins2/n_0_ADC_SDO[10]_i_1
    SLICE_X119Y139       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.457    20.457    ADC_test_ins2/clk_50M
    SLICE_X119Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[10]/C
                         clock pessimism              0.000    20.457    
                         clock uncertainty           -0.066    20.391    
    SLICE_X119Y139       FDCE (Setup_fdce_C_D)        0.034    20.425    ADC_test_ins2/ADC_SDO_reg[10]
  -------------------------------------------------------------------
                         required time                         20.425    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                 17.846    

Slack (MET) :             17.856ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.447ns (20.572%)  route 1.726ns (79.428%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 20.457 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.656     2.463    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X120Y140       LUT6 (Prop_lut6_I2_O)        0.136     2.599 r  ADC_test_ins2/ADC_SDO[11]_i_1/O
                         net (fo=1, routed)           0.000     2.599    ADC_test_ins2/n_0_ADC_SDO[11]_i_1
    SLICE_X120Y140       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.457    20.457    ADC_test_ins2/clk_50M
    SLICE_X120Y140                                                    r  ADC_test_ins2/ADC_SDO_reg[11]/C
                         clock pessimism              0.000    20.457    
                         clock uncertainty           -0.066    20.391    
    SLICE_X120Y140       FDCE (Setup_fdce_C_D)        0.064    20.455    ADC_test_ins2/ADC_SDO_reg[11]
  -------------------------------------------------------------------
                         required time                         20.455    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                 17.856    

Slack (MET) :             17.868ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.447ns (20.654%)  route 1.717ns (79.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 20.459 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.647     2.454    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X120Y139       LUT6 (Prop_lut6_I2_O)        0.136     2.590 r  ADC_test_ins2/ADC_SDO[3]_i_1/O
                         net (fo=1, routed)           0.000     2.590    ADC_test_ins2/n_0_ADC_SDO[3]_i_1
    SLICE_X120Y139       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.459    20.459    ADC_test_ins2/clk_50M
    SLICE_X120Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[3]/C
                         clock pessimism              0.000    20.459    
                         clock uncertainty           -0.066    20.393    
    SLICE_X120Y139       FDCE (Setup_fdce_C_D)        0.065    20.458    ADC_test_ins2/ADC_SDO_reg[3]
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                          -2.590    
  -------------------------------------------------------------------
                         slack                                 17.868    

Slack (MET) :             17.927ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.447ns (21.580%)  route 1.624ns (78.420%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 20.457 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.554     2.362    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X119Y139       LUT5 (Prop_lut5_I2_O)        0.136     2.498 r  ADC_test_ins2/ADC_SDO[1]_i_1/O
                         net (fo=1, routed)           0.000     2.498    ADC_test_ins2/n_0_ADC_SDO[1]_i_1
    SLICE_X119Y139       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.457    20.457    ADC_test_ins2/clk_50M
    SLICE_X119Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[1]/C
                         clock pessimism              0.000    20.457    
                         clock uncertainty           -0.066    20.391    
    SLICE_X119Y139       FDCE (Setup_fdce_C_D)        0.034    20.425    ADC_test_ins2/ADC_SDO_reg[1]
  -------------------------------------------------------------------
                         required time                         20.425    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                 17.927    

Slack (MET) :             17.952ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.447ns (21.686%)  route 1.614ns (78.314%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 20.472 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.544     2.351    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X119Y141       LUT6 (Prop_lut6_I2_O)        0.136     2.487 r  ADC_test_ins2/ADC_SDO[6]_i_1/O
                         net (fo=1, routed)           0.000     2.487    ADC_test_ins2/n_0_ADC_SDO[6]_i_1
    SLICE_X119Y141       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.472    20.472    ADC_test_ins2/clk_50M
    SLICE_X119Y141                                                    r  ADC_test_ins2/ADC_SDO_reg[6]/C
                         clock pessimism              0.000    20.472    
                         clock uncertainty           -0.066    20.406    
    SLICE_X119Y141       FDCE (Setup_fdce_C_D)        0.034    20.440    ADC_test_ins2/ADC_SDO_reg[6]
  -------------------------------------------------------------------
                         required time                         20.440    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                 17.952    

Slack (MET) :             17.967ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.447ns (21.669%)  route 1.616ns (78.331%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.457ns = ( 20.457 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.546     2.353    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X120Y140       LUT6 (Prop_lut6_I4_O)        0.136     2.489 r  ADC_test_ins2/ADC_SDO[5]_i_1/O
                         net (fo=1, routed)           0.000     2.489    ADC_test_ins2/n_0_ADC_SDO[5]_i_1
    SLICE_X120Y140       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.457    20.457    ADC_test_ins2/clk_50M
    SLICE_X120Y140                                                    r  ADC_test_ins2/ADC_SDO_reg[5]/C
                         clock pessimism              0.000    20.457    
                         clock uncertainty           -0.066    20.391    
    SLICE_X120Y140       FDCE (Setup_fdce_C_D)        0.065    20.456    ADC_test_ins2/ADC_SDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.456    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                 17.967    

Slack (MET) :             17.976ns  (required time - arrival time)
  Source:                 ADC_test_ins2/cnv_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.447ns (21.623%)  route 1.620ns (78.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 20.472 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y143       FDCE (Prop_fdce_C_Q)         0.259     0.685 f  ADC_test_ins2/cnv_reg_reg/Q
                         net (fo=42, routed)          1.070     1.755    ADC_test_ins2/n_0_cnv_reg_reg
    SLICE_X117Y140       LUT5 (Prop_lut5_I4_O)        0.052     1.807 r  ADC_test_ins2/ADC_SDO[15]_i_3/O
                         net (fo=15, routed)          0.550     2.357    ADC_test_ins2/n_0_ADC_SDO[15]_i_3
    SLICE_X118Y141       LUT6 (Prop_lut6_I1_O)        0.136     2.493 r  ADC_test_ins2/ADC_SDO[15]_i_1/O
                         net (fo=1, routed)           0.000     2.493    ADC_test_ins2/n_0_ADC_SDO[15]_i_1
    SLICE_X118Y141       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.472    20.472    ADC_test_ins2/clk_50M
    SLICE_X118Y141                                                    r  ADC_test_ins2/ADC_SDO_reg[15]/C
                         clock pessimism              0.000    20.472    
                         clock uncertainty           -0.066    20.406    
    SLICE_X118Y141       FDCE (Setup_fdce_C_D)        0.064    20.470    ADC_test_ins2/ADC_SDO_reg[15]
  -------------------------------------------------------------------
                         required time                         20.470    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 17.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_SDO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.584%)  route 0.102ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.259     0.259    ADC_test_ins2/clk_50M
    SLICE_X118Y140                                                    r  ADC_test_ins2/ADC_SDO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y140       FDCE (Prop_fdce_C_Q)         0.118     0.377 r  ADC_test_ins2/ADC_SDO_reg[0]/Q
                         net (fo=2, routed)           0.102     0.479    ADC_test_ins2/n_0_ADC_SDO_reg[0]
    SLICE_X121Y140       FDCE                                         r  ADC_test_ins2/ADC_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.352     0.352    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[0]/C
                         clock pessimism             -0.009     0.343    
    SLICE_X121Y140       FDCE (Hold_fdce_C_D)         0.032     0.375    ADC_test_ins2/ADC_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ADC_test_ins2/cnv_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.808%)  route 0.164ns (56.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.278ns
    Source Clock Delay      (SCD):    0.185ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.185     0.185    ADC_test_ins2/clk_50M
    SLICE_X112Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.100     0.285 r  ADC_test_ins2/cnv_cnt_reg[1]/Q
                         net (fo=14, routed)          0.164     0.449    ADC_test_ins2/n_0_cnv_cnt_reg[1]
    SLICE_X110Y143       LUT6 (Prop_lut6_I2_O)        0.028     0.477 r  ADC_test_ins2/cnv_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.477    ADC_test_ins2/cnv_cnt[2]
    SLICE_X110Y143       FDCE                                         r  ADC_test_ins2/cnv_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.278     0.278    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[2]/C
                         clock pessimism              0.000     0.278    
    SLICE_X110Y143       FDCE (Hold_fdce_C_D)         0.087     0.365    ADC_test_ins2/cnv_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_SDO_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.555%)  route 0.238ns (70.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.305     0.305    ADC_test_ins2/clk_50M
    SLICE_X119Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y139       FDCE (Prop_fdce_C_Q)         0.100     0.405 r  ADC_test_ins2/ADC_SDO_reg[4]/Q
                         net (fo=2, routed)           0.238     0.643    ADC_test_ins2/n_0_ADC_SDO_reg[4]
    SLICE_X122Y138       FDCE                                         r  ADC_test_ins2/ADC_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.507     0.507    ADC_test_ins2/clk_50M
    SLICE_X122Y138                                                    r  ADC_test_ins2/ADC_data_reg[4]/C
                         clock pessimism             -0.009     0.498    
    SLICE_X122Y138       FDCE (Hold_fdce_C_D)         0.032     0.530    ADC_test_ins2/ADC_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ADC_test_ins2/cnv_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.077%)  route 0.227ns (63.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.185ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.185     0.185    ADC_test_ins2/clk_50M
    SLICE_X112Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.100     0.285 r  ADC_test_ins2/cnv_cnt_reg[1]/Q
                         net (fo=14, routed)          0.227     0.512    ADC_test_ins2/n_0_cnv_cnt_reg[1]
    SLICE_X110Y145       LUT6 (Prop_lut6_I2_O)        0.028     0.540 r  ADC_test_ins2/cnv_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.540    ADC_test_ins2/cnv_cnt[10]
    SLICE_X110Y145       FDCE                                         r  ADC_test_ins2/cnv_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.337     0.337    ADC_test_ins2/clk_50M
    SLICE_X110Y145                                                    r  ADC_test_ins2/cnv_cnt_reg[10]/C
                         clock pessimism              0.000     0.337    
    SLICE_X110Y145       FDCE (Hold_fdce_C_D)         0.087     0.424    ADC_test_ins2/cnv_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ADC_test_ins2/cnv_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.875%)  route 0.229ns (64.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.185ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.185     0.185    ADC_test_ins2/clk_50M
    SLICE_X112Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.100     0.285 r  ADC_test_ins2/cnv_cnt_reg[1]/Q
                         net (fo=14, routed)          0.229     0.514    ADC_test_ins2/n_0_cnv_cnt_reg[1]
    SLICE_X110Y145       LUT6 (Prop_lut6_I2_O)        0.028     0.542 r  ADC_test_ins2/cnv_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.542    ADC_test_ins2/cnv_cnt[11]
    SLICE_X110Y145       FDCE                                         r  ADC_test_ins2/cnv_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.337     0.337    ADC_test_ins2/clk_50M
    SLICE_X110Y145                                                    r  ADC_test_ins2/cnv_cnt_reg[11]/C
                         clock pessimism              0.000     0.337    
    SLICE_X110Y145       FDCE (Hold_fdce_C_D)         0.087     0.424    ADC_test_ins2/cnv_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ADC_test_ins2/cnv_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.907%)  route 0.164ns (56.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    0.185ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.185     0.185    ADC_test_ins2/clk_50M
    SLICE_X112Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.100     0.285 r  ADC_test_ins2/cnv_cnt_reg[1]/Q
                         net (fo=14, routed)          0.164     0.449    ADC_test_ins2/n_0_cnv_cnt_reg[1]
    SLICE_X110Y144       LUT6 (Prop_lut6_I2_O)        0.028     0.477 r  ADC_test_ins2/cnv_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.477    ADC_test_ins2/cnv_cnt[0]
    SLICE_X110Y144       FDCE                                         r  ADC_test_ins2/cnv_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.282     0.282    ADC_test_ins2/clk_50M
    SLICE_X110Y144                                                    r  ADC_test_ins2/cnv_cnt_reg[0]/C
                         clock pessimism             -0.010     0.272    
    SLICE_X110Y144       FDCE (Hold_fdce_C_D)         0.087     0.359    ADC_test_ins2/cnv_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ADC_test_ins2/cnv_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.608%)  route 0.166ns (56.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.282ns
    Source Clock Delay      (SCD):    0.185ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.185     0.185    ADC_test_ins2/clk_50M
    SLICE_X112Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.100     0.285 r  ADC_test_ins2/cnv_cnt_reg[1]/Q
                         net (fo=14, routed)          0.166     0.451    ADC_test_ins2/n_0_cnv_cnt_reg[1]
    SLICE_X110Y144       LUT6 (Prop_lut6_I2_O)        0.028     0.479 r  ADC_test_ins2/cnv_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.479    ADC_test_ins2/cnv_cnt[6]
    SLICE_X110Y144       FDCE                                         r  ADC_test_ins2/cnv_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.282     0.282    ADC_test_ins2/clk_50M
    SLICE_X110Y144                                                    r  ADC_test_ins2/cnv_cnt_reg[6]/C
                         clock pessimism             -0.010     0.272    
    SLICE_X110Y144       FDCE (Hold_fdce_C_D)         0.087     0.359    ADC_test_ins2/cnv_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_SDO_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.100ns (28.432%)  route 0.252ns (71.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.305     0.305    ADC_test_ins2/clk_50M
    SLICE_X119Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y139       FDCE (Prop_fdce_C_Q)         0.100     0.405 r  ADC_test_ins2/ADC_SDO_reg[2]/Q
                         net (fo=2, routed)           0.252     0.656    ADC_test_ins2/n_0_ADC_SDO_reg[2]
    SLICE_X122Y138       FDCE                                         r  ADC_test_ins2/ADC_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.507     0.507    ADC_test_ins2/clk_50M
    SLICE_X122Y138                                                    r  ADC_test_ins2/ADC_data_reg[2]/C
                         clock pessimism             -0.009     0.498    
    SLICE_X122Y138       FDCE (Hold_fdce_C_D)         0.037     0.535    ADC_test_ins2/ADC_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.342%)  route 0.167ns (56.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.259     0.259    ADC_test_ins2/clk_50M
    SLICE_X119Y140                                                    r  ADC_test_ins2/raw_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y140       FDCE (Prop_fdce_C_Q)         0.100     0.359 r  ADC_test_ins2/raw_data_r_reg[12]/Q
                         net (fo=1, routed)           0.167     0.526    ADC_test_ins2/data3[12]
    SLICE_X120Y139       LUT6 (Prop_lut6_I0_O)        0.028     0.554 r  ADC_test_ins2/ADC_SDO[12]_i_1/O
                         net (fo=1, routed)           0.000     0.554    ADC_test_ins2/n_0_ADC_SDO[12]_i_1
    SLICE_X120Y139       FDCE                                         r  ADC_test_ins2/ADC_SDO_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.352     0.352    ADC_test_ins2/clk_50M
    SLICE_X120Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[12]/C
                         clock pessimism             -0.009     0.343    
    SLICE_X120Y139       FDCE (Hold_fdce_C_D)         0.087     0.430    ADC_test_ins2/ADC_SDO_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_SDO_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.960%)  route 0.144ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.259     0.259    ADC_test_ins2/clk_50M
    SLICE_X118Y140                                                    r  ADC_test_ins2/ADC_SDO_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y140       FDCE (Prop_fdce_C_Q)         0.118     0.377 r  ADC_test_ins2/ADC_SDO_reg[13]/Q
                         net (fo=2, routed)           0.144     0.521    ADC_test_ins2/n_0_ADC_SDO_reg[13]
    SLICE_X121Y140       FDCE                                         r  ADC_test_ins2/ADC_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.352     0.352    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[13]/C
                         clock pessimism             -0.009     0.343    
    SLICE_X121Y140       FDCE (Hold_fdce_C_D)         0.041     0.384    ADC_test_ins2/ADC_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.384    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M-2
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ADC_test_ins2/clk_50M_r_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X121Y140  ADC_test_ins2/ADC_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X118Y141  ADC_test_ins2/data_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750     20.000  19.250  SLICE_X119Y140  ADC_test_ins2/raw_data_r_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.700     20.000  19.300  SLICE_X118Y140  ADC_test_ins2/ADC_SDO_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700     20.000  19.300  SLICE_X119Y139  ADC_test_ins2/ADC_SDO_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700     20.000  19.300  SLICE_X120Y140  ADC_test_ins2/ADC_SDO_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.700     20.000  19.300  SLICE_X120Y139  ADC_test_ins2/ADC_SDO_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.700     20.000  19.300  SLICE_X118Y140  ADC_test_ins2/ADC_SDO_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.700     20.000  19.300  SLICE_X118Y139  ADC_test_ins2/ADC_SDO_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.700     20.000  19.300  SLICE_X118Y141  ADC_test_ins2/ADC_SDO_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X121Y140  ADC_test_ins2/ADC_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X121Y140  ADC_test_ins2/ADC_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X118Y141  ADC_test_ins2/data_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X119Y140  ADC_test_ins2/raw_data_r_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X118Y141  ADC_test_ins2/data_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400     10.000  9.600   SLICE_X119Y140  ADC_test_ins2/raw_data_r_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X122Y139  ADC_test_ins2/ADC_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X122Y139  ADC_test_ins2/ADC_data_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X122Y139  ADC_test_ins2/ADC_data_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X124Y136  ADC_test_ins2/ADC_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X124Y136  ADC_test_ins2/ADC_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X122Y138  ADC_test_ins2/ADC_data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X124Y136  ADC_test_ins2/ADC_data_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X122Y138  ADC_test_ins2/ADC_data_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X124Y136  ADC_test_ins2/ADC_data_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X122Y138  ADC_test_ins2/ADC_data_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X110Y144  ADC_test_ins2/cnv_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X110Y144  ADC_test_ins2/cnv_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X116Y139  ADC_test_ins2/raw_data_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350     10.000  9.650   SLICE_X116Y139  ADC_test_ins2/raw_data_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.281     2.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y232       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.257 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X138Y232       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.143    12.056    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.201    12.257    
                         clock uncertainty           -0.035    12.222    
    SLICE_X138Y232       FDRE (Setup_fdre_C_D)        0.064    12.286    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.281     2.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y232       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.257 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y232       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.143    12.056    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.201    12.257    
                         clock uncertainty           -0.035    12.222    
    SLICE_X142Y232       FDRE (Setup_fdre_C_D)        0.064    12.286    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.278     2.254    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y229                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y229       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.254 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.254    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X142Y229       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.141    12.054    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y229                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.200    12.254    
                         clock uncertainty           -0.035    12.219    
    SLICE_X142Y229       FDRE (Setup_fdre_C_D)        0.064    12.283    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.273     2.249    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y226                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y226       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.249 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.249    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X138Y226       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.137    12.050    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y226                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.199    12.249    
                         clock uncertainty           -0.035    12.214    
    SLICE_X138Y226       FDRE (Setup_fdre_C_D)        0.064    12.278    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 12.059 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.284     2.260    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y214                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y214       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.260 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.260    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X142Y214       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.146    12.059    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y214                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.201    12.260    
                         clock uncertainty           -0.035    12.225    
    SLICE_X142Y214       FDRE (Setup_fdre_C_D)        0.064    12.289    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y205                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y205       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X142Y205       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.151    12.064    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y205                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.203    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y205       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y204       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.151    12.064    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.203    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y204       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.300     2.276    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y194                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.276 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.276    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X142Y194       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.167    12.080    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y194                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.196    12.276    
                         clock uncertainty           -0.035    12.241    
    SLICE_X142Y194       FDRE (Setup_fdre_C_D)        0.064    12.305    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 12.080 - 10.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.300     2.276    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y195                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y195       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.276 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.276    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y195       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.167    12.080    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y195                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.196    12.276    
                         clock uncertainty           -0.035    12.241    
    SLICE_X142Y195       FDRE (Setup_fdre_C_D)        0.064    12.305    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y183                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y183       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X142Y183       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           1.160    12.073    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y183                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.194    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y183       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.568     0.939    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y229                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y229       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.210 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.210    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y229       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.772     1.184    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y229                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.245     0.939    
    SLICE_X142Y229       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.038    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.573     0.944    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y214                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y214       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.215 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.215    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y214       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.778     1.190    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y214                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.246     0.944    
    SLICE_X142Y214       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.043    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.591     0.962    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y194                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.233 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.233    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y194       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.792     1.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y194                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.242     0.962    
    SLICE_X142Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.061    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.591     0.962    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y195                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y195       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.233 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.233    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y195       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.792     1.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y195                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.242     0.962    
    SLICE_X142Y195       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.061    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.591     0.962    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y155                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.233 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.233    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y155       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.792     1.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y155                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.242     0.962    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.061    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.571     0.942    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y232       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.213 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X138Y232       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.775     1.187    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.245     0.942    
    SLICE_X138Y232       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.041    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.571     0.942    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y232       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.213 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y232       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.775     1.187    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.245     0.942    
    SLICE_X142Y232       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.041    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.565     0.936    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y226                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y226       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.207 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.207    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X138Y226       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.768     1.180    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y226                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.244     0.936    
    SLICE_X138Y226       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.035    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.575     0.946    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y210       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.217 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.217    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X138Y210       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.781     1.193    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X138Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.247     0.946    
    SLICE_X138Y210       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.045    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.577     0.948    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y205                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y205       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.219 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.219    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y205       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=18, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gInst/O
                         net (fo=9, routed)           0.783     1.195    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_refclk
    SLICE_X142Y205                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.247     0.948    
    SLICE_X142Y205       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.047    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { xillybus_ins/pcieclk_ibuf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y5  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y4  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y3  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y2  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493     10.000  8.507  GTXE2_COMMON_X0Y1   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493     10.000  8.507  GTXE2_COMMON_X0Y0   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y229      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y229      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y229      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y226      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y226      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y226      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y226      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y214      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y214      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y214      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y232      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y232      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y232      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y232      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y232      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y232      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y232      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y229      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y229      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y229      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408     10.000  8.592   BUFGCTRL_X0Y16      xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     10.000  8.929   MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.236ns (5.601%)  route 3.977ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.977     9.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y149       FDRE (Setup_fdre_C_R)       -0.384    12.980    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.236ns (5.601%)  route 3.977ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.977     9.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.361    13.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.236ns (5.601%)  route 3.977ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.977     9.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.361    13.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.236ns (5.601%)  route 3.977ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.977     9.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.361    13.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.236ns (5.601%)  route 3.977ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.977     9.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.361    13.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.236ns (5.601%)  route 3.977ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.977     9.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.361    13.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.236ns (5.723%)  route 3.888ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.888     9.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y148                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y148       FDRE (Setup_fdre_C_R)       -0.384    12.980    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.236ns (5.723%)  route 3.888ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.888     9.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y148                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y148       FDRE (Setup_fdre_C_R)       -0.384    12.980    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.236ns (5.723%)  route 3.888ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.888     9.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y148                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y148       FDRE (Setup_fdre_C_R)       -0.384    12.980    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.236ns (5.723%)  route 3.888ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X138Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y197       FDRE (Prop_fdre_C_Q)         0.236     5.567 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         3.888     9.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y148                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y148       FDRE (Setup_fdre_C_R)       -0.361    13.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  3.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.580     2.206    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X143Y172                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y172       FDRE (Prop_fdre_C_Q)         0.100     2.306 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[6]/Q
                         net (fo=2, routed)           0.062     2.368    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2[6]
    SLICE_X142Y172       LUT6 (Prop_lut6_I1_O)        0.028     2.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.396    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di[6]
    SLICE_X142Y172       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.779     2.726    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X142Y172                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]/C
                         clock pessimism             -0.509     2.217    
    SLICE_X142Y172       FDRE (Hold_fdre_C_D)         0.087     2.304    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/load_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.582     2.208    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y179                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/load_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y179       FDRE (Prop_fdre_C_Q)         0.100     2.308 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/load_cnt_reg[0]/Q
                         net (fo=2, routed)           0.062     2.370    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/load_cnt[0]
    SLICE_X142Y179       LUT5 (Prop_lut5_I4_O)        0.028     2.398 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/fsm[1]_i_1__4/O
                         net (fo=1, routed)           0.000     2.398    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/fsm[1]
    SLICE_X142Y179       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.781     2.728    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X142Y179                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/fsm_reg[1]/C
                         clock pessimism             -0.509     2.219    
    SLICE_X142Y179       FDRE (Hold_fdre_C_D)         0.087     2.306    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.178ns (40.251%)  route 0.264ns (59.749%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y150                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/Q
                         net (fo=2, routed)           0.264     2.582    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[6]
    SLICE_X144Y149       LUT6 (Prop_lut6_I4_O)        0.028     2.610 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[6]_i_2__6/O
                         net (fo=1, routed)           0.000     2.610    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_di_reg[6]_i_2__6
    SLICE_X144Y149       MUXF7 (Prop_muxf7_I0_O)      0.050     2.660 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]_i_1__6/O
                         net (fo=1, routed)           0.000     2.660    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[6]
    SLICE_X144Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.867     2.814    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism             -0.329     2.485    
    SLICE_X144Y149       FDRE (Hold_fdre_C_D)         0.070     2.555    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/rdy_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.155ns (35.215%)  route 0.285ns (64.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y150                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/rdy_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.091     2.309 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/rdy_reg2_reg/Q
                         net (fo=4, routed)           0.285     2.594    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/rdy_reg2
    SLICE_X144Y149       LUT4 (Prop_lut4_I2_O)        0.064     2.658 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm[2]_i_1__6/O
                         net (fo=1, routed)           0.000     2.658    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm[2]
    SLICE_X144Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.867     2.814    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm_reg[2]/C
                         clock pessimism             -0.329     2.485    
    SLICE_X144Y149       FDRE (Hold_fdre_C_D)         0.061     2.546    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.488%)  route 0.196ns (60.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.646     2.272    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y149                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.100     2.372 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/fsm_reg[2]/Q
                         net (fo=38, routed)          0.196     2.568    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/Q[2]
    SLICE_X143Y150       LUT4 (Prop_lut4_I2_O)        0.028     2.596 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_i_1__8/O
                         net (fo=1, routed)           0.000     2.596    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_done_i_1__8
    SLICE_X143Y150       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.793     2.740    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y150                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                         clock pessimism             -0.329     2.411    
    SLICE_X143Y150       FDRE (Hold_fdre_C_D)         0.060     2.471    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.048%)  route 0.078ns (37.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.590     2.216    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X140Y190                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y190       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm_reg[2]/Q
                         net (fo=38, routed)          0.078     2.394    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/Q[2]
    SLICE_X141Y190       LUT5 (Prop_lut5_I0_O)        0.028     2.422 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.422    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm[1]
    SLICE_X141Y190       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.791     2.738    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y190                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm_reg[1]/C
                         clock pessimism             -0.511     2.227    
    SLICE_X141Y190       FDRE (Hold_fdre_C_D)         0.060     2.287    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.576     2.202    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X136Y240                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y240       FDRE (Prop_fdre_C_Q)         0.107     2.309 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.054     2.363    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X136Y240       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.729    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X136Y240                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.527     2.202    
    SLICE_X136Y240       FDRE (Hold_fdre_C_D)         0.023     2.225    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X142Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y197       FDRE (Prop_fdre_C_Q)         0.107     2.325 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/Q
                         net (fo=1, routed)           0.054     2.379    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1
    SLICE_X142Y197       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.793     2.740    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X142Y197                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg2_reg/C
                         clock pessimism             -0.522     2.218    
    SLICE_X142Y197       FDRE (Hold_fdre_C_D)         0.023     2.241    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X142Y185                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y185       FDRE (Prop_fdre_C_Q)         0.107     2.320 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.054     2.374    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1[13]
    SLICE_X142Y185       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.787     2.734    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X142Y185                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.521     2.213    
    SLICE_X142Y185       FDRE (Hold_fdre_C_D)         0.023     2.236    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.580     2.206    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X136Y177                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y177       FDRE (Prop_fdre_C_Q)         0.107     2.313 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.054     2.367    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X136Y177       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.779     2.726    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X136Y177                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.520     2.206    
    SLICE_X136Y177       FDRE (Hold_fdre_C_D)         0.023     2.229    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y1   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y5  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y4  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y3  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y0   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y2  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X136Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X134Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X136Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X144Y243      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[9]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X138Y242      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X142Y244      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
Low Pulse Width   Slow    FDSE/C                n/a            0.400     4.000   3.600    SLICE_X141Y244      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X139Y244      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_done_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X145Y245      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X135Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_gen3_reg1_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[5]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[7]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.223ns (7.097%)  route 2.919ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.919     8.473    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X124Y204       FDRE (Setup_fdre_C_R)       -0.304     8.808    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.223ns (7.097%)  route 2.919ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.919     8.473    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X124Y204       FDRE (Setup_fdre_C_R)       -0.304     8.808    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.223ns (7.105%)  route 2.916ns (92.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.916     8.470    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X124Y201       FDRE (Setup_fdre_C_R)       -0.304     8.808    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.223ns (7.109%)  route 2.914ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.914     8.468    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X125Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X125Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X125Y201       FDRE (Setup_fdre_C_R)       -0.304     8.808    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.223ns (7.180%)  route 2.883ns (92.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.883     8.437    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y208       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y208                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/C
                         clock pessimism              0.341     9.175    
                         clock uncertainty           -0.065     9.110    
    SLICE_X124Y208       FDRE (Setup_fdre_C_R)       -0.304     8.806    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858     8.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/C
                         clock pessimism              0.341     9.175    
                         clock uncertainty           -0.065     9.110    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304     8.806    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858     8.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/C
                         clock pessimism              0.341     9.175    
                         clock uncertainty           -0.065     9.110    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304     8.806    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858     8.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism              0.341     9.175    
                         clock uncertainty           -0.065     9.110    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304     8.806    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.223ns (7.249%)  route 2.853ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 8.835 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.853     8.407    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.145     8.835    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y209                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/C
                         clock pessimism              0.341     9.176    
                         clock uncertainty           -0.065     9.111    
    SLICE_X129Y209       FDRE (Setup_fdre_C_R)       -0.304     8.807    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.223ns (7.249%)  route 2.853ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 8.835 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.853     8.407    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.145     8.835    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y209                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/C
                         clock pessimism              0.341     9.176    
                         clock uncertainty           -0.065     9.111    
    SLICE_X129Y209       FDRE (Setup_fdre_C_R)       -0.304     8.807    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.131ns (32.936%)  route 0.267ns (67.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X129Y193                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y193       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/Q
                         net (fo=1, routed)           0.267     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/symbol_after_eios
    SLICE_X129Y191       LUT3 (Prop_lut3_I0_O)        0.031     2.612 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.612    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/I50[1]
    SLICE_X129Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.787     2.734    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_pclk_in
    SLICE_X129Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
                         clock pessimism             -0.507     2.227    
    SLICE_X129Y191       FDRE (Hold_fdre_C_D)         0.075     2.302    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.784%)  route 0.286ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.572     2.198    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X130Y211                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y211       FDRE (Prop_fdre_C_Q)         0.118     2.316 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=27, routed)          0.286     2.602    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_FSM_onehot_fsm_reg[4]
    SLICE_X132Y210       LUT6 (Prop_lut6_I2_O)        0.028     2.630 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.630    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_FSM_onehot_fsm[1]_i_1__0
    SLICE_X132Y210       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.780     2.727    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X132Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.494     2.233    
    SLICE_X132Y210       FDSE (Hold_fdse_C_D)         0.087     2.320    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.457%)  route 0.266ns (67.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.572     2.198    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y233                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y233       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.266     2.564    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X137Y223       LUT5 (Prop_lut5_I2_O)        0.028     2.592 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.592    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X137Y223       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.768     2.715    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X137Y223                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.494     2.221    
    SLICE_X137Y223       FDRE (Hold_fdre_C_D)         0.060     2.281    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.651%)  route 0.276ns (68.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.590     2.216    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y191       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.276     2.592    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[11]
    SLICE_X144Y191       LUT5 (Prop_lut5_I2_O)        0.028     2.620 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__3/O
                         net (fo=1, routed)           0.000     2.620    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[11]_i_1__3
    SLICE_X144Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.791     2.738    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X144Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.489     2.249    
    SLICE_X144Y191       FDRE (Hold_fdre_C_D)         0.060     2.309    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.340ns (57.746%)  route 0.249ns (42.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y199                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/Q
                         net (fo=3, routed)           0.110     2.424    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_converge_cnt_reg[7]
    SLICE_X123Y200       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.536 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.536    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_converge_cnt_reg[7]_i_2__2
    SLICE_X123Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     2.598 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]_i_2__2/O[1]
                         net (fo=1, routed)           0.139     2.737    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt0[9]
    SLICE_X122Y201       LUT2 (Prop_lut2_I0_O)        0.066     2.803 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.803    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]
    SLICE_X122Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.778     2.725    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X122Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism             -0.321     2.404    
    SLICE_X122Y201       FDRE (Hold_fdre_C_D)         0.087     2.491    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.883%)  route 0.273ns (68.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.571     2.197    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X141Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.100     2.297 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/Q
                         net (fo=1, routed)           0.273     2.570    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2
    SLICE_X139Y230       LUT6 (Prop_lut6_I4_O)        0.028     2.598 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_i_1__0/O
                         net (fo=1, routed)           0.000     2.598    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/n_0_rxratedone_i_1__0
    SLICE_X139Y230       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.773     2.720    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X139Y230                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/C
                         clock pessimism             -0.494     2.226    
    SLICE_X139Y230       FDRE (Hold_fdre_C_D)         0.060     2.286    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.924%)  route 0.286ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.578     2.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y201       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.286     2.590    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2
    SLICE_X136Y202       LUT5 (Prop_lut5_I2_O)        0.028     2.618 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rx_phy_status_q_i_1__2/O
                         net (fo=1, routed)           0.000     2.618    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X136Y202       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X136Y202                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.513     2.218    
    SLICE_X136Y202       FDRE (Hold_fdre_C_D)         0.087     2.305    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.899%)  route 0.286ns (69.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y151                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/Q
                         net (fo=5, routed)           0.286     2.604    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff_reg[9]
    SLICE_X142Y152       LUT3 (Prop_lut3_I2_O)        0.028     2.632 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.632    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[3]_i_1__6
    SLICE_X142Y152       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.793     2.740    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y152                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
                         clock pessimism             -0.508     2.232    
    SLICE_X142Y152       FDRE (Hold_fdre_C_D)         0.087     2.319    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.045%)  route 0.259ns (66.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.584     2.210    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X140Y181                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y181       FDRE (Prop_fdre_C_Q)         0.100     2.310 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/Q
                         net (fo=1, routed)           0.259     2.569    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[8]
    SLICE_X141Y182       LUT5 (Prop_lut5_I2_O)        0.028     2.597 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff[8]_i_1__4/O
                         net (fo=1, routed)           0.000     2.597    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[8]_i_1__4
    SLICE_X141Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y182                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism             -0.508     2.223    
    SLICE_X141Y182       FDRE (Hold_fdre_C_D)         0.061     2.284    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.484%)  route 0.265ns (64.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.584     2.210    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X138Y181                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y181       FDRE (Prop_fdre_C_Q)         0.118     2.328 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/Q
                         net (fo=1, routed)           0.265     2.593    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[17]
    SLICE_X138Y180       LUT3 (Prop_lut3_I2_O)        0.028     2.621 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1__4/O
                         net (fo=1, routed)           0.000     2.621    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[17]_i_1__4
    SLICE_X138Y180       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.782     2.729    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X138Y180                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism             -0.508     2.221    
    SLICE_X138Y180       FDRE (Hold_fdre_C_D)         0.087     2.308    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000     4.000   0.000    PCIE_X0Y0           xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970    GTXE2_CHANNEL_X0Y5  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X143Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X138Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X138Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/cplllock_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X139Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/phystatus_reg1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X137Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X137Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X143Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txsync_start_reg1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X143Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/txcompliance_reg1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X143Y183      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/txelecidle_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     2.000   1.600    SLICE_X136Y196      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X136Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X136Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X136Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X138Y202      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X136Y201      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X136Y204      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X137Y205      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X137Y205      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X138Y202      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650    SLICE_X137Y205      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.204ns (6.393%)  route 2.987ns (93.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 9.001 - 4.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.464     5.495    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X125Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y136       FDCE (Prop_fdce_C_Q)         0.204     5.699 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=32, routed)          2.987     8.686    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/O1[6]
    RAMB36_X3Y20         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.311     9.001    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y20                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.429     9.430    
                         clock uncertainty           -0.065     9.365    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.497     8.868    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.204ns (6.393%)  route 2.987ns (93.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 9.169 - 4.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.464     5.495    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X125Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y136       FDCE (Prop_fdce_C_Q)         0.204     5.699 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=32, routed)          2.987     8.686    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/O1[6]
    RAMB36_X3Y18         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.479     9.169    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y18                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.356     9.525    
                         clock uncertainty           -0.065     9.460    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.497     8.963    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.204ns (6.519%)  route 2.925ns (93.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 9.224 - 4.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.464     5.495    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X125Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y136       FDCE (Prop_fdce_C_Q)         0.204     5.699 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=32, routed)          2.925     8.624    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/O1[6]
    RAMB36_X5Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.534     9.224    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.356     9.580    
                         clock uncertainty           -0.065     9.515    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.497     9.018    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_19/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.958ns (60.610%)  route 1.273ns (39.390%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.665     5.696    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     7.496 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.273     8.768    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/I18[5]
    SLICE_X104Y102       LUT6 (Prop_lut6_I5_O)        0.043     8.811 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.811    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_dout[19]_INST_0_i_1
    SLICE_X104Y102       MUXF7 (Prop_muxf7_I0_O)      0.115     8.926 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[19]_INST_0/O
                         net (fo=1, routed)           0.000     8.926    xillybus_ins/xillybus_core_ins/user_r_read_32_data_w[19]
    SLICE_X104Y102       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_19/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.281     8.971    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X104Y102                                                    r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_19/C
                         clock pessimism              0.356     9.327    
                         clock uncertainty           -0.065     9.262    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)        0.076     9.338    xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_19
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_18/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.958ns (60.855%)  route 1.259ns (39.145%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.665     5.696    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     7.496 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.259     8.755    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/I18[4]
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.043     8.798 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.798    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_dout[18]_INST_0_i_1
    SLICE_X104Y100       MUXF7 (Prop_muxf7_I0_O)      0.115     8.913 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0/O
                         net (fo=1, routed)           0.000     8.913    xillybus_ins/xillybus_core_ins/user_r_read_32_data_w[18]
    SLICE_X104Y100       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_18/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.281     8.971    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X104Y100                                                    r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_18/C
                         clock pessimism              0.356     9.327    
                         clock uncertainty           -0.065     9.262    
    SLICE_X104Y100       FDRE (Setup_fdre_C_D)        0.076     9.338    xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_18
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_9/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.377ns (40.502%)  route 2.023ns (59.498%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 8.790 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.295     5.326    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK2_CFGDEVCONTROLMAXPAYLOAD[2])
                                                      0.850     6.176 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGDEVCONTROLMAXPAYLOAD[2]
                         net (fo=18, routed)          1.354     7.530    xillybus_ins/xillybus_core_ins/cfg_dcommand_w[7]
    SLICE_X94Y163        LUT3 (Prop_lut3_I0_O)        0.043     7.573 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1142211/O
                         net (fo=3, routed)           0.369     7.942    xillybus_ins/xillybus_core_ins/Max_Payload_Size_w[12]
    SLICE_X94Y162        LUT5 (Prop_lut5_I3_O)        0.043     7.985 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_lut[3]/O
                         net (fo=1, routed)           0.000     7.985    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_lut[3]
    SLICE_X94Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.165 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.165    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[3]
    SLICE_X94Y163        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.298 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[4]_CARRY4/CO[0]
                         net (fo=11, routed)          0.300     8.598    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[4]
    SLICE_X95Y162        LUT5 (Prop_lut5_I0_O)        0.128     8.726 r  xillybus_ins/xillybus_core_ins/mux18111/O
                         net (fo=1, routed)           0.000     8.726    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_112_OUT[9]
    SLICE_X95Y162        FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_9/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.100     8.790    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X95Y162                                                     r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_9/C
                         clock pessimism              0.427     9.217    
                         clock uncertainty           -0.065     9.152    
    SLICE_X95Y162        FDRE (Setup_fdre_C_D)        0.034     9.186    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_9
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_5/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.377ns (40.538%)  route 2.020ns (59.462%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 8.790 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.295     5.326    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK2_CFGDEVCONTROLMAXPAYLOAD[2])
                                                      0.850     6.176 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGDEVCONTROLMAXPAYLOAD[2]
                         net (fo=18, routed)          1.354     7.530    xillybus_ins/xillybus_core_ins/cfg_dcommand_w[7]
    SLICE_X94Y163        LUT3 (Prop_lut3_I0_O)        0.043     7.573 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1142211/O
                         net (fo=3, routed)           0.369     7.942    xillybus_ins/xillybus_core_ins/Max_Payload_Size_w[12]
    SLICE_X94Y162        LUT5 (Prop_lut5_I3_O)        0.043     7.985 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_lut[3]/O
                         net (fo=1, routed)           0.000     7.985    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_lut[3]
    SLICE_X94Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.165 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.165    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[3]
    SLICE_X94Y163        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     8.298 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[4]_CARRY4/CO[0]
                         net (fo=11, routed)          0.297     8.595    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mcompar_GND_13_o_send_next_length_unmaxed[15]_LessThan_112_o_cy[4]
    SLICE_X95Y162        LUT5 (Prop_lut5_I0_O)        0.128     8.723 r  xillybus_ins/xillybus_core_ins/mux17711/O
                         net (fo=1, routed)           0.000     8.723    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unmaxed[10]_Max_Payload_Size[12]_mux_112_OUT[5]
    SLICE_X95Y162        FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_5/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.100     8.790    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X95Y162                                                     r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_5/C
                         clock pessimism              0.427     9.217    
                         clock uncertainty           -0.065     9.152    
    SLICE_X95Y162        FDRE (Setup_fdre_C_D)        0.034     9.186    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_next_length_unbounded_5
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_15/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.944ns (61.248%)  route 1.230ns (38.752%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 8.971 - 4.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.665     5.696    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     7.496 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.230     8.726    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/I18[1]
    SLICE_X104Y102       LUT6 (Prop_lut6_I5_O)        0.043     8.769 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.769    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/n_0_dout[15]_INST_0_i_1
    SLICE_X104Y102       MUXF7 (Prop_muxf7_I0_O)      0.101     8.870 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0/O
                         net (fo=1, routed)           0.000     8.870    xillybus_ins/xillybus_core_ins/user_r_read_32_data_w[15]
    SLICE_X104Y102       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_15/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.281     8.971    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X104Y102                                                    r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_15/C
                         clock pessimism              0.356     9.327    
                         clock uncertainty           -0.065     9.262    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)        0.076     9.338    xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_15
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_52/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.384ns (40.037%)  route 2.073ns (59.963%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 8.795 - 4.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.228     5.259    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X100Y167                                                    r  xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y167       FDRE (Prop_fdre_C_Q)         0.223     5.482 f  xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1/Q
                         net (fo=2, routed)           0.541     6.023    xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1
    SLICE_X101Y170       LUT5 (Prop_lut5_I1_O)        0.043     6.066 r  xillybus_ins/xillybus_core_ins/mux10112321/O
                         net (fo=138, routed)         0.534     6.601    xillybus_ins/xillybus_core_ins/mux1011232
    SLICE_X103Y165       LUT6 (Prop_lut6_I5_O)        0.043     6.644 r  xillybus_ins/xillybus_core_ins/mux1011171/O
                         net (fo=1, routed)           0.575     7.219    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_B[9]
    SLICE_X107Y169       LUT2 (Prop_lut2_I1_O)        0.043     7.262 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_lut[9]/O
                         net (fo=1, routed)           0.000     7.262    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_lut[9]
    SLICE_X107Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.529 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.529    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[11]
    SLICE_X107Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.582 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.582    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[15]
    SLICE_X107Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.635 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.635    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[19]
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.688 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.688    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[23]
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.741 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.741    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[27]
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.794 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[28]_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     7.801    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[31]
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.854 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[32]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.854    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[35]
    SLICE_X107Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.907 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[36]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.907    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[39]
    SLICE_X107Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.960 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[40]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.960    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[43]
    SLICE_X107Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.013 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[44]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.013    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[47]
    SLICE_X107Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.066 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[48]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.066    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[51]
    SLICE_X107Y180       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.177 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[52]_CARRY4/O[0]
                         net (fo=1, routed)           0.415     8.592    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1315[52]
    SLICE_X111Y180       LUT3 (Prop_lut3_I2_O)        0.124     8.716 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux_send_state[2]_send_Address[63]_wide_mux_210_OUT481/O
                         net (fo=1, routed)           0.000     8.716    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_state[2]_send_Address[63]_wide_mux_210_OUT[52]
    SLICE_X111Y180       FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_52/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.105     8.795    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X111Y180                                                    r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_52/C
                         clock pessimism              0.427     9.222    
                         clock uncertainty           -0.065     9.157    
    SLICE_X111Y180       FDRE (Setup_fdre_C_D)        0.034     9.191    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_52
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_51/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.365ns (39.654%)  route 2.077ns (60.346%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 8.794 - 4.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.228     5.259    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X100Y167                                                    r  xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y167       FDRE (Prop_fdre_C_Q)         0.223     5.482 f  xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1/Q
                         net (fo=2, routed)           0.541     6.023    xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/rdrq_req_1
    SLICE_X101Y170       LUT5 (Prop_lut5_I1_O)        0.043     6.066 r  xillybus_ins/xillybus_core_ins/mux10112321/O
                         net (fo=138, routed)         0.534     6.601    xillybus_ins/xillybus_core_ins/mux1011232
    SLICE_X103Y165       LUT6 (Prop_lut6_I5_O)        0.043     6.644 r  xillybus_ins/xillybus_core_ins/mux1011171/O
                         net (fo=1, routed)           0.575     7.219    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_B[9]
    SLICE_X107Y169       LUT2 (Prop_lut2_I1_O)        0.043     7.262 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_lut[9]/O
                         net (fo=1, routed)           0.000     7.262    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_lut[9]
    SLICE_X107Y169       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.529 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.529    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[11]
    SLICE_X107Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.582 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.582    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[15]
    SLICE_X107Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.635 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.635    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[19]
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.688 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.688    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[23]
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.741 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.741    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[27]
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.794 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[28]_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     7.801    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[31]
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.854 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[32]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.854    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[35]
    SLICE_X107Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.907 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[36]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.907    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[39]
    SLICE_X107Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.960 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[40]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.960    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[43]
    SLICE_X107Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.013 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[44]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.013    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[47]
    SLICE_X107Y179       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.162 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[48]_CARRY4/O[3]
                         net (fo=1, routed)           0.419     8.581    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1315[51]
    SLICE_X111Y179       LUT3 (Prop_lut3_I2_O)        0.120     8.701 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux_send_state[2]_send_Address[63]_wide_mux_210_OUT471/O
                         net (fo=1, routed)           0.000     8.701    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_state[2]_send_Address[63]_wide_mux_210_OUT[51]
    SLICE_X111Y179       FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_51/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.104     8.794    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X111Y179                                                    r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_51/C
                         clock pessimism              0.427     9.221    
                         clock uncertainty           -0.065     9.156    
    SLICE_X111Y179       FDRE (Setup_fdre_C_D)        0.034     9.190    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_51
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  0.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.021ns (7.482%)  route 0.260ns (92.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.234 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.260     2.493    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[2]
    RAMB36_X4Y31         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.816     2.763    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y31                                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.457    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[36]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.091ns (19.181%)  route 0.383ns (80.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.576     2.202    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y172                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y172       FDRE (Prop_fdre_C_Q)         0.091     2.293 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[4]/Q
                         net (fo=1, routed)           0.383     2.676    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/trn_td[36]
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[36]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.786     2.733    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[36])
                                                      0.395     2.621    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.042ns (14.015%)  route 0.258ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     2.255 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.258     2.512    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X4Y30         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.816     2.763    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y30                                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.457    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_7/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62/SP/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.859%)  route 0.109ns (52.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.550     2.176    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X97Y158                                                     r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y158        FDRE (Prop_fdre_C_Q)         0.100     2.276 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/fifo_dwr_ram2_7/Q
                         net (fo=5, routed)           0.109     2.385    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62/D
    SLICE_X98Y159        RAMD64E                                      r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.749     2.696    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62/WCLK
    SLICE_X98Y159                                                     r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62/SP/CLK
                         clock pessimism             -0.506     2.190    
    SLICE_X98Y159        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.322    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62/SP
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.100ns (19.041%)  route 0.425ns (80.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.581     2.207    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y167                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y167       FDRE (Prop_fdre_C_Q)         0.100     2.307 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[15]/Q
                         net (fo=1, routed)           0.425     2.732    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/trn_td[47]
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.786     2.733    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[47])
                                                      0.442     2.668    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.035ns (8.229%)  route 0.390ns (91.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[63])
                                                      0.035     2.248 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[63]
                         net (fo=1, routed)           0.390     2.638    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[9]
    RAMB36_X4Y30         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.816     2.763    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y30                                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.570    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.046ns (11.156%)  route 0.366ns (88.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[11])
                                                      0.046     2.259 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[11]
                         net (fo=1, routed)           0.366     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/I1[11]
    RAMB36_X4Y34         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.801     2.748    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y34                                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.259    
    RAMB36_X4Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     2.555    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_9/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem2/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.874%)  route 0.101ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.548     2.174    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X93Y159                                                     r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y159        FDRE (Prop_fdre_C_Q)         0.100     2.274 r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_9/Q
                         net (fo=1, routed)           0.101     2.375    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem2/DIB1
    SLICE_X94Y158        RAMD32                                       r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem2/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.747     2.694    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem2/WCLK
    SLICE_X94Y158                                                     r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem2/RAMB_D1/CLK
                         clock pessimism             -0.506     2.188    
    SLICE_X94Y158        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.303    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem2/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_highaddr_reg_28/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address21/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.292%)  route 0.106ns (53.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.550     2.176    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X113Y180                                                    r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_highaddr_reg_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y180       FDRE (Prop_fdre_C_Q)         0.091     2.267 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_highaddr_reg_28/Q
                         net (fo=2, routed)           0.106     2.373    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address21/DIA
    SLICE_X108Y181       RAMD64E                                      r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address21/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.748     2.695    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address21/WCLK
    SLICE_X108Y181                                                    r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address21/RAMA/CLK
                         clock pessimism             -0.489     2.206    
    SLICE_X108Y181       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.095     2.301    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[50]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.100ns (17.473%)  route 0.472ns (82.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.581     2.207    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y167                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y167       FDRE (Prop_fdre_C_Q)         0.100     2.307 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[18]/Q
                         net (fo=1, routed)           0.472     2.779    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/trn_td[50]
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[50]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.786     2.733    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0                                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[50])
                                                      0.482     2.708    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000     4.000   0.000    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X4Y28     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X4Y24     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X3Y23     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X3Y24     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X4Y17     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X3Y18     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X3Y19     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     4.000   2.161    RAMB36_X3Y20     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address4/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address4/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y178   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X108Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address3/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address4/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768     2.000   1.232    SLICE_X110Y171   xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address4/RAMB/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.456   0.104    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.450   0.110    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.445   0.195    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.439   0.201    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.011   0.549    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640     0.021   0.619    PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2M
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        6.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            fifo_write_veto_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.302ns (31.993%)  route 0.642ns (68.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.259     0.975 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.642     1.617    full_async_fifo
    SLICE_X122Y142       LUT4 (Prop_lut4_I0_O)        0.043     1.660 r  fifo_write_veto_r_i_1/O
                         net (fo=1, routed)           0.000     1.660    p_0_in1_in
    SLICE_X122Y142       FDSE                                         r  fifo_write_veto_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332     8.450    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
                         clock pessimism              0.000     8.450    
                         clock uncertainty           -0.066     8.384    
    SLICE_X122Y142       FDSE (Setup_fdse_C_D)        0.064     8.448    fifo_write_veto_r_reg
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.043ns (3.464%)  route 1.198ns (96.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.198     1.198    gen_user_clock_ins/CLK_OUT
    SLICE_X116Y144       LUT6 (Prop_lut6_I3_O)        0.043     1.241 r  gen_user_clock_ins/clk_2M_i_1/O
                         net (fo=1, routed)           0.000     1.241    gen_user_clock_ins/n_0_clk_2M_i_1
    SLICE_X116Y144       FDRE                                         r  gen_user_clock_ins/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.285     8.403    gen_user_clock_ins/CLK_IN
    SLICE_X116Y144                                                    r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism              0.000     8.403    
                         clock uncertainty           -0.066     8.337    
    SLICE_X116Y144       FDRE (Setup_fdre_C_D)        0.064     8.401    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  7.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.028ns (3.767%)  route 0.715ns (96.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.715     0.715    gen_user_clock_ins/CLK_OUT
    SLICE_X116Y144       LUT6 (Prop_lut6_I3_O)        0.028     0.743 r  gen_user_clock_ins/clk_2M_i_1/O
                         net (fo=1, routed)           0.000     0.743    gen_user_clock_ins/n_0_clk_2M_i_1
    SLICE_X116Y144       FDRE                                         r  gen_user_clock_ins/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.830    -0.603    gen_user_clock_ins/CLK_IN
    SLICE_X116Y144                                                    r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism              0.000    -0.603    
                         clock uncertainty            0.066    -0.537    
    SLICE_X116Y144       FDRE (Hold_fdre_C_D)         0.087    -0.450    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            fifo_write_veto_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.146ns (30.547%)  route 0.332ns (69.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.413     0.413    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y136       FDPE (Prop_fdpe_C_Q)         0.118     0.531 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.332     0.863    full_async_fifo
    SLICE_X122Y142       LUT4 (Prop_lut4_I0_O)        0.028     0.891 r  fifo_write_veto_r_i_1/O
                         net (fo=1, routed)           0.000     0.891    p_0_in1_in
    SLICE_X122Y142       FDSE                                         r  fifo_write_veto_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.857    -0.576    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
                         clock pessimism              0.000    -0.576    
                         clock uncertainty            0.066    -0.510    
    SLICE_X122Y142       FDSE (Hold_fdse_C_D)         0.087    -0.423    fifo_write_veto_r_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  1.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-1
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        7.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 ADC_test_ins1/clk_2M_r_reg/Q
                            (clock source 'clk_2M-1'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/clk_2M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@260.000ns - clk_2M-1 fall@250.000ns)
  Data Path Delay:        0.575ns  (logic 0.043ns (7.480%)  route 0.532ns (92.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 258.393 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 fall edge)
                                                    250.000   250.000 f  
    SLICE_X110Y131       FDCE                         0.000   250.000 f  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.532   250.532    ADC_test_ins1/clk_2M
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.043   250.575 f  ADC_test_ins1/clk_2M_r_i_1/O
                         net (fo=1, routed)           0.000   250.575    ADC_test_ins1/n_0_clk_2M_r_i_1
    SLICE_X110Y131       FDCE                                         f  ADC_test_ins1/clk_2M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    260.000   260.000 r  
    AD12                                              0.000   260.000 r  SYSCLK_P
                         net (fo=0)                   0.000   260.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   260.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   261.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759   255.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005   257.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   257.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275   258.393    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_2M_r_reg/C
                         clock pessimism              0.000   258.393    
                         clock uncertainty           -0.066   258.327    
    SLICE_X110Y131       FDCE (Setup_fdce_C_D)        0.064   258.391    ADC_test_ins1/clk_2M_r_reg
  -------------------------------------------------------------------
                         required time                        258.391    
                         arrival time                        -250.575    
  -------------------------------------------------------------------
                         slack                                  7.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 ADC_test_ins1/clk_2M_r_reg/Q
                            (clock source 'clk_2M-1'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/clk_2M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.028ns (9.185%)  route 0.277ns (90.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.277     0.277    ADC_test_ins1/clk_2M
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.028     0.305 r  ADC_test_ins1/clk_2M_r_i_1/O
                         net (fo=1, routed)           0.000     0.305    ADC_test_ins1/n_0_clk_2M_r_i_1
    SLICE_X110Y131       FDCE                                         r  ADC_test_ins1/clk_2M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.820    -0.613    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_2M_r_reg/C
                         clock pessimism              0.000    -0.613    
                         clock uncertainty            0.066    -0.547    
    SLICE_X110Y131       FDCE (Hold_fdce_C_D)         0.087    -0.460    ADC_test_ins1/clk_2M_r_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-2
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 ADC_test_ins2/clk_2M_r_reg/Q
                            (clock source 'clk_2M-2'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/clk_2M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.043ns (12.515%)  route 0.301ns (87.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.301     0.301    ADC_test_ins2/clk_2M
    SLICE_X110Y141       LUT5 (Prop_lut5_I4_O)        0.043     0.344 r  ADC_test_ins2/clk_2M_r_i_1/O
                         net (fo=1, routed)           0.000     0.344    ADC_test_ins2/n_0_clk_2M_r_i_1
    SLICE_X110Y141       FDCE                                         r  ADC_test_ins2/clk_2M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.282     8.400    ADC_test_ins2/sys_clk_adc
    SLICE_X110Y141                                                    r  ADC_test_ins2/clk_2M_r_reg/C
                         clock pessimism              0.000     8.400    
                         clock uncertainty           -0.066     8.334    
    SLICE_X110Y141       FDCE (Setup_fdce_C_D)        0.064     8.398    ADC_test_ins2/clk_2M_r_reg
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  8.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 ADC_test_ins2/clk_2M_r_reg/Q
                            (clock source 'clk_2M-2'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/clk_2M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@250.000ns - clk_2M-2 fall@250.000ns)
  Data Path Delay:        0.190ns  (logic 0.028ns (14.768%)  route 0.162ns (85.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 249.395 - 250.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 fall edge)
                                                    250.000   250.000 f  
    SLICE_X110Y141       FDCE                         0.000   250.000 f  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.162   250.162    ADC_test_ins2/clk_2M
    SLICE_X110Y141       LUT5 (Prop_lut5_I4_O)        0.028   250.190 f  ADC_test_ins2/clk_2M_r_i_1/O
                         net (fo=1, routed)           0.000   250.190    ADC_test_ins2/n_0_clk_2M_r_i_1
    SLICE_X110Y141       FDCE                                         f  ADC_test_ins2/clk_2M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    250.000   250.000 r  
    AD12                                              0.000   250.000 r  SYSCLK_P
                         net (fo=0)                   0.000   250.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   250.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   251.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   247.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   248.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   248.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828   249.395    ADC_test_ins2/sys_clk_adc
    SLICE_X110Y141                                                    r  ADC_test_ins2/clk_2M_r_reg/C
                         clock pessimism              0.000   249.395    
                         clock uncertainty            0.066   249.461    
    SLICE_X110Y141       FDCE (Hold_fdce_C_D)         0.087   249.548    ADC_test_ins2/clk_2M_r_reg
  -------------------------------------------------------------------
                         required time                       -249.548    
                         arrival time                         250.190    
  -------------------------------------------------------------------
                         slack                                  0.642    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50M-1
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.052ns  (required time - arrival time)
  Source:                 ADC_test_ins1/clk_50M_r_reg/Q
                            (clock source 'clk_50M-1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/clk_50M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@20.000ns - clk_50M-1 fall@10.000ns)
  Data Path Delay:        0.343ns  (logic 0.043ns (12.538%)  route 0.300ns (87.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 fall edge)
                                                     10.000    10.000 f  
    SLICE_X108Y135       FDCE                         0.000    10.000 f  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.300    10.300    ADC_test_ins1/clk_50M
    SLICE_X108Y135       LUT1 (Prop_lut1_I0_O)        0.043    10.343 r  ADC_test_ins1/clk_50M_r_i_1/O
                         net (fo=1, routed)           0.000    10.343    ADC_test_ins1/n_0_clk_50M_r_i_1
    SLICE_X108Y135       FDCE                                         r  ADC_test_ins1/clk_50M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYSCLK_P
                         net (fo=0)                   0.000    20.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.279    18.397    ADC_test_ins1/sys_clk_adc
    SLICE_X108Y135                                                    r  ADC_test_ins1/clk_50M_r_reg/C
                         clock pessimism              0.000    18.397    
                         clock uncertainty           -0.066    18.331    
    SLICE_X108Y135       FDCE (Setup_fdce_C_D)        0.064    18.395    ADC_test_ins1/clk_50M_r_reg
  -------------------------------------------------------------------
                         required time                         18.395    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  8.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 ADC_test_ins1/clk_50M_r_reg/Q
                            (clock source 'clk_50M-1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/clk_50M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.028ns (14.818%)  route 0.161ns (85.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.161     0.161    ADC_test_ins1/clk_50M
    SLICE_X108Y135       LUT1 (Prop_lut1_I0_O)        0.028     0.189 f  ADC_test_ins1/clk_50M_r_i_1/O
                         net (fo=1, routed)           0.000     0.189    ADC_test_ins1/n_0_clk_50M_r_i_1
    SLICE_X108Y135       FDCE                                         f  ADC_test_ins1/clk_50M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.824    -0.609    ADC_test_ins1/sys_clk_adc
    SLICE_X108Y135                                                    r  ADC_test_ins1/clk_50M_r_reg/C
                         clock pessimism              0.000    -0.609    
                         clock uncertainty            0.066    -0.543    
    SLICE_X108Y135       FDCE (Hold_fdce_C_D)         0.087    -0.456    ADC_test_ins1/clk_50M_r_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50M-2
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 ADC_test_ins2/clk_50M_r_reg/Q
                            (clock source 'clk_50M-2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/clk_50M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@20.000ns - clk_50M-2 fall@10.000ns)
  Data Path Delay:        0.343ns  (logic 0.043ns (12.535%)  route 0.300ns (87.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 18.402 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 fall edge)
                                                     10.000    10.000 f  
    SLICE_X116Y143       FDCE                         0.000    10.000 f  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.300    10.300    ADC_test_ins2/clk_50M
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.043    10.343 r  ADC_test_ins2/clk_50M_r_i_1/O
                         net (fo=1, routed)           0.000    10.343    ADC_test_ins2/n_0_clk_50M_r_i_1
    SLICE_X116Y143       FDCE                                         r  ADC_test_ins2/clk_50M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  SYSCLK_P
                         net (fo=0)                   0.000    20.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.284    18.402    ADC_test_ins2/sys_clk_adc
    SLICE_X116Y143                                                    r  ADC_test_ins2/clk_50M_r_reg/C
                         clock pessimism              0.000    18.402    
                         clock uncertainty           -0.066    18.336    
    SLICE_X116Y143       FDCE (Setup_fdce_C_D)        0.064    18.400    ADC_test_ins2/clk_50M_r_reg
  -------------------------------------------------------------------
                         required time                         18.400    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  8.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 ADC_test_ins2/clk_50M_r_reg/Q
                            (clock source 'clk_50M-2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/clk_50M_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.028ns (14.813%)  route 0.161ns (85.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.161     0.161    ADC_test_ins2/clk_50M
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.028     0.189 f  ADC_test_ins2/clk_50M_r_i_1/O
                         net (fo=1, routed)           0.000     0.189    ADC_test_ins2/n_0_clk_50M_r_i_1
    SLICE_X116Y143       FDCE                                         f  ADC_test_ins2/clk_50M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.830    -0.603    ADC_test_ins2/sys_clk_adc
    SLICE_X116Y143                                                    r  ADC_test_ins2/clk_50M_r_reg/C
                         clock pessimism              0.000    -0.603    
                         clock uncertainty            0.066    -0.537    
    SLICE_X116Y143       FDCE (Hold_fdce_C_D)         0.087    -0.450    ADC_test_ins2/clk_50M_r_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.639    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack        5.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        7.353ns  (logic 0.388ns (5.277%)  route 6.965ns (94.723%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 501.369 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         4.091   494.499    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X114Y88        LUT2 (Prop_lut2_I1_O)        0.043   494.542 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.701   495.243    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_13
    RAMB36_X3Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.369   501.369    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.369    
                         clock uncertainty           -0.066   501.303    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.975    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.975    
                         arrival time                        -495.243    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        7.180ns  (logic 0.388ns (5.404%)  route 6.792ns (94.596%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        3.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 501.211 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.534   493.942    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X120Y103       LUT2 (Prop_lut2_I1_O)        0.043   493.985 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_47/O
                         net (fo=1, routed)           1.086   495.071    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_24
    RAMB36_X3Y20         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.211   501.211    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y20                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.211    
                         clock uncertainty           -0.066   501.144    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.816    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.816    
                         arrival time                        -495.071    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        7.234ns  (logic 0.388ns (5.364%)  route 6.846ns (94.636%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 501.316 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.829   494.237    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X114Y99        LUT2 (Prop_lut2_I1_O)        0.043   494.280 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.844   495.124    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_18
    RAMB36_X3Y18         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.316   501.316    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y18                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.316    
                         clock uncertainty           -0.066   501.249    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.921    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.921    
                         arrival time                        -495.124    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.972ns  (logic 0.388ns (5.565%)  route 6.584ns (94.435%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        3.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 501.443 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.605   494.013    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X121Y104       LUT2 (Prop_lut2_I1_O)        0.043   494.056 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_43/O
                         net (fo=1, routed)           0.807   494.863    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_22
    RAMB36_X4Y19         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.443   501.443    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y19                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.443    
                         clock uncertainty           -0.066   501.376    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   501.048    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        501.048    
                         arrival time                        -494.863    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.954ns  (logic 0.388ns (5.580%)  route 6.566ns (94.420%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        3.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 501.425 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.632   494.040    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X120Y99        LUT2 (Prop_lut2_I1_O)        0.043   494.083 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.762   494.845    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_19
    RAMB36_X4Y18         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.425   501.425    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y18                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.425    
                         clock uncertainty           -0.066   501.359    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   501.031    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        501.031    
                         arrival time                        -494.845    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.699ns  (logic 0.388ns (5.792%)  route 6.311ns (94.208%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 501.292 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.237   493.645    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X122Y102       LUT2 (Prop_lut2_I1_O)        0.043   493.688 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.901   494.590    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_15
    RAMB36_X4Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.292   501.292    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.292    
                         clock uncertainty           -0.066   501.226    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.898    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.898    
                         arrival time                        -494.590    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.601ns  (logic 0.345ns (5.227%)  route 6.256ns (94.773%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 501.292 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         4.083   494.491    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.292   501.292    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.292    
                         clock uncertainty           -0.066   501.226    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404   500.822    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                        -494.491    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.669ns  (logic 0.345ns (5.173%)  route 6.324ns (94.827%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 501.369 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         4.151   494.560    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X3Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.369   501.369    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.369    
                         clock uncertainty           -0.066   501.303    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404   500.899    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.899    
                         arrival time                        -494.560    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.941ns  (logic 0.388ns (5.590%)  route 6.553ns (94.410%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 501.597 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         3.893   494.301    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X132Y88        LUT2 (Prop_lut2_I1_O)        0.043   494.344 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.487   494.831    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_14
    RAMB36_X5Y17         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.597   501.597    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y17                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   501.597    
                         clock uncertainty           -0.066   501.531    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   501.203    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        501.203    
                         arrival time                        -494.831    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.066ns  (logic 0.388ns (6.397%)  route 5.678ns (93.603%))
  Logic Levels:           3  (LUT1=1 LUT2=2)
  Clock Path Skew:        2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.767ns = ( 500.767 - 500.000 ) 
    Source Clock Delay      (SCD):    -2.109ns = ( 487.891 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   490.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   491.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786   484.201 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130   486.331    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093   486.424 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.467   487.891    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.259   488.150 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.892   489.042    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.043   489.085 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.281   490.365    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.043   490.408 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         2.521   492.929    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X114Y128       LUT2 (Prop_lut2_I1_O)        0.043   492.972 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.984   493.956    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_20
    RAMB36_X3Y26         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.767   500.767    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y26                                                      r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   500.767    
                         clock uncertainty           -0.066   500.701    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328   500.373    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        500.373    
                         arrival time                        -493.956    
  -------------------------------------------------------------------
                         slack                                  6.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.278ns (9.251%)  route 2.727ns (90.749%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.883     1.456    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X123Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X123Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X123Y133       FDCE (Hold_fdce_C_CE)        0.028     1.149    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.278ns (9.921%)  route 2.524ns (90.079%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        2.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.716ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.221     0.672    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_en
    SLICE_X121Y135       LUT5 (Prop_lut5_I0_O)        0.036     0.708 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.544     1.252    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X122Y136       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.716    
                         clock uncertainty            0.066     0.782    
    SLICE_X122Y136       FDPE (Hold_fdpe_C_D)         0.128     0.910    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 fifo_write_veto_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.278ns (9.005%)  route 2.809ns (90.995%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.332    -1.550    clk
    SLICE_X122Y142                                                    r  fifo_write_veto_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y142       FDSE (Prop_fdse_C_Q)         0.206    -1.344 f  fifo_write_veto_r_reg/Q
                         net (fo=2, routed)           0.759    -0.585    fifo_write_veto_r
    SLICE_X122Y139       LUT1 (Prop_lut1_I0_O)        0.036    -0.549 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=11, routed)          1.086     0.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X123Y135       LUT2 (Prop_lut2_I0_O)        0.036     0.573 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=103, routed)         0.965     1.538    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/sel
    SLICE_X122Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.055     1.055    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X122Y133                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.000     1.055    
                         clock uncertainty            0.066     1.121    
    SLICE_X122Y133       FDCE (Hold_fdce_C_CE)        0.040     1.161    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-1
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack      497.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.471ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.800ns (71.830%)  route 0.706ns (28.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 500.648 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.706     3.101    gen_adc_packet_ins/FIFO_OUT1[15]
    SLICE_X116Y127       FDSE                                         r  gen_adc_packet_ins/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.648   500.648    gen_adc_packet_ins/CLK
    SLICE_X116Y127                                                    r  gen_adc_packet_ins/data_reg[31]/C
                         clock pessimism              0.000   500.648    
                         clock uncertainty           -0.066   500.582    
    SLICE_X116Y127       FDSE (Setup_fdse_C_D)       -0.010   500.572    gen_adc_packet_ins/data_reg[31]
  -------------------------------------------------------------------
                         required time                        500.572    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                497.471    

Slack (MET) :             497.508ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.843ns (70.265%)  route 0.780ns (29.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 500.759 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.780     3.175    gen_adc_packet_ins/FIFO_OUT1[1]
    SLICE_X115Y125       LUT5 (Prop_lut5_I4_O)        0.043     3.218 r  gen_adc_packet_ins/data[17]_i_1/O
                         net (fo=1, routed)           0.000     3.218    gen_adc_packet_ins/n_0_data[17]_i_1
    SLICE_X115Y125       FDSE                                         r  gen_adc_packet_ins/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.759   500.759    gen_adc_packet_ins/CLK
    SLICE_X115Y125                                                    r  gen_adc_packet_ins/data_reg[17]/C
                         clock pessimism              0.000   500.759    
                         clock uncertainty           -0.066   500.693    
    SLICE_X115Y125       FDSE (Setup_fdse_C_D)        0.033   500.726    gen_adc_packet_ins/data_reg[17]
  -------------------------------------------------------------------
                         required time                        500.726    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                497.508    

Slack (MET) :             497.526ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 1.843ns (69.900%)  route 0.794ns (30.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 500.759 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.794     3.189    gen_adc_packet_ins/FIFO_OUT1[6]
    SLICE_X114Y125       LUT5 (Prop_lut5_I4_O)        0.043     3.232 r  gen_adc_packet_ins/data[22]_i_1/O
                         net (fo=1, routed)           0.000     3.232    gen_adc_packet_ins/n_0_data[22]_i_1
    SLICE_X114Y125       FDSE                                         r  gen_adc_packet_ins/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.759   500.759    gen_adc_packet_ins/CLK
    SLICE_X114Y125                                                    r  gen_adc_packet_ins/data_reg[22]/C
                         clock pessimism              0.000   500.759    
                         clock uncertainty           -0.066   500.693    
    SLICE_X114Y125       FDSE (Setup_fdse_C_D)        0.065   500.758    gen_adc_packet_ins/data_reg[22]
  -------------------------------------------------------------------
                         required time                        500.758    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                497.526    

Slack (MET) :             497.552ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.843ns (69.305%)  route 0.816ns (30.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 500.808 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.816     3.211    gen_adc_packet_ins/FIFO_OUT1[12]
    SLICE_X120Y126       LUT5 (Prop_lut5_I4_O)        0.043     3.254 r  gen_adc_packet_ins/data[28]_i_1/O
                         net (fo=1, routed)           0.000     3.254    gen_adc_packet_ins/n_0_data[28]_i_1
    SLICE_X120Y126       FDSE                                         r  gen_adc_packet_ins/data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.808   500.808    gen_adc_packet_ins/CLK
    SLICE_X120Y126                                                    r  gen_adc_packet_ins/data_reg[28]/C
                         clock pessimism              0.000   500.808    
                         clock uncertainty           -0.066   500.742    
    SLICE_X120Y126       FDSE (Setup_fdse_C_D)        0.064   500.806    gen_adc_packet_ins/data_reg[28]
  -------------------------------------------------------------------
                         required time                        500.806    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                497.552    

Slack (MET) :             497.608ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 1.843ns (70.490%)  route 0.772ns (29.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 500.820 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.772     3.166    gen_adc_packet_ins/FIFO_OUT1[9]
    SLICE_X120Y125       LUT5 (Prop_lut5_I4_O)        0.043     3.209 r  gen_adc_packet_ins/data[25]_i_1/O
                         net (fo=1, routed)           0.000     3.209    gen_adc_packet_ins/n_0_data[25]_i_1
    SLICE_X120Y125       FDSE                                         r  gen_adc_packet_ins/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.820   500.820    gen_adc_packet_ins/CLK
    SLICE_X120Y125                                                    r  gen_adc_packet_ins/data_reg[25]/C
                         clock pessimism              0.000   500.820    
                         clock uncertainty           -0.066   500.754    
    SLICE_X120Y125       FDSE (Setup_fdse_C_D)        0.064   500.818    gen_adc_packet_ins/data_reg[25]
  -------------------------------------------------------------------
                         required time                        500.818    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                497.608    

Slack (MET) :             497.642ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.800ns (76.832%)  route 0.543ns (23.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 500.648 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           0.543     2.938    gen_adc_packet_ins/FIFO_OUT1[7]
    SLICE_X116Y127       FDSE                                         r  gen_adc_packet_ins/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.648   500.648    gen_adc_packet_ins/CLK
    SLICE_X116Y127                                                    r  gen_adc_packet_ins/data_reg[23]/C
                         clock pessimism              0.000   500.648    
                         clock uncertainty           -0.066   500.582    
    SLICE_X116Y127       FDSE (Setup_fdse_C_D)       -0.002   500.580    gen_adc_packet_ins/data_reg[23]
  -------------------------------------------------------------------
                         required time                        500.580    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                497.642    

Slack (MET) :             497.643ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.843ns (73.175%)  route 0.676ns (26.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 500.759 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.676     3.071    gen_adc_packet_ins/FIFO_OUT1[4]
    SLICE_X114Y125       LUT5 (Prop_lut5_I4_O)        0.043     3.114 r  gen_adc_packet_ins/data[20]_i_1/O
                         net (fo=1, routed)           0.000     3.114    gen_adc_packet_ins/n_0_data[20]_i_1
    SLICE_X114Y125       FDSE                                         r  gen_adc_packet_ins/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.759   500.759    gen_adc_packet_ins/CLK
    SLICE_X114Y125                                                    r  gen_adc_packet_ins/data_reg[20]/C
                         clock pessimism              0.000   500.759    
                         clock uncertainty           -0.066   500.693    
    SLICE_X114Y125       FDSE (Setup_fdse_C_D)        0.064   500.757    gen_adc_packet_ins/data_reg[20]
  -------------------------------------------------------------------
                         required time                        500.757    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                497.643    

Slack (MET) :             497.692ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 1.800ns (72.940%)  route 0.668ns (27.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.668     3.063    gen_adc_packet_ins/FIFO_OUT1[10]
    SLICE_X118Y124       FDRE                                         r  gen_adc_packet_ins/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.831   500.831    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[26]/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty           -0.066   500.765    
    SLICE_X118Y124       FDRE (Setup_fdre_C_D)       -0.010   500.755    gen_adc_packet_ins/data_reg[26]
  -------------------------------------------------------------------
                         required time                        500.755    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                497.692    

Slack (MET) :             497.694ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.800ns (72.683%)  route 0.677ns (27.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.677     3.071    gen_adc_packet_ins/FIFO_OUT1[13]
    SLICE_X118Y124       FDSE                                         r  gen_adc_packet_ins/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.831   500.831    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[29]/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty           -0.066   500.765    
    SLICE_X118Y124       FDSE (Setup_fdse_C_D)        0.000   500.765    gen_adc_packet_ins/data_reg[29]
  -------------------------------------------------------------------
                         required time                        500.765    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                497.694    

Slack (MET) :             497.708ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 1.800ns (73.159%)  route 0.660ns (26.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.595     0.595    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     2.395 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.660     3.055    gen_adc_packet_ins/FIFO_OUT1[8]
    SLICE_X118Y124       FDRE                                         r  gen_adc_packet_ins/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.831   500.831    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[24]/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty           -0.066   500.765    
    SLICE_X118Y124       FDRE (Setup_fdre_C_D)       -0.002   500.763    gen_adc_packet_ins/data_reg[24]
  -------------------------------------------------------------------
                         required time                        500.763    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                497.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.585ns (73.643%)  route 0.209ns (26.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.209     1.137    gen_adc_packet_ins/FIFO_OUT1[0]
    SLICE_X105Y125       FDRE                                         r  gen_adc_packet_ins/data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.729     0.729    gen_adc_packet_ins/CLK
    SLICE_X105Y125                                                    r  gen_adc_packet_ins/data_reg[16]/C
                         clock pessimism              0.000     0.729    
                         clock uncertainty            0.066     0.795    
    SLICE_X105Y125       FDRE (Hold_fdre_C_D)         0.040     0.835    gen_adc_packet_ins/data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.585ns (72.762%)  route 0.219ns (27.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.219     1.147    gen_adc_packet_ins/FIFO_OUT1[2]
    SLICE_X105Y125       FDRE                                         r  gen_adc_packet_ins/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.729     0.729    gen_adc_packet_ins/CLK
    SLICE_X105Y125                                                    r  gen_adc_packet_ins/data_reg[18]/C
                         clock pessimism              0.000     0.729    
                         clock uncertainty            0.066     0.795    
    SLICE_X105Y125       FDRE (Hold_fdre_C_D)         0.038     0.833    gen_adc_packet_ins/data_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.585ns (66.671%)  route 0.292ns (33.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.292     1.220    gen_adc_packet_ins/FIFO_OUT1[5]
    SLICE_X105Y126       FDSE                                         r  gen_adc_packet_ins/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.705     0.705    gen_adc_packet_ins/CLK
    SLICE_X105Y126                                                    r  gen_adc_packet_ins/data_reg[21]/C
                         clock pessimism              0.000     0.705    
                         clock uncertainty            0.066     0.771    
    SLICE_X105Y126       FDSE (Hold_fdse_C_D)         0.039     0.810    gen_adc_packet_ins/data_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.613ns (63.834%)  route 0.347ns (36.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.643ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.347     1.275    gen_adc_packet_ins/FIFO_OUT1[14]
    SLICE_X120Y126       LUT5 (Prop_lut5_I4_O)        0.028     1.303 r  gen_adc_packet_ins/data[30]_i_2/O
                         net (fo=1, routed)           0.000     1.303    gen_adc_packet_ins/n_0_data[30]_i_2
    SLICE_X120Y126       FDSE                                         r  gen_adc_packet_ins/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.643     0.643    gen_adc_packet_ins/CLK
    SLICE_X120Y126                                                    r  gen_adc_packet_ins/data_reg[30]/C
                         clock pessimism              0.000     0.643    
                         clock uncertainty            0.066     0.709    
    SLICE_X120Y126       FDSE (Hold_fdse_C_D)         0.087     0.796    gen_adc_packet_ins/data_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.613ns (68.729%)  route 0.279ns (31.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.279     1.207    gen_adc_packet_ins/FIFO_OUT1[3]
    SLICE_X115Y125       LUT5 (Prop_lut5_I4_O)        0.028     1.235 r  gen_adc_packet_ins/data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.235    gen_adc_packet_ins/n_0_data[19]_i_1
    SLICE_X115Y125       FDSE                                         r  gen_adc_packet_ins/data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.588     0.588    gen_adc_packet_ins/CLK
    SLICE_X115Y125                                                    r  gen_adc_packet_ins/data_reg[19]/C
                         clock pessimism              0.000     0.588    
                         clock uncertainty            0.066     0.654    
    SLICE_X115Y125       FDSE (Hold_fdse_C_D)         0.060     0.714    gen_adc_packet_ins/data_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.613ns (63.834%)  route 0.347ns (36.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.629ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.347     1.275    gen_adc_packet_ins/FIFO_OUT1[11]
    SLICE_X120Y125       LUT5 (Prop_lut5_I4_O)        0.028     1.303 r  gen_adc_packet_ins/data[27]_i_2/O
                         net (fo=1, routed)           0.000     1.303    gen_adc_packet_ins/n_0_data[27]_i_2
    SLICE_X120Y125       FDSE                                         r  gen_adc_packet_ins/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.629     0.629    gen_adc_packet_ins/CLK
    SLICE_X120Y125                                                    r  gen_adc_packet_ins/data_reg[27]/C
                         clock pessimism              0.000     0.629    
                         clock uncertainty            0.066     0.695    
    SLICE_X120Y125       FDSE (Hold_fdse_C_D)         0.087     0.782    gen_adc_packet_ins/data_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.585ns (61.945%)  route 0.359ns (38.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.359     1.287    gen_adc_packet_ins/FIFO_OUT1[8]
    SLICE_X118Y124       FDRE                                         r  gen_adc_packet_ins/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.640     0.640    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[24]/C
                         clock pessimism              0.000     0.640    
                         clock uncertainty            0.066     0.706    
    SLICE_X118Y124       FDRE (Hold_fdre_C_D)         0.037     0.743    gen_adc_packet_ins/data_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.585ns (61.417%)  route 0.368ns (38.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.368     1.295    gen_adc_packet_ins/FIFO_OUT1[13]
    SLICE_X118Y124       FDSE                                         r  gen_adc_packet_ins/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.640     0.640    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[29]/C
                         clock pessimism              0.000     0.640    
                         clock uncertainty            0.066     0.706    
    SLICE_X118Y124       FDSE (Hold_fdse_C_D)         0.040     0.746    gen_adc_packet_ins/data_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.585ns (61.658%)  route 0.364ns (38.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.364     1.292    gen_adc_packet_ins/FIFO_OUT1[10]
    SLICE_X118Y124       FDRE                                         r  gen_adc_packet_ins/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.640     0.640    gen_adc_packet_ins/CLK
    SLICE_X118Y124                                                    r  gen_adc_packet_ins/data_reg[26]/C
                         clock pessimism              0.000     0.640    
                         clock uncertainty            0.066     0.706    
    SLICE_X118Y124       FDRE (Hold_fdre_C_D)         0.032     0.738    gen_adc_packet_ins/data_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.613ns (63.351%)  route 0.355ns (36.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.343     0.343    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.928 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.355     1.283    gen_adc_packet_ins/FIFO_OUT1[4]
    SLICE_X114Y125       LUT5 (Prop_lut5_I4_O)        0.028     1.311 r  gen_adc_packet_ins/data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.311    gen_adc_packet_ins/n_0_data[20]_i_1
    SLICE_X114Y125       FDSE                                         r  gen_adc_packet_ins/data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.588     0.588    gen_adc_packet_ins/CLK
    SLICE_X114Y125                                                    r  gen_adc_packet_ins/data_reg[20]/C
                         clock pessimism              0.000     0.588    
                         clock uncertainty            0.066     0.654    
    SLICE_X114Y125       FDSE (Hold_fdse_C_D)         0.087     0.741    gen_adc_packet_ins/data_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-2
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack      497.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.406ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.843ns (72.162%)  route 0.711ns (27.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           0.711     3.167    gen_adc_packet_ins/FIFO_OUT2[6]
    SLICE_X122Y130       LUT5 (Prop_lut5_I4_O)        0.043     3.210 r  gen_adc_packet_ins/data[6]_i_1/O
                         net (fo=1, routed)           0.000     3.210    gen_adc_packet_ins/n_0_data[6]_i_1
    SLICE_X122Y130       FDSE                                         r  gen_adc_packet_ins/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.618   500.618    gen_adc_packet_ins/CLK
    SLICE_X122Y130                                                    r  gen_adc_packet_ins/data_reg[6]/C
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.552    
    SLICE_X122Y130       FDSE (Setup_fdse_C_D)        0.064   500.616    gen_adc_packet_ins/data_reg[6]
  -------------------------------------------------------------------
                         required time                        500.616    
                         arrival time                          -3.210    
  -------------------------------------------------------------------
                         slack                                497.406    

Slack (MET) :             497.510ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.800ns (71.441%)  route 0.720ns (28.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 500.754 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.720     3.176    gen_adc_packet_ins/FIFO_OUT2[15]
    SLICE_X122Y124       FDSE                                         r  gen_adc_packet_ins/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.754   500.754    gen_adc_packet_ins/CLK
    SLICE_X122Y124                                                    r  gen_adc_packet_ins/data_reg[15]/C
                         clock pessimism              0.000   500.754    
                         clock uncertainty           -0.066   500.687    
    SLICE_X122Y124       FDSE (Setup_fdse_C_D)       -0.002   500.685    gen_adc_packet_ins/data_reg[15]
  -------------------------------------------------------------------
                         required time                        500.685    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                497.510    

Slack (MET) :             497.533ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.843ns (76.280%)  route 0.573ns (23.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.607ns = ( 500.607 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           0.573     3.029    gen_adc_packet_ins/FIFO_OUT2[4]
    SLICE_X122Y137       LUT5 (Prop_lut5_I4_O)        0.043     3.072 r  gen_adc_packet_ins/data[4]_i_1/O
                         net (fo=1, routed)           0.000     3.072    gen_adc_packet_ins/n_0_data[4]_i_1
    SLICE_X122Y137       FDSE                                         r  gen_adc_packet_ins/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.607   500.607    gen_adc_packet_ins/CLK
    SLICE_X122Y137                                                    r  gen_adc_packet_ins/data_reg[4]/C
                         clock pessimism              0.000   500.607    
                         clock uncertainty           -0.066   500.541    
    SLICE_X122Y137       FDSE (Setup_fdse_C_D)        0.064   500.605    gen_adc_packet_ins/data_reg[4]
  -------------------------------------------------------------------
                         required time                        500.605    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                497.533    

Slack (MET) :             497.594ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.843ns (76.808%)  route 0.557ns (23.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 500.682 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.557     3.013    gen_adc_packet_ins/FIFO_OUT2[11]
    SLICE_X123Y135       LUT5 (Prop_lut5_I4_O)        0.043     3.056 r  gen_adc_packet_ins/data[11]_i_1/O
                         net (fo=1, routed)           0.000     3.056    gen_adc_packet_ins/n_0_data[11]_i_1
    SLICE_X123Y135       FDSE                                         r  gen_adc_packet_ins/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.682   500.682    gen_adc_packet_ins/CLK
    SLICE_X123Y135                                                    r  gen_adc_packet_ins/data_reg[11]/C
                         clock pessimism              0.000   500.682    
                         clock uncertainty           -0.066   500.616    
    SLICE_X123Y135       FDSE (Setup_fdse_C_D)        0.034   500.650    gen_adc_packet_ins/data_reg[11]
  -------------------------------------------------------------------
                         required time                        500.650    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                497.594    

Slack (MET) :             497.634ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 1.800ns (76.108%)  route 0.565ns (23.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.732ns = ( 500.732 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           0.565     3.021    gen_adc_packet_ins/FIFO_OUT2[7]
    SLICE_X122Y131       FDSE                                         r  gen_adc_packet_ins/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.732   500.732    gen_adc_packet_ins/CLK
    SLICE_X122Y131                                                    r  gen_adc_packet_ins/data_reg[7]/C
                         clock pessimism              0.000   500.732    
                         clock uncertainty           -0.066   500.666    
    SLICE_X122Y131       FDSE (Setup_fdse_C_D)       -0.010   500.656    gen_adc_packet_ins/data_reg[7]
  -------------------------------------------------------------------
                         required time                        500.656    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                497.634    

Slack (MET) :             497.640ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.843ns (73.731%)  route 0.657ns (26.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.798ns = ( 500.798 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.657     3.113    gen_adc_packet_ins/FIFO_OUT2[14]
    SLICE_X122Y126       LUT5 (Prop_lut5_I4_O)        0.043     3.156 r  gen_adc_packet_ins/data[14]_i_1/O
                         net (fo=1, routed)           0.000     3.156    gen_adc_packet_ins/n_0_data[14]_i_1
    SLICE_X122Y126       FDSE                                         r  gen_adc_packet_ins/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.798   500.798    gen_adc_packet_ins/CLK
    SLICE_X122Y126                                                    r  gen_adc_packet_ins/data_reg[14]/C
                         clock pessimism              0.000   500.798    
                         clock uncertainty           -0.066   500.732    
    SLICE_X122Y126       FDSE (Setup_fdse_C_D)        0.064   500.796    gen_adc_packet_ins/data_reg[14]
  -------------------------------------------------------------------
                         required time                        500.796    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                497.640    

Slack (MET) :             497.662ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.800ns (76.754%)  route 0.545ns (23.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.732ns = ( 500.732 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.545     3.001    gen_adc_packet_ins/FIFO_OUT2[5]
    SLICE_X122Y131       FDSE                                         r  gen_adc_packet_ins/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.732   500.732    gen_adc_packet_ins/CLK
    SLICE_X122Y131                                                    r  gen_adc_packet_ins/data_reg[5]/C
                         clock pessimism              0.000   500.732    
                         clock uncertainty           -0.066   500.666    
    SLICE_X122Y131       FDSE (Setup_fdse_C_D)       -0.002   500.664    gen_adc_packet_ins/data_reg[5]
  -------------------------------------------------------------------
                         required time                        500.664    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                497.662    

Slack (MET) :             497.689ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.800ns (80.194%)  route 0.445ns (19.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.687ns = ( 500.687 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.445     2.901    gen_adc_packet_ins/FIFO_OUT2[2]
    SLICE_X124Y135       FDRE                                         r  gen_adc_packet_ins/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.687   500.687    gen_adc_packet_ins/CLK
    SLICE_X124Y135                                                    r  gen_adc_packet_ins/data_reg[2]/C
                         clock pessimism              0.000   500.687    
                         clock uncertainty           -0.066   500.621    
    SLICE_X124Y135       FDRE (Setup_fdre_C_D)       -0.031   500.590    gen_adc_packet_ins/data_reg[2]
  -------------------------------------------------------------------
                         required time                        500.590    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                497.689    

Slack (MET) :             497.700ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.843ns (80.296%)  route 0.452ns (19.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 500.684 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.452     2.908    gen_adc_packet_ins/FIFO_OUT2[12]
    SLICE_X123Y134       LUT5 (Prop_lut5_I4_O)        0.043     2.951 r  gen_adc_packet_ins/data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.951    gen_adc_packet_ins/n_0_data[12]_i_1
    SLICE_X123Y134       FDSE                                         r  gen_adc_packet_ins/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.684   500.684    gen_adc_packet_ins/CLK
    SLICE_X123Y134                                                    r  gen_adc_packet_ins/data_reg[12]/C
                         clock pessimism              0.000   500.684    
                         clock uncertainty           -0.066   500.618    
    SLICE_X123Y134       FDSE (Setup_fdse_C_D)        0.034   500.652    gen_adc_packet_ins/data_reg[12]
  -------------------------------------------------------------------
                         required time                        500.652    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                497.700    

Slack (MET) :             497.706ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.843ns (78.876%)  route 0.494ns (21.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.732ns = ( 500.732 - 500.000 ) 
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.656     0.656    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     2.456 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.494     2.950    gen_adc_packet_ins/FIFO_OUT2[9]
    SLICE_X123Y131       LUT5 (Prop_lut5_I4_O)        0.043     2.993 r  gen_adc_packet_ins/data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.993    gen_adc_packet_ins/n_0_data[9]_i_1
    SLICE_X123Y131       FDSE                                         r  gen_adc_packet_ins/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.732   500.732    gen_adc_packet_ins/CLK
    SLICE_X123Y131                                                    r  gen_adc_packet_ins/data_reg[9]/C
                         clock pessimism              0.000   500.732    
                         clock uncertainty           -0.066   500.666    
    SLICE_X123Y131       FDSE (Setup_fdse_C_D)        0.033   500.699    gen_adc_packet_ins/data_reg[9]
  -------------------------------------------------------------------
                         required time                        500.699    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                497.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.585ns (72.749%)  route 0.219ns (27.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           0.219     1.204    gen_adc_packet_ins/FIFO_OUT2[10]
    SLICE_X124Y134       FDRE                                         r  gen_adc_packet_ins/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.668     0.668    gen_adc_packet_ins/CLK
    SLICE_X124Y134                                                    r  gen_adc_packet_ins/data_reg[10]/C
                         clock pessimism              0.000     0.668    
                         clock uncertainty            0.066     0.734    
    SLICE_X124Y134       FDRE (Hold_fdre_C_D)         0.040     0.774    gen_adc_packet_ins/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.585ns (69.366%)  route 0.258ns (30.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.258     1.244    gen_adc_packet_ins/FIFO_OUT2[8]
    SLICE_X124Y134       FDRE                                         r  gen_adc_packet_ins/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.668     0.668    gen_adc_packet_ins/CLK
    SLICE_X124Y134                                                    r  gen_adc_packet_ins/data_reg[8]/C
                         clock pessimism              0.000     0.668    
                         clock uncertainty            0.066     0.734    
    SLICE_X124Y134       FDRE (Hold_fdre_C_D)         0.041     0.775    gen_adc_packet_ins/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.585ns (69.481%)  route 0.257ns (30.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=1, routed)           0.257     1.242    gen_adc_packet_ins/FIFO_OUT2[13]
    SLICE_X124Y134       FDSE                                         r  gen_adc_packet_ins/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.668     0.668    gen_adc_packet_ins/CLK
    SLICE_X124Y134                                                    r  gen_adc_packet_ins/data_reg[13]/C
                         clock pessimism              0.000     0.668    
                         clock uncertainty            0.066     0.734    
    SLICE_X124Y134       FDSE (Hold_fdse_C_D)         0.038     0.772    gen_adc_packet_ins/data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.585ns (76.646%)  route 0.178ns (23.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.178     1.163    gen_adc_packet_ins/FIFO_OUT2[0]
    SLICE_X124Y135       FDRE                                         r  gen_adc_packet_ins/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.535     0.535    gen_adc_packet_ins/CLK
    SLICE_X124Y135                                                    r  gen_adc_packet_ins/data_reg[0]/C
                         clock pessimism              0.000     0.535    
                         clock uncertainty            0.066     0.601    
    SLICE_X124Y135       FDRE (Hold_fdre_C_D)         0.040     0.641    gen_adc_packet_ins/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.613ns (71.909%)  route 0.239ns (28.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.589ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.239     1.225    gen_adc_packet_ins/FIFO_OUT2[1]
    SLICE_X121Y135       LUT5 (Prop_lut5_I4_O)        0.028     1.253 r  gen_adc_packet_ins/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.253    gen_adc_packet_ins/n_0_data[1]_i_1
    SLICE_X121Y135       FDSE                                         r  gen_adc_packet_ins/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.589     0.589    gen_adc_packet_ins/CLK
    SLICE_X121Y135                                                    r  gen_adc_packet_ins/data_reg[1]/C
                         clock pessimism              0.000     0.589    
                         clock uncertainty            0.066     0.655    
    SLICE_X121Y135       FDSE (Hold_fdse_C_D)         0.060     0.715    gen_adc_packet_ins/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.613ns (71.814%)  route 0.241ns (28.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.241     1.226    gen_adc_packet_ins/FIFO_OUT2[3]
    SLICE_X123Y131       LUT5 (Prop_lut5_I4_O)        0.028     1.254 r  gen_adc_packet_ins/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.254    gen_adc_packet_ins/n_0_data[3]_i_1
    SLICE_X123Y131       FDSE                                         r  gen_adc_packet_ins/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.574     0.574    gen_adc_packet_ins/CLK
    SLICE_X123Y131                                                    r  gen_adc_packet_ins/data_reg[3]/C
                         clock pessimism              0.000     0.574    
                         clock uncertainty            0.066     0.640    
    SLICE_X123Y131       FDSE (Hold_fdse_C_D)         0.060     0.700    gen_adc_packet_ins/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.585ns (71.907%)  route 0.229ns (28.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.229     1.214    gen_adc_packet_ins/FIFO_OUT2[2]
    SLICE_X124Y135       FDRE                                         r  gen_adc_packet_ins/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.535     0.535    gen_adc_packet_ins/CLK
    SLICE_X124Y135                                                    r  gen_adc_packet_ins/data_reg[2]/C
                         clock pessimism              0.000     0.535    
                         clock uncertainty            0.066     0.601    
    SLICE_X124Y135       FDRE (Hold_fdre_C_D)         0.038     0.639    gen_adc_packet_ins/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.613ns (69.850%)  route 0.265ns (30.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.265     1.250    gen_adc_packet_ins/FIFO_OUT2[9]
    SLICE_X123Y131       LUT5 (Prop_lut5_I4_O)        0.028     1.278 r  gen_adc_packet_ins/data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.278    gen_adc_packet_ins/n_0_data[9]_i_1
    SLICE_X123Y131       FDSE                                         r  gen_adc_packet_ins/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.574     0.574    gen_adc_packet_ins/CLK
    SLICE_X123Y131                                                    r  gen_adc_packet_ins/data_reg[9]/C
                         clock pessimism              0.000     0.574    
                         clock uncertainty            0.066     0.640    
    SLICE_X123Y131       FDSE (Hold_fdse_C_D)         0.060     0.700    gen_adc_packet_ins/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.613ns (63.945%)  route 0.346ns (36.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.346     1.331    gen_adc_packet_ins/FIFO_OUT2[14]
    SLICE_X122Y126       LUT5 (Prop_lut5_I4_O)        0.028     1.359 r  gen_adc_packet_ins/data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.359    gen_adc_packet_ins/n_0_data[14]_i_1
    SLICE_X122Y126       FDSE                                         r  gen_adc_packet_ins/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.626     0.626    gen_adc_packet_ins/CLK
    SLICE_X122Y126                                                    r  gen_adc_packet_ins/data_reg[14]/C
                         clock pessimism              0.000     0.626    
                         clock uncertainty            0.066     0.692    
    SLICE_X122Y126       FDSE (Hold_fdse_C_D)         0.087     0.779    gen_adc_packet_ins/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_adc_packet_ins/data_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.613ns (72.181%)  route 0.236ns (27.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.400     0.400    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y54         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.585     0.985 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=1, routed)           0.236     1.221    gen_adc_packet_ins/FIFO_OUT2[12]
    SLICE_X123Y134       LUT5 (Prop_lut5_I4_O)        0.028     1.249 r  gen_adc_packet_ins/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.249    gen_adc_packet_ins/n_0_data[12]_i_1
    SLICE_X123Y134       FDSE                                         r  gen_adc_packet_ins/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.532     0.532    gen_adc_packet_ins/CLK
    SLICE_X123Y134                                                    r  gen_adc_packet_ins/data_reg[12]/C
                         clock pessimism              0.000     0.532    
                         clock uncertainty            0.066     0.598    
    SLICE_X123Y134       FDSE (Hold_fdse_C_D)         0.060     0.658    gen_adc_packet_ins/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.591    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack        3.374ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.559ns  (logic 0.204ns (36.479%)  route 0.355ns (63.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y134                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X119Y134       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.355     0.559    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[7]
    SLICE_X120Y134       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X120Y134       FDCE (Setup_fdce_C_D)       -0.067     3.933    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.933    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.433%)  route 0.301ns (59.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y134                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
    SLICE_X119Y134       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.301     0.505    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[13]
    SLICE_X119Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X119Y133       FDCE (Setup_fdce_C_D)       -0.093     3.907    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.608ns  (logic 0.223ns (36.707%)  route 0.385ns (63.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y134                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
    SLICE_X119Y134       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.385     0.608    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[12]
    SLICE_X120Y134       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X120Y134       FDCE (Setup_fdce_C_D)        0.011     4.011    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.123%)  route 0.280ns (57.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X125Y133       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.280     0.484    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X124Y132       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X124Y132       FDCE (Setup_fdce_C_D)       -0.093     3.907    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y131                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X125Y131       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.332     0.555    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[4]
    SLICE_X124Y131       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X124Y131       FDCE (Setup_fdce_C_D)       -0.019     3.981    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.559ns  (logic 0.223ns (39.924%)  route 0.336ns (60.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y131                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X125Y131       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.336     0.559    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[8]
    SLICE_X121Y131       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X121Y131       FDCE (Setup_fdce_C_D)       -0.010     3.990    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.539ns  (logic 0.223ns (41.381%)  route 0.316ns (58.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X125Y133       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.316     0.539    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X124Y131       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X124Y131       FDCE (Setup_fdce_C_D)       -0.010     3.990    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.536ns  (logic 0.223ns (41.617%)  route 0.313ns (58.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y134                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X119Y134       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.313     0.536    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[6]
    SLICE_X119Y132       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X119Y132       FDCE (Setup_fdce_C_D)       -0.010     3.990    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.425ns  (logic 0.236ns (55.466%)  route 0.189ns (44.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y130                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X120Y130       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.189     0.425    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[11]
    SLICE_X120Y131       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X120Y131       FDCE (Setup_fdce_C_D)       -0.076     3.924    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.924    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.397ns  (logic 0.204ns (51.371%)  route 0.193ns (48.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y133                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X125Y133       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.193     0.397    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X124Y133       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X124Y133       FDCE (Setup_fdce_C_D)       -0.099     3.901    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  3.504    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50M-1
  To Clock:  clk_2M-1

Setup :            0  Failing Endpoints,  Worst Slack       17.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.684ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.760ns  (logic 0.223ns (12.670%)  route 1.537ns (87.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 480.567 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.567   480.567    ADC_test_ins1/clk_50M
    SLICE_X109Y130                                                    r  ADC_test_ins1/ADC_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDCE (Prop_fdce_C_Q)         0.223   480.790 r  ADC_test_ins1/ADC_data_reg[1]/Q
                         net (fo=1, routed)           1.537   482.328    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.543   500.011    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.011    
                         arrival time                        -482.328    
  -------------------------------------------------------------------
                         slack                                 17.684    

Slack (MET) :             17.797ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.559ns  (logic 0.223ns (14.302%)  route 1.336ns (85.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.655ns = ( 480.655 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.655   480.655    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDCE (Prop_fdce_C_Q)         0.223   480.878 r  ADC_test_ins1/ADC_data_reg[0]/Q
                         net (fo=1, routed)           1.336   482.214    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.543   500.011    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.011    
                         arrival time                        -482.214    
  -------------------------------------------------------------------
                         slack                                 17.797    

Slack (MET) :             17.822ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.741ns  (logic 0.223ns (12.812%)  route 1.518ns (87.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 480.448 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.448   480.448    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/ADC_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y133       FDCE (Prop_fdce_C_Q)         0.223   480.671 r  ADC_test_ins1/ADC_data_reg[12]/Q
                         net (fo=1, routed)           1.518   482.189    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.543   500.011    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.011    
                         arrival time                        -482.189    
  -------------------------------------------------------------------
                         slack                                 17.822    

Slack (MET) :             18.143ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.120ns  (logic 0.204ns (18.221%)  route 0.916ns (81.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.667ns = ( 480.667 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.667   480.667    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.204   480.871 r  ADC_test_ins1/ADC_data_reg[8]/Q
                         net (fo=1, routed)           0.916   481.786    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.625   499.929    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        499.929    
                         arrival time                        -481.786    
  -------------------------------------------------------------------
                         slack                                 18.143    

Slack (MET) :             18.156ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.189ns  (logic 0.223ns (18.762%)  route 0.966ns (81.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.667ns = ( 480.667 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.667   480.667    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.223   480.890 r  ADC_test_ins1/ADC_data_reg[13]/Q
                         net (fo=1, routed)           0.966   481.855    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.543   500.011    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.011    
                         arrival time                        -481.855    
  -------------------------------------------------------------------
                         slack                                 18.156    

Slack (MET) :             18.161ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.184ns  (logic 0.223ns (18.836%)  route 0.961ns (81.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.667ns = ( 480.667 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.667   480.667    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.223   480.890 r  ADC_test_ins1/ADC_data_reg[3]/Q
                         net (fo=1, routed)           0.961   481.851    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.543   500.011    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.011    
                         arrival time                        -481.851    
  -------------------------------------------------------------------
                         slack                                 18.161    

Slack (MET) :             18.199ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.065ns  (logic 0.204ns (19.154%)  route 0.861ns (80.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.667ns = ( 480.667 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.667   480.667    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.204   480.871 r  ADC_test_ins1/ADC_data_reg[4]/Q
                         net (fo=1, routed)           0.861   481.732    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.623   499.931    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        499.931    
                         arrival time                        -481.732    
  -------------------------------------------------------------------
                         slack                                 18.199    

Slack (MET) :             18.199ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.064ns  (logic 0.204ns (19.172%)  route 0.860ns (80.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.667ns = ( 480.667 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.667   480.667    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.204   480.871 r  ADC_test_ins1/ADC_data_reg[6]/Q
                         net (fo=1, routed)           0.860   481.731    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.624   499.930    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        499.930    
                         arrival time                        -481.731    
  -------------------------------------------------------------------
                         slack                                 18.199    

Slack (MET) :             18.221ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.123ns  (logic 0.223ns (19.853%)  route 0.900ns (80.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.667ns = ( 480.667 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.667   480.667    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.223   480.890 r  ADC_test_ins1/ADC_data_reg[2]/Q
                         net (fo=1, routed)           0.900   481.790    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.543   500.011    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.011    
                         arrival time                        -481.790    
  -------------------------------------------------------------------
                         slack                                 18.221    

Slack (MET) :             18.226ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-1 rise@500.000ns - clk_50M-1 rise@480.000ns)
  Data Path Delay:        1.118ns  (logic 0.223ns (19.942%)  route 0.895ns (80.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 500.621 - 500.000 ) 
    Source Clock Delay      (SCD):    0.667ns = ( 480.667 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                    480.000   480.000 r  
    SLICE_X108Y135       FDCE                         0.000   480.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.667   480.667    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.223   480.890 r  ADC_test_ins1/ADC_data_reg[11]/Q
                         net (fo=1, routed)           0.895   481.785    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.621   500.621    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.621    
                         clock uncertainty           -0.066   500.554    
    RAMB18_X3Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.543   500.011    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.011    
                         arrival time                        -481.785    
  -------------------------------------------------------------------
                         slack                                 18.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.100ns (16.886%)  route 0.492ns (83.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.309     0.309    ADC_test_ins1/clk_50M
    SLICE_X109Y130                                                    r  ADC_test_ins1/ADC_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDCE (Prop_fdce_C_Q)         0.100     0.409 r  ADC_test_ins1/ADC_data_reg[15]/Q
                         net (fo=1, routed)           0.492     0.902    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     0.842    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.345%)  route 0.512ns (83.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.309     0.309    ADC_test_ins1/clk_50M
    SLICE_X109Y130                                                    r  ADC_test_ins1/ADC_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDCE (Prop_fdce_C_Q)         0.100     0.409 r  ADC_test_ins1/ADC_data_reg[14]/Q
                         net (fo=1, routed)           0.512     0.921    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     0.842    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.100ns (17.538%)  route 0.470ns (82.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357     0.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDCE (Prop_fdce_C_Q)         0.100     0.457 r  ADC_test_ins1/ADC_data_reg[7]/Q
                         net (fo=1, routed)           0.470     0.927    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.842    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.100ns (17.118%)  route 0.484ns (82.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357     0.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDCE (Prop_fdce_C_Q)         0.100     0.457 r  ADC_test_ins1/ADC_data_reg[10]/Q
                         net (fo=1, routed)           0.484     0.941    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.842    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.100ns (16.977%)  route 0.489ns (83.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357     0.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y130       FDCE (Prop_fdce_C_Q)         0.100     0.457 r  ADC_test_ins1/ADC_data_reg[5]/Q
                         net (fo=1, routed)           0.489     0.946    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.842    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.091ns (15.140%)  route 0.510ns (84.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.364     0.364    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.091     0.455 r  ADC_test_ins1/ADC_data_reg[6]/Q
                         net (fo=1, routed)           0.510     0.965    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.260     0.806    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.091ns (14.941%)  route 0.518ns (85.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.364     0.364    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.091     0.455 r  ADC_test_ins1/ADC_data_reg[4]/Q
                         net (fo=1, routed)           0.518     0.973    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.260     0.806    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.474%)  route 0.546ns (84.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.364     0.364    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.100     0.464 r  ADC_test_ins1/ADC_data_reg[11]/Q
                         net (fo=1, routed)           0.546     1.010    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.842    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.091ns (14.807%)  route 0.524ns (85.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.364     0.364    ADC_test_ins1/clk_50M
    SLICE_X105Y129                                                    r  ADC_test_ins1/ADC_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDCE (Prop_fdce_C_Q)         0.091     0.455 r  ADC_test_ins1/ADC_data_reg[8]/Q
                         net (fo=1, routed)           0.524     0.978    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.260     0.806    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_50M-1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.100ns (13.092%)  route 0.664ns (86.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.480ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.254     0.254    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/ADC_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y133       FDCE (Prop_fdce_C_Q)         0.100     0.354 r  ADC_test_ins1/ADC_data_reg[9]/Q
                         net (fo=1, routed)           0.664     1.018    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X3Y50         RAMB18E1                                     r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.480     0.480    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50                                                      r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.480    
                         clock uncertainty            0.066     0.546    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.842    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50M-2
  To Clock:  clk_2M-2

Setup :            0  Failing Endpoints,  Worst Slack       18.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.053ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.274ns  (logic 0.259ns (20.323%)  route 1.015ns (79.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.681ns = ( 480.681 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.681   480.681    ADC_test_ins2/clk_50M
    SLICE_X122Y139                                                    r  ADC_test_ins2/ADC_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y139       FDCE (Prop_fdce_C_Q)         0.259   480.940 r  ADC_test_ins2/ADC_data_reg[14]/Q
                         net (fo=1, routed)           1.015   481.955    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.955    
  -------------------------------------------------------------------
                         slack                                 18.053    

Slack (MET) :             18.125ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.122ns  (logic 0.259ns (23.085%)  route 0.863ns (76.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.762ns = ( 480.762 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.762   480.762    ADC_test_ins2/clk_50M
    SLICE_X122Y138                                                    r  ADC_test_ins2/ADC_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y138       FDCE (Prop_fdce_C_Q)         0.259   481.021 r  ADC_test_ins2/ADC_data_reg[2]/Q
                         net (fo=1, routed)           0.863   481.884    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.884    
  -------------------------------------------------------------------
                         slack                                 18.125    

Slack (MET) :             18.146ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.144ns  (logic 0.223ns (19.491%)  route 0.921ns (80.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.718ns = ( 480.718 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.718   480.718    ADC_test_ins2/clk_50M
    SLICE_X124Y136                                                    r  ADC_test_ins2/ADC_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y136       FDCE (Prop_fdce_C_Q)         0.223   480.941 r  ADC_test_ins2/ADC_data_reg[1]/Q
                         net (fo=1, routed)           0.921   481.862    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.862    
  -------------------------------------------------------------------
                         slack                                 18.146    

Slack (MET) :             18.150ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.321ns  (logic 0.223ns (16.878%)  route 1.098ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.537ns = ( 480.537 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.537   480.537    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDCE (Prop_fdce_C_Q)         0.223   480.760 r  ADC_test_ins2/ADC_data_reg[11]/Q
                         net (fo=1, routed)           1.098   481.858    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.858    
  -------------------------------------------------------------------
                         slack                                 18.150    

Slack (MET) :             18.189ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.058ns  (logic 0.259ns (24.482%)  route 0.799ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.762ns = ( 480.762 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.762   480.762    ADC_test_ins2/clk_50M
    SLICE_X122Y138                                                    r  ADC_test_ins2/ADC_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y138       FDCE (Prop_fdce_C_Q)         0.259   481.021 r  ADC_test_ins2/ADC_data_reg[4]/Q
                         net (fo=1, routed)           0.799   481.820    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.820    
  -------------------------------------------------------------------
                         slack                                 18.189    

Slack (MET) :             18.238ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.090ns  (logic 0.259ns (23.761%)  route 0.831ns (76.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.681ns = ( 480.681 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.681   480.681    ADC_test_ins2/clk_50M
    SLICE_X122Y139                                                    r  ADC_test_ins2/ADC_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y139       FDCE (Prop_fdce_C_Q)         0.259   480.940 r  ADC_test_ins2/ADC_data_reg[10]/Q
                         net (fo=1, routed)           0.831   481.771    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.771    
  -------------------------------------------------------------------
                         slack                                 18.238    

Slack (MET) :             18.256ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.133ns  (logic 0.204ns (18.011%)  route 0.929ns (81.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.537ns = ( 480.537 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.537   480.537    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDCE (Prop_fdce_C_Q)         0.204   480.741 r  ADC_test_ins2/ADC_data_reg[7]/Q
                         net (fo=1, routed)           0.929   481.669    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.626   499.925    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        499.925    
                         arrival time                        -481.669    
  -------------------------------------------------------------------
                         slack                                 18.256    

Slack (MET) :             18.262ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.210ns  (logic 0.223ns (18.429%)  route 0.987ns (81.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.537ns = ( 480.537 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.537   480.537    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDCE (Prop_fdce_C_Q)         0.223   480.760 r  ADC_test_ins2/ADC_data_reg[5]/Q
                         net (fo=1, routed)           0.987   481.747    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.747    
  -------------------------------------------------------------------
                         slack                                 18.262    

Slack (MET) :             18.273ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.017ns  (logic 0.223ns (21.931%)  route 0.794ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.718ns = ( 480.718 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.718   480.718    ADC_test_ins2/clk_50M
    SLICE_X124Y136                                                    r  ADC_test_ins2/ADC_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y136       FDCE (Prop_fdce_C_Q)         0.223   480.941 r  ADC_test_ins2/ADC_data_reg[3]/Q
                         net (fo=1, routed)           0.794   481.735    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.735    
  -------------------------------------------------------------------
                         slack                                 18.273    

Slack (MET) :             18.276ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_2M-2 rise@500.000ns - clk_50M-2 rise@480.000ns)
  Data Path Delay:        1.014ns  (logic 0.223ns (21.986%)  route 0.791ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 500.618 - 500.000 ) 
    Source Clock Delay      (SCD):    0.718ns = ( 480.718 - 480.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                    480.000   480.000 r  
    SLICE_X116Y143       FDCE                         0.000   480.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.718   480.718    ADC_test_ins2/clk_50M
    SLICE_X124Y136                                                    r  ADC_test_ins2/ADC_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y136       FDCE (Prop_fdce_C_Q)         0.223   480.941 r  ADC_test_ins2/ADC_data_reg[8]/Q
                         net (fo=1, routed)           0.791   481.733    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.618   500.618    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000   500.618    
                         clock uncertainty           -0.066   500.551    
    RAMB18_X4Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.543   500.008    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        500.008    
                         arrival time                        -481.733    
  -------------------------------------------------------------------
                         slack                                 18.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.118ns (22.303%)  route 0.411ns (77.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.432     0.432    ADC_test_ins2/clk_50M
    SLICE_X122Y138                                                    r  ADC_test_ins2/ADC_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y138       FDCE (Prop_fdce_C_Q)         0.118     0.550 r  ADC_test_ins2/ADC_data_reg[9]/Q
                         net (fo=1, routed)           0.411     0.961    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.100ns (14.176%)  route 0.605ns (85.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.259     0.259    ADC_test_ins2/clk_50M
    SLICE_X119Y140                                                    r  ADC_test_ins2/ADC_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y140       FDCE (Prop_fdce_C_Q)         0.100     0.359 r  ADC_test_ins2/ADC_data_reg[15]/Q
                         net (fo=1, routed)           0.605     0.964    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.118ns (16.519%)  route 0.596ns (83.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.250     0.250    ADC_test_ins2/clk_50M
    SLICE_X120Y141                                                    r  ADC_test_ins2/ADC_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y141       FDCE (Prop_fdce_C_Q)         0.118     0.368 r  ADC_test_ins2/ADC_data_reg[6]/Q
                         net (fo=1, routed)           0.596     0.965    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.118ns (20.468%)  route 0.459ns (79.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.391     0.391    ADC_test_ins2/clk_50M
    SLICE_X122Y139                                                    r  ADC_test_ins2/ADC_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y139       FDCE (Prop_fdce_C_Q)         0.118     0.509 r  ADC_test_ins2/ADC_data_reg[12]/Q
                         net (fo=1, routed)           0.459     0.967    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.100ns (14.916%)  route 0.570ns (85.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.303     0.303    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDCE (Prop_fdce_C_Q)         0.100     0.403 r  ADC_test_ins2/ADC_data_reg[0]/Q
                         net (fo=1, routed)           0.570     0.973    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.704%)  route 0.465ns (82.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.417     0.417    ADC_test_ins2/clk_50M
    SLICE_X124Y136                                                    r  ADC_test_ins2/ADC_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y136       FDCE (Prop_fdce_C_Q)         0.100     0.517 r  ADC_test_ins2/ADC_data_reg[3]/Q
                         net (fo=1, routed)           0.465     0.982    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.690%)  route 0.465ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.417     0.417    ADC_test_ins2/clk_50M
    SLICE_X124Y136                                                    r  ADC_test_ins2/ADC_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y136       FDCE (Prop_fdce_C_Q)         0.100     0.517 r  ADC_test_ins2/ADC_data_reg[8]/Q
                         net (fo=1, routed)           0.465     0.983    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.100ns (17.632%)  route 0.467ns (82.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.417     0.417    ADC_test_ins2/clk_50M
    SLICE_X124Y136                                                    r  ADC_test_ins2/ADC_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y136       FDCE (Prop_fdce_C_Q)         0.100     0.517 r  ADC_test_ins2/ADC_data_reg[1]/Q
                         net (fo=1, routed)           0.467     0.984    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.661%)  route 0.582ns (85.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.303     0.303    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDCE (Prop_fdce_C_Q)         0.100     0.403 r  ADC_test_ins2/ADC_data_reg[5]/Q
                         net (fo=1, routed)           0.582     0.985    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk_2M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_50M-2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.593%)  route 0.585ns (85.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.491ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.303     0.303    ADC_test_ins2/clk_50M
    SLICE_X121Y140                                                    r  ADC_test_ins2/ADC_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y140       FDCE (Prop_fdce_C_Q)         0.100     0.403 r  ADC_test_ins2/ADC_data_reg[11]/Q
                         net (fo=1, routed)           0.585     0.988    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X4Y54         RAMB18E1                                     r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.491     0.491    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y54                                                      r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.491    
                         clock uncertainty            0.066     0.557    
    RAMB18_X4Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.853    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-1
  To Clock:  clk_50M-1

Setup :            0  Failing Endpoints,  Worst Slack       18.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.973ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.329%)  route 0.296ns (55.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.236     0.956 r  ADC_test_ins1/raw_data_reg[12]/Q
                         net (fo=3, routed)           0.296     1.252    ADC_test_ins1/n_0_raw_data_reg[12]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[12]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)       -0.092    20.225    ADC_test_ins1/raw_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         20.225    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                 18.973    

Slack (MET) :             18.978ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.236ns (44.409%)  route 0.295ns (55.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.236     0.956 r  ADC_test_ins1/raw_data_reg[9]/Q
                         net (fo=3, routed)           0.295     1.251    ADC_test_ins1/n_0_raw_data_reg[9]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[9]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)       -0.088    20.229    ADC_test_ins1/raw_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         20.229    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                 18.978    

Slack (MET) :             18.988ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.259ns (36.774%)  route 0.445ns (63.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 20.492 - 20.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.259     0.979 r  ADC_test_ins1/raw_data_reg[11]/Q
                         net (fo=3, routed)           0.445     1.424    ADC_test_ins1/n_0_raw_data_reg[11]
    SLICE_X107Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.492    20.492    ADC_test_ins1/clk_50M
    SLICE_X107Y133                                                    r  ADC_test_ins1/raw_data_r_reg[11]/C
                         clock pessimism              0.000    20.492    
                         clock uncertainty           -0.066    20.425    
    SLICE_X107Y133       FDCE (Setup_fdce_C_D)       -0.013    20.412    ADC_test_ins1/raw_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         20.413    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 18.988    

Slack (MET) :             18.991ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.236ns (46.355%)  route 0.273ns (53.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.374ns = ( 20.374 - 20.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.236     0.956 r  ADC_test_ins1/raw_data_reg[14]/Q
                         net (fo=3, routed)           0.273     1.229    ADC_test_ins1/n_0_raw_data_reg[14]
    SLICE_X107Y134       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.374    20.374    ADC_test_ins1/clk_50M
    SLICE_X107Y134                                                    r  ADC_test_ins1/raw_data_r_reg[14]/C
                         clock pessimism              0.000    20.374    
                         clock uncertainty           -0.066    20.308    
    SLICE_X107Y134       FDCE (Setup_fdce_C_D)       -0.088    20.220    ADC_test_ins1/raw_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 18.991    

Slack (MET) :             19.005ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.236ns (33.120%)  route 0.477ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.379ns = ( 20.379 - 20.000 ) 
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.236     0.740 r  ADC_test_ins1/raw_data_reg[8]/Q
                         net (fo=3, routed)           0.477     1.217    ADC_test_ins1/n_0_raw_data_reg[8]
    SLICE_X107Y132       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.379    20.379    ADC_test_ins1/clk_50M
    SLICE_X107Y132                                                    r  ADC_test_ins1/raw_data_r_reg[8]/C
                         clock pessimism              0.000    20.379    
                         clock uncertainty           -0.066    20.313    
    SLICE_X107Y132       FDCE (Setup_fdce_C_D)       -0.091    20.222    ADC_test_ins1/raw_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         20.222    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 19.005    

Slack (MET) :             19.043ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.259ns (47.503%)  route 0.286ns (52.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.259     0.979 r  ADC_test_ins1/raw_data_reg[13]/Q
                         net (fo=3, routed)           0.286     1.265    ADC_test_ins1/n_0_raw_data_reg[13]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[13]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)       -0.009    20.308    ADC_test_ins1/raw_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         20.308    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 19.043    

Slack (MET) :             19.049ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.236ns (34.981%)  route 0.439ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.379ns = ( 20.379 - 20.000 ) 
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.236     0.740 r  ADC_test_ins1/raw_data_reg[4]/Q
                         net (fo=3, routed)           0.439     1.179    ADC_test_ins1/n_0_raw_data_reg[4]
    SLICE_X107Y132       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.379    20.379    ADC_test_ins1/clk_50M
    SLICE_X107Y132                                                    r  ADC_test_ins1/raw_data_r_reg[4]/C
                         clock pessimism              0.000    20.379    
                         clock uncertainty           -0.066    20.313    
    SLICE_X107Y132       FDCE (Setup_fdce_C_D)       -0.085    20.228    ADC_test_ins1/raw_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         20.228    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                 19.049    

Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.259ns (42.001%)  route 0.358ns (57.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 20.492 - 20.000 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.259     0.979 r  ADC_test_ins1/raw_data_reg[10]/Q
                         net (fo=3, routed)           0.358     1.337    ADC_test_ins1/n_0_raw_data_reg[10]
    SLICE_X107Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.492    20.492    ADC_test_ins1/clk_50M
    SLICE_X107Y133                                                    r  ADC_test_ins1/raw_data_r_reg[10]/C
                         clock pessimism              0.000    20.492    
                         clock uncertainty           -0.066    20.425    
    SLICE_X107Y133       FDCE (Setup_fdce_C_D)       -0.007    20.418    ADC_test_ins1/raw_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         20.418    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.236ns (38.232%)  route 0.381ns (61.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.236     0.740 r  ADC_test_ins1/raw_data_reg[6]/Q
                         net (fo=3, routed)           0.381     1.121    ADC_test_ins1/n_0_raw_data_reg[6]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[6]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)       -0.102    20.215    ADC_test_ins1/raw_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         20.215    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.159ns  (required time - arrival time)
  Source:                 ADC_test_ins1/raw_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-1 rise@20.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.259ns (40.188%)  route 0.385ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 20.383 - 20.000 ) 
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.259     0.763 r  ADC_test_ins1/raw_data_reg[3]/Q
                         net (fo=3, routed)           0.385     1.149    ADC_test_ins1/n_0_raw_data_reg[3]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.383    20.383    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[3]/C
                         clock pessimism              0.000    20.383    
                         clock uncertainty           -0.066    20.317    
    SLICE_X105Y133       FDCE (Setup_fdce_C_D)       -0.010    20.307    ADC_test_ins1/raw_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         20.307    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 19.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.167%)  route 0.153ns (58.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.171     0.171    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDCE (Prop_fdce_C_Q)         0.107     0.278 r  ADC_test_ins1/raw_data_reg[2]/Q
                         net (fo=3, routed)           0.153     0.431    ADC_test_ins1/n_0_raw_data_reg[2]
    SLICE_X107Y132       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.295     0.295    ADC_test_ins1/clk_50M
    SLICE_X107Y132                                                    r  ADC_test_ins1/raw_data_r_reg[2]/C
                         clock pessimism              0.000     0.295    
                         clock uncertainty            0.066     0.361    
    SLICE_X107Y132       FDCE (Hold_fdce_C_D)        -0.004     0.357    ADC_test_ins1/raw_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.460%)  route 0.181ns (60.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.369ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266     0.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.118     0.384 r  ADC_test_ins1/raw_data_reg[5]/Q
                         net (fo=3, routed)           0.181     0.565    ADC_test_ins1/n_0_raw_data_reg[5]
    SLICE_X107Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.369     0.369    ADC_test_ins1/clk_50M
    SLICE_X107Y133                                                    r  ADC_test_ins1/raw_data_r_reg[5]/C
                         clock pessimism              0.000     0.369    
                         clock uncertainty            0.066     0.435    
    SLICE_X107Y133       FDCE (Hold_fdce_C_D)         0.041     0.476    ADC_test_ins1/raw_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.118ns (28.841%)  route 0.291ns (71.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.171     0.171    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDCE (Prop_fdce_C_Q)         0.118     0.289 r  ADC_test_ins1/raw_data_reg[15]/Q
                         net (fo=3, routed)           0.291     0.580    ADC_test_ins1/n_0_raw_data_reg[15]
    SLICE_X109Y130       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.368     0.368    ADC_test_ins1/clk_50M
    SLICE_X109Y130                                                    r  ADC_test_ins1/raw_data_r_reg[15]/C
                         clock pessimism              0.000     0.368    
                         clock uncertainty            0.066     0.435    
    SLICE_X109Y130       FDCE (Hold_fdce_C_D)         0.043     0.478    ADC_test_ins1/raw_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.927%)  route 0.320ns (73.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.171     0.171    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDCE (Prop_fdce_C_Q)         0.118     0.289 r  ADC_test_ins1/raw_data_reg[1]/Q
                         net (fo=3, routed)           0.320     0.609    ADC_test_ins1/n_0_raw_data_reg[1]
    SLICE_X109Y130       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.368     0.368    ADC_test_ins1/clk_50M
    SLICE_X109Y130                                                    r  ADC_test_ins1/raw_data_r_reg[1]/C
                         clock pessimism              0.000     0.368    
                         clock uncertainty            0.066     0.435    
    SLICE_X109Y130       FDCE (Hold_fdce_C_D)         0.047     0.482    ADC_test_ins1/raw_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.100ns (17.819%)  route 0.461ns (82.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    0.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.118     0.118    ADC_test_ins1/clk_2M
    SLICE_X109Y131                                                    r  ADC_test_ins1/raw_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDCE (Prop_fdce_C_Q)         0.100     0.218 r  ADC_test_ins1/raw_data_reg[0]/Q
                         net (fo=4, routed)           0.461     0.679    ADC_test_ins1/n_0_raw_data_reg[0]
    SLICE_X105Y130       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.426     0.426    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/raw_data_r_reg[0]/C
                         clock pessimism              0.000     0.426    
                         clock uncertainty            0.066     0.492    
    SLICE_X105Y130       FDCE (Hold_fdce_C_D)         0.047     0.539    ADC_test_ins1/raw_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.324%)  route 0.175ns (59.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266     0.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.118     0.384 r  ADC_test_ins1/raw_data_reg[7]/Q
                         net (fo=3, routed)           0.175     0.559    ADC_test_ins1/n_0_raw_data_reg[7]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.297     0.297    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[7]/C
                         clock pessimism              0.000     0.297    
                         clock uncertainty            0.066     0.364    
    SLICE_X105Y133       FDCE (Hold_fdce_C_D)         0.047     0.411    ADC_test_ins1/raw_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.643%)  route 0.195ns (62.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266     0.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.118     0.384 r  ADC_test_ins1/raw_data_reg[3]/Q
                         net (fo=3, routed)           0.195     0.580    ADC_test_ins1/n_0_raw_data_reg[3]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.297     0.297    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[3]/C
                         clock pessimism              0.000     0.297    
                         clock uncertainty            0.066     0.364    
    SLICE_X105Y133       FDCE (Hold_fdce_C_D)         0.047     0.411    ADC_test_ins1/raw_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.107ns (35.398%)  route 0.195ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266     0.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.107     0.373 r  ADC_test_ins1/raw_data_reg[6]/Q
                         net (fo=3, routed)           0.195     0.568    ADC_test_ins1/n_0_raw_data_reg[6]
    SLICE_X105Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.297     0.297    ADC_test_ins1/clk_50M
    SLICE_X105Y133                                                    r  ADC_test_ins1/raw_data_r_reg[6]/C
                         clock pessimism              0.000     0.297    
                         clock uncertainty            0.066     0.364    
    SLICE_X105Y133       FDCE (Hold_fdce_C_D)         0.006     0.370    ADC_test_ins1/raw_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.118ns (39.118%)  route 0.184ns (60.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.369ns
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.387     0.387    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDCE (Prop_fdce_C_Q)         0.118     0.505 r  ADC_test_ins1/raw_data_reg[10]/Q
                         net (fo=3, routed)           0.184     0.689    ADC_test_ins1/n_0_raw_data_reg[10]
    SLICE_X107Y133       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.369     0.369    ADC_test_ins1/clk_50M
    SLICE_X107Y133                                                    r  ADC_test_ins1/raw_data_r_reg[10]/C
                         clock pessimism              0.000     0.369    
                         clock uncertainty            0.066     0.435    
    SLICE_X107Y133       FDCE (Hold_fdce_C_D)         0.041     0.476    ADC_test_ins1/raw_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ADC_test_ins1/raw_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.107ns (31.879%)  route 0.229ns (68.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.295ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266     0.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y133       FDCE (Prop_fdce_C_Q)         0.107     0.373 r  ADC_test_ins1/raw_data_reg[4]/Q
                         net (fo=3, routed)           0.229     0.602    ADC_test_ins1/n_0_raw_data_reg[4]
    SLICE_X107Y132       FDCE                                         r  ADC_test_ins1/raw_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.295     0.295    ADC_test_ins1/clk_50M
    SLICE_X107Y132                                                    r  ADC_test_ins1/raw_data_r_reg[4]/C
                         clock pessimism              0.000     0.295    
                         clock uncertainty            0.066     0.361    
    SLICE_X107Y132       FDCE (Hold_fdce_C_D)         0.002     0.363    ADC_test_ins1/raw_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2M-2
  To Clock:  clk_50M-2

Setup :            0  Failing Endpoints,  Worst Slack       19.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.223ns (25.160%)  route 0.663ns (74.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.223     0.570 r  ADC_test_ins2/raw_data_reg[7]/Q
                         net (fo=3, routed)           0.663     1.233    ADC_test_ins2/n_0_raw_data_reg[7]
    SLICE_X119Y140       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.390    20.390    ADC_test_ins2/clk_50M
    SLICE_X119Y140                                                    r  ADC_test_ins2/raw_data_r_reg[7]/C
                         clock pessimism              0.000    20.390    
                         clock uncertainty           -0.066    20.323    
    SLICE_X119Y140       FDCE (Setup_fdce_C_D)       -0.008    20.315    ADC_test_ins2/raw_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         20.315    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.120ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.204ns (26.764%)  route 0.558ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.390ns = ( 20.390 - 20.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.331     0.331    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.204     0.535 r  ADC_test_ins2/raw_data_reg[12]/Q
                         net (fo=3, routed)           0.558     1.093    ADC_test_ins2/n_0_raw_data_reg[12]
    SLICE_X119Y140       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.390    20.390    ADC_test_ins2/clk_50M
    SLICE_X119Y140                                                    r  ADC_test_ins2/raw_data_r_reg[12]/C
                         clock pessimism              0.000    20.390    
                         clock uncertainty           -0.066    20.323    
    SLICE_X119Y140       FDCE (Setup_fdce_C_D)       -0.111    20.212    ADC_test_ins2/raw_data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         20.212    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 19.120    

Slack (MET) :             19.163ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.223ns (25.911%)  route 0.638ns (74.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 20.467 - 20.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.223     0.570 r  ADC_test_ins2/raw_data_reg[3]/Q
                         net (fo=3, routed)           0.638     1.208    ADC_test_ins2/n_0_raw_data_reg[3]
    SLICE_X117Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.467    20.467    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[3]/C
                         clock pessimism              0.000    20.467    
                         clock uncertainty           -0.066    20.401    
    SLICE_X117Y139       FDCE (Setup_fdce_C_D)       -0.031    20.370    ADC_test_ins2/raw_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                 19.163    

Slack (MET) :             19.165ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.223ns (26.677%)  route 0.613ns (73.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.429ns = ( 20.429 - 20.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.331     0.331    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.223     0.554 r  ADC_test_ins2/raw_data_reg[13]/Q
                         net (fo=3, routed)           0.613     1.167    ADC_test_ins2/n_0_raw_data_reg[13]
    SLICE_X115Y140       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.429    20.429    ADC_test_ins2/clk_50M
    SLICE_X115Y140                                                    r  ADC_test_ins2/raw_data_r_reg[13]/C
                         clock pessimism              0.000    20.429    
                         clock uncertainty           -0.066    20.363    
    SLICE_X115Y140       FDCE (Setup_fdce_C_D)       -0.031    20.332    ADC_test_ins2/raw_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         20.332    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 19.165    

Slack (MET) :             19.186ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.204ns (26.543%)  route 0.565ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 20.467 - 20.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.204     0.551 r  ADC_test_ins2/raw_data_reg[8]/Q
                         net (fo=3, routed)           0.565     1.115    ADC_test_ins2/n_0_raw_data_reg[8]
    SLICE_X117Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.467    20.467    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[8]/C
                         clock pessimism              0.000    20.467    
                         clock uncertainty           -0.066    20.401    
    SLICE_X117Y139       FDCE (Setup_fdce_C_D)       -0.100    20.301    ADC_test_ins2/raw_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 19.186    

Slack (MET) :             19.207ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.914%)  route 0.583ns (74.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 20.496 - 20.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.331     0.331    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.204     0.535 r  ADC_test_ins2/raw_data_reg[9]/Q
                         net (fo=3, routed)           0.583     1.118    ADC_test_ins2/n_0_raw_data_reg[9]
    SLICE_X115Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.496    20.496    ADC_test_ins2/clk_50M
    SLICE_X115Y139                                                    r  ADC_test_ins2/raw_data_r_reg[9]/C
                         clock pessimism              0.000    20.496    
                         clock uncertainty           -0.066    20.430    
    SLICE_X115Y139       FDCE (Setup_fdce_C_D)       -0.105    20.325    ADC_test_ins2/raw_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 19.207    

Slack (MET) :             19.208ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.204ns (26.868%)  route 0.555ns (73.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 20.467 - 20.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.331     0.331    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.204     0.535 r  ADC_test_ins2/raw_data_reg[14]/Q
                         net (fo=3, routed)           0.555     1.090    ADC_test_ins2/n_0_raw_data_reg[14]
    SLICE_X117Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.467    20.467    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[14]/C
                         clock pessimism              0.000    20.467    
                         clock uncertainty           -0.066    20.401    
    SLICE_X117Y139       FDCE (Setup_fdce_C_D)       -0.103    20.298    ADC_test_ins2/raw_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         20.298    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 19.208    

Slack (MET) :             19.231ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.259ns (34.890%)  route 0.483ns (65.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 20.467 - 20.000 ) 
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.426     0.426    ADC_test_ins2/clk_2M
    SLICE_X114Y139                                                    r  ADC_test_ins2/raw_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y139       FDCE (Prop_fdce_C_Q)         0.259     0.685 r  ADC_test_ins2/raw_data_reg[0]/Q
                         net (fo=4, routed)           0.483     1.168    ADC_test_ins2/n_0_raw_data_reg[0]
    SLICE_X116Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.467    20.467    ADC_test_ins2/clk_50M
    SLICE_X116Y139                                                    r  ADC_test_ins2/raw_data_r_reg[0]/C
                         clock pessimism              0.000    20.467    
                         clock uncertainty           -0.066    20.401    
    SLICE_X116Y139       FDCE (Setup_fdce_C_D)       -0.002    20.399    ADC_test_ins2/raw_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         20.399    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 19.231    

Slack (MET) :             19.241ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.223ns (28.465%)  route 0.560ns (71.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.459ns = ( 20.459 - 20.000 ) 
    Source Clock Delay      (SCD):    0.347ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.223     0.570 r  ADC_test_ins2/raw_data_reg[1]/Q
                         net (fo=3, routed)           0.560     1.130    ADC_test_ins2/n_0_raw_data_reg[1]
    SLICE_X119Y138       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.459    20.459    ADC_test_ins2/clk_50M
    SLICE_X119Y138                                                    r  ADC_test_ins2/raw_data_r_reg[1]/C
                         clock pessimism              0.000    20.459    
                         clock uncertainty           -0.066    20.393    
    SLICE_X119Y138       FDCE (Setup_fdce_C_D)       -0.022    20.371    ADC_test_ins2/raw_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         20.371    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 19.241    

Slack (MET) :             19.252ns  (required time - arrival time)
  Source:                 ADC_test_ins2/raw_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M-2 rise@20.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.223ns (27.598%)  route 0.585ns (72.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 20.467 - 20.000 ) 
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.331     0.331    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.223     0.554 r  ADC_test_ins2/raw_data_reg[10]/Q
                         net (fo=3, routed)           0.585     1.139    ADC_test_ins2/n_0_raw_data_reg[10]
    SLICE_X116Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.467    20.467    ADC_test_ins2/clk_50M
    SLICE_X116Y139                                                    r  ADC_test_ins2/raw_data_r_reg[10]/C
                         clock pessimism              0.000    20.467    
                         clock uncertainty           -0.066    20.401    
    SLICE_X116Y139       FDCE (Setup_fdce_C_D)       -0.010    20.391    ADC_test_ins2/raw_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         20.391    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 19.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.091ns (33.751%)  route 0.179ns (66.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.303ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.197     0.197    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.091     0.288 r  ADC_test_ins2/raw_data_reg[6]/Q
                         net (fo=3, routed)           0.179     0.466    ADC_test_ins2/n_0_raw_data_reg[6]
    SLICE_X119Y140       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.303     0.303    ADC_test_ins2/clk_50M
    SLICE_X119Y140                                                    r  ADC_test_ins2/raw_data_r_reg[6]/C
                         clock pessimism              0.000     0.303    
                         clock uncertainty            0.066     0.369    
    SLICE_X119Y140       FDCE (Hold_fdce_C_D)         0.007     0.376    ADC_test_ins2/raw_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.091ns (26.208%)  route 0.256ns (73.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186     0.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.091     0.277 r  ADC_test_ins2/raw_data_reg[2]/Q
                         net (fo=3, routed)           0.256     0.533    ADC_test_ins2/n_0_raw_data_reg[2]
    SLICE_X119Y138       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.352     0.352    ADC_test_ins2/clk_50M
    SLICE_X119Y138                                                    r  ADC_test_ins2/raw_data_r_reg[2]/C
                         clock pessimism              0.000     0.352    
                         clock uncertainty            0.066     0.419    
    SLICE_X119Y138       FDCE (Hold_fdce_C_D)         0.002     0.421    ADC_test_ins2/raw_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.091ns (26.778%)  route 0.249ns (73.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.197     0.197    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.091     0.288 r  ADC_test_ins2/raw_data_reg[4]/Q
                         net (fo=3, routed)           0.249     0.537    ADC_test_ins2/n_0_raw_data_reg[4]
    SLICE_X117Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.351     0.351    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[4]/C
                         clock pessimism              0.000     0.351    
                         clock uncertainty            0.066     0.418    
    SLICE_X117Y139       FDCE (Hold_fdce_C_D)         0.003     0.421    ADC_test_ins2/raw_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.421    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.075%)  route 0.269ns (72.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.325ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186     0.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.100     0.286 r  ADC_test_ins2/raw_data_reg[11]/Q
                         net (fo=3, routed)           0.269     0.555    ADC_test_ins2/n_0_raw_data_reg[11]
    SLICE_X115Y140       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.325     0.325    ADC_test_ins2/clk_50M
    SLICE_X115Y140                                                    r  ADC_test_ins2/raw_data_r_reg[11]/C
                         clock pessimism              0.000     0.325    
                         clock uncertainty            0.066     0.391    
    SLICE_X115Y140       FDCE (Hold_fdce_C_D)         0.040     0.431    ADC_test_ins2/raw_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.614%)  route 0.290ns (74.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.197     0.197    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.100     0.297 r  ADC_test_ins2/raw_data_reg[1]/Q
                         net (fo=3, routed)           0.290     0.587    ADC_test_ins2/n_0_raw_data_reg[1]
    SLICE_X119Y138       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.352     0.352    ADC_test_ins2/clk_50M
    SLICE_X119Y138                                                    r  ADC_test_ins2/raw_data_r_reg[1]/C
                         clock pessimism              0.000     0.352    
                         clock uncertainty            0.066     0.419    
    SLICE_X119Y138       FDCE (Hold_fdce_C_D)         0.040     0.459    ADC_test_ins2/raw_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.091ns (23.563%)  route 0.295ns (76.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.374ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186     0.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.091     0.277 r  ADC_test_ins2/raw_data_reg[9]/Q
                         net (fo=3, routed)           0.295     0.572    ADC_test_ins2/n_0_raw_data_reg[9]
    SLICE_X115Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.374     0.374    ADC_test_ins2/clk_50M
    SLICE_X115Y139                                                    r  ADC_test_ins2/raw_data_r_reg[9]/C
                         clock pessimism              0.000     0.374    
                         clock uncertainty            0.066     0.440    
    SLICE_X115Y139       FDCE (Hold_fdce_C_D)         0.002     0.442    ADC_test_ins2/raw_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.104%)  route 0.222ns (68.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.272ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186     0.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.100     0.286 r  ADC_test_ins2/raw_data_reg[15]/Q
                         net (fo=3, routed)           0.222     0.507    ADC_test_ins2/n_0_raw_data_reg[15]
    SLICE_X114Y141       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.272     0.272    ADC_test_ins2/clk_50M
    SLICE_X114Y141                                                    r  ADC_test_ins2/raw_data_r_reg[15]/C
                         clock pessimism              0.000     0.272    
                         clock uncertainty            0.066     0.338    
    SLICE_X114Y141       FDCE (Hold_fdce_C_D)         0.037     0.375    ADC_test_ins2/raw_data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.091ns (24.379%)  route 0.282ns (75.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186     0.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.091     0.277 r  ADC_test_ins2/raw_data_reg[14]/Q
                         net (fo=3, routed)           0.282     0.559    ADC_test_ins2/n_0_raw_data_reg[14]
    SLICE_X117Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.351     0.351    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[14]/C
                         clock pessimism              0.000     0.351    
                         clock uncertainty            0.066     0.418    
    SLICE_X117Y139       FDCE (Hold_fdce_C_D)         0.004     0.422    ADC_test_ins2/raw_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.829%)  route 0.247ns (71.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.303ns
    Source Clock Delay      (SCD):    0.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.197     0.197    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDCE (Prop_fdce_C_Q)         0.100     0.297 r  ADC_test_ins2/raw_data_reg[5]/Q
                         net (fo=3, routed)           0.247     0.544    ADC_test_ins2/n_0_raw_data_reg[5]
    SLICE_X119Y140       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.303     0.303    ADC_test_ins2/clk_50M
    SLICE_X119Y140                                                    r  ADC_test_ins2/raw_data_r_reg[5]/C
                         clock pessimism              0.000     0.303    
                         clock uncertainty            0.066     0.369    
    SLICE_X119Y140       FDCE (Hold_fdce_C_D)         0.033     0.402    ADC_test_ins2/raw_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ADC_test_ins2/raw_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M-2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.100ns (24.507%)  route 0.308ns (75.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186     0.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDCE (Prop_fdce_C_Q)         0.100     0.286 r  ADC_test_ins2/raw_data_reg[10]/Q
                         net (fo=3, routed)           0.308     0.594    ADC_test_ins2/n_0_raw_data_reg[10]
    SLICE_X116Y139       FDCE                                         r  ADC_test_ins2/raw_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.351     0.351    ADC_test_ins2/clk_50M
    SLICE_X116Y139                                                    r  ADC_test_ins2/raw_data_r_reg[10]/C
                         clock pessimism              0.000     0.351    
                         clock uncertainty            0.066     0.418    
    SLICE_X116Y139       FDCE (Hold_fdce_C_D)         0.032     0.450    ADC_test_ins2/raw_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.142ns  (logic 0.223ns (7.097%)  route 2.919ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.919    12.473    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146    12.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/C
                         clock pessimism              0.221    13.057    
                         clock uncertainty           -0.191    12.866    
    SLICE_X124Y204       FDRE (Setup_fdre_C_R)       -0.304    12.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.142ns  (logic 0.223ns (7.097%)  route 2.919ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.919    12.473    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146    12.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
                         clock pessimism              0.221    13.057    
                         clock uncertainty           -0.191    12.866    
    SLICE_X124Y204       FDRE (Setup_fdre_C_R)       -0.304    12.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.139ns  (logic 0.223ns (7.105%)  route 2.916ns (92.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.916    12.470    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146    12.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/C
                         clock pessimism              0.221    13.057    
                         clock uncertainty           -0.191    12.866    
    SLICE_X124Y201       FDRE (Setup_fdre_C_R)       -0.304    12.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.137ns  (logic 0.223ns (7.109%)  route 2.914ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.914    12.468    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X125Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146    12.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X125Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.221    13.057    
                         clock uncertainty           -0.191    12.866    
    SLICE_X125Y201       FDRE (Setup_fdre_C_R)       -0.304    12.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -12.468    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.106ns  (logic 0.223ns (7.180%)  route 2.883ns (92.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 12.834 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.883    12.437    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y208       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144    12.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y208                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/C
                         clock pessimism              0.221    13.055    
                         clock uncertainty           -0.191    12.864    
    SLICE_X124Y208       FDRE (Setup_fdre_C_R)       -0.304    12.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 12.834 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858    12.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144    12.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/C
                         clock pessimism              0.221    13.055    
                         clock uncertainty           -0.191    12.864    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304    12.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 12.834 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858    12.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144    12.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/C
                         clock pessimism              0.221    13.055    
                         clock uncertainty           -0.191    12.864    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304    12.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 12.834 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858    12.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144    12.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism              0.221    13.055    
                         clock uncertainty           -0.191    12.864    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304    12.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.076ns  (logic 0.223ns (7.249%)  route 2.853ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 12.835 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.853    12.407    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.145    12.835    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y209                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/C
                         clock pessimism              0.221    13.056    
                         clock uncertainty           -0.191    12.865    
    SLICE_X129Y209       FDRE (Setup_fdre_C_R)       -0.304    12.561    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.076ns  (logic 0.223ns (7.249%)  route 2.853ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 12.835 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     9.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     9.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.853    12.407    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.145    12.835    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y209                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/C
                         clock pessimism              0.221    13.056    
                         clock uncertainty           -0.191    12.865    
    SLICE_X129Y209       FDRE (Setup_fdre_C_R)       -0.304    12.561    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.131ns (32.936%)  route 0.267ns (67.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X129Y193                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y193       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/Q
                         net (fo=1, routed)           0.267     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/symbol_after_eios
    SLICE_X129Y191       LUT3 (Prop_lut3_I0_O)        0.031     2.612 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.612    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/I50[1]
    SLICE_X129Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.787     2.734    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_pclk_in
    SLICE_X129Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
                         clock pessimism             -0.440     2.294    
                         clock uncertainty            0.191     2.485    
    SLICE_X129Y191       FDRE (Hold_fdre_C_D)         0.075     2.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.784%)  route 0.286ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.572     2.198    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X130Y211                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y211       FDRE (Prop_fdre_C_Q)         0.118     2.316 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=27, routed)          0.286     2.602    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_FSM_onehot_fsm_reg[4]
    SLICE_X132Y210       LUT6 (Prop_lut6_I2_O)        0.028     2.630 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.630    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_FSM_onehot_fsm[1]_i_1__0
    SLICE_X132Y210       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.780     2.727    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X132Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.427     2.300    
                         clock uncertainty            0.191     2.491    
    SLICE_X132Y210       FDSE (Hold_fdse_C_D)         0.087     2.578    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.457%)  route 0.266ns (67.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.572     2.198    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y233                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y233       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.266     2.564    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X137Y223       LUT5 (Prop_lut5_I2_O)        0.028     2.592 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.592    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X137Y223       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.768     2.715    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X137Y223                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.427     2.288    
                         clock uncertainty            0.191     2.479    
    SLICE_X137Y223       FDRE (Hold_fdre_C_D)         0.060     2.539    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.651%)  route 0.276ns (68.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.590     2.216    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y191       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.276     2.592    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[11]
    SLICE_X144Y191       LUT5 (Prop_lut5_I2_O)        0.028     2.620 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__3/O
                         net (fo=1, routed)           0.000     2.620    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[11]_i_1__3
    SLICE_X144Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.791     2.738    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X144Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.422     2.316    
                         clock uncertainty            0.191     2.507    
    SLICE_X144Y191       FDRE (Hold_fdre_C_D)         0.060     2.567    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.340ns (57.746%)  route 0.249ns (42.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y199                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/Q
                         net (fo=3, routed)           0.110     2.424    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_converge_cnt_reg[7]
    SLICE_X123Y200       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.536 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.536    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_converge_cnt_reg[7]_i_2__2
    SLICE_X123Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     2.598 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]_i_2__2/O[1]
                         net (fo=1, routed)           0.139     2.737    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt0[9]
    SLICE_X122Y201       LUT2 (Prop_lut2_I0_O)        0.066     2.803 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.803    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]
    SLICE_X122Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.778     2.725    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X122Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X122Y201       FDRE (Hold_fdre_C_D)         0.087     2.749    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.883%)  route 0.273ns (68.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.571     2.197    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X141Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.100     2.297 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/Q
                         net (fo=1, routed)           0.273     2.570    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2
    SLICE_X139Y230       LUT6 (Prop_lut6_I4_O)        0.028     2.598 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_i_1__0/O
                         net (fo=1, routed)           0.000     2.598    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/n_0_rxratedone_i_1__0
    SLICE_X139Y230       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.773     2.720    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X139Y230                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/C
                         clock pessimism             -0.427     2.293    
                         clock uncertainty            0.191     2.484    
    SLICE_X139Y230       FDRE (Hold_fdre_C_D)         0.060     2.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.924%)  route 0.286ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.578     2.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y201       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.286     2.590    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2
    SLICE_X136Y202       LUT5 (Prop_lut5_I2_O)        0.028     2.618 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rx_phy_status_q_i_1__2/O
                         net (fo=1, routed)           0.000     2.618    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X136Y202       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X136Y202                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.446     2.285    
                         clock uncertainty            0.191     2.476    
    SLICE_X136Y202       FDRE (Hold_fdre_C_D)         0.087     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.899%)  route 0.286ns (69.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y151                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/Q
                         net (fo=5, routed)           0.286     2.604    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff_reg[9]
    SLICE_X142Y152       LUT3 (Prop_lut3_I2_O)        0.028     2.632 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.632    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[3]_i_1__6
    SLICE_X142Y152       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.793     2.740    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y152                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
                         clock pessimism             -0.441     2.299    
                         clock uncertainty            0.191     2.490    
    SLICE_X142Y152       FDRE (Hold_fdre_C_D)         0.087     2.577    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.045%)  route 0.259ns (66.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.584     2.210    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X140Y181                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y181       FDRE (Prop_fdre_C_Q)         0.100     2.310 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/Q
                         net (fo=1, routed)           0.259     2.569    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[8]
    SLICE_X141Y182       LUT5 (Prop_lut5_I2_O)        0.028     2.597 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff[8]_i_1__4/O
                         net (fo=1, routed)           0.000     2.597    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[8]_i_1__4
    SLICE_X141Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y182                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism             -0.441     2.290    
                         clock uncertainty            0.191     2.481    
    SLICE_X141Y182       FDRE (Hold_fdre_C_D)         0.061     2.542    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.484%)  route 0.265ns (64.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.584     2.210    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X138Y181                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y181       FDRE (Prop_fdre_C_Q)         0.118     2.328 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/Q
                         net (fo=1, routed)           0.265     2.593    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[17]
    SLICE_X138Y180       LUT3 (Prop_lut3_I2_O)        0.028     2.621 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1__4/O
                         net (fo=1, routed)           0.000     2.621    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[17]_i_1__4
    SLICE_X138Y180       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.782     2.729    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X138Y180                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism             -0.441     2.288    
                         clock uncertainty            0.191     2.479    
    SLICE_X138Y180       FDRE (Hold_fdre_C_D)         0.087     2.566    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.223ns (7.097%)  route 2.919ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.919     8.473    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/C
                         clock pessimism              0.221     9.057    
                         clock uncertainty           -0.191     8.866    
    SLICE_X124Y204       FDRE (Setup_fdre_C_R)       -0.304     8.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.223ns (7.097%)  route 2.919ns (92.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.919     8.473    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y204                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
                         clock pessimism              0.221     9.057    
                         clock uncertainty           -0.191     8.866    
    SLICE_X124Y204       FDRE (Setup_fdre_C_R)       -0.304     8.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.223ns (7.105%)  route 2.916ns (92.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.916     8.470    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/C
                         clock pessimism              0.221     9.057    
                         clock uncertainty           -0.191     8.866    
    SLICE_X124Y201       FDRE (Setup_fdre_C_R)       -0.304     8.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.223ns (7.109%)  route 2.914ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.914     8.468    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X125Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.146     8.836    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X125Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism              0.221     9.057    
                         clock uncertainty           -0.191     8.866    
    SLICE_X125Y201       FDRE (Setup_fdre_C_R)       -0.304     8.562    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.223ns (7.180%)  route 2.883ns (92.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.883     8.437    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X124Y208       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y208                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/C
                         clock pessimism              0.221     9.055    
                         clock uncertainty           -0.191     8.864    
    SLICE_X124Y208       FDRE (Setup_fdre_C_R)       -0.304     8.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858     8.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/C
                         clock pessimism              0.221     9.055    
                         clock uncertainty           -0.191     8.864    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304     8.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858     8.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]/C
                         clock pessimism              0.221     9.055    
                         clock uncertainty           -0.191     8.864    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304     8.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.223ns (7.238%)  route 2.858ns (92.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 8.834 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.858     8.412    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y210       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.144     8.834    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism              0.221     9.055    
                         clock uncertainty           -0.191     8.864    
    SLICE_X129Y210       FDRE (Setup_fdre_C_R)       -0.304     8.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.223ns (7.249%)  route 2.853ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 8.835 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.853     8.407    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.145     8.835    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y209                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/C
                         clock pessimism              0.221     9.056    
                         clock uncertainty           -0.191     8.865    
    SLICE_X129Y209       FDRE (Setup_fdre_C_R)       -0.304     8.561    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.223ns (7.249%)  route 2.853ns (92.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 8.835 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X141Y198                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.223     5.554 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        2.853     8.407    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/p_0_in__0
    SLICE_X129Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        1.145     8.835    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y209                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]/C
                         clock pessimism              0.221     9.056    
                         clock uncertainty           -0.191     8.865    
    SLICE_X129Y209       FDRE (Setup_fdre_C_R)       -0.304     8.561    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.131ns (32.936%)  route 0.267ns (67.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X129Y193                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y193       FDRE (Prop_fdre_C_Q)         0.100     2.314 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/Q
                         net (fo=1, routed)           0.267     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/symbol_after_eios
    SLICE_X129Y191       LUT3 (Prop_lut3_I0_O)        0.031     2.612 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/pipe_stages_1.pipe_rx_char_is_k_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.612    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/I50[1]
    SLICE_X129Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.787     2.734    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_pclk_in
    SLICE_X129Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
                         clock pessimism             -0.440     2.294    
                         clock uncertainty            0.191     2.485    
    SLICE_X129Y191       FDRE (Hold_fdre_C_D)         0.075     2.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.784%)  route 0.286ns (66.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.572     2.198    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X130Y211                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y211       FDRE (Prop_fdre_C_Q)         0.118     2.316 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=27, routed)          0.286     2.602    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_FSM_onehot_fsm_reg[4]
    SLICE_X132Y210       LUT6 (Prop_lut6_I2_O)        0.028     2.630 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.630    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_FSM_onehot_fsm[1]_i_1__0
    SLICE_X132Y210       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.780     2.727    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X132Y210                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.427     2.300    
                         clock uncertainty            0.191     2.491    
    SLICE_X132Y210       FDSE (Hold_fdse_C_D)         0.087     2.578    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.457%)  route 0.266ns (67.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.572     2.198    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y233                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y233       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.266     2.564    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X137Y223       LUT5 (Prop_lut5_I2_O)        0.028     2.592 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.592    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X137Y223       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.768     2.715    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X137Y223                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.427     2.288    
                         clock uncertainty            0.191     2.479    
    SLICE_X137Y223       FDRE (Hold_fdre_C_D)         0.060     2.539    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.651%)  route 0.276ns (68.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.590     2.216    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y191       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.276     2.592    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[11]
    SLICE_X144Y191       LUT5 (Prop_lut5_I2_O)        0.028     2.620 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__3/O
                         net (fo=1, routed)           0.000     2.620    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[11]_i_1__3
    SLICE_X144Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.791     2.738    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X144Y191                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.422     2.316    
                         clock uncertainty            0.191     2.507    
    SLICE_X144Y191       FDRE (Hold_fdre_C_D)         0.060     2.567    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.340ns (57.746%)  route 0.249ns (42.254%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X124Y199                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]/Q
                         net (fo=3, routed)           0.110     2.424    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_converge_cnt_reg[7]
    SLICE_X123Y200       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.536 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[7]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     2.536    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/n_0_converge_cnt_reg[7]_i_2__2
    SLICE_X123Y201       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     2.598 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]_i_2__2/O[1]
                         net (fo=1, routed)           0.139     2.737    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt0[9]
    SLICE_X122Y201       LUT2 (Prop_lut2_I0_O)        0.066     2.803 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.803    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]
    SLICE_X122Y201       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.778     2.725    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X122Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X122Y201       FDRE (Hold_fdre_C_D)         0.087     2.749    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.883%)  route 0.273ns (68.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.571     2.197    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X141Y232                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y232       FDRE (Prop_fdre_C_Q)         0.100     2.297 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2_reg/Q
                         net (fo=1, routed)           0.273     2.570    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg2
    SLICE_X139Y230       LUT6 (Prop_lut6_I4_O)        0.028     2.598 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_i_1__0/O
                         net (fo=1, routed)           0.000     2.598    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/n_0_rxratedone_i_1__0
    SLICE_X139Y230       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.773     2.720    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X139Y230                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg/C
                         clock pessimism             -0.427     2.293    
                         clock uncertainty            0.191     2.484    
    SLICE_X139Y230       FDRE (Hold_fdre_C_D)         0.060     2.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rxratedone_reg
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.924%)  route 0.286ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.578     2.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y201                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y201       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.286     2.590    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2
    SLICE_X136Y202       LUT5 (Prop_lut5_I2_O)        0.028     2.618 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/gt_rx_phy_status_q_i_1__2/O
                         net (fo=1, routed)           0.000     2.618    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X136Y202       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X136Y202                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.446     2.285    
                         clock uncertainty            0.191     2.476    
    SLICE_X136Y202       FDRE (Hold_fdre_C_D)         0.087     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.899%)  route 0.286ns (69.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y151                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/Q
                         net (fo=5, routed)           0.286     2.604    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff_reg[9]
    SLICE_X142Y152       LUT3 (Prop_lut3_I2_O)        0.028     2.632 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.632    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[3]_i_1__6
    SLICE_X142Y152       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.793     2.740    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y152                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
                         clock pessimism             -0.441     2.299    
                         clock uncertainty            0.191     2.490    
    SLICE_X142Y152       FDRE (Hold_fdre_C_D)         0.087     2.577    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.045%)  route 0.259ns (66.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.584     2.210    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X140Y181                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y181       FDRE (Prop_fdre_C_Q)         0.100     2.310 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/Q
                         net (fo=1, routed)           0.259     2.569    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[8]
    SLICE_X141Y182       LUT5 (Prop_lut5_I2_O)        0.028     2.597 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff[8]_i_1__4/O
                         net (fo=1, routed)           0.000     2.597    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[8]_i_1__4
    SLICE_X141Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y182                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism             -0.441     2.290    
                         clock uncertainty            0.191     2.481    
    SLICE_X141Y182       FDRE (Hold_fdre_C_D)         0.061     2.542    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.484%)  route 0.265ns (64.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.584     2.210    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X138Y181                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y181       FDRE (Prop_fdre_C_Q)         0.118     2.328 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[17]/Q
                         net (fo=1, routed)           0.265     2.593    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset_reg[17]
    SLICE_X138Y180       LUT3 (Prop_lut3_I2_O)        0.028     2.621 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff[17]_i_1__4/O
                         net (fo=1, routed)           0.000     2.621    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[17]_i_1__4
    SLICE_X138Y180       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2584, routed)        0.782     2.729    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X138Y180                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]/C
                         clock pessimism             -0.441     2.288    
                         clock uncertainty            0.191     2.479    
    SLICE_X138Y180       FDRE (Hold_fdre_C_D)         0.087     2.566    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk2M
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack      499.384ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             499.384ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.514ns  (logic 0.236ns (45.958%)  route 0.278ns (54.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y136                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[13]/C
    SLICE_X130Y136       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.278     0.514    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[13]
    SLICE_X128Y136       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X128Y136       FDCE (Setup_fdce_C_D)       -0.102   499.898    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        499.898    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                499.384    

Slack (MET) :             499.395ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.497%)  route 0.372ns (62.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y137                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[14]/C
    SLICE_X129Y137       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[14]/Q
                         net (fo=1, routed)           0.372     0.595    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[14]
    SLICE_X128Y137       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X128Y137       FDCE (Setup_fdce_C_D)       -0.010   499.990    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        499.990    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                499.395    

Slack (MET) :             499.403ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.374%)  route 0.314ns (60.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y137                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X123Y137       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.314     0.518    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X126Y137       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X126Y137       FDCE (Setup_fdce_C_D)       -0.079   499.921    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        499.921    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                499.403    

Slack (MET) :             499.418ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.510ns  (logic 0.204ns (40.013%)  route 0.306ns (59.987%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X128Y138       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306     0.510    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X126Y138       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X126Y138       FDCE (Setup_fdce_C_D)       -0.072   499.928    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        499.928    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                499.418    

Slack (MET) :             499.418ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.513ns  (logic 0.236ns (46.045%)  route 0.277ns (53.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y135                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X126Y135       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.277     0.513    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[7]
    SLICE_X126Y134       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X126Y134       FDCE (Setup_fdce_C_D)       -0.069   499.931    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        499.931    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                499.418    

Slack (MET) :             499.428ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.401%)  route 0.301ns (59.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y138                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X124Y138       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.301     0.505    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[9]
    SLICE_X126Y138       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X126Y138       FDCE (Setup_fdce_C_D)       -0.067   499.933    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        499.933    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                499.428    

Slack (MET) :             499.452ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.538ns  (logic 0.259ns (48.177%)  route 0.279ns (51.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y136                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X130Y136       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.279     0.538    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[10]
    SLICE_X129Y136       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X129Y136       FDCE (Setup_fdce_C_D)       -0.010   499.990    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        499.990    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                499.452    

Slack (MET) :             499.477ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.487%)  route 0.290ns (56.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y138                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X128Y138       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.290     0.513    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X127Y138       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X127Y138       FDCE (Setup_fdce_C_D)       -0.010   499.990    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        499.990    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                499.477    

Slack (MET) :             499.479ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.422ns  (logic 0.236ns (55.860%)  route 0.186ns (44.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y136                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X130Y136       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.186     0.422    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[11]
    SLICE_X129Y136       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X129Y136       FDCE (Setup_fdce_C_D)       -0.099   499.901    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        499.901    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                499.479    

Slack (MET) :             499.510ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk2M)
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by userclk1)
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (MaxDelay Path 500.000ns)
  Data Path Delay:        0.397ns  (logic 0.204ns (51.354%)  route 0.193ns (48.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 500.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y138                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X124Y138       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.193     0.397    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[5]
    SLICE_X124Y139       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  500.000   500.000    
    SLICE_X124Y139       FDCE (Setup_fdce_C_D)       -0.093   499.907    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        499.907    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                499.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk2M
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack      498.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.380ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.359ns (27.045%)  route 0.968ns (72.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.876 - 500.000 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.001     1.001    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y135                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y135       FDPE (Prop_fdpe_C_Q)         0.236     1.237 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     1.708    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X119Y135       LUT2 (Prop_lut2_I0_O)        0.123     1.831 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.497     2.328    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X120Y132       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.876   500.876    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X120Y132                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.085   500.961    
                         clock uncertainty           -0.066   500.895    
    SLICE_X120Y132       FDPE (Recov_fdpe_C_PRE)     -0.187   500.708    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        500.708    
                         arrival time                          -2.328    
  -------------------------------------------------------------------
                         slack                                498.380    

Slack (MET) :             498.380ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.359ns (27.045%)  route 0.968ns (72.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 500.876 - 500.000 ) 
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         1.001     1.001    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y135                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y135       FDPE (Prop_fdpe_C_Q)         0.236     1.237 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     1.708    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X119Y135       LUT2 (Prop_lut2_I0_O)        0.123     1.831 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.497     2.328    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X120Y132       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.876   500.876    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X120Y132                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.085   500.961    
                         clock uncertainty           -0.066   500.895    
    SLICE_X120Y132       FDPE (Recov_fdpe_C_PRE)     -0.187   500.708    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        500.708    
                         arrival time                          -2.328    
  -------------------------------------------------------------------
                         slack                                498.380    

Slack (MET) :             499.180ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.833%)  route 0.323ns (59.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.611ns = ( 500.611 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X123Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y136       FDPE (Prop_fdpe_C_Q)         0.223     0.939 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.323     1.262    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X122Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.611   500.611    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.084   500.695    
                         clock uncertainty           -0.066   500.629    
    SLICE_X122Y136       FDPE (Recov_fdpe_C_PRE)     -0.187   500.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        500.442    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                499.180    

Slack (MET) :             499.180ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M rise@500.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.223ns (40.833%)  route 0.323ns (59.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.611ns = ( 500.611 - 500.000 ) 
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.716     0.716    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X123Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y136       FDPE (Prop_fdpe_C_Q)         0.223     0.939 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.323     1.262    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X122Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X116Y144       FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.611   500.611    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.084   500.695    
                         clock uncertainty           -0.066   500.629    
    SLICE_X122Y136       FDPE (Recov_fdpe_C_PRE)     -0.187   500.442    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        500.442    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                499.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.146ns (26.175%)  route 0.412ns (73.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.311     0.311    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y136       FDRE (Prop_fdre_C_Q)         0.118     0.429 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.169     0.598    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X119Y135       LUT2 (Prop_lut2_I1_O)        0.028     0.626 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.243     0.869    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X120Y132       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.699     0.699    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X120Y132                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.000     0.699    
    SLICE_X120Y132       FDPE (Remov_fdpe_C_PRE)     -0.052     0.647    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.146ns (26.175%)  route 0.412ns (73.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.311     0.311    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X118Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y136       FDRE (Prop_fdre_C_Q)         0.118     0.429 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.169     0.598    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X119Y135       LUT2 (Prop_lut2_I1_O)        0.028     0.626 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.243     0.869    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X120Y132       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.699     0.699    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X120Y132                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000     0.699    
    SLICE_X120Y132       FDPE (Remov_fdpe_C_PRE)     -0.052     0.647    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.140%)  route 0.149ns (59.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.478ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.413     0.413    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X123Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y136       FDPE (Prop_fdpe_C_Q)         0.100     0.513 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     0.662    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X122Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.478     0.478    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.054     0.424    
    SLICE_X122Y136       FDPE (Remov_fdpe_C_PRE)     -0.052     0.372    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.140%)  route 0.149ns (59.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.478ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.413     0.413    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X123Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y136       FDPE (Prop_fdpe_C_Q)         0.100     0.513 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     0.662    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X122Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X116Y144       FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=186, routed)         0.478     0.478    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X122Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.054     0.424    
    SLICE_X122Y136       FDPE (Remov_fdpe_C_PRE)     -0.052     0.372    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_2M-1
  To Clock:  clk_2M-1

Setup :            0  Failing Endpoints,  Worst Slack      498.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.665ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.302ns (29.132%)  route 0.735ns (70.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.453ns = ( 500.453 - 500.000 ) 
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.527     0.527    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131       FDRE (Prop_fdre_C_Q)         0.259     0.786 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.358     1.144    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X104Y130       LUT2 (Prop_lut2_I1_O)        0.043     1.187 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.377     1.564    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X104Y129       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.453   500.453    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y129                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.029   500.482    
                         clock uncertainty           -0.066   500.415    
    SLICE_X104Y129       FDPE (Recov_fdpe_C_PRE)     -0.187   500.228    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        500.228    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                498.665    

Slack (MET) :             498.665ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.302ns (29.132%)  route 0.735ns (70.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.453ns = ( 500.453 - 500.000 ) 
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.527     0.527    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131       FDRE (Prop_fdre_C_Q)         0.259     0.786 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.358     1.144    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X104Y130       LUT2 (Prop_lut2_I1_O)        0.043     1.187 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.377     1.564    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X104Y129       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.453   500.453    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y129                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.029   500.482    
                         clock uncertainty           -0.066   500.415    
    SLICE_X104Y129       FDPE (Recov_fdpe_C_PRE)     -0.187   500.228    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        500.228    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                498.665    

Slack (MET) :             498.688ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.302ns (30.575%)  route 0.686ns (69.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.448ns = ( 500.448 - 500.000 ) 
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.529     0.529    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y132                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y132       FDRE (Prop_fdre_C_Q)         0.259     0.788 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.358     1.145    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X106Y131       LUT2 (Prop_lut2_I1_O)        0.043     1.188 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.328     1.516    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X105Y131       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.448   500.448    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000   500.448    
                         clock uncertainty           -0.066   500.382    
    SLICE_X105Y131       FDPE (Recov_fdpe_C_PRE)     -0.178   500.204    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        500.204    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                498.688    

Slack (MET) :             499.177ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.223ns (40.604%)  route 0.326ns (59.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 500.454 - 500.000 ) 
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.534     0.534    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y130       FDPE (Prop_fdpe_C_Q)         0.223     0.757 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.326     1.083    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X106Y130       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.454   500.454    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X106Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.059   500.513    
                         clock uncertainty           -0.066   500.447    
    SLICE_X106Y130       FDPE (Recov_fdpe_C_PRE)     -0.187   500.260    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                        500.259    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                499.177    

Slack (MET) :             499.177ns  (required time - arrival time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-1 rise@500.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.223ns (40.604%)  route 0.326ns (59.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.454ns = ( 500.454 - 500.000 ) 
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.534     0.534    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y130       FDPE (Prop_fdpe_C_Q)         0.223     0.757 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.326     1.083    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X106Y130       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.454   500.454    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X106Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.059   500.513    
                         clock uncertainty           -0.066   500.447    
    SLICE_X106Y130       FDPE (Recov_fdpe_C_PRE)     -0.187   500.260    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        500.259    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                499.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.649%)  route 0.152ns (60.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.339ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.287     0.287    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.387 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.152     0.539    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X106Y130       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.339     0.339    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X106Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.041     0.298    
    SLICE_X106Y130       FDPE (Remov_fdpe_C_PRE)     -0.052     0.246    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.649%)  route 0.152ns (60.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.339ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.287     0.287    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X107Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.387 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.152     0.539    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X106Y130       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.339     0.339    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X106Y130                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.041     0.298    
    SLICE_X106Y130       FDPE (Remov_fdpe_C_PRE)     -0.052     0.246    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.171ns (44.876%)  route 0.210ns (55.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.223     0.223    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.107     0.330 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.060     0.390    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X106Y131       LUT2 (Prop_lut2_I0_O)        0.064     0.454 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.150     0.604    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X105Y131       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.341     0.341    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X105Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.011     0.330    
    SLICE_X105Y131       FDPE (Remov_fdpe_C_PRE)     -0.072     0.258    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.397%)  route 0.351ns (70.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.348ns
    Source Clock Delay      (SCD):    0.288ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.288     0.288    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131       FDRE (Prop_fdre_C_Q)         0.118     0.406 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.179     0.585    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X104Y130       LUT2 (Prop_lut2_I1_O)        0.028     0.613 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.172     0.785    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X104Y129       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.348     0.348    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y129                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.021     0.327    
    SLICE_X104Y129       FDPE (Remov_fdpe_C_PRE)     -0.052     0.275    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_2M-1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.397%)  route 0.351ns (70.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.348ns
    Source Clock Delay      (SCD):    0.288ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.288     0.288    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y131                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131       FDRE (Prop_fdre_C_Q)         0.118     0.406 r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.179     0.585    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X104Y130       LUT2 (Prop_lut2_I1_O)        0.028     0.613 f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.172     0.785    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X104Y129       FDPE                                         f  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.348     0.348    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X104Y129                                                    r  ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.021     0.327    
    SLICE_X104Y129       FDPE (Remov_fdpe_C_PRE)     -0.052     0.275    ADC_test_ins1/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_2M-1

Setup :            0  Failing Endpoints,  Worst Slack        8.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.569ns  (logic 0.247ns (9.616%)  route 2.322ns (90.384%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.118ns = ( 500.118 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.979   491.876    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X109Y131       FDCE                                         f  ADC_test_ins1/raw_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.118   500.118    ADC_test_ins1/clk_2M
    SLICE_X109Y131                                                    r  ADC_test_ins1/raw_data_reg[0]/C
                         clock pessimism              0.000   500.118    
                         clock uncertainty           -0.066   500.052    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.117   499.935    ADC_test_ins1/raw_data_reg[0]
  -------------------------------------------------------------------
                         required time                        499.935    
                         arrival time                        -491.876    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.488ns  (logic 0.247ns (9.928%)  route 2.241ns (90.072%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.171ns = ( 500.171 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.899   491.795    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X108Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.171   500.171    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[2]/C
                         clock pessimism              0.000   500.171    
                         clock uncertainty           -0.066   500.105    
    SLICE_X108Y133       FDCE (Recov_fdce_C_CLR)     -0.102   500.003    ADC_test_ins1/raw_data_reg[2]
  -------------------------------------------------------------------
                         required time                        500.003    
                         arrival time                        -491.796    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.567ns  (logic 0.247ns (9.621%)  route 2.320ns (90.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 500.266 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.978   491.875    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266   500.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[4]/C
                         clock pessimism              0.000   500.266    
                         clock uncertainty           -0.066   500.200    
    SLICE_X106Y133       FDCE (Recov_fdce_C_CLR)     -0.102   500.098    ADC_test_ins1/raw_data_reg[4]
  -------------------------------------------------------------------
                         required time                        500.098    
                         arrival time                        -491.875    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.567ns  (logic 0.247ns (9.621%)  route 2.320ns (90.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 500.266 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.978   491.875    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266   500.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[6]/C
                         clock pessimism              0.000   500.266    
                         clock uncertainty           -0.066   500.200    
    SLICE_X106Y133       FDCE (Recov_fdce_C_CLR)     -0.102   500.098    ADC_test_ins1/raw_data_reg[6]
  -------------------------------------------------------------------
                         required time                        500.098    
                         arrival time                        -491.875    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.567ns  (logic 0.247ns (9.621%)  route 2.320ns (90.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 500.266 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.978   491.875    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266   500.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[8]/C
                         clock pessimism              0.000   500.266    
                         clock uncertainty           -0.066   500.200    
    SLICE_X106Y133       FDCE (Recov_fdce_C_CLR)     -0.102   500.098    ADC_test_ins1/raw_data_reg[8]
  -------------------------------------------------------------------
                         required time                        500.098    
                         arrival time                        -491.875    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.488ns  (logic 0.247ns (9.928%)  route 2.241ns (90.072%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.171ns = ( 500.171 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.899   491.795    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X108Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.171   500.171    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[15]/C
                         clock pessimism              0.000   500.171    
                         clock uncertainty           -0.066   500.105    
    SLICE_X108Y133       FDCE (Recov_fdce_C_CLR)     -0.079   500.026    ADC_test_ins1/raw_data_reg[15]
  -------------------------------------------------------------------
                         required time                        500.026    
                         arrival time                        -491.796    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.488ns  (logic 0.247ns (9.928%)  route 2.241ns (90.072%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.171ns = ( 500.171 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.899   491.795    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X108Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.171   500.171    ADC_test_ins1/clk_2M
    SLICE_X108Y133                                                    r  ADC_test_ins1/raw_data_reg[1]/C
                         clock pessimism              0.000   500.171    
                         clock uncertainty           -0.066   500.105    
    SLICE_X108Y133       FDCE (Recov_fdce_C_CLR)     -0.079   500.026    ADC_test_ins1/raw_data_reg[1]
  -------------------------------------------------------------------
                         required time                        500.026    
                         arrival time                        -491.796    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.567ns  (logic 0.247ns (9.621%)  route 2.320ns (90.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 500.266 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.978   491.875    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266   500.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[3]/C
                         clock pessimism              0.000   500.266    
                         clock uncertainty           -0.066   500.200    
    SLICE_X106Y133       FDCE (Recov_fdce_C_CLR)     -0.079   500.121    ADC_test_ins1/raw_data_reg[3]
  -------------------------------------------------------------------
                         required time                        500.121    
                         arrival time                        -491.875    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.567ns  (logic 0.247ns (9.621%)  route 2.320ns (90.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 500.266 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.978   491.875    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266   500.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[5]/C
                         clock pessimism              0.000   500.266    
                         clock uncertainty           -0.066   500.200    
    SLICE_X106Y133       FDCE (Recov_fdce_C_CLR)     -0.079   500.121    ADC_test_ins1/raw_data_reg[5]
  -------------------------------------------------------------------
                         required time                        500.121    
                         arrival time                        -491.875    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.567ns  (logic 0.247ns (9.621%)  route 2.320ns (90.379%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.266ns = ( 500.266 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.978   491.875    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y131       FDCE                         0.000   500.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.266   500.266    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[7]/C
                         clock pessimism              0.000   500.266    
                         clock uncertainty           -0.066   500.200    
    SLICE_X106Y133       FDCE (Recov_fdce_C_CLR)     -0.079   500.121    ADC_test_ins1/raw_data_reg[7]
  -------------------------------------------------------------------
                         required time                        500.121    
                         arrival time                        -491.875    
  -------------------------------------------------------------------
                         slack                                  8.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[10]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.331ns (9.625%)  route 3.108ns (90.375%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.346     1.659    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y134       FDCE                                         f  ADC_test_ins1/raw_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[10]/C
                         clock pessimism              0.000     0.720    
                         clock uncertainty            0.066     0.786    
    SLICE_X106Y134       FDCE (Remov_fdce_C_CLR)     -0.106     0.680    ADC_test_ins1/raw_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[11]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.331ns (9.625%)  route 3.108ns (90.375%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.346     1.659    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y134       FDCE                                         f  ADC_test_ins1/raw_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[11]/C
                         clock pessimism              0.000     0.720    
                         clock uncertainty            0.066     0.786    
    SLICE_X106Y134       FDCE (Remov_fdce_C_CLR)     -0.106     0.680    ADC_test_ins1/raw_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[12]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.331ns (9.625%)  route 3.108ns (90.375%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.346     1.659    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y134       FDCE                                         f  ADC_test_ins1/raw_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[12]/C
                         clock pessimism              0.000     0.720    
                         clock uncertainty            0.066     0.786    
    SLICE_X106Y134       FDCE (Remov_fdce_C_CLR)     -0.106     0.680    ADC_test_ins1/raw_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[13]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.331ns (9.625%)  route 3.108ns (90.375%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.346     1.659    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y134       FDCE                                         f  ADC_test_ins1/raw_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[13]/C
                         clock pessimism              0.000     0.720    
                         clock uncertainty            0.066     0.786    
    SLICE_X106Y134       FDCE (Remov_fdce_C_CLR)     -0.106     0.680    ADC_test_ins1/raw_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[14]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.331ns (9.625%)  route 3.108ns (90.375%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.346     1.659    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y134       FDCE                                         f  ADC_test_ins1/raw_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[14]/C
                         clock pessimism              0.000     0.720    
                         clock uncertainty            0.066     0.786    
    SLICE_X106Y134       FDCE (Remov_fdce_C_CLR)     -0.106     0.680    ADC_test_ins1/raw_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[9]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.331ns (9.625%)  route 3.108ns (90.375%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.346     1.659    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y134       FDCE                                         f  ADC_test_ins1/raw_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.720     0.720    ADC_test_ins1/clk_2M
    SLICE_X106Y134                                                    r  ADC_test_ins1/raw_data_reg[9]/C
                         clock pessimism              0.000     0.720    
                         clock uncertainty            0.066     0.786    
    SLICE_X106Y134       FDCE (Remov_fdce_C_CLR)     -0.106     0.680    ADC_test_ins1/raw_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.331ns (9.721%)  route 3.074ns (90.279%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.312     1.625    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[3]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.066     0.571    
    SLICE_X106Y133       FDCE (Remov_fdce_C_CLR)     -0.106     0.465    ADC_test_ins1/raw_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.331ns (9.721%)  route 3.074ns (90.279%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.312     1.625    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[4]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.066     0.571    
    SLICE_X106Y133       FDCE (Remov_fdce_C_CLR)     -0.106     0.465    ADC_test_ins1/raw_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.331ns (9.721%)  route 3.074ns (90.279%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.312     1.625    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[5]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.066     0.571    
    SLICE_X106Y133       FDCE (Remov_fdce_C_CLR)     -0.106     0.465    ADC_test_ins1/raw_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_2M-1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.331ns (9.721%)  route 3.074ns (90.279%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.312     1.625    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X106Y133       FDCE                                         f  ADC_test_ins1/raw_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y131       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.504     0.504    ADC_test_ins1/clk_2M
    SLICE_X106Y133                                                    r  ADC_test_ins1/raw_data_reg[6]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.066     0.571    
    SLICE_X106Y133       FDCE (Remov_fdce_C_CLR)     -0.106     0.465    ADC_test_ins1/raw_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  1.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_2M-2
  To Clock:  clk_2M-2

Setup :            0  Failing Endpoints,  Worst Slack      498.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.675ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.266ns (25.812%)  route 0.765ns (74.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 500.406 - 500.000 ) 
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.457     0.457    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.223     0.680 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.343     1.023    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y136       LUT2 (Prop_lut2_I1_O)        0.043     1.066 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.422     1.488    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X115Y136       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.406   500.406    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X115Y136                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000   500.406    
                         clock uncertainty           -0.066   500.340    
    SLICE_X115Y136       FDPE (Recov_fdpe_C_PRE)     -0.178   500.162    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        500.162    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                498.675    

Slack (MET) :             498.753ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.359ns (34.414%)  route 0.684ns (65.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 500.445 - 500.000 ) 
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.419     0.419    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X110Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDPE (Prop_fdpe_C_Q)         0.236     0.655 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.356     1.011    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X111Y137       LUT2 (Prop_lut2_I0_O)        0.123     1.134 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.328     1.462    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X115Y137       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.445   500.445    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X115Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.014   500.459    
                         clock uncertainty           -0.066   500.393    
    SLICE_X115Y137       FDPE (Recov_fdpe_C_PRE)     -0.178   500.215    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        500.215    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                498.753    

Slack (MET) :             498.753ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.359ns (34.414%)  route 0.684ns (65.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.445ns = ( 500.445 - 500.000 ) 
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.419     0.419    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X110Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDPE (Prop_fdpe_C_Q)         0.236     0.655 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.356     1.011    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X111Y137       LUT2 (Prop_lut2_I0_O)        0.123     1.134 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.328     1.462    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X115Y137       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.445   500.445    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X115Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.014   500.459    
                         clock uncertainty           -0.066   500.393    
    SLICE_X115Y137       FDPE (Recov_fdpe_C_PRE)     -0.178   500.215    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        500.215    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                498.753    

Slack (MET) :             498.992ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.259ns (40.184%)  route 0.386ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 500.406 - 500.000 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.526     0.526    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X114Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y137       FDPE (Prop_fdpe_C_Q)         0.259     0.785 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.386     1.170    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X113Y135       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.406   500.406    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.000   500.406    
                         clock uncertainty           -0.066   500.340    
    SLICE_X113Y135       FDPE (Recov_fdpe_C_PRE)     -0.178   500.162    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                        500.162    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                498.992    

Slack (MET) :             498.992ns  (required time - arrival time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk_2M-2 rise@500.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.259ns (40.184%)  route 0.386ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 500.406 - 500.000 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.526     0.526    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X114Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y137       FDPE (Prop_fdpe_C_Q)         0.259     0.785 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.386     1.170    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X113Y135       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.406   500.406    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000   500.406    
                         clock uncertainty           -0.066   500.340    
    SLICE_X113Y135       FDPE (Recov_fdpe_C_PRE)     -0.178   500.162    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        500.162    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                498.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.395%)  route 0.182ns (60.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.288ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.288     0.288    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X114Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y137       FDPE (Prop_fdpe_C_Q)         0.118     0.406 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.182     0.587    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rst_d2
    SLICE_X113Y135       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.314     0.314    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.000     0.314    
    SLICE_X113Y135       FDPE (Remov_fdpe_C_PRE)     -0.072     0.242    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.395%)  route 0.182ns (60.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.288ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.288     0.288    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X114Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y137       FDPE (Prop_fdpe_C_Q)         0.118     0.406 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.182     0.587    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X113Y135       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.314     0.314    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X113Y135                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.314    
    SLICE_X113Y135       FDPE (Remov_fdpe_C_PRE)     -0.072     0.242    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.146ns (28.030%)  route 0.375ns (71.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.340ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.190     0.190    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X110Y138                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.118     0.308 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.226     0.534    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X111Y137       LUT2 (Prop_lut2_I1_O)        0.028     0.562 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.149     0.711    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X115Y137       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.340     0.340    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X115Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.000     0.340    
    SLICE_X115Y137       FDPE (Remov_fdpe_C_PRE)     -0.072     0.268    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.146ns (28.030%)  route 0.375ns (71.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.340ns
    Source Clock Delay      (SCD):    0.190ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.190     0.190    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X110Y138                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.118     0.308 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.226     0.534    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X111Y137       LUT2 (Prop_lut2_I1_O)        0.028     0.562 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.149     0.711    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X115Y137       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.340     0.340    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X115Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.000     0.340    
    SLICE_X115Y137       FDPE (Remov_fdpe_C_PRE)     -0.072     0.268    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_2M-2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.779%)  route 0.369ns (74.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.262     0.262    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y137                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.100     0.362 r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.169     0.531    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y136       LUT2 (Prop_lut2_I1_O)        0.028     0.559 f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.200     0.759    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X115Y136       FDPE                                         f  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.314     0.314    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X115Y136                                                    r  ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000     0.314    
    SLICE_X115Y136       FDPE (Remov_fdpe_C_PRE)     -0.072     0.242    ADC_test_ins2/ADC_OUT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_2M-2

Setup :            0  Failing Endpoints,  Worst Slack        8.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[10]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[10]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[11]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[11]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[12]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[12]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[13]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[13]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[14]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[14]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[15]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[15]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[2]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[2]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.312ns  (logic 0.247ns (10.683%)  route 2.065ns (89.317%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.186ns = ( 500.186 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.723   491.620    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.186   500.186    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[9]/C
                         clock pessimism              0.000   500.186    
                         clock uncertainty           -0.066   500.119    
    SLICE_X113Y140       FDCE (Recov_fdce_C_CLR)     -0.117   500.002    ADC_test_ins2/raw_data_reg[9]
  -------------------------------------------------------------------
                         required time                        500.002    
                         arrival time                        -491.620    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.246ns  (logic 0.247ns (10.996%)  route 1.999ns (89.004%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.197ns = ( 500.197 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.657   491.554    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.197   500.197    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[1]/C
                         clock pessimism              0.000   500.197    
                         clock uncertainty           -0.066   500.131    
    SLICE_X113Y139       FDCE (Recov_fdce_C_CLR)     -0.117   500.014    ADC_test_ins2/raw_data_reg[1]
  -------------------------------------------------------------------
                         required time                        500.014    
                         arrival time                        -491.554    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_2M-2 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        2.246ns  (logic 0.247ns (10.996%)  route 1.999ns (89.004%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.197ns = ( 500.197 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 489.308 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    AD12                                              0.000   490.000 r  SYSCLK_P
                         net (fo=0)                   0.000   490.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470   490.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   491.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493   487.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007   488.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030   488.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741   489.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124   489.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600   490.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038   490.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742   490.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085   490.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.657   491.554    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                    500.000   500.000 r  
    SLICE_X110Y141       FDCE                         0.000   500.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.197   500.197    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[3]/C
                         clock pessimism              0.000   500.197    
                         clock uncertainty           -0.066   500.131    
    SLICE_X113Y139       FDCE (Recov_fdce_C_CLR)     -0.117   500.014    ADC_test_ins2/raw_data_reg[3]
  -------------------------------------------------------------------
                         required time                        500.014    
                         arrival time                        -491.554    
  -------------------------------------------------------------------
                         slack                                  8.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.331ns (11.010%)  route 2.675ns (88.990%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.426ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.914     1.227    ADC_test_ins2/rst_n
    SLICE_X114Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.426     0.426    ADC_test_ins2/clk_2M
    SLICE_X114Y139                                                    r  ADC_test_ins2/raw_data_reg[0]/C
                         clock pessimism              0.000     0.426    
                         clock uncertainty            0.066     0.492    
    SLICE_X114Y139       FDCE (Remov_fdce_C_CLR)     -0.106     0.386    ADC_test_ins2/raw_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.331ns (11.116%)  route 2.647ns (88.884%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.885     1.198    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[1]/C
                         clock pessimism              0.000     0.347    
                         clock uncertainty            0.066     0.413    
    SLICE_X113Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.273    ADC_test_ins2/raw_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.331ns (11.116%)  route 2.647ns (88.884%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.885     1.198    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[3]/C
                         clock pessimism              0.000     0.347    
                         clock uncertainty            0.066     0.413    
    SLICE_X113Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.273    ADC_test_ins2/raw_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.331ns (11.116%)  route 2.647ns (88.884%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.885     1.198    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[4]/C
                         clock pessimism              0.000     0.347    
                         clock uncertainty            0.066     0.413    
    SLICE_X113Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.273    ADC_test_ins2/raw_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.331ns (11.116%)  route 2.647ns (88.884%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.885     1.198    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[5]/C
                         clock pessimism              0.000     0.347    
                         clock uncertainty            0.066     0.413    
    SLICE_X113Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.273    ADC_test_ins2/raw_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.331ns (11.116%)  route 2.647ns (88.884%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.885     1.198    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[6]/C
                         clock pessimism              0.000     0.347    
                         clock uncertainty            0.066     0.413    
    SLICE_X113Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.273    ADC_test_ins2/raw_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.331ns (11.116%)  route 2.647ns (88.884%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.885     1.198    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[7]/C
                         clock pessimism              0.000     0.347    
                         clock uncertainty            0.066     0.413    
    SLICE_X113Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.273    ADC_test_ins2/raw_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[8]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.331ns (11.116%)  route 2.647ns (88.884%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.885     1.198    ADC_test_ins2/rst_n
    SLICE_X113Y139       FDCE                                         f  ADC_test_ins2/raw_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.347     0.347    ADC_test_ins2/clk_2M
    SLICE_X113Y139                                                    r  ADC_test_ins2/raw_data_reg[8]/C
                         clock pessimism              0.000     0.347    
                         clock uncertainty            0.066     0.413    
    SLICE_X113Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.273    ADC_test_ins2/raw_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[10]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.331ns (10.808%)  route 2.732ns (89.192%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.331ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.970     1.283    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.331     0.331    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[10]/C
                         clock pessimism              0.000     0.331    
                         clock uncertainty            0.066     0.397    
    SLICE_X113Y140       FDCE (Remov_fdce_C_CLR)     -0.140     0.257    ADC_test_ins2/raw_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_reg[11]/CLR
                            (removal check against rising-edge clock clk_2M-2  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.331ns (10.808%)  route 2.732ns (89.192%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.331ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.970     1.283    ADC_test_ins2/rst_n
    SLICE_X113Y140       FDCE                                         f  ADC_test_ins2/raw_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_2M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X110Y141       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_2M_r_reg/Q
                         net (fo=100, routed)         0.331     0.331    ADC_test_ins2/clk_2M
    SLICE_X113Y140                                                    r  ADC_test_ins2/raw_data_reg[11]/C
                         clock pessimism              0.000     0.331    
                         clock uncertainty            0.066     0.397    
    SLICE_X113Y140       FDCE (Remov_fdce_C_CLR)     -0.140     0.257    ADC_test_ins2/raw_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.026    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_50M-1

Setup :            0  Failing Endpoints,  Worst Slack        8.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.247ns (8.774%)  route 2.568ns (91.226%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 20.357 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.226    12.123    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y130       FDCE                                         f  ADC_test_ins1/ADC_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357    20.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[0]/C
                         clock pessimism              0.000    20.357    
                         clock uncertainty           -0.066    20.291    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.117    20.174    ADC_test_ins1/ADC_data_reg[0]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.247ns (8.774%)  route 2.568ns (91.226%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 20.357 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.226    12.123    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y130       FDCE                                         f  ADC_test_ins1/ADC_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357    20.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[10]/C
                         clock pessimism              0.000    20.357    
                         clock uncertainty           -0.066    20.291    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.117    20.174    ADC_test_ins1/ADC_data_reg[10]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.247ns (8.774%)  route 2.568ns (91.226%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 20.357 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.226    12.123    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y130       FDCE                                         f  ADC_test_ins1/ADC_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357    20.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[5]/C
                         clock pessimism              0.000    20.357    
                         clock uncertainty           -0.066    20.291    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.117    20.174    ADC_test_ins1/ADC_data_reg[5]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.247ns (8.774%)  route 2.568ns (91.226%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 20.357 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.226    12.123    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y130       FDCE                                         f  ADC_test_ins1/ADC_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357    20.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/ADC_data_reg[7]/C
                         clock pessimism              0.000    20.357    
                         clock uncertainty           -0.066    20.291    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.117    20.174    ADC_test_ins1/ADC_data_reg[7]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/raw_data_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.815ns  (logic 0.247ns (8.774%)  route 2.568ns (91.226%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 20.357 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.226    12.123    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y130       FDCE                                         f  ADC_test_ins1/raw_data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.357    20.357    ADC_test_ins1/clk_50M
    SLICE_X105Y130                                                    r  ADC_test_ins1/raw_data_r_reg[0]/C
                         clock pessimism              0.000    20.357    
                         clock uncertainty           -0.066    20.291    
    SLICE_X105Y130       FDCE (Recov_fdce_C_CLR)     -0.117    20.174    ADC_test_ins1/raw_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.731ns  (logic 0.247ns (9.045%)  route 2.484ns (90.955%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.323ns = ( 20.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.142    12.038    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X110Y130       FDCE                                         f  ADC_test_ins1/ADC_SDO_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.323    20.323    ADC_test_ins1/clk_50M
    SLICE_X110Y130                                                    r  ADC_test_ins1/ADC_SDO_reg[1]/C
                         clock pessimism              0.000    20.323    
                         clock uncertainty           -0.066    20.257    
    SLICE_X110Y130       FDCE (Recov_fdce_C_CLR)     -0.079    20.178    ADC_test_ins1/ADC_SDO_reg[1]
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.666ns  (logic 0.247ns (9.263%)  route 2.419ns (90.737%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 20.299 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.077    11.974    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y132       FDCE                                         f  ADC_test_ins1/ADC_SDO_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.299    20.299    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[2]/C
                         clock pessimism              0.000    20.299    
                         clock uncertainty           -0.066    20.233    
    SLICE_X105Y132       FDCE (Recov_fdce_C_CLR)     -0.117    20.116    ADC_test_ins1/ADC_SDO_reg[2]
  -------------------------------------------------------------------
                         required time                         20.116    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  8.142    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.666ns  (logic 0.247ns (9.263%)  route 2.419ns (90.737%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 20.299 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.077    11.974    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y132       FDCE                                         f  ADC_test_ins1/ADC_SDO_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.299    20.299    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[3]/C
                         clock pessimism              0.000    20.299    
                         clock uncertainty           -0.066    20.233    
    SLICE_X105Y132       FDCE (Recov_fdce_C_CLR)     -0.117    20.116    ADC_test_ins1/ADC_SDO_reg[3]
  -------------------------------------------------------------------
                         required time                         20.116    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  8.142    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.666ns  (logic 0.247ns (9.263%)  route 2.419ns (90.737%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 20.299 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.077    11.974    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y132       FDCE                                         f  ADC_test_ins1/ADC_SDO_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.299    20.299    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[4]/C
                         clock pessimism              0.000    20.299    
                         clock uncertainty           -0.066    20.233    
    SLICE_X105Y132       FDCE (Recov_fdce_C_CLR)     -0.117    20.116    ADC_test_ins1/ADC_SDO_reg[4]
  -------------------------------------------------------------------
                         required time                         20.116    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  8.142    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/ADC_SDO_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-1 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.666ns  (logic 0.247ns (9.263%)  route 2.419ns (90.737%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 20.299 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.077    11.974    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X105Y132       FDCE                                         f  ADC_test_ins1/ADC_SDO_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                     20.000    20.000 r  
    SLICE_X108Y135       FDCE                         0.000    20.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.299    20.299    ADC_test_ins1/clk_50M
    SLICE_X105Y132                                                    r  ADC_test_ins1/ADC_SDO_reg[6]/C
                         clock pessimism              0.000    20.299    
                         clock uncertainty           -0.066    20.233    
    SLICE_X105Y132       FDCE (Recov_fdce_C_CLR)     -0.117    20.116    ADC_test_ins1/ADC_SDO_reg[6]
  -------------------------------------------------------------------
                         required time                         20.116    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  8.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.331ns (11.376%)  route 2.579ns (88.624%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.817     1.130    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y138       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.528     0.528    ADC_test_ins1/clk_50M
    SLICE_X111Y138                                                    r  ADC_test_ins1/cnv_cnt_reg[7]/C
                         clock pessimism              0.000     0.528    
                         clock uncertainty            0.066     0.594    
    SLICE_X111Y138       FDCE (Remov_fdce_C_CLR)     -0.140     0.454    ADC_test_ins1/cnv_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.331ns (11.376%)  route 2.579ns (88.624%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.817     1.130    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y138       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.528     0.528    ADC_test_ins1/clk_50M
    SLICE_X111Y138                                                    r  ADC_test_ins1/cnv_cnt_reg[8]/C
                         clock pessimism              0.000     0.528    
                         clock uncertainty            0.066     0.594    
    SLICE_X111Y138       FDCE (Remov_fdce_C_CLR)     -0.140     0.454    ADC_test_ins1/cnv_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.331ns (11.376%)  route 2.579ns (88.624%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.817     1.130    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y138       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.528     0.528    ADC_test_ins1/clk_50M
    SLICE_X111Y138                                                    r  ADC_test_ins1/cnv_cnt_reg[9]/C
                         clock pessimism              0.000     0.528    
                         clock uncertainty            0.066     0.594    
    SLICE_X111Y138       FDCE (Remov_fdce_C_CLR)     -0.140     0.454    ADC_test_ins1/cnv_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.331ns (11.335%)  route 2.589ns (88.665%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.827     1.141    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y137       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.440     0.440    ADC_test_ins1/clk_50M
    SLICE_X111Y137                                                    r  ADC_test_ins1/cnv_cnt_reg[0]/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.066     0.506    
    SLICE_X111Y137       FDCE (Remov_fdce_C_CLR)     -0.140     0.366    ADC_test_ins1/cnv_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.331ns (11.335%)  route 2.589ns (88.665%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.827     1.141    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y137       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.440     0.440    ADC_test_ins1/clk_50M
    SLICE_X111Y137                                                    r  ADC_test_ins1/cnv_cnt_reg[1]/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.066     0.506    
    SLICE_X111Y137       FDCE (Remov_fdce_C_CLR)     -0.140     0.366    ADC_test_ins1/cnv_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.331ns (11.335%)  route 2.589ns (88.665%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.827     1.141    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y137       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.440     0.440    ADC_test_ins1/clk_50M
    SLICE_X111Y137                                                    r  ADC_test_ins1/cnv_cnt_reg[3]/C
                         clock pessimism              0.000     0.440    
                         clock uncertainty            0.066     0.506    
    SLICE_X111Y137       FDCE (Remov_fdce_C_CLR)     -0.140     0.366    ADC_test_ins1/cnv_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.331ns (11.422%)  route 2.567ns (88.578%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.405ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.805     1.118    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X109Y137       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_cnt_reg[2]/C
                         clock pessimism              0.000     0.405    
                         clock uncertainty            0.066     0.471    
    SLICE_X109Y137       FDCE (Remov_fdce_C_CLR)     -0.140     0.331    ADC_test_ins1/cnv_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.331ns (11.422%)  route 2.567ns (88.578%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.405ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.805     1.118    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X109Y137       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_cnt_reg[4]/C
                         clock pessimism              0.000     0.405    
                         clock uncertainty            0.066     0.471    
    SLICE_X109Y137       FDCE (Remov_fdce_C_CLR)     -0.140     0.331    ADC_test_ins1/cnv_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.331ns (11.422%)  route 2.567ns (88.578%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.405ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.805     1.118    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X109Y137       FDCE                                         f  ADC_test_ins1/cnv_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_cnt_reg[6]/C
                         clock pessimism              0.000     0.405    
                         clock uncertainty            0.066     0.471    
    SLICE_X109Y137       FDCE (Remov_fdce_C_CLR)     -0.140     0.331    ADC_test_ins1/cnv_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/cnv_reg_reg/CLR
                            (removal check against rising-edge clock clk_50M-1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.331ns (11.422%)  route 2.567ns (88.578%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.405ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.805     1.118    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X109Y137       FDCE                                         f  ADC_test_ins1/cnv_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-1 rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y135       FDCE                         0.000     0.000 r  ADC_test_ins1/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.405     0.405    ADC_test_ins1/clk_50M
    SLICE_X109Y137                                                    r  ADC_test_ins1/cnv_reg_reg/C
                         clock pessimism              0.000     0.405    
                         clock uncertainty            0.066     0.471    
    SLICE_X109Y137       FDCE (Remov_fdce_C_CLR)     -0.140     0.331    ADC_test_ins1/cnv_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_50M-2

Setup :            0  Failing Endpoints,  Worst Slack        8.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.599ns  (logic 0.247ns (9.502%)  route 2.352ns (90.498%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.284ns = ( 20.284 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.010    11.907    ADC_test_ins2/rst_n
    SLICE_X110Y145       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.284    20.284    ADC_test_ins2/clk_50M
    SLICE_X110Y145                                                    r  ADC_test_ins2/cnv_cnt_reg[10]/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty           -0.066    20.218    
    SLICE_X110Y145       FDCE (Recov_fdce_C_CLR)     -0.079    20.139    ADC_test_ins2/cnv_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         20.139    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.599ns  (logic 0.247ns (9.502%)  route 2.352ns (90.498%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.284ns = ( 20.284 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.010    11.907    ADC_test_ins2/rst_n
    SLICE_X110Y145       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.284    20.284    ADC_test_ins2/clk_50M
    SLICE_X110Y145                                                    r  ADC_test_ins2/cnv_cnt_reg[11]/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty           -0.066    20.218    
    SLICE_X110Y145       FDCE (Recov_fdce_C_CLR)     -0.079    20.139    ADC_test_ins2/cnv_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         20.139    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.599ns  (logic 0.247ns (9.502%)  route 2.352ns (90.498%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.284ns = ( 20.284 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.010    11.907    ADC_test_ins2/rst_n
    SLICE_X110Y145       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.284    20.284    ADC_test_ins2/clk_50M
    SLICE_X110Y145                                                    r  ADC_test_ins2/cnv_cnt_reg[9]/C
                         clock pessimism              0.000    20.284    
                         clock uncertainty           -0.066    20.218    
    SLICE_X110Y145       FDCE (Recov_fdce_C_CLR)     -0.079    20.139    ADC_test_ins2/cnv_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         20.139    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.493ns  (logic 0.247ns (9.907%)  route 2.246ns (90.093%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.904    11.801    ADC_test_ins2/rst_n
    SLICE_X112Y144       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.224    20.224    ADC_test_ins2/clk_50M
    SLICE_X112Y144                                                    r  ADC_test_ins2/cnv_cnt_reg[5]/C
                         clock pessimism              0.000    20.224    
                         clock uncertainty           -0.066    20.157    
    SLICE_X112Y144       FDCE (Recov_fdce_C_CLR)     -0.117    20.040    ADC_test_ins2/cnv_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         20.040    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.493ns  (logic 0.247ns (9.907%)  route 2.246ns (90.093%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.904    11.801    ADC_test_ins2/rst_n
    SLICE_X112Y144       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.224    20.224    ADC_test_ins2/clk_50M
    SLICE_X112Y144                                                    r  ADC_test_ins2/cnv_cnt_reg[7]/C
                         clock pessimism              0.000    20.224    
                         clock uncertainty           -0.066    20.157    
    SLICE_X112Y144       FDCE (Recov_fdce_C_CLR)     -0.117    20.040    ADC_test_ins2/cnv_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         20.040    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.493ns  (logic 0.247ns (9.907%)  route 2.246ns (90.093%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 20.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.904    11.801    ADC_test_ins2/rst_n
    SLICE_X112Y144       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.224    20.224    ADC_test_ins2/clk_50M
    SLICE_X112Y144                                                    r  ADC_test_ins2/cnv_cnt_reg[8]/C
                         clock pessimism              0.000    20.224    
                         clock uncertainty           -0.066    20.157    
    SLICE_X112Y144       FDCE (Recov_fdce_C_CLR)     -0.117    20.040    ADC_test_ins2/cnv_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         20.040    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.543ns  (logic 0.247ns (9.713%)  route 2.296ns (90.287%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.237ns = ( 20.237 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.954    11.851    ADC_test_ins2/rst_n
    SLICE_X110Y144       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.237    20.237    ADC_test_ins2/clk_50M
    SLICE_X110Y144                                                    r  ADC_test_ins2/cnv_cnt_reg[0]/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.066    20.170    
    SLICE_X110Y144       FDCE (Recov_fdce_C_CLR)     -0.079    20.091    ADC_test_ins2/cnv_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.091    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.543ns  (logic 0.247ns (9.713%)  route 2.296ns (90.287%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.237ns = ( 20.237 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.954    11.851    ADC_test_ins2/rst_n
    SLICE_X110Y144       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.237    20.237    ADC_test_ins2/clk_50M
    SLICE_X110Y144                                                    r  ADC_test_ins2/cnv_cnt_reg[6]/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.066    20.170    
    SLICE_X110Y144       FDCE (Recov_fdce_C_CLR)     -0.079    20.091    ADC_test_ins2/cnv_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         20.091    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.437ns  (logic 0.247ns (10.137%)  route 2.190ns (89.863%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.185ns = ( 20.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.847    11.744    ADC_test_ins2/rst_n
    SLICE_X112Y143       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.185    20.185    ADC_test_ins2/clk_50M
    SLICE_X112Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[1]/C
                         clock pessimism              0.000    20.185    
                         clock uncertainty           -0.066    20.119    
    SLICE_X112Y143       FDCE (Recov_fdce_C_CLR)     -0.117    20.002    ADC_test_ins2/cnv_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.002    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/cnv_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_50M-2 rise@20.000ns - clk_out1_coregen_sysclk rise@10.000ns)
  Data Path Delay:        2.482ns  (logic 0.247ns (9.950%)  route 2.235ns (90.050%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.235ns = ( 20.235 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    11.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     7.530 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     8.537    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.567 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.741     9.308    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.124     9.432 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          0.600    10.032    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.038    10.070 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.742    10.812    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.085    10.897 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.893    11.790    ADC_test_ins2/rst_n
    SLICE_X110Y143       FDCE                                         f  ADC_test_ins2/cnv_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                     20.000    20.000 r  
    SLICE_X116Y143       FDCE                         0.000    20.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.235    20.235    ADC_test_ins2/clk_50M
    SLICE_X110Y143                                                    r  ADC_test_ins2/cnv_cnt_reg[2]/C
                         clock pessimism              0.000    20.235    
                         clock uncertainty           -0.066    20.169    
    SLICE_X110Y143       FDCE (Recov_fdce_C_CLR)     -0.079    20.090    ADC_test_ins2/cnv_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         20.090    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  8.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.331ns (12.685%)  route 2.278ns (87.315%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.517     0.830    ADC_test_ins2/rst_n
    SLICE_X116Y139       FDCE                                         f  ADC_test_ins2/raw_data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.551     0.551    ADC_test_ins2/clk_50M
    SLICE_X116Y139                                                    r  ADC_test_ins2/raw_data_r_reg[0]/C
                         clock pessimism              0.000     0.551    
                         clock uncertainty            0.066     0.618    
    SLICE_X116Y139       FDCE (Remov_fdce_C_CLR)     -0.106     0.512    ADC_test_ins2/raw_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.331ns (12.685%)  route 2.278ns (87.315%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.517     0.830    ADC_test_ins2/rst_n
    SLICE_X116Y139       FDCE                                         f  ADC_test_ins2/raw_data_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.551     0.551    ADC_test_ins2/clk_50M
    SLICE_X116Y139                                                    r  ADC_test_ins2/raw_data_r_reg[10]/C
                         clock pessimism              0.000     0.551    
                         clock uncertainty            0.066     0.618    
    SLICE_X116Y139       FDCE (Remov_fdce_C_CLR)     -0.106     0.512    ADC_test_ins2/raw_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.331ns (12.685%)  route 2.278ns (87.315%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.517     0.830    ADC_test_ins2/rst_n
    SLICE_X117Y139       FDCE                                         f  ADC_test_ins2/raw_data_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.551     0.551    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[14]/C
                         clock pessimism              0.000     0.551    
                         clock uncertainty            0.066     0.618    
    SLICE_X117Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.478    ADC_test_ins2/raw_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.331ns (12.685%)  route 2.278ns (87.315%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.517     0.830    ADC_test_ins2/rst_n
    SLICE_X117Y139       FDCE                                         f  ADC_test_ins2/raw_data_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.551     0.551    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[3]/C
                         clock pessimism              0.000     0.551    
                         clock uncertainty            0.066     0.618    
    SLICE_X117Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.478    ADC_test_ins2/raw_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.331ns (12.685%)  route 2.278ns (87.315%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.517     0.830    ADC_test_ins2/rst_n
    SLICE_X117Y139       FDCE                                         f  ADC_test_ins2/raw_data_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.551     0.551    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[4]/C
                         clock pessimism              0.000     0.551    
                         clock uncertainty            0.066     0.618    
    SLICE_X117Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.478    ADC_test_ins2/raw_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/raw_data_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.331ns (12.685%)  route 2.278ns (87.315%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.517     0.830    ADC_test_ins2/rst_n
    SLICE_X117Y139       FDCE                                         f  ADC_test_ins2/raw_data_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.551     0.551    ADC_test_ins2/clk_50M
    SLICE_X117Y139                                                    r  ADC_test_ins2/raw_data_r_reg[8]/C
                         clock pessimism              0.000     0.551    
                         clock uncertainty            0.066     0.618    
    SLICE_X117Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.478    ADC_test_ins2/raw_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/data_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.331ns (13.034%)  route 2.209ns (86.966%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.447     0.760    ADC_test_ins2/rst_n
    SLICE_X117Y140       FDCE                                         f  ADC_test_ins2/data_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.341     0.341    ADC_test_ins2/clk_50M
    SLICE_X117Y140                                                    r  ADC_test_ins2/data_cnt_reg[6]/C
                         clock pessimism              0.000     0.341    
                         clock uncertainty            0.066     0.407    
    SLICE_X117Y140       FDCE (Remov_fdce_C_CLR)     -0.140     0.267    ADC_test_ins2/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/data_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.331ns (13.034%)  route 2.209ns (86.966%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.447     0.760    ADC_test_ins2/rst_n
    SLICE_X117Y140       FDCE                                         f  ADC_test_ins2/data_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.341     0.341    ADC_test_ins2/clk_50M
    SLICE_X117Y140                                                    r  ADC_test_ins2/data_cnt_reg[7]/C
                         clock pessimism              0.000     0.341    
                         clock uncertainty            0.066     0.407    
    SLICE_X117Y140       FDCE (Remov_fdce_C_CLR)     -0.140     0.267    ADC_test_ins2/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[14]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.331ns (11.914%)  route 2.447ns (88.086%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.537ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.685     0.999    ADC_test_ins2/rst_n
    SLICE_X118Y139       FDCE                                         f  ADC_test_ins2/ADC_SDO_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.537     0.537    ADC_test_ins2/clk_50M
    SLICE_X118Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[14]/C
                         clock pessimism              0.000     0.537    
                         clock uncertainty            0.066     0.603    
    SLICE_X118Y139       FDCE (Remov_fdce_C_CLR)     -0.106     0.497    ADC_test_ins2/ADC_SDO_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/ADC_SDO_reg[10]/CLR
                            (removal check against rising-edge clock clk_50M-2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M-2 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.331ns (11.914%)  route 2.447ns (88.086%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        2.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.537ns
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.102    -1.780    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.178    -1.602 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.792    -0.810    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.044    -0.766 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.970     0.204    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.109     0.313 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.685     0.999    ADC_test_ins2/rst_n
    SLICE_X119Y139       FDCE                                         f  ADC_test_ins2/ADC_SDO_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M-2 rise edge)
                                                      0.000     0.000 r  
    SLICE_X116Y143       FDCE                         0.000     0.000 r  ADC_test_ins2/clk_50M_r_reg/Q
                         net (fo=70, routed)          0.537     0.537    ADC_test_ins2/clk_50M
    SLICE_X119Y139                                                    r  ADC_test_ins2/ADC_SDO_reg[10]/C
                         clock pessimism              0.000     0.537    
                         clock uncertainty            0.066     0.603    
    SLICE_X119Y139       FDCE (Remov_fdce_C_CLR)     -0.140     0.463    ADC_test_ins2/ADC_SDO_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.463    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.535    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        5.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X111Y131                                                    r  ADC_test_ins1/clk_cnt_reg[4]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.212     7.433    ADC_test_ins1/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X111Y131                                                    r  ADC_test_ins1/clk_cnt_reg[6]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.212     7.433    ADC_test_ins1/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X111Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X111Y131                                                    r  ADC_test_ins1/clk_cnt_reg[7]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.212     7.433    ADC_test_ins1/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X110Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_cnt_reg[1]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.187     7.458    ADC_test_ins1/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X110Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_cnt_reg[3]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.187     7.458    ADC_test_ins1/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_2M_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X110Y131       FDCE                                         f  ADC_test_ins1/clk_2M_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_2M_r_reg/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.154     7.491    ADC_test_ins1/clk_2M_r_reg
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X110Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_cnt_reg[0]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.154     7.491    ADC_test_ins1/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X110Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_cnt_reg[2]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.154     7.491    ADC_test_ins1/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.408ns (9.760%)  route 3.772ns (90.240%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.621     1.832    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X110Y131       FDCE                                         f  ADC_test_ins1/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.275     8.393    ADC_test_ins1/sys_clk_adc
    SLICE_X110Y131                                                    r  ADC_test_ins1/clk_cnt_reg[5]/C
                         clock pessimism             -0.682     7.712    
                         clock uncertainty           -0.066     7.645    
    SLICE_X110Y131       FDCE (Recov_fdce_C_CLR)     -0.154     7.491    ADC_test_ins1/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 gen_user_reset_ins/rst_reg_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_2M_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.408ns (10.509%)  route 3.474ns (89.491%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.228    -2.348    gen_user_reset_ins/CLK
    SLICE_X81Y157                                                     r  gen_user_reset_ins/rst_reg_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.125 f  gen_user_reset_ins/rst_reg_reg__0/Q
                         net (fo=11, routed)          1.005    -1.120    gen_user_reset_ins/n_0_rst_reg_reg__0
    SLICE_X81Y156        LUT2 (Prop_lut2_I1_O)        0.049    -1.071 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          1.146     0.075    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.136     0.211 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         1.323     1.534    ADC_test_ins2/rst_n
    SLICE_X110Y141       FDCE                                         f  ADC_test_ins2/clk_2M_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  SYSCLK_P
                         net (fo=0)                   0.000    10.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     7.118 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         1.282     8.400    ADC_test_ins2/sys_clk_adc
    SLICE_X110Y141                                                    r  ADC_test_ins2/clk_2M_r_reg/C
                         clock pessimism             -0.682     7.719    
                         clock uncertainty           -0.066     7.652    
    SLICE_X110Y141       FDCE (Recov_fdce_C_CLR)     -0.154     7.498    ADC_test_ins2/clk_2M_r_reg
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                  5.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_50M_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.199ns (13.101%)  route 1.320ns (86.899%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.204     0.884    ADC_test_ins2/rst_n
    SLICE_X116Y143       FDCE                                         f  ADC_test_ins2/clk_50M_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.830    -0.603    ADC_test_ins2/sys_clk_adc
    SLICE_X116Y143                                                    r  ADC_test_ins2/clk_50M_r_reg/C
                         clock pessimism              0.243    -0.361    
    SLICE_X116Y143       FDCE (Remov_fdce_C_CLR)     -0.050    -0.411    ADC_test_ins2/clk_50M_r_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X108Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X108Y141                                                    r  ADC_test_ins2/clk_cnt_reg[0]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X108Y141       FDCE (Remov_fdce_C_CLR)     -0.050    -0.413    ADC_test_ins2/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X108Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X108Y141                                                    r  ADC_test_ins2/clk_cnt_reg[1]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X108Y141       FDCE (Remov_fdce_C_CLR)     -0.050    -0.413    ADC_test_ins2/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X108Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X108Y141                                                    r  ADC_test_ins2/clk_cnt_reg[2]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X108Y141       FDCE (Remov_fdce_C_CLR)     -0.050    -0.413    ADC_test_ins2/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X108Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X108Y141                                                    r  ADC_test_ins2/clk_cnt_reg[3]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X108Y141       FDCE (Remov_fdce_C_CLR)     -0.050    -0.413    ADC_test_ins2/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X108Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X108Y141                                                    r  ADC_test_ins2/clk_cnt_reg[4]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X108Y141       FDCE (Remov_fdce_C_CLR)     -0.050    -0.413    ADC_test_ins2/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X108Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X108Y141                                                    r  ADC_test_ins2/clk_cnt_reg[5]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X108Y141       FDCE (Remov_fdce_C_CLR)     -0.050    -0.413    ADC_test_ins2/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X109Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X109Y141                                                    r  ADC_test_ins2/clk_cnt_reg[6]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X109Y141       FDCE (Remov_fdce_C_CLR)     -0.069    -0.432    ADC_test_ins2/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins2/clk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.199ns (12.813%)  route 1.354ns (87.187%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.238     0.919    ADC_test_ins2/rst_n
    SLICE_X109Y141       FDCE                                         f  ADC_test_ins2/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.828    -0.605    ADC_test_ins2/sys_clk_adc
    SLICE_X109Y141                                                    r  ADC_test_ins2/clk_cnt_reg[7]/C
                         clock pessimism              0.243    -0.363    
    SLICE_X109Y141       FDCE (Remov_fdce_C_CLR)     -0.069    -0.432    ADC_test_ins2/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 gen_user_reset_ins/gen_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_test_ins1/clk_50M_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.199ns (10.186%)  route 1.755ns (89.814%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.548    -0.635    gen_user_reset_ins/CLK
    SLICE_X95Y159                                                     r  gen_user_reset_ins/gen_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.535 f  gen_user_reset_ins/gen_reset_reg/Q
                         net (fo=14, routed)          0.488    -0.047    gen_user_reset_ins/RST_PULSE
    SLICE_X81Y156        LUT2 (Prop_lut2_I0_O)        0.030    -0.017 f  gen_user_reset_ins/RST_INST_0/O
                         net (fo=33, routed)          0.628     0.611    rst
    SLICE_X116Y143       LUT1 (Prop_lut1_I0_O)        0.069     0.680 f  ADC_test_ins1_i_1/O
                         net (fo=202, routed)         0.639     1.319    ADC_test_ins1/n_0_frame_count[7]_i_3
    SLICE_X108Y135       FDCE                                         f  ADC_test_ins1/clk_50M_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_P
                         net (fo=0)                   0.000     0.000    sysclk_ins/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  sysclk_ins/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    sysclk_ins/inst/clk_in1_coregen_sysclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  sysclk_ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    sysclk_ins/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  sysclk_ins/inst/clkout1_buf/O
                         net (fo=116, routed)         0.824    -0.609    ADC_test_ins1/sys_clk_adc
    SLICE_X108Y135                                                    r  ADC_test_ins1/clk_50M_r_reg/C
                         clock pessimism              0.243    -0.367    
    SLICE_X108Y135       FDCE (Remov_fdce_C_CLR)     -0.050    -0.417    ADC_test_ins1/clk_50M_r_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  1.736    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.302ns (30.720%)  route 0.681ns (69.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 8.972 - 4.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.416     5.447    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y137                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y137       FDRE (Prop_fdre_C_Q)         0.259     5.706 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.474     6.180    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X120Y136       LUT2 (Prop_lut2_I1_O)        0.043     6.223 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     6.430    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X119Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.282     8.972    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.450     9.422    
                         clock uncertainty           -0.065     9.357    
    SLICE_X119Y136       FDPE (Recov_fdpe_C_PRE)     -0.178     9.179    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.302ns (30.720%)  route 0.681ns (69.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 8.972 - 4.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.416     5.447    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y137                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y137       FDRE (Prop_fdre_C_Q)         0.259     5.706 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.474     6.180    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X120Y136       LUT2 (Prop_lut2_I1_O)        0.043     6.223 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     6.430    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X119Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.282     8.972    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.450     9.422    
                         clock uncertainty           -0.065     9.357    
    SLICE_X119Y136       FDPE (Recov_fdpe_C_PRE)     -0.178     9.179    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.302ns (30.720%)  route 0.681ns (69.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 8.972 - 4.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.416     5.447    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y137                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y137       FDRE (Prop_fdre_C_Q)         0.259     5.706 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.474     6.180    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X120Y136       LUT2 (Prop_lut2_I1_O)        0.043     6.223 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     6.430    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X119Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.282     8.972    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.450     9.422    
                         clock uncertainty           -0.065     9.357    
    SLICE_X119Y136       FDPE (Recov_fdpe_C_PRE)     -0.178     9.179    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.330ns (51.696%)  route 0.308ns (48.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.296     5.327    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y154                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y154       FDRE (Prop_fdre_C_Q)         0.204     5.531 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.100     5.631    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X125Y154       LUT2 (Prop_lut2_I0_O)        0.126     5.757 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     5.965    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/n_0_user_reset_out_i_1
    SLICE_X125Y153       FDPE                                         f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.162     8.852    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y153                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.450     9.302    
                         clock uncertainty           -0.065     9.237    
    SLICE_X125Y153       FDPE (Recov_fdpe_C_PRE)     -0.178     9.059    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.330ns (51.696%)  route 0.308ns (48.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.296     5.327    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y154                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y154       FDRE (Prop_fdre_C_Q)         0.204     5.531 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.100     5.631    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X125Y154       LUT2 (Prop_lut2_I0_O)        0.126     5.757 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     5.965    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/n_0_user_reset_out_i_1
    SLICE_X125Y153       FDPE                                         f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        1.162     8.852    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y153                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.450     9.302    
                         clock uncertainty           -0.065     9.237    
    SLICE_X125Y153       FDPE (Recov_fdpe_C_PRE)     -0.178     9.059    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  3.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.157ns (52.623%)  route 0.141ns (47.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y154                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y154       FDRE (Prop_fdre_C_Q)         0.091     2.304 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.051     2.355    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X125Y154       LUT2 (Prop_lut2_I0_O)        0.066     2.421 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     2.511    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/n_0_user_reset_out_i_1
    SLICE_X125Y153       FDPE                                         f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.787     2.734    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y153                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.507     2.227    
    SLICE_X125Y153       FDPE (Remov_fdpe_C_PRE)     -0.072     2.155    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.157ns (52.623%)  route 0.141ns (47.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y154                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y154       FDRE (Prop_fdre_C_Q)         0.091     2.304 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.051     2.355    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X125Y154       LUT2 (Prop_lut2_I0_O)        0.066     2.421 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     2.511    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/n_0_user_reset_out_i_1
    SLICE_X125Y153       FDPE                                         f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.787     2.734    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X125Y153                                                    r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.507     2.227    
    SLICE_X125Y153       FDPE (Remov_fdpe_C_PRE)     -0.072     2.155    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.171ns (53.583%)  route 0.148ns (46.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.607     2.233    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y136       FDPE (Prop_fdpe_C_Q)         0.107     2.340 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     2.399    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X120Y136       LUT2 (Prop_lut2_I0_O)        0.064     2.463 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.089     2.552    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X119Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.826     2.773    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.527     2.246    
    SLICE_X119Y136       FDPE (Remov_fdpe_C_PRE)     -0.072     2.174    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.171ns (53.583%)  route 0.148ns (46.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.607     2.233    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y136       FDPE (Prop_fdpe_C_Q)         0.107     2.340 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     2.399    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X120Y136       LUT2 (Prop_lut2_I0_O)        0.064     2.463 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.089     2.552    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X119Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.826     2.773    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.527     2.246    
    SLICE_X119Y136       FDPE (Remov_fdpe_C_PRE)     -0.072     2.174    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.171ns (53.583%)  route 0.148ns (46.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.607     2.233    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X120Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y136       FDPE (Prop_fdpe_C_Q)         0.107     2.340 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.059     2.399    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X120Y136       LUT2 (Prop_lut2_I0_O)        0.064     2.463 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.089     2.552    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X119Y136       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3958, routed)        0.826     2.773    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y136                                                    r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.527     2.246    
    SLICE_X119Y136       FDPE (Remov_fdpe_C_PRE)     -0.072     2.174    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.378    





