$comment
	File created using the following command:
		vcd file ComputadorReBasico.msim.vcd -direction
$end
$date
	Mon Feb 03 15:55:02 2020
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module CPU8bits_vlg_vec_tst $end
$var reg 8 ! BusDatos [7:0] $end
$var reg 1 " Cin $end
$var reg 1 # CLK_reg $end
$var reg 1 $ M $end
$var reg 4 % S [3:0] $end
$var reg 3 & SelDestino [2:0] $end
$var reg 3 ' SelOpeA [2:0] $end
$var reg 3 ( SelOpeB [2:0] $end
$var reg 1 ) Type $end
$var wire 1 * BusInterno [7] $end
$var wire 1 + BusInterno [6] $end
$var wire 1 , BusInterno [5] $end
$var wire 1 - BusInterno [4] $end
$var wire 1 . BusInterno [3] $end
$var wire 1 / BusInterno [2] $end
$var wire 1 0 BusInterno [1] $end
$var wire 1 1 BusInterno [0] $end
$var wire 1 2 C $end
$var wire 1 3 N $end
$var wire 1 4 OpeA [7] $end
$var wire 1 5 OpeA [6] $end
$var wire 1 6 OpeA [5] $end
$var wire 1 7 OpeA [4] $end
$var wire 1 8 OpeA [3] $end
$var wire 1 9 OpeA [2] $end
$var wire 1 : OpeA [1] $end
$var wire 1 ; OpeA [0] $end
$var wire 1 < OpeB [7] $end
$var wire 1 = OpeB [6] $end
$var wire 1 > OpeB [5] $end
$var wire 1 ? OpeB [4] $end
$var wire 1 @ OpeB [3] $end
$var wire 1 A OpeB [2] $end
$var wire 1 B OpeB [1] $end
$var wire 1 C OpeB [0] $end
$var wire 1 D OutAlu [7] $end
$var wire 1 E OutAlu [6] $end
$var wire 1 F OutAlu [5] $end
$var wire 1 G OutAlu [4] $end
$var wire 1 H OutAlu [3] $end
$var wire 1 I OutAlu [2] $end
$var wire 1 J OutAlu [1] $end
$var wire 1 K OutAlu [0] $end
$var wire 1 L R0 [7] $end
$var wire 1 M R0 [6] $end
$var wire 1 N R0 [5] $end
$var wire 1 O R0 [4] $end
$var wire 1 P R0 [3] $end
$var wire 1 Q R0 [2] $end
$var wire 1 R R0 [1] $end
$var wire 1 S R0 [0] $end
$var wire 1 T R1 [7] $end
$var wire 1 U R1 [6] $end
$var wire 1 V R1 [5] $end
$var wire 1 W R1 [4] $end
$var wire 1 X R1 [3] $end
$var wire 1 Y R1 [2] $end
$var wire 1 Z R1 [1] $end
$var wire 1 [ R1 [0] $end
$var wire 1 \ R2 [7] $end
$var wire 1 ] R2 [6] $end
$var wire 1 ^ R2 [5] $end
$var wire 1 _ R2 [4] $end
$var wire 1 ` R2 [3] $end
$var wire 1 a R2 [2] $end
$var wire 1 b R2 [1] $end
$var wire 1 c R2 [0] $end
$var wire 1 d R3 [7] $end
$var wire 1 e R3 [6] $end
$var wire 1 f R3 [5] $end
$var wire 1 g R3 [4] $end
$var wire 1 h R3 [3] $end
$var wire 1 i R3 [2] $end
$var wire 1 j R3 [1] $end
$var wire 1 k R3 [0] $end
$var wire 1 l R4 [7] $end
$var wire 1 m R4 [6] $end
$var wire 1 n R4 [5] $end
$var wire 1 o R4 [4] $end
$var wire 1 p R4 [3] $end
$var wire 1 q R4 [2] $end
$var wire 1 r R4 [1] $end
$var wire 1 s R4 [0] $end
$var wire 1 t R5 [7] $end
$var wire 1 u R5 [6] $end
$var wire 1 v R5 [5] $end
$var wire 1 w R5 [4] $end
$var wire 1 x R5 [3] $end
$var wire 1 y R5 [2] $end
$var wire 1 z R5 [1] $end
$var wire 1 { R5 [0] $end
$var wire 1 | V $end
$var wire 1 } Z $end

$scope module i1 $end
$var wire 1 ~ gnd $end
$var wire 1 !! vcc $end
$var wire 1 "! unknown $end
$var tri1 1 #! devclrn $end
$var tri1 1 $! devpor $end
$var tri1 1 %! devoe $end
$var wire 1 &! ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 '! S[2]~input_o $end
$var wire 1 (! S[3]~input_o $end
$var wire 1 )! SelDestino[2]~input_o $end
$var wire 1 *! SelDestino[0]~input_o $end
$var wire 1 +! SelDestino[1]~input_o $end
$var wire 1 ,! CLK_reg~input_o $end
$var wire 1 -! BusDatos[6]~input_o $end
$var wire 1 .! M~input_o $end
$var wire 1 /! Type~input_o $end
$var wire 1 0! S[0]~input_o $end
$var wire 1 1! S[1]~input_o $end
$var wire 1 2! inst2|inst|19~q $end
$var wire 1 3! SelOpeA[1]~input_o $end
$var wire 1 4! SelOpeA[2]~input_o $end
$var wire 1 5! SelOpeA[0]~input_o $end
$var wire 1 6! inst6|inst|19~feeder_combout $end
$var wire 1 7! inst6|inst|19~q $end
$var wire 1 8! inst4|inst|19~q $end
$var wire 1 9! inst1|inst|19~q $end
$var wire 1 :! inst5|inst|19~feeder_combout $end
$var wire 1 ;! inst5|inst|19~q $end
$var wire 1 <! inst7|Mux1~0_combout $end
$var wire 1 =! inst7|Mux1~1_combout $end
$var wire 1 >! inst|inst1|82~0_combout $end
$var wire 1 ?! BusDatos[2]~input_o $end
$var wire 1 @! SelOpeB[2]~input_o $end
$var wire 1 A! SelOpeB[0]~input_o $end
$var wire 1 B! SelOpeB[1]~input_o $end
$var wire 1 C! inst6|inst|15~q $end
$var wire 1 D! inst1|inst|15~q $end
$var wire 1 E! inst5|inst|15~q $end
$var wire 1 F! inst4|inst|15~q $end
$var wire 1 G! inst8|Mux5~0_combout $end
$var wire 1 H! inst2|inst|15~q $end
$var wire 1 I! inst8|Mux5~1_combout $end
$var wire 1 J! inst|inst|82~0_combout $end
$var wire 1 K! BusDatos[0]~input_o $end
$var wire 1 L! Cin~input_o $end
$var wire 1 M! inst|inst|66~0_combout $end
$var wire 1 N! inst2|inst|13~q $end
$var wire 1 O! inst5|inst|13~q $end
$var wire 1 P! inst1|inst|13~q $end
$var wire 1 Q! inst6|inst|13~q $end
$var wire 1 R! inst4|inst|13~q $end
$var wire 1 S! inst7|Mux7~0_combout $end
$var wire 1 T! inst7|Mux7~1_combout $end
$var wire 1 U! inst|inst|46~2_combout $end
$var wire 1 V! inst10|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 W! inst3|inst|13~q $end
$var wire 1 X! inst8|Mux7~1_combout $end
$var wire 1 Y! inst8|Mux7~2_combout $end
$var wire 1 Z! inst|inst|43~combout $end
$var wire 1 [! BusDatos[1]~input_o $end
$var wire 1 \! inst3|inst|14~q $end
$var wire 1 ]! inst5|inst|14~q $end
$var wire 1 ^! inst1|inst|14~q $end
$var wire 1 _! inst4|inst|14~q $end
$var wire 1 `! inst6|inst|14~q $end
$var wire 1 a! inst8|Mux6~0_combout $end
$var wire 1 b! inst8|Mux6~2_combout $end
$var wire 1 c! inst7|Mux6~0_combout $end
$var wire 1 d! inst7|Mux6~1_combout $end
$var wire 1 e! inst|inst|81~0_combout $end
$var wire 1 f! inst|inst|66~combout $end
$var wire 1 g! inst10|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 h! inst2|inst|14~q $end
$var wire 1 i! inst8|Mux6~1_combout $end
$var wire 1 j! inst|inst|47~0_combout $end
$var wire 1 k! inst|inst|44~0_combout $end
$var wire 1 l! inst8|Mux7~0_combout $end
$var wire 1 m! inst8|Mux0~2_combout $end
$var wire 1 n! inst|inst|6~combout $end
$var wire 1 o! inst|inst|7~combout $end
$var wire 1 p! inst|inst|78~1_combout $end
$var wire 1 q! inst|inst|46~0_combout $end
$var wire 1 r! inst|inst|46~1_combout $end
$var wire 1 s! inst|inst|78~0_combout $end
$var wire 1 t! inst10|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 u! inst3|inst|15~q $end
$var wire 1 v! inst7|Mux5~0_combout $end
$var wire 1 w! inst7|Mux5~1_combout $end
$var wire 1 x! BusDatos[3]~input_o $end
$var wire 1 y! inst3|inst|16~q $end
$var wire 1 z! inst2|inst|16~q $end
$var wire 1 {! inst8|Mux4~1_combout $end
$var wire 1 |! inst1|inst|16~q $end
$var wire 1 }! inst6|inst|16~q $end
$var wire 1 ~! inst4|inst|16~q $end
$var wire 1 !" inst7|Mux4~0_combout $end
$var wire 1 "" inst7|Mux4~1_combout $end
$var wire 1 #" inst|inst|77~0_combout $end
$var wire 1 $" inst|inst|47~1_combout $end
$var wire 1 %" inst|inst|44~combout $end
$var wire 1 &" inst|inst|48~0_combout $end
$var wire 1 '" inst|inst|78~4_combout $end
$var wire 1 (" inst|inst|74~0_combout $end
$var wire 1 )" inst|inst|45~combout $end
$var wire 1 *" inst10|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 +" inst5|inst|16~q $end
$var wire 1 ," inst8|Mux4~0_combout $end
$var wire 1 -" inst8|Mux4~2_combout $end
$var wire 1 ." inst|inst|51~0_combout $end
$var wire 1 /" inst|inst|52~0_combout $end
$var wire 1 0" inst8|Mux5~2_combout $end
$var wire 1 1" inst|inst|45~0_combout $end
$var wire 1 2" inst|inst|78~3_combout $end
$var wire 1 3" BusDatos[4]~input_o $end
$var wire 1 4" inst3|inst|17~q $end
$var wire 1 5" inst1|inst|17~q $end
$var wire 1 6" inst4|inst|17~q $end
$var wire 1 7" inst5|inst|17~q $end
$var wire 1 8" inst6|inst|17~q $end
$var wire 1 9" inst7|Mux3~0_combout $end
$var wire 1 :" inst7|Mux3~1_combout $end
$var wire 1 ;" inst8|Mux3~0_combout $end
$var wire 1 <" inst8|Mux3~1_combout $end
$var wire 1 =" inst|inst1|80~0_combout $end
$var wire 1 >" inst|inst|78~2_combout $end
$var wire 1 ?" inst|inst|78~5_combout $end
$var wire 1 @" inst10|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 A" inst2|inst|17~q $end
$var wire 1 B" inst8|Mux3~2_combout $end
$var wire 1 C" inst|inst1|43~0_combout $end
$var wire 1 D" inst3|inst|18~q $end
$var wire 1 E" inst1|inst|18~q $end
$var wire 1 F" inst4|inst|18~q $end
$var wire 1 G" inst5|inst|18~q $end
$var wire 1 H" inst6|inst|18~q $end
$var wire 1 I" inst8|Mux2~0_combout $end
$var wire 1 J" inst8|Mux2~1_combout $end
$var wire 1 K" inst|inst1|81~0_combout $end
$var wire 1 L" BusDatos[5]~input_o $end
$var wire 1 M" inst|inst1|65~0_combout $end
$var wire 1 N" inst|inst1|46~0_combout $end
$var wire 1 O" inst|inst1|66~0_combout $end
$var wire 1 P" inst10|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 Q" inst2|inst|18~q $end
$var wire 1 R" inst7|Mux2~0_combout $end
$var wire 1 S" inst7|Mux2~1_combout $end
$var wire 1 T" inst8|Mux2~2_combout $end
$var wire 1 U" inst|inst1|44~0_combout $end
$var wire 1 V" inst|inst1|47~0_combout $end
$var wire 1 W" inst|inst1|78~1_combout $end
$var wire 1 X" inst|inst1|78~0_combout $end
$var wire 1 Y" inst|inst1|78~2_combout $end
$var wire 1 Z" inst10|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 [" inst3|inst|19~q $end
$var wire 1 \" inst8|Mux1~0_combout $end
$var wire 1 ]" inst8|Mux1~1_combout $end
$var wire 1 ^" inst|inst1|48~0_combout $end
$var wire 1 _" BusDatos[7]~input_o $end
$var wire 1 `" inst2|inst|20~q $end
$var wire 1 a" inst1|inst|20~q $end
$var wire 1 b" inst4|inst|20~q $end
$var wire 1 c" inst5|inst|20~q $end
$var wire 1 d" inst6|inst|20~q $end
$var wire 1 e" inst7|Mux0~0_combout $end
$var wire 1 f" inst7|Mux0~1_combout $end
$var wire 1 g" inst|inst1|77~0_combout $end
$var wire 1 h" inst|inst1|45~combout $end
$var wire 1 i" inst|inst1|78~4_combout $end
$var wire 1 j" inst10|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 k" inst3|inst|20~q $end
$var wire 1 l" inst8|Mux0~0_combout $end
$var wire 1 m" inst8|Mux0~1_combout $end
$var wire 1 n" inst|inst1|52~0_combout $end
$var wire 1 o" inst|inst1|51~combout $end
$var wire 1 p" inst|inst1|78~3_combout $end
$var wire 1 q" inst|inst1|77~combout $end
$var wire 1 r" inst|inst1|82~combout $end
$var wire 1 s" inst|inst1|81~combout $end
$var wire 1 t" inst|inst1|80~combout $end
$var wire 1 u" inst|inst|77~combout $end
$var wire 1 v" inst|inst|82~combout $end
$var wire 1 w" inst|inst|81~combout $end
$var wire 1 x" inst|inst|80~combout $end
$var wire 1 y" inst|inst2~1_combout $end
$var wire 1 z" inst|inst2~0_combout $end
$var wire 1 {" inst|inst2~combout $end
$var wire 1 |" inst|inst6~0_combout $end
$var wire 1 }" inst|inst6~1_combout $end
$var wire 1 ~" inst9|y [7] $end
$var wire 1 !# inst9|y [6] $end
$var wire 1 "# inst9|y [5] $end
$var wire 1 ## inst9|y [4] $end
$var wire 1 $# inst9|y [3] $end
$var wire 1 %# inst9|y [2] $end
$var wire 1 &# inst9|y [1] $end
$var wire 1 '# inst9|y [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111100 !
0"
0#
0$
b0 %
b10 &
b0 '
b0 (
1)
01
00
1/
1.
1-
1,
1+
1*
12
03
0;
0:
09
08
07
06
05
04
0C
0B
0A
0@
0?
0>
0=
0<
1K
0J
0I
0H
0G
0F
0E
0D
0S
0R
0Q
0P
0O
0N
0M
0L
0[
0Z
0Y
0X
0W
0V
0U
0T
0c
0b
0a
0`
0_
0^
0]
0\
0k
0j
0i
0h
0g
0f
0e
0d
0s
0r
0q
0p
0o
0n
0m
0l
0{
0z
0y
0x
0w
0v
0u
0t
0|
0}
0~
1!!
x"!
1#!
1$!
1%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
1-!
0.!
1/!
00!
01!
02!
03!
04!
05!
16!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
1("
1)"
1*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
1M"
0N"
1O"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
1i"
1j"
0k"
0l"
0m"
0n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
0x"
1y"
0z"
1{"
0|"
0}"
0'#
0&#
0%#
0$#
0##
0"#
z!#
z~"
$end
#20000
1#
1,!
1%#
1d"
1H"
18"
1}!
1C!
17!
1]
1a
1`
1_
1^
1\
#40000
0#
0,!
0%#
#60000
b1111100 !
b111100 !
b11100 !
b1100 !
b100 !
b110 !
b110 &
b100 &
b101 &
1*!
0+!
1)!
1[!
0x!
03"
0L"
0-!
0_"
0j"
0Z"
0P"
0@"
0*"
1g!
10
0.
0-
0,
0+
0*
0:!
06!
#80000
1#
1,!
1"#
1u!
1\!
1z
1y
#100000
0#
0,!
0"#
#120000
b10 !
0)
b10 '
b100 (
b101 (
1"
b1000 %
b1001 %
b0 !
b1 &
0/!
1L!
0)!
10!
1(!
1A!
1@!
13!
0[!
0?!
1e"
1R"
19"
1!"
1v!
1<!
10"
1m!
1i!
1'"
1|"
1z"
1s!
1M!
0t!
0g!
1b!
1I!
1V!
11
1A
1B
00
0/
1x"
1f!
0{"
1k!
1j!
11"
0)"
1J!
0%"
1e!
0V!
1=!
1w!
1""
1:"
1S"
1f"
14
16
17
18
19
15
01
1}
0K
0z"
0w"
0v"
02"
0o"
1g"
0W"
1K"
0M"
1="
1>"
1#"
1&"
0J!
0h"
1>!
1g!
1t!
1/
10
1I
1J
0r"
0y"
0q"
1v"
0("
1Y"
0O"
0?"
0s"
1{"
1Z"
1j"
0t!
1*"
1@"
1P"
1,
1-
1.
0/
1*
1+
0}
1F
0I
13
1D
1E
1s"
1r"
0i"
1y"
1q"
0@"
0P"
0p"
0Z"
0*"
1:!
16!
0.
0+
02
0,
0-
03
0D
0E
0F
0j"
0:!
06!
0*
#140000
1#
1,!
1&#
1]!
1Z
1a!
#160000
0#
0,!
0&#
#180000
b0 &
b0 '
b1 (
b0 (
0"
b1 %
b0 %
0L!
00!
0(!
0A!
0@!
03!
0*!
0e"
0R"
09"
0!"
0v!
0<!
01"
00"
0m!
0k!
0j!
0i!
0a!
0>"
0'"
0&"
0e!
1J!
1%"
0|"
0s!
0M!
0I!
0A
0x"
0f!
0u"
0t"
0Y"
1O"
0v"
1?"
1("
1w"
1V!
1t!
1}"
0g!
0b!
0=!
0w!
0""
0:"
0S"
0f"
04
06
07
08
09
05
0B
00
1|
1/
11
0J
1I
1G
1H
1K
0s"
0r"
1i"
0y"
0q"
1o"
0g"
1W"
0K"
1M"
0="
12"
0#"
1)"
0J!
1h"
0>!
1*"
1@"
1P"
1p"
1Z"
0}"
0|
1+
12
1,
1-
1.
13
1D
1E
1F
1r"
1y"
1q"
1v"
1u"
1t"
1s"
0Z"
0t!
0*"
0@"
0P"
1:!
16!
0,
0-
0.
0/
0+
0F
0G
0H
0I
03
0D
0E
0:!
06!
#1000000
