{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736174447630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736174447635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:40:47 2025 " "Processing started: Mon Jan 06 22:40:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736174447635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174447635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_rgb_char -c lcd_rgb_char " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_rgb_char -c lcd_rgb_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174447635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736174448315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736174448315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led_top " "Found entity 1: seg_led_top" {  } { { "../rtl/SEG_LED/seg_led_top.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/seg_led/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/SEG_LED/count.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/RS485/uart_tx.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/RS485/uart_rx.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/rs485_key_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/rs485_key_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs485_key_led " "Found entity 1: rs485_key_led" {  } { { "../rtl/RS485/rs485_key_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/RS485/led_ctrl.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_trig " "Found entity 1: key_trig" {  } { { "../rtl/RS485/key_trig.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_trig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/rs485/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/RS485/key_debounce.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/rd_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/rd_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_id " "Found entity 1: rd_id" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_rgb_char.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_rgb_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_char " "Found entity 1: lcd_rgb_char" {  } { { "../rtl/LCD/lcd_rgb_char.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/LCD/lcd_driver.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/lcd/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/LCD/clk_div.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/top_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/exercisefile/fpga_exercise/lcd_rgb_rx485_3/rtl/top_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_file " "Found entity 1: top_file" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_10000x16b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_10000x16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_10000x16b " "Found entity 1: rom_10000x16b" {  } { { "ipcore/rom_10000x16b.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_file " "Elaborating entity \"top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736174456326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rgb_char lcd_rgb_char:u_lcd_rgb_char " "Elaborating entity \"lcd_rgb_char\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\"" {  } { { "../rtl/top_file.v" "u_lcd_rgb_char" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_id lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id " "Elaborating entity \"rd_id\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_rd_id" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_clk_div" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_lcd_display" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lcd_display.v(83) " "Verilog HDL assignment warning at lcd_display.v(83): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456345 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lcd_display.v(84) " "Verilog HDL assignment warning at lcd_display.v(84): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456346 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 lcd_display.v(85) " "Verilog HDL assignment warning at lcd_display.v(85): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456346 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_display.v(95) " "Verilog HDL assignment warning at lcd_display.v(95): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456346 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_display.v(155) " "Verilog HDL Case Statement information at lcd_display.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1736174456350 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_en lcd_display.v(196) " "Verilog HDL Always Construct warning at lcd_display.v(196): inferring latch(es) for variable \"number_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736174456368 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_en lcd_display.v(196) " "Inferred latch for \"number_en\" at lcd_display.v(196)" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456404 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_display:u_lcd_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_10000x16b lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst " "Elaborating entity \"rom_10000x16b\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\"" {  } { { "../rtl/LCD/lcd_display.v" "rom_10000x16b_inst" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_10000x16b.v" "altsyncram_component" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_10000x16b.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../doc/ZDYZ.mif " "Parameter \"init_file\" = \"../doc/ZDYZ.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174456629 ""}  } { { "ipcore/rom_10000x16b.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/ipcore/rom_10000x16b.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174456629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2b1 " "Found entity 1: altsyncram_f2b1" {  } { { "db/altsyncram_f2b1.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/altsyncram_f2b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2b1 lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated " "Elaborating entity \"altsyncram_f2b1\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus180/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|decode_jsa:rden_decode " "Elaborating entity \"decode_jsa\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|decode_jsa:rden_decode\"" {  } { { "db/altsyncram_f2b1.tdf" "rden_decode" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/altsyncram_f2b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174456755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174456755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|rom_10000x16b:rom_10000x16b_inst\|altsyncram:altsyncram_component\|altsyncram_f2b1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_f2b1.tdf" "mux2" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/altsyncram_f2b1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver\"" {  } { { "../rtl/LCD/lcd_rgb_char.v" "u_lcd_driver" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_rgb_char.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 lcd_driver.v(110) " "Verilog HDL assignment warning at lcd_driver.v(110): truncated value with size 24 to match size of target (16)" {  } { { "../rtl/LCD/lcd_driver.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_driver.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456809 "|top_file|lcd_rgb_char:u_lcd_rgb_char|lcd_driver:u_lcd_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs485_key_led rs485_key_led:u_rs485_key_led " "Elaborating entity \"rs485_key_led\" for hierarchy \"rs485_key_led:u_rs485_key_led\"" {  } { { "../rtl/top_file.v" "u_rs485_key_led" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx rs485_key_led:u_rs485_key_led\|uart_rx:u_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"rs485_key_led:u_rs485_key_led\|uart_rx:u_uart_rx\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_uart_rx" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl rs485_key_led:u_rs485_key_led\|led_ctrl:u_led_ctrl " "Elaborating entity \"led_ctrl\" for hierarchy \"rs485_key_led:u_rs485_key_led\|led_ctrl:u_led_ctrl\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_led_ctrl" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_trig rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig " "Elaborating entity \"key_trig\" for hierarchy \"rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_key_trig" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig\|key_debounce:u_key_debounce_0 " "Elaborating entity \"key_debounce\" for hierarchy \"rs485_key_led:u_rs485_key_led\|key_trig:u_key_trig\|key_debounce:u_key_debounce_0\"" {  } { { "../rtl/RS485/key_trig.v" "u_key_debounce_0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_trig.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx rs485_key_led:u_rs485_key_led\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"rs485_key_led:u_rs485_key_led\|uart_tx:u_uart_tx\"" {  } { { "../rtl/RS485/rs485_key_led.v" "u_uart_tx" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/rs485_key_led.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led_top seg_led_top:u_seg_led_top " "Elaborating entity \"seg_led_top\" for hierarchy \"seg_led_top:u_seg_led_top\"" {  } { { "../rtl/top_file.v" "u_seg_led_top" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count seg_led_top:u_seg_led_top\|count:u_count " "Elaborating entity \"count\" for hierarchy \"seg_led_top:u_seg_led_top\|count:u_count\"" {  } { { "../rtl/SEG_LED/seg_led_top.v" "u_count" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led_top:u_seg_led_top\|seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\"" {  } { { "../rtl/SEG_LED/seg_led_top.v" "u_seg_led" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174456842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(41) " "Verilog HDL assignment warning at seg_led.v(41): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456844 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(42) " "Verilog HDL assignment warning at seg_led.v(42): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456844 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(43) " "Verilog HDL assignment warning at seg_led.v(43): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456844 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(44) " "Verilog HDL assignment warning at seg_led.v(44): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456844 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(45) " "Verilog HDL assignment warning at seg_led.v(45): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456844 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(46) " "Verilog HDL assignment warning at seg_led.v(46): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736174456844 "|top_file|seg_led_top:u_seg_led_top|seg_led:u_seg_led"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Mod0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Div0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Mod1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Div1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/SEG_LED/seg_led.v" "Mod2" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div1\"" {  } { { "../rtl/LCD/lcd_display.v" "Div1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod2\"" {  } { { "../rtl/LCD/lcd_display.v" "Mod2" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod0\"" {  } { { "../rtl/LCD/lcd_display.v" "Mod0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Div0\"" {  } { { "../rtl/LCD/lcd_display.v" "Div0" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|Mod1\"" {  } { { "../rtl/LCD/lcd_display.v" "Mod1" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174457955 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736174457955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174458007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458007 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174458007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174458201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458201 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174458201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174458274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458274 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174458274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174458306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458308 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174458308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1\"" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174458480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1 " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458480 ""}  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174458480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod2\"" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174458635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod2 " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458635 ""}  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174458635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0\"" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174458813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0 " "Instantiated megafunction \"lcd_rgb_char:u_lcd_rgb_char\|lcd_display:u_lcd_display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736174458813 ""}  } { { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736174458813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736174458852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174458852 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736174459253 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/RS485/uart_tx.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/uart_tx.v" 6 -1 0 } } { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 168 -1 0 } } { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 220 -1 0 } } { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 20 -1 0 } } { "../rtl/RS485/key_debounce.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_debounce.v" 7 -1 0 } } { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 311 -1 0 } } { "../rtl/RS485/key_trig.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/RS485/key_trig.v" 26 -1 0 } } { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 232 -1 0 } } { "../rtl/LCD/lcd_display.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_display.v" 107 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1736174459280 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1736174459280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174459853 "|top_file|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174459853 "|top_file|lcd_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174459853 "|top_file|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174459853 "|top_file|lcd_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736174459853 "|top_file|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736174459853 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736174459936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736174462367 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[1\]~14 " "Logic cell \"seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|lpm_divide:Div1\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[1\]~14\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[1\]~14" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174462376 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver\|pixel_xpos\[0\]~25 " "Logic cell \"lcd_rgb_char:u_lcd_rgb_char\|lcd_driver:u_lcd_driver\|pixel_xpos\[0\]~25\"" {  } { { "../rtl/LCD/lcd_driver.v" "pixel_xpos\[0\]~25" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/lcd_driver.v" 116 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1736174462376 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1736174462376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736174462646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736174462646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2016 " "Implemented 2016 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736174462835 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736174462835 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736174462835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1936 " "Implemented 1936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736174462835 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736174462835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736174462835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736174462864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:41:02 2025 " "Processing ended: Mon Jan 06 22:41:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736174462864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736174462864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736174462864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736174462864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736174464193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736174464198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:41:03 2025 " "Processing started: Mon Jan 06 22:41:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736174464198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736174464198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd_rgb_char -c lcd_rgb_char " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd_rgb_char -c lcd_rgb_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736174464198 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736174464471 ""}
{ "Info" "0" "" "Project  = lcd_rgb_char" {  } {  } 0 0 "Project  = lcd_rgb_char" 0 0 "Fitter" 0 0 1736174464471 ""}
{ "Info" "0" "" "Revision = lcd_rgb_char" {  } {  } 0 0 "Revision = lcd_rgb_char" 0 0 "Fitter" 0 0 1736174464471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736174464560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736174464561 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_rgb_char EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"lcd_rgb_char\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736174464583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736174464629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736174464629 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736174464717 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736174464965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736174464965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736174464965 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736174464965 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174464972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174464972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174464972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174464972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174464972 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736174464972 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736174464974 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1736174464992 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_rgb_char.sdc " "Synopsys Design Constraints File file not found: 'lcd_rgb_char.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736174465396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736174465396 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736174465409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736174465409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736174465409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|clk_12_5m " "Destination node lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|clk_12_5m" {  } { { "../rtl/LCD/clk_div.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/clk_div.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[9\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[9\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[8\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[8\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[14\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[14\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[12\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[12\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[3\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[3\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[13\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[13\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[4\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[4\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[6\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[6\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[1\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[1\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465505 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736174465505 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736174465505 ""}  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174465505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|Selector0  " "Automatically promoted node lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174465506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_clk~output " "Destination node lcd_clk~output" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465506 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736174465506 ""}  } { { "../rtl/LCD/clk_div.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/clk_div.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174465506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "Automatically promoted node seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174465507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk~0 " "Destination node seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk~0" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 1554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174465507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736174465507 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174465507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174465507 ""}  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174465507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736174465738 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736174465739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736174465739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736174465741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736174465743 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736174465745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736174465745 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736174465746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736174465793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736174465794 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736174465794 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174465832 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736174465838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736174466238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174466423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736174466437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736174468599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174468599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736174468889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736174469571 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736174469571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736174470488 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736174470488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174470492 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736174470584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736174470594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736174470765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736174470765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736174470994 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174471378 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1736174471577 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "23 Cyclone IV E " "23 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[0\] 3.3-V LVCMOS T6 " "Pin lcd_rgb\[0\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[0] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[0\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[1\] 3.3-V LVCMOS R5 " "Pin lcd_rgb\[1\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[1] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[1\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[2\] 3.3-V LVCMOS T5 " "Pin lcd_rgb\[2\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[2] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[2\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[3\] 3.3-V LVCMOS R4 " "Pin lcd_rgb\[3\] uses I/O standard 3.3-V LVCMOS at R4" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[3] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[3\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[4\] 3.3-V LVCMOS T4 " "Pin lcd_rgb\[4\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[4] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[4\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[5\] 3.3-V LVCMOS T9 " "Pin lcd_rgb\[5\] uses I/O standard 3.3-V LVCMOS at T9" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[5] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[5\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[6\] 3.3-V LVCMOS R8 " "Pin lcd_rgb\[6\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[6] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[6\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[7\] 3.3-V LVCMOS T8 " "Pin lcd_rgb\[7\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[7] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[7\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[8\] 3.3-V LVCMOS R7 " "Pin lcd_rgb\[8\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[8] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[8\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[9\] 3.3-V LVCMOS T7 " "Pin lcd_rgb\[9\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[9] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[9\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[10\] 3.3-V LVCMOS R6 " "Pin lcd_rgb\[10\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[10] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[10\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[11\] 3.3-V LVCMOS R11 " "Pin lcd_rgb\[11\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[11] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[11\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[12\] 3.3-V LVCMOS T11 " "Pin lcd_rgb\[12\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[12] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[12\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[13\] 3.3-V LVCMOS R10 " "Pin lcd_rgb\[13\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[13] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[13\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[14\] 3.3-V LVCMOS T10 " "Pin lcd_rgb\[14\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[14] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[14\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[15\] 3.3-V LVCMOS R9 " "Pin lcd_rgb\[15\] uses I/O standard 3.3-V LVCMOS at R9" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[15] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[15\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS M2 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at M2" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS M1 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVCMOS E16 " "Pin key\[0\] uses I/O standard 3.3-V LVCMOS at E16" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[0] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVCMOS M15 " "Pin key\[2\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[2] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVCMOS E15 " "Pin key\[1\] uses I/O standard 3.3-V LVCMOS at E15" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[1] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 3.3-V LVCMOS M16 " "Pin key\[3\] uses I/O standard 3.3-V LVCMOS at M16" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[3] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rs485_uart_rxd 3.3-V LVCMOS B8 " "Pin rs485_uart_rxd uses I/O standard 3.3-V LVCMOS at B8" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { rs485_uart_rxd } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rs485_uart_rxd" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174471585 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1736174471585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/output_files/lcd_rgb_char.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/output_files/lcd_rgb_char.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736174471713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6355 " "Peak virtual memory: 6355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736174472374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:41:12 2025 " "Processing ended: Mon Jan 06 22:41:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736174472374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736174472374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736174472374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736174472374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736174473592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736174473598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:41:13 2025 " "Processing started: Mon Jan 06 22:41:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736174473598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736174473598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd_rgb_char -c lcd_rgb_char " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd_rgb_char -c lcd_rgb_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736174473598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736174474003 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736174474228 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736174474242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736174474365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:41:14 2025 " "Processing ended: Mon Jan 06 22:41:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736174474365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736174474365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736174474365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736174474365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736174475003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736174475735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736174475740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:41:15 2025 " "Processing started: Mon Jan 06 22:41:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736174475740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736174475740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd_rgb_char -c lcd_rgb_char " "Command: quartus_sta lcd_rgb_char -c lcd_rgb_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736174475740 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1736174476010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736174476332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736174476332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174476371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174476371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_rgb_char.sdc " "Synopsys Design Constraints File file not found: 'lcd_rgb_char.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736174476551 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174476551 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " "create_clock -period 1.000 -name seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736174476557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736174476557 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736174476557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736174476564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736174476565 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736174476566 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736174476582 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736174476625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736174476625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.988 " "Worst-case setup slack is -12.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.988            -165.724 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "  -12.988            -165.724 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.363           -2397.549 sys_clk  " "  -11.363           -2397.549 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174476627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.001 " "Worst-case hold slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 sys_clk  " "   -0.001              -0.001 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "    0.455               0.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174476634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736174476638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736174476641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -877.435 sys_clk  " "   -3.201            -877.435 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "   -1.487             -68.402 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174476645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174476645 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174476687 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736174476687 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736174476692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736174476707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736174476981 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736174477117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736174477131 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736174477131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.906 " "Worst-case setup slack is -11.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.906            -150.307 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "  -11.906            -150.307 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.370           -2188.563 sys_clk  " "  -10.370           -2188.563 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174477135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.060 " "Worst-case hold slack is -0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.258 sys_clk  " "   -0.060              -0.258 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "    0.404               0.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174477143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736174477147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736174477152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -877.435 sys_clk  " "   -3.201            -877.435 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -68.402 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "   -1.487             -68.402 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174477156 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174477217 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736174477217 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736174477223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736174477349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736174477352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736174477352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.144 " "Worst-case setup slack is -5.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.144             -50.671 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "   -5.144             -50.671 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.284            -754.167 sys_clk  " "   -4.284            -754.167 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174477359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.027 " "Worst-case hold slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.216 sys_clk  " "   -0.027              -0.216 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "    0.185               0.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174477367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736174477372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736174477376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -764.232 sys_clk  " "   -3.000            -764.232 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -46.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "   -1.000             -46.000 seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736174477381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736174477381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174477430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174477430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174477430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174477430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.905 ns " "Worst Case Available Settling Time: 0.905 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174477430 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736174477430 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736174477430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736174477714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736174477714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736174477775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:41:17 2025 " "Processing ended: Mon Jan 06 22:41:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736174477775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736174477775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736174477775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736174477775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1736174478990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736174478995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 22:41:18 2025 " "Processing started: Mon Jan 06 22:41:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736174478995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736174478995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd_rgb_char -c lcd_rgb_char " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd_rgb_char -c lcd_rgb_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736174478995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1736174479701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char_8_1200mv_85c_slow.vo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char_8_1200mv_85c_slow.vo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174480087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char_8_1200mv_0c_slow.vo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char_8_1200mv_0c_slow.vo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174480283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char_min_1200mv_0c_fast.vo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char_min_1200mv_0c_fast.vo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174480483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char.vo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char.vo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174480674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char_8_1200mv_85c_v_slow.sdo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174480802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char_8_1200mv_0c_v_slow.sdo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174480924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char_min_1200mv_0c_v_fast.sdo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174481045 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_rgb_char_v.sdo C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/ simulation " "Generated file lcd_rgb_char_v.sdo in folder \"C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736174481167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736174482468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:41:22 2025 " "Processing ended: Mon Jan 06 22:41:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736174482468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736174482468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736174482468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736174482468 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736174483090 ""}
