---
modules:
  - identifier: TestModule
    parameters: []
    ports:
      - identifier: a
        direction: Input
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Signed
        packed_dimensions:
          - - FOO-1
            - "0"
        unpacked_dimensions: []
      - identifier: b
        direction: Input
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Signed
        packed_dimensions:
          - - FOO-1
            - "0"
        unpacked_dimensions: []
      - identifier: c
        direction: Input
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Signed
        packed_dimensions:
          - - FOO-1
            - "0"
        unpacked_dimensions:
          - - FOO
            - ~
          - - FOO-1
            - "0"
      - identifier: d
        direction: Input
        datakind: Net
        datatype: Reg
        classid: ~
        nettype: Wire
        signedness: Signed
        packed_dimensions: []
        unpacked_dimensions: []
      - identifier: e
        direction: Input
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Signed
        packed_dimensions: []
        unpacked_dimensions:
          - - FOO-1
            - "0"
      - identifier: f
        direction: Input
        datakind: Net
        datatype: Integer
        classid: ~
        nettype: Tri
        signedness: Signed
        packed_dimensions: []
        unpacked_dimensions: []
    filepath: testcases/sv/ansi_port_input_net_signed.sv
packages: []
