------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -3.555
TNS   : -527.888

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.331
TNS   : -5.008

Type  : Slow 1200mV 85C Model Setup 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.084
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 0.615
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 1.056
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.064
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.077
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.108
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.420
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.464
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.865
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.791
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.835
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.045
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.382
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ext_clk'
Slack : 39.043
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'altera_reserved_tck'
Slack : 42.038
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : -1.247
TNS   : -1.247

Type  : Slow 1200mV 85C Model Hold 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.405
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.422
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.432
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.454
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.454
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.466
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ext_clk'
Slack : 0.502
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.502
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 1.094
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.168
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.215
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.401
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.415
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.448
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.462
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 1.560
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -5.546
TNS   : -1020.915

Type  : Slow 1200mV 85C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.645
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.324
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.814
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 3.829
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 5.853
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 6.308
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 8.323
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'altera_reserved_tck'
Slack : 48.160
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'altera_reserved_tck'
Slack : 1.129
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.159
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.159
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.186
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.397
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.625
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.198
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.358
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.832
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.785
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.785
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.224
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_5'
Slack : 2.686
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_6'
Slack : 2.686
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.687
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_1'
Slack : 2.687
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_4'
Slack : 2.687
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_8'
Slack : 2.687
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_2'
Slack : 2.688
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_3'
Slack : 2.688
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_19'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_24'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_7'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_17'
Slack : 2.690
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_20'
Slack : 2.690
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_21'
Slack : 2.690
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_22'
Slack : 2.690
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_23'
Slack : 2.690
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_18'
Slack : 2.691
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 2.725
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 2.725
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_13'
Slack : 2.746
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_14'
Slack : 2.746
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_12'
Slack : 2.747
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_16'
Slack : 2.747
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_9'
Slack : 2.747
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_10'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_11'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_15'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_27'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_32'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_25'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_28'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_29'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_30'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_31'
Slack : 2.750
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_26'
Slack : 2.751
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.693
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.869
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 9.671
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 19.688
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ext_clk'
Slack : 19.764
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.489
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -3.377
TNS   : -510.451

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.010
TNS   : -0.060

Type  : Slow 1200mV 0C Model Setup 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 0.585
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 1.015
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.104
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.129
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.294
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.453
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.478
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.970
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.969
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.994
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.259
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.509
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ext_clk'
Slack : 39.137
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 42.510
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : -1.132
TNS   : -1.132

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.383
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.389
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.402
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.402
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.417
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ext_clk'
Slack : 0.470
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.472
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 1.065
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.191
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.219
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.358
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.386
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.435
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.463
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 1.617
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -5.018
TNS   : -924.995

Type  : Slow 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.837
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.623
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.953
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 3.965
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 6.206
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 6.629
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 8.491
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 48.436
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 1.030
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.068
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.068
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.089
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.248
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.453
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.998
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.085
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.534
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.785
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.785
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.222
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.224
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_1'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_3'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_4'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_5'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_6'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_7'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_8'
Slack : 2.689
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_2'
Slack : 2.690
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.693
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_17'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_18'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_19'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_21'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_22'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_24'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_20'
Slack : 2.696
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_23'
Slack : 2.696
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 2.724
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 2.724
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_11'
Slack : 2.735
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_12'
Slack : 2.735
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_13'
Slack : 2.735
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_14'
Slack : 2.735
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_15'
Slack : 2.735
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_16'
Slack : 2.735
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_9'
Slack : 2.735
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_10'
Slack : 2.736
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_25'
Slack : 2.741
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_26'
Slack : 2.741
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_27'
Slack : 2.741
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_29'
Slack : 2.741
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_30'
Slack : 2.741
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_32'
Slack : 2.741
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_28'
Slack : 2.742
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_31'
Slack : 2.742
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.698
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.843
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 9.649
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 19.691
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ext_clk'
Slack : 19.752
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.340
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : -1.535
TNS   : -222.090

Type  : Fast 1200mV 0C Model Setup 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.116
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.241
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.242
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.534
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.535
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 1.603
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 2.070
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.484
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.898
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 3.215
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 3.382
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 3.383
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.682
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.922
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ext_clk'
Slack : 39.579
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 46.678
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : -0.811
TNS   : -0.811

Type  : Fast 1200mV 0C Model Hold 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.138
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.146
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.150
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ext_clk'
Slack : 0.192
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.193
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.194
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 0.537
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 0.697
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.222
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.222
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.271
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.271
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.569
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.569
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.572
TNS   : -482.154

Type  : Fast 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.645
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.704
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.007
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.011
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 8.088
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 8.289
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 9.239
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 49.362
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.491
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.492
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.495
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.501
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.572
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.676
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.970
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.085
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.274
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.653
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.655
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.741
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_25'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_26'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_27'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_28'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_29'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_30'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_31'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_32'
Slack : 2.763
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_16'
Slack : 2.765
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_9'
Slack : 2.765
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_10'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_11'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_12'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_13'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_14'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_15'
Slack : 2.766
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_capture'
Slack : 2.772
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_ddr_mimic'
Slack : 2.772
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.775
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_2'
Slack : 2.776
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_3'
Slack : 2.776
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_4'
Slack : 2.776
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_5'
Slack : 2.776
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_6'
Slack : 2.776
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_7'
Slack : 2.776
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_1'
Slack : 2.777
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_8'
Slack : 2.777
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_17'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_18'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_19'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_20'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_21'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_22'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_23'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_dq_24'
Slack : 2.779
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.784
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u4_hsc_ddr2_top|u_ddr2_controller|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.941
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[2]'
Slack : 9.748
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ext_clk'
Slack : 19.443
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 19.748
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.466
TNS   : 0.000

------------------------------------------------------------
