INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:58:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 mulf2/operator/sigProdExt_c2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.585ns period=7.170ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.585ns period=7.170ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.170ns  (clk rise@7.170ns - clk rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.300ns (32.624%)  route 4.750ns (67.376%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.653 - 7.170 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1883, unset)         0.508     0.508    mulf2/operator/clk
    SLICE_X24Y73         FDRE                                         r  mulf2/operator/sigProdExt_c2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf2/operator/sigProdExt_c2_reg[10]/Q
                         net (fo=1, routed)           0.605     1.329    mulf2/operator/sigProdExt_c2[10]
    SLICE_X25Y72         LUT6 (Prop_lut6_I0_O)        0.043     1.372 r  mulf2/operator/ltOp_carry_i_12__0/O
                         net (fo=1, routed)           0.377     1.749    mulf2/operator/ltOp_carry_i_12__0_n_0
    SLICE_X26Y72         LUT5 (Prop_lut5_I3_O)        0.043     1.792 r  mulf2/operator/ltOp_carry_i_9__0/O
                         net (fo=1, routed)           0.000     1.792    mulf2/operator/RoundingAdder/S[0]
    SLICE_X26Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.043 r  mulf2/operator/RoundingAdder/ltOp_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.043    mulf2/operator/RoundingAdder/ltOp_carry_i_8__0_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.092 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.092    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.141 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.007     2.148    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.197 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.197    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.246 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.246    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6_n_0
    SLICE_X26Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.295 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.295    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2_n_0
    SLICE_X26Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.344 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.344    mulf2/operator/RoundingAdder/ltOp_carry__2_i_8__0_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.448 r  mulf2/operator/RoundingAdder/extendedExpInc_c1_reg[7]_i_3/O[0]
                         net (fo=6, routed)           0.332     2.780    mulf2/operator/RoundingAdder/ip_result__0[28]
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.120     2.900 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_7/O
                         net (fo=1, routed)           0.260     3.160    mulf2/operator/RoundingAdder/X_1_c1[24]_i_7_n_0
    SLICE_X31Y78         LUT5 (Prop_lut5_I4_O)        0.043     3.203 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_5/O
                         net (fo=40, routed)          0.408     3.612    mulf2/operator/RoundingAdder/X_1_c1[24]_i_5_n_0
    SLICE_X27Y77         LUT4 (Prop_lut4_I3_O)        0.043     3.655 r  mulf2/operator/RoundingAdder/level4_c1[19]_i_2__0/O
                         net (fo=9, routed)           0.481     4.135    mulf2/operator/RoundingAdder/X_c2_reg[19]_2
    SLICE_X30Y80         LUT6 (Prop_lut6_I2_O)        0.043     4.178 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_10__0/O
                         net (fo=1, routed)           0.414     4.593    mulf2/operator/RoundingAdder/ltOp_carry__2_i_10__0_n_0
    SLICE_X28Y80         LUT5 (Prop_lut5_I1_O)        0.043     4.636 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_6/O
                         net (fo=3, routed)           0.330     4.966    mulf2/operator/RoundingAdder/ltOp_carry__2_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I0_O)        0.043     5.009 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     5.009    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X29Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.196 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.196    addf1/operator/ltOp_carry__2_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.323 f  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=73, routed)          0.219     5.543    addf1/operator/CO[0]
    SLICE_X26Y81         LUT1 (Prop_lut1_I0_O)        0.130     5.673 r  addf1/operator/i__carry_i_1__0/O
                         net (fo=7, routed)           0.344     6.017    addf1/operator/i__carry_i_1__0_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.279 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.279    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.424 f  addf1/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=9, routed)           0.454     6.878    addf1/operator/RightShifterComponent/O[3]
    SLICE_X26Y82         LUT5 (Prop_lut5_I2_O)        0.120     6.998 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=11, routed)          0.517     7.515    addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I4_O)        0.043     7.558 r  addf1/operator/RightShifterComponent/level4_c1[8]_i_1__0/O
                         net (fo=1, routed)           0.000     7.558    addf1/operator/RightShifterComponent/level4_c0[8]
    SLICE_X30Y81         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.170     7.170 r  
                                                      0.000     7.170 r  clk (IN)
                         net (fo=1883, unset)         0.483     7.653    addf1/operator/RightShifterComponent/clk
    SLICE_X30Y81         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[8]/C
                         clock pessimism              0.000     7.653    
                         clock uncertainty           -0.035     7.617    
    SLICE_X30Y81         FDRE (Setup_fdre_C_D)        0.031     7.648    addf1/operator/RightShifterComponent/level4_c1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.090    




