1742075269 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/fullchip_tb.v
1737007846 /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
1741586429 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/ofifo.v
1741586429 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/fifo_depth16.v
1742074456 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/core.pnr.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/sram_128b_w16.v
1742087360 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/fullchip_tb.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/mac_col.v
1742096669 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/mac_16in.v
1741586429 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/fifo_mux_16_1.v
1742232873 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/mac_array.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/fifo_mux_16_1.v
1742241218 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v
1742077580 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/sram_w16.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/fifo_mux_8_1.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/mac_16in.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/ofifo.v
1742091660 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/core.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/fifo_mux_2_1.v
1741586429 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/fifo_mux_8_1.v
1742242938 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/mac_col.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/fifo_depth16.v
1742077580 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/sram_160b_w16.v
1742077579 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/mac_array.v
1742091886 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/netlist/verilog/fullchip.v
1741586429 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/fifo_mux_2_1.v
1742093764 /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/synthesis/verilog/fullchip_tb.v
