#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 28 13:49:48 2023
# Process ID: 11736
# Current directory: C:/Users/ap576391/Documents/Hermann/ESP32_com
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9956 C:\Users\ap576391\Documents\Hermann\ESP32_com\ESP32_com.xpr
# Log file: C:/Users/ap576391/Documents/Hermann/ESP32_com/vivado.log
# Journal file: C:/Users/ap576391/Documents/Hermann/ESP32_com\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/ap576391/Documents/Hermann/ESP32_com/Pmods/PmodESP32_v1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ap576391/Documents/Hermann/ESP32_com/Pmods/PmodESP32_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'systeme.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
systeme_PmodESP32_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 759.230 ; gain = 83.125
open_bd_design {C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/systeme.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- digilentinc.com:user:PmodESP32:1.0 - PmodESP32_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
Successfully read diagram <systeme> from BD file <C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/systeme.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 882.074 ; gain = 95.219
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells PmodESP32_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/ap576391/Documents/Hermann/ESP32_com/vivado-library-master [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/ap576391/Documents/Hermann/ESP32_com/vivado-library-master/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/Hermann/ESP32_com/vivado-library-master'.
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:user:PmodESP32:1.0 PmodESP32_0
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins PmodESP32_0/AXI_LITE_UART]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins PmodESP32_0/AXI_LITE_GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PmodESP32_0/s_axi_aclk]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PmodESP32_0/Pmod_out]
endgroup
set_property name jc [get_bd_intf_ports Pmod_out_0]
add_files -fileset constrs_1 -norecurse C:/Users/ap576391/Documents/Hermann/ESP32_com/zedboard_master_fixed.xdc
import_files -fileset constrs_1 C:/Users/ap576391/Documents/Hermann/ESP32_com/zedboard_master_fixed.xdc
startgroup
delete_bd_objs [get_bd_intf_nets PmodESP32_0_Pmod_out] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_nets M01_ARESETN_1] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_cells PmodESP32_0] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_intf_ports jc]
delete_bd_objs [get_bd_cells axi_interconnect_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/UART1_TX] [get_bd_pins processing_system7_0/UART1_RX]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/UART1_TX is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/UART1_RX is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
endgroup
set_property name ESP_RX [get_bd_ports UART1_RX_0]
set_property name ESP_TX [get_bd_ports UART1_TX_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
validate_bd_design
make_wrapper -files [get_files C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/systeme.bd] -top
INFO: [BD 41-1662] The design 'systeme.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\ap576391\Documents\Hermann\ESP32_com\ESP32_com.srcs\sources_1\bd\systeme\systeme.bd> 
Wrote  : <C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/ui/bd_f6e61896.ui> 
VHDL Output written to : C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/synth/systeme.vhd
VHDL Output written to : C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/sim/systeme.vhd
VHDL Output written to : C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/hdl/systeme_wrapper.vhd
add_files -norecurse C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/hdl/systeme_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'systeme.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\ap576391\Documents\Hermann\ESP32_com\ESP32_com.srcs\sources_1\bd\systeme\systeme.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/synth/systeme.vhd
VHDL Output written to : C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/sim/systeme.vhd
VHDL Output written to : C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/hdl/systeme_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'systeme_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'systeme_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'systeme_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/hw_handoff/systeme.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/hw_handoff/systeme_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.srcs/sources_1/bd/systeme/synth/systeme.hwdef
[Tue Nov 28 14:09:22 2023] Launched systeme_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
systeme_processing_system7_0_0_synth_1: C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.runs/systeme_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.runs/synth_1/runme.log
[Tue Nov 28 14:09:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1202.551 ; gain = 48.328
set_property location {308 358} [get_bd_ports ESP_TX]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 28 14:13:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.runs/synth_1/runme.log
[Tue Nov 28 14:13:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/Hermann/ESP32_com/ESP32_com.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_msg_config -suppress -id {IP_Flow 19-1977} 
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/Hermann/ESP32_com/systeme_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ap576391/Documents/Hermann/ESP32_com/systeme_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ap576391/Documents/Hermann/ESP32_com/systeme_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1332.281 ; gain = 14.488
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 14:58:08 2023...
