<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element soc_design_inst
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element soc_design_inst_clk_bfm
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element soc_design_inst_hps_0_f2h_axi_slave_bfm
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element soc_design_inst_hps_io_bfm
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element soc_design_inst_memory_bfm
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA4U23C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="fb_top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="soc_design" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="true" />
 <instanceScript></instanceScript>
 <module name="soc_design_inst" kind="soc_design" version="1.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA4U23C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="soc_design" />
 </module>
 <module
   name="soc_design_inst_clk_bfm"
   kind="altera_avalon_clock_source"
   version="18.0"
   enabled="1">
  <parameter name="CLOCK_RATE" value="50000000" />
  <parameter name="CLOCK_UNIT" value="1" />
 </module>
 <module
   name="soc_design_inst_hps_0_f2h_axi_slave_bfm"
   kind="mgc_axi_master"
   version="10.4.3.0"
   enabled="1">
  <parameter name="AXI_ADDRESS_WIDTH" value="32" />
  <parameter name="AXI_ID_WIDTH" value="8" />
  <parameter name="AXI_RDATA_WIDTH" value="32" />
  <parameter name="AXI_WDATA_WIDTH" value="32" />
  <parameter name="COMBINED_ISSUING_CAPABILITY" value="16" />
  <parameter name="READ_ISSUING_CAPABILITY" value="16" />
  <parameter name="WRITE_ISSUING_CAPABILITY" value="16" />
  <parameter name="index" value="0" />
 </module>
 <module
   name="soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm"
   kind="altera_avalon_reset_source"
   version="18.0"
   enabled="1">
  <parameter name="ASSERT_HIGH_RESET" value="0" />
  <parameter name="INITIAL_RESET_CYCLES" value="50" />
 </module>
 <module
   name="soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm"
   kind="altera_avalon_clock_source"
   version="18.0"
   enabled="1">
  <parameter name="CLOCK_RATE" value="50000000" />
  <parameter name="CLOCK_UNIT" value="1" />
 </module>
 <module
   name="soc_design_inst_hps_io_bfm"
   kind="altera_conduit_bfm"
   version="18.0"
   enabled="1">
  <parameter name="CLOCKED_SIGNAL" value="false" />
  <parameter name="ENABLE_RESET" value="false" />
  <parameter name="SIGNAL_DIRECTIONS" value="bidir" />
  <parameter name="SIGNAL_ROLES">hps_io_gpio_inst_GPIO53</parameter>
  <parameter name="SIGNAL_WIDTHS" value="1" />
 </module>
 <module
   name="soc_design_inst_memory_bfm"
   kind="altera_conduit_bfm"
   version="18.0"
   enabled="1">
  <parameter name="CLOCKED_SIGNAL" value="false" />
  <parameter name="ENABLE_RESET" value="false" />
  <parameter name="SIGNAL_DIRECTIONS">input,input,input,input,input,input,input,input,bidir,bidir,bidir,input,input,input,input,output</parameter>
  <parameter name="SIGNAL_ROLES">mem_a,mem_ba,mem_cas_n,mem_ck,mem_ck_n,mem_cke,mem_cs_n,mem_dm,mem_dq,mem_dqs,mem_dqs_n,mem_odt,mem_ras_n,mem_reset_n,mem_we_n,oct_rzqin</parameter>
  <parameter name="SIGNAL_WIDTHS">15,3,1,1,1,1,1,4,32,4,4,1,1,1,1,1</parameter>
 </module>
 <connection
   kind="avalon"
   version="18.0"
   start="soc_design_inst_hps_0_f2h_axi_slave_bfm.altera_axi_master"
   end="soc_design_inst.hps_0_f2h_axi_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="18.0"
   start="soc_design_inst_clk_bfm.clk"
   end="soc_design_inst.clk" />
 <connection
   kind="clock"
   version="18.0"
   start="soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm.clk"
   end="soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm.clk" />
 <connection
   kind="clock"
   version="18.0"
   start="soc_design_inst_clk_bfm.clk"
   end="soc_design_inst_hps_0_f2h_axi_slave_bfm.clock_sink" />
 <connection
   kind="conduit"
   version="18.0"
   start="soc_design_inst_hps_io_bfm.conduit"
   end="soc_design_inst.hps_io">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="18.0"
   start="soc_design_inst_memory_bfm.conduit"
   end="soc_design_inst.memory">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="18.0"
   start="soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm.reset"
   end="soc_design_inst_hps_0_f2h_axi_slave_bfm.reset_sink" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
