<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › mcheck › mce_intel.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mce_intel.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel specific MCE features.</span>
<span class="cm"> * Copyright 2004 Zwane Mwaikambo &lt;zwane@linuxpower.ca&gt;</span>
<span class="cm"> * Copyright (C) 2008, 2009 Intel Corporation</span>
<span class="cm"> * Author: Andi Kleen</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/gfp.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/percpu.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;asm/apic.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/msr.h&gt;</span>
<span class="cp">#include &lt;asm/mce.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Support for Intel Correct Machine Check Interrupts. This allows</span>
<span class="cm"> * the CPU to raise an interrupt when a corrected machine check happened.</span>
<span class="cm"> * Normally we pick those up using a regular polling timer.</span>
<span class="cm"> * Also supports reliable discovery of shared banks.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="n">mce_banks_t</span><span class="p">,</span> <span class="n">mce_banks_owned</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * cmci_discover_lock protects against parallel discovery attempts</span>
<span class="cm"> * which could race against each other.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">cmci_discover_lock</span><span class="p">);</span>

<span class="cp">#define CMCI_THRESHOLD 1</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cmci_supported</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">banks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">cap</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mce_cmci_disabled</span> <span class="o">||</span> <span class="n">mce_ignore_ce</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Vendor check is not strictly needed, but the initial</span>
<span class="cm">	 * initialization is vendor keyed and this</span>
<span class="cm">	 * makes sure none of the backdoors are entered otherwise.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span> <span class="o">!=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_apic</span> <span class="o">||</span> <span class="n">lapic_get_maxlvt</span><span class="p">()</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCG_CAP</span><span class="p">,</span> <span class="n">cap</span><span class="p">);</span>
	<span class="o">*</span><span class="n">banks</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">unsigned</span><span class="p">,</span> <span class="n">MAX_NR_BANKS</span><span class="p">,</span> <span class="n">cap</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">MCG_CMCI_P</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The interrupt handler. This is called on every event.</span>
<span class="cm"> * Just call the poller directly to log any events.</span>
<span class="cm"> * This could in theory increase the threshold under high load,</span>
<span class="cm"> * but doesn&#39;t for now.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_threshold_interrupt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">machine_check_poll</span><span class="p">(</span><span class="n">MCP_TIMESTAMP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">));</span>
	<span class="n">mce_notify_irq</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">print_update</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">type</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">hdr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">hdr</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;CPU %d MCA banks&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">());</span>
	<span class="o">*</span><span class="n">hdr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot; %s:%d&quot;</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">num</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable CMCI (Corrected Machine Check Interrupt) for available MCE banks</span>
<span class="cm"> * on this CPU. Use the algorithm recommended in the SDM to discover shared</span>
<span class="cm"> * banks.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmci_discover</span><span class="p">(</span><span class="kt">int</span> <span class="n">banks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">boot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">owned</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hdr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">banks</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">owned</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* Already owned by someone else? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MCI_CTL2_CMCI_EN</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">owned</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">boot</span><span class="p">)</span>
				<span class="n">print_update</span><span class="p">(</span><span class="s">&quot;SHD&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hdr</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_poll_banks</span><span class="p">));</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MCI_CTL2_CMCI_THRESHOLD_MASK</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">MCI_CTL2_CMCI_EN</span> <span class="o">|</span> <span class="n">CMCI_THRESHOLD</span><span class="p">;</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* Did the enable bit stick? -- the bank supports CMCI */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MCI_CTL2_CMCI_EN</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">owned</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">boot</span><span class="p">)</span>
				<span class="n">print_update</span><span class="p">(</span><span class="s">&quot;CMCI&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hdr</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_poll_banks</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_poll_banks</span><span class="p">)));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hdr</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Just in case we missed an event during initialization check</span>
<span class="cm"> * all the CMCI owned banks.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cmci_recheck</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mce_available</span><span class="p">(</span><span class="n">__this_cpu_ptr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_info</span><span class="p">))</span> <span class="o">||</span> <span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">machine_check_poll</span><span class="p">(</span><span class="n">MCP_TIMESTAMP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">));</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable CMCI on this CPU for all banks it owns when it goes down.</span>
<span class="cm"> * This allows other CPUs to claim the banks on rediscovery.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cmci_clear</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">banks</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="cm">/* Disable CMCI */</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MCI_CTL2_CMCI_EN</span><span class="o">|</span><span class="n">MCI_CTL2_CMCI_THRESHOLD_MASK</span><span class="p">);</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MCx_CTL2</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">mce_banks_owned</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmci_discover_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * After a CPU went down cycle through all the others and rediscover</span>
<span class="cm"> * Must run in process context.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cmci_rediscover</span><span class="p">(</span><span class="kt">int</span> <span class="n">dying</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="n">cpumask_var_t</span> <span class="n">old</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">alloc_cpumask_var</span><span class="p">(</span><span class="o">&amp;</span><span class="n">old</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">cpumask_copy</span><span class="p">(</span><span class="n">old</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">current</span><span class="o">-&gt;</span><span class="n">cpus_allowed</span><span class="p">);</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="n">dying</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">set_cpus_allowed_ptr</span><span class="p">(</span><span class="n">current</span><span class="p">,</span> <span class="n">cpumask_of</span><span class="p">(</span><span class="n">cpu</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="cm">/* Recheck banks in case CPUs don&#39;t all have the same */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
			<span class="n">cmci_discover</span><span class="p">(</span><span class="n">banks</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">set_cpus_allowed_ptr</span><span class="p">(</span><span class="n">current</span><span class="p">,</span> <span class="n">old</span><span class="p">);</span>
	<span class="n">free_cpumask_var</span><span class="p">(</span><span class="n">old</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Reenable CMCI on this CPU in case a CPU down failed.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cmci_reenable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="n">cmci_discover</span><span class="p">(</span><span class="n">banks</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_init_cmci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">banks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cmci_supported</span><span class="p">(</span><span class="o">&amp;</span><span class="n">banks</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mce_threshold_vector</span> <span class="o">=</span> <span class="n">intel_threshold_interrupt</span><span class="p">;</span>
	<span class="n">cmci_discover</span><span class="p">(</span><span class="n">banks</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * For CPU #0 this runs with still disabled APIC, but that&#39;s</span>
<span class="cm">	 * ok because only the vector is set up. We still do another</span>
<span class="cm">	 * check for the banks later for CPU #0 just to make sure</span>
<span class="cm">	 * to not miss any events.</span>
<span class="cm">	 */</span>
	<span class="n">apic_write</span><span class="p">(</span><span class="n">APIC_LVTCMCI</span><span class="p">,</span> <span class="n">THRESHOLD_APIC_VECTOR</span><span class="o">|</span><span class="n">APIC_DM_FIXED</span><span class="p">);</span>
	<span class="n">cmci_recheck</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mce_intel_feature_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">intel_init_thermal</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="n">intel_init_cmci</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
