(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param65 = (((((8'ha7) <= (8'ha5)) ^~ ((8'ha8) || (8'ha8))) ? (^(~^(8'h9f))) : (+(~^(8'ha9)))) ? (+((^~(8'ha9)) == ((8'h9d) ^ (8'ha3)))) : (8'ha2)))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h53):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire64;
  wire [(4'hb):(1'h0)] wire62;
  wire [(4'h8):(1'h0)] wire60;
  wire [(4'h9):(1'h0)] wire59;
  wire signed [(4'ha):(1'h0)] wire58;
  wire signed [(2'h2):(1'h0)] wire57;
  wire signed [(4'h9):(1'h0)] wire56;
  wire signed [(4'h9):(1'h0)] wire55;
  wire signed [(4'h8):(1'h0)] wire54;
  wire signed [(3'h5):(1'h0)] wire53;
  wire [(3'h5):(1'h0)] wire51;
  assign y = {wire64,
                 wire62,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire51,
                 (1'h0)};
  module4 #() modinst52 (.wire5(wire0), .wire8(wire2), .wire6(wire3), .clk(clk), .y(wire51), .wire7(wire1));
  assign wire53 = wire3;
  assign wire54 = wire2[(1'h1):(1'h1)];
  assign wire55 = $unsigned($unsigned((^$unsigned(wire54))));
  assign wire56 = {wire53[(3'h5):(3'h4)]};
  assign wire57 = wire51[(2'h2):(1'h0)];
  assign wire58 = (~^wire55);
  assign wire59 = (~|(wire1[(2'h2):(1'h0)] >>> $signed({wire2})));
  module11 #() modinst61 (.clk(clk), .wire12(wire55), .wire14(wire2), .wire13(wire59), .y(wire60), .wire15(wire58));
  module11 #() modinst63 (wire62, clk, wire1, wire2, wire56, wire58);
  assign wire64 = {wire3};
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module4  (y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h5f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire8;
  input wire signed [(4'h8):(1'h0)] wire7;
  input wire signed [(4'hb):(1'h0)] wire6;
  input wire [(4'hb):(1'h0)] wire5;
  wire [(3'h5):(1'h0)] wire49;
  wire [(4'ha):(1'h0)] wire30;
  wire [(4'h9):(1'h0)] wire23;
  wire [(2'h3):(1'h0)] wire22;
  wire signed [(3'h7):(1'h0)] wire20;
  wire signed [(4'hb):(1'h0)] wire10;
  wire signed [(4'ha):(1'h0)] wire9;
  reg signed [(3'h7):(1'h0)] reg29 = (1'h0);
  reg [(4'ha):(1'h0)] reg28 = (1'h0);
  reg [(2'h3):(1'h0)] reg27 = (1'h0);
  reg [(3'h7):(1'h0)] reg26 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg24 = (1'h0);
  assign y = {wire49,
                 wire30,
                 wire23,
                 wire22,
                 wire20,
                 wire10,
                 wire9,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 (1'h0)};
  assign wire9 = wire6;
  assign wire10 = (~{$unsigned(wire7)});
  module11 #() modinst21 (.wire12(wire5), .clk(clk), .y(wire20), .wire15(wire10), .wire13(wire7), .wire14(wire8));
  assign wire22 = $signed({($signed(wire7) | (wire5 & wire20))});
  assign wire23 = $unsigned($signed(((^wire6) <<< $signed((8'ha6)))));
  always
    @(posedge clk) begin
      reg24 <= wire22[(2'h3):(2'h3)];
      reg25 <= (^~wire7);
    end
  always
    @(posedge clk) begin
      reg26 <= wire22[(1'h1):(1'h0)];
      if ($unsigned(wire8[(2'h3):(1'h1)]))
        begin
          reg27 <= $unsigned($signed($signed($signed(wire10))));
          reg28 <= wire22[(2'h2):(2'h2)];
          reg29 <= wire22;
        end
      else
        begin
          reg27 <= wire7[(3'h4):(1'h0)];
        end
    end
  assign wire30 = ($unsigned(((-reg26) ? wire9 : (!reg28))) ?
                      (reg26[(1'h1):(1'h0)] || reg27) : (+(|(wire22 ?
                          (8'had) : reg27))));
  module31 #() modinst50 (.clk(clk), .wire32(reg26), .wire34(wire7), .y(wire49), .wire33(wire23), .wire35(reg29));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module31
#(parameter param48 = ((^~{((8'ha4) ^ (8'ha9))}) ? (^({(8'ha3)} ? ((8'hb0) ? (8'ha3) : (8'hac)) : ((8'ha6) ^~ (8'hb0)))) : ({(|(8'h9f))} ? (~^{(8'hac)}) : (((8'ha7) + (8'ha6)) ? ((8'h9e) ? (8'h9c) : (8'ha7)) : {(8'ha0)}))))
(y, clk, wire35, wire34, wire33, wire32);
  output wire [(32'h5a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire35;
  input wire signed [(3'h7):(1'h0)] wire34;
  input wire [(4'h9):(1'h0)] wire33;
  input wire [(3'h7):(1'h0)] wire32;
  wire [(4'h9):(1'h0)] wire47;
  wire signed [(4'ha):(1'h0)] wire46;
  wire [(3'h4):(1'h0)] wire45;
  wire [(3'h6):(1'h0)] wire44;
  wire [(3'h7):(1'h0)] wire43;
  wire [(4'ha):(1'h0)] wire42;
  wire signed [(2'h3):(1'h0)] wire41;
  wire [(4'ha):(1'h0)] wire40;
  wire [(4'h8):(1'h0)] wire39;
  wire signed [(4'hb):(1'h0)] wire38;
  wire signed [(3'h6):(1'h0)] wire37;
  wire signed [(3'h5):(1'h0)] wire36;
  assign y = {wire47,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 (1'h0)};
  assign wire36 = wire33[(2'h3):(1'h1)];
  assign wire37 = wire35[(2'h2):(1'h1)];
  assign wire38 = $unsigned(((8'had) ^~ ((wire34 & (8'ha4)) ?
                      wire34 : (wire36 * wire32))));
  assign wire39 = (($unsigned($signed(wire38)) >> (8'h9d)) ~^ wire32);
  assign wire40 = ((8'ha3) >>> $signed({$signed(wire34)}));
  assign wire41 = (8'ha8);
  assign wire42 = (&$signed(wire41));
  assign wire43 = $unsigned(({(~wire39)} ?
                      wire32[(1'h1):(1'h0)] : (+{wire42})));
  assign wire44 = (($signed(wire37) ? wire36 : wire37) ^ {(8'ha2)});
  assign wire45 = ((~&wire38) ?
                      (wire32[(2'h2):(2'h2)] ?
                          (wire40 ?
                              (~&wire33) : (8'hb0)) : wire32) : $unsigned((~wire43[(1'h0):(1'h0)])));
  assign wire46 = $unsigned(wire42[(4'h8):(2'h2)]);
  assign wire47 = wire34;
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module11  (y, clk, wire15, wire14, wire13, wire12);
  output wire [(32'h1e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire15;
  input wire signed [(2'h2):(1'h0)] wire14;
  input wire [(2'h3):(1'h0)] wire13;
  input wire signed [(3'h6):(1'h0)] wire12;
  wire [(3'h7):(1'h0)] wire19;
  wire [(4'ha):(1'h0)] wire18;
  wire signed [(4'ha):(1'h0)] wire17;
  wire [(2'h2):(1'h0)] wire16;
  assign y = {wire19, wire18, wire17, wire16, (1'h0)};
  assign wire16 = (wire14[(1'h1):(1'h1)] << wire14);
  assign wire17 = (8'ha0);
  assign wire18 = wire15;
  assign wire19 = (~$unsigned((~$unsigned((8'hac)))));
endmodule