

================================================================
== Vivado HLS Report for 'demodulationFM'
================================================================
* Date:           Tue Apr 28 18:38:14 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.566 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  21306587|  21306587| 0.213 sec | 0.213 sec |  21306587|  21306587|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_shift_fu_174        |shift        |   600001|   600001|  6.000 ms |  6.000 ms |   600001|   600001|   none  |
        |grp_fir_fu_190          |fir          |  9597088|  9597088| 95.971 ms | 95.971 ms |  9597088|  9597088|   none  |
        |grp_decimation2_fu_198  |decimation2  |    25001|    25001|  0.250 ms |  0.250 ms |    25001|    25001|   none  |
        |grp_decimation1_fu_205  |decimation1  |   200001|   200001|  2.000 ms |  2.000 ms |   200001|   200001|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  1287397|  1287397|       103|          -|          -|  12499|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|     16|      0|    345|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|     10|   1503|   2195|    0|
|Memory           |     1120|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    887|    -|
|Register         |        -|      -|    481|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |     1120|     26|   1984|   3427|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |      414|     10|      2|      8|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_decimation1_fu_205    |decimation1           |        0|      0|   38|    81|    0|
    |grp_decimation2_fu_198    |decimation2           |        0|      0|   45|   145|    0|
    |demodulationFM_sdibs_U15  |demodulationFM_sdibs  |        0|      0|  779|   469|    0|
    |grp_fir_fu_190            |fir                   |        0|      2|  257|   396|    0|
    |grp_shift_fu_174          |shift                 |        0|      8|  384|  1104|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        0|     10| 1503|  2195|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |y_I_s_V_U       |demodulationFM_y_bkb  |      256|  0|   0|    0|  100000|   32|     1|      3200000|
    |y_Q_s_V_U       |demodulationFM_y_bkb  |      256|  0|   0|    0|  100000|   32|     1|      3200000|
    |y_I_fpb_V_U     |demodulationFM_y_bkb  |      256|  0|   0|    0|  100000|   32|     1|      3200000|
    |y_Q_fpb_V_U     |demodulationFM_y_bkb  |      256|  0|   0|    0|  100000|   32|     1|      3200000|
    |y_I_d_V_U       |demodulationFM_y_fYi  |       32|  0|   0|    0|   12500|   32|     1|       400000|
    |y_Q_d_V_U       |demodulationFM_y_fYi  |       32|  0|   0|    0|   12500|   32|     1|       400000|
    |y_demod_nd_V_U  |demodulationFM_y_fYi  |       32|  0|   0|    0|   12500|   32|     1|       400000|
    +----------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total           |                      |     1120|  0|   0|    0|  437500|  224|     7|     14000000|
    +----------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_6_fu_247_p2                  |     *    |      4|  0|  21|          32|          32|
    |r_V_7_fu_259_p2                  |     *    |      4|  0|  21|          32|          32|
    |r_V_8_fu_271_p2                  |     *    |      4|  0|  21|          32|          32|
    |r_V_9_fu_277_p2                  |     *    |      4|  0|  21|          32|          32|
    |q_fu_223_p2                      |     +    |      0|  0|  21|          14|           1|
    |ret_V_6_fu_291_p2                |     +    |      0|  0|  72|          65|          65|
    |dii_V_fu_229_p2                  |     -    |      0|  0|  39|          32|          32|
    |dqq_V_fu_235_p2                  |     -    |      0|  0|  39|          32|          32|
    |ret_V_fu_265_p2                  |     -    |      0|  0|  71|          64|          64|
    |icmp_ln252_fu_211_p2             |   icmp   |      0|  0|  13|          14|          13|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   6|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     16|  0| 345|         350|         336|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  506|        115|    1|        115|
    |grp_decimation1_fu_205_ary_V_q0  |   15|          3|   32|         96|
    |grp_fir_fu_190_x_V_q0            |   15|          3|   32|         96|
    |p_Val2_13_reg_143                |    9|          2|   32|         64|
    |p_Val2_15_reg_153                |    9|          2|   32|         64|
    |q_0_i_reg_163                    |    9|          2|   14|         28|
    |y_I_V_read                       |    9|          2|    1|          2|
    |y_I_d_V_address0                 |   21|          4|   14|         56|
    |y_I_d_V_ce0                      |   15|          3|    1|          3|
    |y_I_d_V_we0                      |    9|          2|    1|          2|
    |y_I_fpb_V_address0               |   15|          3|   17|         51|
    |y_I_fpb_V_ce0                    |   15|          3|    1|          3|
    |y_I_fpb_V_we0                    |    9|          2|    1|          2|
    |y_I_s_V_address0                 |   15|          3|   17|         51|
    |y_I_s_V_ce0                      |   15|          3|    1|          3|
    |y_I_s_V_we0                      |    9|          2|    1|          2|
    |y_Q_V_read                       |    9|          2|    1|          2|
    |y_Q_d_V_address0                 |   21|          4|   14|         56|
    |y_Q_d_V_ce0                      |   15|          3|    1|          3|
    |y_Q_d_V_we0                      |    9|          2|    1|          2|
    |y_Q_fpb_V_address0               |   15|          3|   17|         51|
    |y_Q_fpb_V_ce0                    |   15|          3|    1|          3|
    |y_Q_fpb_V_we0                    |    9|          2|    1|          2|
    |y_Q_s_V_address0                 |   15|          3|   17|         51|
    |y_Q_s_V_ce0                      |   15|          3|    1|          3|
    |y_Q_s_V_we0                      |    9|          2|    1|          2|
    |y_demod_d_V_write                |    9|          2|    1|          2|
    |y_demod_nd_V_address0            |   21|          4|   14|         56|
    |y_demod_nd_V_ce0                 |   15|          3|    1|          3|
    |y_demod_nd_V_d0                  |   15|          3|   32|         96|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  887|        193|  301|        970|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |  114|   0|  114|          0|
    |ary_i_value_1_V_reg_373              |   32|   0|   32|          0|
    |ary_r_value_1_V_reg_367              |   32|   0|   32|          0|
    |dii_V_reg_379                        |   32|   0|   32|          0|
    |dqq_V_reg_384                        |   32|   0|   32|          0|
    |grp_decimation1_fu_205_ap_start_reg  |    1|   0|    1|          0|
    |grp_decimation2_fu_198_ap_start_reg  |    1|   0|    1|          0|
    |grp_fir_fu_190_ap_start_reg          |    1|   0|    1|          0|
    |grp_shift_fu_174_ap_start_reg        |    1|   0|    1|          0|
    |p_Val2_13_reg_143                    |   32|   0|   32|          0|
    |p_Val2_15_reg_153                    |   32|   0|   32|          0|
    |q_0_i_reg_163                        |   14|   0|   14|          0|
    |q_reg_362                            |   14|   0|   14|          0|
    |ret_V_6_reg_394                      |   65|   0|   65|          0|
    |ret_V_reg_389                        |   64|   0|   64|          0|
    |zext_ln255_reg_347                   |   14|   0|   64|         50|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  481|   0|  531|         50|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | demodulationFM | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | demodulationFM | return value |
|ap_start            |  in |    1| ap_ctrl_hs | demodulationFM | return value |
|ap_done             | out |    1| ap_ctrl_hs | demodulationFM | return value |
|ap_idle             | out |    1| ap_ctrl_hs | demodulationFM | return value |
|ap_ready            | out |    1| ap_ctrl_hs | demodulationFM | return value |
|ap_return           | out |   32| ap_ctrl_hs | demodulationFM | return value |
|y_I_V_dout          |  in |   32|   ap_fifo  |      y_I_V     |    pointer   |
|y_I_V_empty_n       |  in |    1|   ap_fifo  |      y_I_V     |    pointer   |
|y_I_V_read          | out |    1|   ap_fifo  |      y_I_V     |    pointer   |
|y_Q_V_dout          |  in |   32|   ap_fifo  |      y_Q_V     |    pointer   |
|y_Q_V_empty_n       |  in |    1|   ap_fifo  |      y_Q_V     |    pointer   |
|y_Q_V_read          | out |    1|   ap_fifo  |      y_Q_V     |    pointer   |
|y_demod_d_V_din     | out |   32|   ap_fifo  |   y_demod_d_V  |    pointer   |
|y_demod_d_V_full_n  |  in |    1|   ap_fifo  |   y_demod_d_V  |    pointer   |
|y_demod_d_V_write   | out |    1|   ap_fifo  |   y_demod_d_V  |    pointer   |
+--------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 114
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 114 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 11 
114 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 115 [1/1] (2.66ns)   --->   "%y_I_s_V = alloca [100000 x i32], align 4" [demodulation_FM.cpp:316]   --->   Operation 115 'alloca' 'y_I_s_V' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 116 [1/1] (2.66ns)   --->   "%y_Q_s_V = alloca [100000 x i32], align 4" [demodulation_FM.cpp:317]   --->   Operation 116 'alloca' 'y_Q_s_V' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 117 [1/1] (2.66ns)   --->   "%y_I_fpb_V = alloca [100000 x i32], align 4" [demodulation_FM.cpp:354]   --->   Operation 117 'alloca' 'y_I_fpb_V' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 118 [1/1] (2.66ns)   --->   "%y_Q_fpb_V = alloca [100000 x i32], align 4" [demodulation_FM.cpp:355]   --->   Operation 118 'alloca' 'y_Q_fpb_V' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 119 [1/1] (2.66ns)   --->   "%y_I_d_V = alloca [12500 x i32], align 4"   --->   Operation 119 'alloca' 'y_I_d_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_1 : Operation 120 [1/1] (2.66ns)   --->   "%y_Q_d_V = alloca [12500 x i32], align 4"   --->   Operation 120 'alloca' 'y_Q_d_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_1 : Operation 121 [1/1] (2.66ns)   --->   "%y_demod_nd_V = alloca [12500 x i32], align 4" [demodulation_FM.cpp:428]   --->   Operation 121 'alloca' 'y_demod_nd_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_1 : Operation 122 [2/2] (0.00ns)   --->   "call fastcc void @shift(i32* %y_I_V, i32* %y_Q_V, [100000 x i32]* %y_I_s_V, [100000 x i32]* %y_Q_s_V)" [demodulation_FM.cpp:319]   --->   Operation 122 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 123 [1/2] (0.00ns)   --->   "call fastcc void @shift(i32* %y_I_V, i32* %y_Q_V, [100000 x i32]* %y_I_s_V, [100000 x i32]* %y_Q_s_V)" [demodulation_FM.cpp:319]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 124 [2/2] (1.06ns)   --->   "call fastcc void @fir([100000 x i32]* %y_I_s_V, [100000 x i32]* %y_I_fpb_V)" [demodulation_FM.cpp:357]   --->   Operation 124 'call' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 125 [1/2] (0.00ns)   --->   "call fastcc void @fir([100000 x i32]* %y_I_s_V, [100000 x i32]* %y_I_fpb_V)" [demodulation_FM.cpp:357]   --->   Operation 125 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 126 [2/2] (1.06ns)   --->   "call fastcc void @fir([100000 x i32]* %y_Q_s_V, [100000 x i32]* %y_Q_fpb_V)" [demodulation_FM.cpp:358]   --->   Operation 126 'call' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [2/2] (1.06ns)   --->   "call fastcc void @decimation1([100000 x i32]* %y_I_fpb_V, [12500 x i32]* %y_I_d_V)" [demodulation_FM.cpp:393]   --->   Operation 127 'call' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @fir([100000 x i32]* %y_Q_s_V, [100000 x i32]* %y_Q_fpb_V)" [demodulation_FM.cpp:358]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [1/2] (0.00ns)   --->   "call fastcc void @decimation1([100000 x i32]* %y_I_fpb_V, [12500 x i32]* %y_I_d_V)" [demodulation_FM.cpp:393]   --->   Operation 129 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 130 [2/2] (1.06ns)   --->   "call fastcc void @decimation1([100000 x i32]* %y_Q_fpb_V, [12500 x i32]* %y_Q_d_V)" [demodulation_FM.cpp:394]   --->   Operation 130 'call' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @decimation1([100000 x i32]* %y_Q_fpb_V, [12500 x i32]* %y_Q_d_V)" [demodulation_FM.cpp:394]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%y_Q_d_V_addr = getelementptr [12500 x i32]* %y_Q_d_V, i64 0, i64 0" [demodulation_FM.cpp:243->demodulation_FM.cpp:429]   --->   Operation 132 'getelementptr' 'y_Q_d_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%y_I_d_V_addr = getelementptr [12500 x i32]* %y_I_d_V, i64 0, i64 0" [demodulation_FM.cpp:243->demodulation_FM.cpp:429]   --->   Operation 133 'getelementptr' 'y_I_d_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (2.66ns)   --->   "%ary_r_value_0_V = load i32* %y_I_d_V_addr, align 4" [demodulation_FM.cpp:248->demodulation_FM.cpp:429]   --->   Operation 134 'load' 'ary_r_value_0_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_9 : Operation 135 [2/2] (2.66ns)   --->   "%ary_i_value_0_V = load i32* %y_Q_d_V_addr, align 4" [demodulation_FM.cpp:249->demodulation_FM.cpp:429]   --->   Operation 135 'load' 'ary_i_value_0_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_I_V), !map !114"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_Q_V), !map !120"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_demod_d_V), !map !124"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !130"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @demodulationFM_str) nounwind"   --->   Operation 140 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_I_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [demodulation_FM.cpp:288]   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_Q_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [demodulation_FM.cpp:288]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_demod_d_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [demodulation_FM.cpp:288]   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%y_demod_nd_V_addr = getelementptr [12500 x i32]* %y_demod_nd_V, i64 0, i64 0" [demodulation_FM.cpp:243->demodulation_FM.cpp:429]   --->   Operation 144 'getelementptr' 'y_demod_nd_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (2.66ns)   --->   "store i32 0, i32* %y_demod_nd_V_addr, align 4" [demodulation_FM.cpp:247->demodulation_FM.cpp:429]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_10 : Operation 146 [1/2] (2.66ns)   --->   "%ary_r_value_0_V = load i32* %y_I_d_V_addr, align 4" [demodulation_FM.cpp:248->demodulation_FM.cpp:429]   --->   Operation 146 'load' 'ary_r_value_0_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_10 : Operation 147 [1/2] (2.66ns)   --->   "%ary_i_value_0_V = load i32* %y_Q_d_V_addr, align 4" [demodulation_FM.cpp:249->demodulation_FM.cpp:429]   --->   Operation 147 'load' 'ary_i_value_0_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_10 : Operation 148 [1/1] (1.06ns)   --->   "br label %0" [demodulation_FM.cpp:252->demodulation_FM.cpp:429]   --->   Operation 148 'br' <Predicate = true> <Delay = 1.06>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%p_Val2_13 = phi i32 [ %ary_r_value_0_V, %arrayctor.loop1.preheader ], [ %ary_r_value_1_V, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101.i ]"   --->   Operation 149 'phi' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%p_Val2_15 = phi i32 [ %ary_i_value_0_V, %arrayctor.loop1.preheader ], [ %ary_i_value_1_V, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101.i ]"   --->   Operation 150 'phi' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%q_0_i = phi i14 [ 1, %arrayctor.loop1.preheader ], [ %q, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101.i ]"   --->   Operation 151 'phi' 'q_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.42ns)   --->   "%icmp_ln252 = icmp eq i14 %q_0_i, -3884" [demodulation_FM.cpp:252->demodulation_FM.cpp:429]   --->   Operation 152 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12499, i64 12499, i64 12499)"   --->   Operation 153 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %demodulation.exit, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101.i" [demodulation_FM.cpp:252->demodulation_FM.cpp:429]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i14 %q_0_i to i64" [demodulation_FM.cpp:255->demodulation_FM.cpp:429]   --->   Operation 155 'zext' 'zext_ln255' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%y_I_d_V_addr_1 = getelementptr [12500 x i32]* %y_I_d_V, i64 0, i64 %zext_ln255" [demodulation_FM.cpp:255->demodulation_FM.cpp:429]   --->   Operation 156 'getelementptr' 'y_I_d_V_addr_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_11 : Operation 157 [2/2] (2.66ns)   --->   "%ary_r_value_1_V = load i32* %y_I_d_V_addr_1, align 4" [demodulation_FM.cpp:255->demodulation_FM.cpp:429]   --->   Operation 157 'load' 'ary_r_value_1_V' <Predicate = (!icmp_ln252)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%y_Q_d_V_addr_1 = getelementptr [12500 x i32]* %y_Q_d_V, i64 0, i64 %zext_ln255" [demodulation_FM.cpp:256->demodulation_FM.cpp:429]   --->   Operation 158 'getelementptr' 'y_Q_d_V_addr_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (2.66ns)   --->   "%ary_i_value_1_V = load i32* %y_Q_d_V_addr_1, align 4" [demodulation_FM.cpp:256->demodulation_FM.cpp:429]   --->   Operation 159 'load' 'ary_i_value_1_V' <Predicate = (!icmp_ln252)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_11 : Operation 160 [1/1] (1.46ns)   --->   "%q = add i14 %q_0_i, 1" [demodulation_FM.cpp:252->demodulation_FM.cpp:429]   --->   Operation 160 'add' 'q' <Predicate = (!icmp_ln252)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [2/2] (0.00ns)   --->   "call fastcc void @decimation2([12500 x i32]* %y_demod_nd_V, i32* %y_demod_d_V)" [demodulation_FM.cpp:460]   --->   Operation 161 'call' <Predicate = (icmp_ln252)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.44>
ST_12 : Operation 162 [1/2] (2.66ns)   --->   "%ary_r_value_1_V = load i32* %y_I_d_V_addr_1, align 4" [demodulation_FM.cpp:255->demodulation_FM.cpp:429]   --->   Operation 162 'load' 'ary_r_value_1_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_12 : Operation 163 [1/2] (2.66ns)   --->   "%ary_i_value_1_V = load i32* %y_Q_d_V_addr_1, align 4" [demodulation_FM.cpp:256->demodulation_FM.cpp:429]   --->   Operation 163 'load' 'ary_i_value_1_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_12 : Operation 164 [1/1] (1.78ns)   --->   "%dii_V = sub i32 %ary_r_value_1_V, %p_Val2_13" [demodulation_FM.cpp:257->demodulation_FM.cpp:429]   --->   Operation 164 'sub' 'dii_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.78ns)   --->   "%dqq_V = sub i32 %ary_i_value_1_V, %p_Val2_15" [demodulation_FM.cpp:258->demodulation_FM.cpp:429]   --->   Operation 165 'sub' 'dqq_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.56>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%r_V = sext i32 %ary_r_value_1_V to i64" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 166 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %dqq_V to i64" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 167 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (6.58ns)   --->   "%r_V_6 = mul nsw i64 %sext_ln1118, %r_V" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 168 'mul' 'r_V_6' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%r_V_2 = sext i32 %ary_i_value_1_V to i64" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 169 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %dii_V to i64" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 170 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (6.58ns)   --->   "%r_V_7 = mul nsw i64 %r_V_2, %sext_ln1118_2" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 171 'mul' 'r_V_7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (1.98ns)   --->   "%ret_V = sub i64 %r_V_6, %r_V_7" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 172 'sub' 'ret_V' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (6.58ns)   --->   "%r_V_8 = mul nsw i64 %r_V, %r_V" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 173 'mul' 'r_V_8' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (6.58ns)   --->   "%r_V_9 = mul nsw i64 %r_V_2, %r_V_2" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 174 'mul' 'r_V_9' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_V = sext i64 %r_V_8 to i65" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 175 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%rhs_V = sext i64 %r_V_9 to i65" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 176 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.98ns)   --->   "%ret_V_6 = add nsw i65 %rhs_V, %lhs_V" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 177 'add' 'ret_V_6' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.04>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = call i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64 %ret_V, i32 0)" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 178 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i65 %ret_V_6 to i96" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 179 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [100/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.04>
ST_15 : Operation 181 [99/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.04>
ST_16 : Operation 182 [98/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.04>
ST_17 : Operation 183 [97/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.04>
ST_18 : Operation 184 [96/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.04>
ST_19 : Operation 185 [95/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.04>
ST_20 : Operation 186 [94/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.04>
ST_21 : Operation 187 [93/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.04>
ST_22 : Operation 188 [92/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.04>
ST_23 : Operation 189 [91/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.04>
ST_24 : Operation 190 [90/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.04>
ST_25 : Operation 191 [89/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.04>
ST_26 : Operation 192 [88/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.04>
ST_27 : Operation 193 [87/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.04>
ST_28 : Operation 194 [86/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.04>
ST_29 : Operation 195 [85/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.04>
ST_30 : Operation 196 [84/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.04>
ST_31 : Operation 197 [83/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.04>
ST_32 : Operation 198 [82/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.04>
ST_33 : Operation 199 [81/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.04>
ST_34 : Operation 200 [80/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.04>
ST_35 : Operation 201 [79/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.04>
ST_36 : Operation 202 [78/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.04>
ST_37 : Operation 203 [77/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.04>
ST_38 : Operation 204 [76/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.04>
ST_39 : Operation 205 [75/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.04>
ST_40 : Operation 206 [74/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.04>
ST_41 : Operation 207 [73/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.04>
ST_42 : Operation 208 [72/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.04>
ST_43 : Operation 209 [71/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.04>
ST_44 : Operation 210 [70/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.04>
ST_45 : Operation 211 [69/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.04>
ST_46 : Operation 212 [68/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.04>
ST_47 : Operation 213 [67/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.04>
ST_48 : Operation 214 [66/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.04>
ST_49 : Operation 215 [65/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.04>
ST_50 : Operation 216 [64/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.04>
ST_51 : Operation 217 [63/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.04>
ST_52 : Operation 218 [62/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.04>
ST_53 : Operation 219 [61/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.04>
ST_54 : Operation 220 [60/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.04>
ST_55 : Operation 221 [59/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.04>
ST_56 : Operation 222 [58/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.04>
ST_57 : Operation 223 [57/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.04>
ST_58 : Operation 224 [56/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.04>
ST_59 : Operation 225 [55/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.04>
ST_60 : Operation 226 [54/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.04>
ST_61 : Operation 227 [53/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.04>
ST_62 : Operation 228 [52/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.04>
ST_63 : Operation 229 [51/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.04>
ST_64 : Operation 230 [50/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 230 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.04>
ST_65 : Operation 231 [49/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 231 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.04>
ST_66 : Operation 232 [48/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.04>
ST_67 : Operation 233 [47/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 233 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.04>
ST_68 : Operation 234 [46/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 234 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.04>
ST_69 : Operation 235 [45/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.04>
ST_70 : Operation 236 [44/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 236 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.04>
ST_71 : Operation 237 [43/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 237 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.04>
ST_72 : Operation 238 [42/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.04>
ST_73 : Operation 239 [41/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 239 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.04>
ST_74 : Operation 240 [40/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 240 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.04>
ST_75 : Operation 241 [39/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.04>
ST_76 : Operation 242 [38/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 242 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.04>
ST_77 : Operation 243 [37/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 243 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.04>
ST_78 : Operation 244 [36/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.04>
ST_79 : Operation 245 [35/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 245 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.04>
ST_80 : Operation 246 [34/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 246 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.04>
ST_81 : Operation 247 [33/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.04>
ST_82 : Operation 248 [32/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 248 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.04>
ST_83 : Operation 249 [31/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 249 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.04>
ST_84 : Operation 250 [30/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.04>
ST_85 : Operation 251 [29/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 251 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.04>
ST_86 : Operation 252 [28/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 252 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.04>
ST_87 : Operation 253 [27/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 253 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.04>
ST_88 : Operation 254 [26/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 254 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.04>
ST_89 : Operation 255 [25/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 255 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.04>
ST_90 : Operation 256 [24/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 256 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.04>
ST_91 : Operation 257 [23/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 257 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.04>
ST_92 : Operation 258 [22/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 258 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.04>
ST_93 : Operation 259 [21/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 259 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.04>
ST_94 : Operation 260 [20/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 260 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.04>
ST_95 : Operation 261 [19/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 261 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.04>
ST_96 : Operation 262 [18/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 262 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.04>
ST_97 : Operation 263 [17/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 263 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.04>
ST_98 : Operation 264 [16/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 264 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.04>
ST_99 : Operation 265 [15/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 265 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.04>
ST_100 : Operation 266 [14/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 266 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.04>
ST_101 : Operation 267 [13/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 267 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.04>
ST_102 : Operation 268 [12/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 268 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.04>
ST_103 : Operation 269 [11/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 269 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.04>
ST_104 : Operation 270 [10/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 270 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.04>
ST_105 : Operation 271 [9/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 271 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.04>
ST_106 : Operation 272 [8/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 272 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.04>
ST_107 : Operation 273 [7/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 273 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.04>
ST_108 : Operation 274 [6/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 274 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.04>
ST_109 : Operation 275 [5/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 275 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.04>
ST_110 : Operation 276 [4/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 276 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.04>
ST_111 : Operation 277 [3/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 277 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.04>
ST_112 : Operation 278 [2/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 278 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.71>
ST_113 : Operation 279 [1/100] (3.04ns)   --->   "%sdiv_ln1148 = sdiv i96 %tmp, %sext_ln1148" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 279 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 99> <II = 96> <Delay = 3.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %sdiv_ln1148, i32 16, i32 47)" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 280 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 281 [1/1] (0.00ns)   --->   "%y_demod_nd_V_addr_1 = getelementptr [12500 x i32]* %y_demod_nd_V, i64 0, i64 %zext_ln255" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 281 'getelementptr' 'y_demod_nd_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 282 [1/1] (2.66ns)   --->   "store i32 %trunc_ln, i32* %y_demod_nd_V_addr_1, align 4" [demodulation_FM.cpp:259->demodulation_FM.cpp:429]   --->   Operation 282 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_113 : Operation 283 [1/1] (0.00ns)   --->   "br label %0" [demodulation_FM.cpp:252->demodulation_FM.cpp:429]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>

State 114 <SV = 11> <Delay = 0.00>
ST_114 : Operation 284 [1/2] (0.00ns)   --->   "call fastcc void @decimation2([12500 x i32]* %y_demod_nd_V, i32* %y_demod_d_V)" [demodulation_FM.cpp:460]   --->   Operation 284 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 285 [1/1] (0.00ns)   --->   "ret i32 0" [demodulation_FM.cpp:486]   --->   Operation 285 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_Q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_demod_d_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cos_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coef]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_I_s_V             (alloca           ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_Q_s_V             (alloca           ) [ 0011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_I_fpb_V           (alloca           ) [ 0011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_Q_fpb_V           (alloca           ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_I_d_V             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
y_Q_d_V             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
y_demod_nd_V        (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln319          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln357          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln358          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln393          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln394          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_Q_d_V_addr        (getelementptr    ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_I_d_V_addr        (getelementptr    ) [ 0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln288 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln288 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln288 (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_demod_nd_V_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln247         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ary_r_value_0_V     (load             ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ary_i_value_0_V     (load             ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln252            (br               ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
p_Val2_13           (phi              ) [ 0000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_15           (phi              ) [ 0000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_0_i               (phi              ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln252          (icmp             ) [ 0000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln252            (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln255          (zext             ) [ 0000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
y_I_d_V_addr_1      (getelementptr    ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_Q_d_V_addr_1      (getelementptr    ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q                   (add              ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ary_r_value_1_V     (load             ) [ 0000000000110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ary_i_value_1_V     (load             ) [ 0000000000110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
dii_V               (sub              ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dqq_V               (sub              ) [ 0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1118         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_6               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1118_2       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_7               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V               (sub              ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_8               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_9               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_V               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_V               (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_6             (add              ) [ 0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln1148         (sext             ) [ 0000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
sdiv_ln1148         (sdiv             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_demod_nd_V_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln259         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln252            (br               ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
call_ln460          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln486           (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_I_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_I_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_Q_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_Q_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_demod_d_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_demod_d_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cos_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sin_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="coef">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimation1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="demodulationFM_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimation2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="y_I_s_V_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_I_s_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="y_Q_s_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_Q_s_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="y_I_fpb_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_I_fpb_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="y_Q_fpb_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_Q_fpb_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="y_I_d_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_I_d_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="y_Q_d_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_Q_d_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="y_demod_nd_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_demod_nd_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="y_Q_d_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_Q_d_V_addr/9 "/>
</bind>
</comp>

<comp id="89" class="1004" name="y_I_d_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_I_d_V_addr/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ary_r_value_0_V/9 ary_r_value_1_V/11 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ary_i_value_0_V/9 ary_i_value_1_V/11 "/>
</bind>
</comp>

<comp id="108" class="1004" name="y_demod_nd_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_demod_nd_V_addr/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/10 store_ln259/113 "/>
</bind>
</comp>

<comp id="122" class="1004" name="y_I_d_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="14" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_I_d_V_addr_1/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="y_Q_d_V_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_Q_d_V_addr_1/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="y_demod_nd_V_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="102"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_demod_nd_V_addr_1/113 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_Val2_13_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Val2_13_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_13/11 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_Val2_15_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Val2_15_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_15/11 "/>
</bind>
</comp>

<comp id="163" class="1005" name="q_0_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="1"/>
<pin id="165" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="q_0_i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="q_0_i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="14" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="q_0_i/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_shift_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="32" slack="0"/>
<pin id="179" dir="0" index="4" bw="32" slack="0"/>
<pin id="180" dir="0" index="5" bw="9" slack="0"/>
<pin id="181" dir="0" index="6" bw="9" slack="0"/>
<pin id="182" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln319/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fir_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="3" bw="12" slack="0"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln357/3 call_ln358/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_decimation2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln460/11 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_decimation1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln393/5 call_ln394/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln252_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="0" index="1" bw="14" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln255_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="q_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="dii_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dii_V/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="dqq_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="dqq_V/12 "/>
</bind>
</comp>

<comp id="241" class="1004" name="r_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/13 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln1118_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/13 "/>
</bind>
</comp>

<comp id="247" class="1004" name="r_V_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="r_V_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln1118_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_V_7_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="ret_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="r_V_8_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="r_V_9_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="lhs_V_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/13 "/>
</bind>
</comp>

<comp id="287" class="1004" name="rhs_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="ret_V_6_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="96" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="1"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln1148_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="65" slack="1"/>
<pin id="306" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/14 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="96" slack="0"/>
<pin id="309" dir="0" index="1" bw="65" slack="0"/>
<pin id="310" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148/14 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="96" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/113 "/>
</bind>
</comp>

<comp id="324" class="1005" name="y_Q_d_V_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="1"/>
<pin id="326" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="y_Q_d_V_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="y_I_d_V_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="1"/>
<pin id="331" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="y_I_d_V_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="ary_r_value_0_V_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ary_r_value_0_V "/>
</bind>
</comp>

<comp id="339" class="1005" name="ary_i_value_0_V_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ary_i_value_0_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln255_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="102"/>
<pin id="349" dir="1" index="1" bw="64" slack="102"/>
</pin_list>
<bind>
<opset="zext_ln255 "/>
</bind>
</comp>

<comp id="352" class="1005" name="y_I_d_V_addr_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="14" slack="1"/>
<pin id="354" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="y_I_d_V_addr_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="y_Q_d_V_addr_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="1"/>
<pin id="359" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="y_Q_d_V_addr_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="q_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="14" slack="0"/>
<pin id="364" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="367" class="1005" name="ary_r_value_1_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ary_r_value_1_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="ary_i_value_1_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ary_i_value_1_V "/>
</bind>
</comp>

<comp id="379" class="1005" name="dii_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dii_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="dqq_V_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dqq_V "/>
</bind>
</comp>

<comp id="389" class="1005" name="ret_V_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="394" class="1005" name="ret_V_6_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="65" slack="1"/>
<pin id="396" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="96" slack="1"/>
<pin id="401" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="404" class="1005" name="sext_ln1148_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="96" slack="1"/>
<pin id="406" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="82" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="152"><net_src comp="146" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="162"><net_src comp="156" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="54" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="58" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="174" pin=5"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="167" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="167" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="227"><net_src comp="167" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="96" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="143" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="102" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="153" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="247" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="241" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="241" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="253" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="253" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="271" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="283" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="311"><net_src comp="297" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="323"><net_src comp="313" pin="4"/><net_sink comp="115" pin=1"/></net>

<net id="327"><net_src comp="82" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="332"><net_src comp="89" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="337"><net_src comp="96" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="342"><net_src comp="102" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="350"><net_src comp="217" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="355"><net_src comp="122" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="360"><net_src comp="129" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="365"><net_src comp="223" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="370"><net_src comp="96" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="376"><net_src comp="102" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="382"><net_src comp="229" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="387"><net_src comp="235" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="392"><net_src comp="265" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="397"><net_src comp="291" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="402"><net_src comp="297" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="407"><net_src comp="304" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="307" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_demod_d_V | {11 114 }
 - Input state : 
	Port: demodulationFM : y_I_V | {1 2 }
	Port: demodulationFM : y_Q_V | {1 2 }
	Port: demodulationFM : cos_table | {1 2 }
	Port: demodulationFM : sin_table | {1 2 }
	Port: demodulationFM : coef | {3 4 5 6 }
  - Chain level:
	State 1
		call_ln319 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		ary_r_value_0_V : 1
		ary_i_value_0_V : 1
	State 10
		store_ln247 : 1
	State 11
		icmp_ln252 : 1
		br_ln252 : 2
		zext_ln255 : 1
		y_I_d_V_addr_1 : 2
		ary_r_value_1_V : 3
		y_Q_d_V_addr_1 : 2
		ary_i_value_1_V : 3
		q : 1
	State 12
		dii_V : 1
		dqq_V : 1
	State 13
		r_V_6 : 1
		r_V_7 : 1
		ret_V : 2
		r_V_8 : 1
		r_V_9 : 1
		lhs_V : 2
		rhs_V : 2
		ret_V_6 : 3
	State 14
		sdiv_ln1148 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
		trunc_ln : 1
		store_ln259 : 2
	State 114


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_shift_fu_174    |    0    |    8    |  9.686  |   452   |   901   |    0    |
|   call   |     grp_fir_fu_190     |    0    |    2    |  8.762  |   495   |   325   |    0    |
|          | grp_decimation2_fu_198 |    0    |    0    |  2.122  |    70   |   109   |    0    |
|          | grp_decimation1_fu_205 |    0    |    0    |  2.122  |    52   |    69   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   sdiv   |       grp_fu_307       |    0    |    0    |    0    |   779   |   469   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |      dii_V_fu_229      |    0    |    0    |    0    |    0    |    39   |    0    |
|    sub   |      dqq_V_fu_235      |    0    |    0    |    0    |    0    |    39   |    0    |
|          |      ret_V_fu_265      |    0    |    0    |    0    |    0    |    71   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |      r_V_6_fu_247      |    0    |    4    |    0    |    0    |    21   |    0    |
|    mul   |      r_V_7_fu_259      |    0    |    4    |    0    |    0    |    21   |    0    |
|          |      r_V_8_fu_271      |    0    |    4    |    0    |    0    |    21   |    0    |
|          |      r_V_9_fu_277      |    0    |    4    |    0    |    0    |    21   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|    add   |        q_fu_223        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |     ret_V_6_fu_291     |    0    |    0    |    0    |    0    |    71   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |    icmp_ln252_fu_211   |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |    zext_ln255_fu_217   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |       r_V_fu_241       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_fu_244   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      r_V_2_fu_253      |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |  sext_ln1118_2_fu_256  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_283      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_287      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln1148_fu_304   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|       tmp_fu_297       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|partselect|     trunc_ln_fu_313    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    |    26   |  22.692 |   1848  |   2211  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|    coef    |    0   |   12   |    6   |    -   |
|  cos_table |    0   |    9   |   10   |    -   |
|  sin_table |    0   |    9   |   10   |    -   |
|   y_I_d_V  |   32   |    0   |    0   |    0   |
|  y_I_fpb_V |   256  |    0   |    0   |    0   |
|   y_I_s_V  |   256  |    0   |    0   |    0   |
|   y_Q_d_V  |   32   |    0   |    0   |    0   |
|  y_Q_fpb_V |   256  |    0   |    0   |    0   |
|   y_Q_s_V  |   256  |    0   |    0   |    0   |
|y_demod_nd_V|   32   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |  1120  |   30   |   26   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|ary_i_value_0_V_reg_339|   32   |
|ary_i_value_1_V_reg_373|   32   |
|ary_r_value_0_V_reg_334|   32   |
|ary_r_value_1_V_reg_367|   32   |
|     dii_V_reg_379     |   32   |
|     dqq_V_reg_384     |   32   |
|   p_Val2_13_reg_143   |   32   |
|   p_Val2_15_reg_153   |   32   |
|     q_0_i_reg_163     |   14   |
|       q_reg_362       |   14   |
|    ret_V_6_reg_394    |   65   |
|     ret_V_reg_389     |   64   |
|  sext_ln1148_reg_404  |   96   |
|      tmp_reg_399      |   96   |
| y_I_d_V_addr_1_reg_352|   14   |
|  y_I_d_V_addr_reg_329 |   14   |
| y_Q_d_V_addr_1_reg_357|   14   |
|  y_Q_d_V_addr_reg_324 |   14   |
|   zext_ln255_reg_347  |   64   |
+-----------------------+--------+
|         Total         |   725  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_102 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_115 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_115 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_307    |  p0  |   2  |  96  |   192  ||    9    |
|     grp_fu_307    |  p1  |   2  |  65  |   130  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   526  ||   6.64  ||    78   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   26   |   22   |  1848  |  2211  |    0   |
|   Memory  |  1120  |    -   |    -   |   30   |   26   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   78   |    -   |
|  Register |    -   |    -   |    -   |   725  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1120  |   26   |   29   |  2603  |  2315  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
