// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


//------------------------------------------------------------
// Copyright 2023 Intel Corporation.
//
// THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE
// COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
// OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
// EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//------------------------------------------------------------
//-------------------------------------------------------------------------
//  Global Defines
// ------------------------------------------------------------------------
//

`ifndef ED_DEFINE
`define ED_DEFINE


package ed_define;



    //# HDL Defines
    //# =====================

    // `define RNR
    // `define CXL
    // `define CXL_ED_SIM



endpackage
`endif// `define ED_DEFINE

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "DGzrytkiceLjtyjsTaM+IzNUexbn5wzpmx4F1prXYECmxPXPn13o0M/rXNG1mO13RJ5fhQaExY1DId30xrFeFq5FL7gSGxHyRknIDLmmCNMcWImmwtFcy2uyhgWx0jyEzKKJKegjoNYHGsF9JtxyGoo4G3owvnlbnlgS/aJ3Aky5AJL4N0KkruYOdzUGck/zCmpIoex0KWhVL43DGHURVo8L2CS4v6cauUSxTHMeah2VE6etCLXmrFwWfxotyfJwclJNQVZsIp6wPrlm16Q+Aw7VEXL4EL1b1v03Pd3mYihEGWSlNTf94TdoWtDn3pf1w8wRXbiMgeTSJKAony7DWlTGS3bOsoUl5hU/zyJwGX5zTmSg0R3h0G+jtNg6GlZGHIjhtRMT7F+ilqDcnl/LVsjwGoGwBbm2XX63QCdLrD3ez6dWIs0lnH4hxFwE0rcnK0m7ZwOJeIEO0P0W+3nMglltm5tXTDsjjQYTnPrKJajxGXho8xCk0T3c8hQ+Yp5g5Frd8ka8khbi4/OEP5ugtWtOtMGNVIAVeVH27BiYexujbeIoxaifZX90do8dK8EbiB+cQ6aHNvyB+mm8EztQ6sS1wxZ538LgGjRaHgG5o8SODiZbxBA09v6ukIU+uXkNicrER/cA7fNBeeYOinraEL1Xo/gxDR5Y89ESwL4kNna8QzCjRvsobffPDA/xR9etU4bh94D1iphw3gp+w15hGpEbLAFxRczRrr1ipU+yp3c9h4jV0vTgHUmredgHUshBBHTSFpmFZKv6YaL3DsMWut2jVPnG8lZqLBA+TbO9NNnAMZEegu2LnyKU03iHVa4jsWGDlsSZuSR3umcNcuEbquIrjgqVV6Rx6ritDrV6642gr46nzlt8r+/7DeZrHK+wTi/Z0nV5JqhTjwP7tXPqygYnfw6lzQn6q1dBBK+ymlmdJ4LtW7/I1Y4EML5adxy0n3zGPgPpvgY45oCv3aRQHiU+M/3JxROsYNX6T8GLjP8W/2jU2Iv8FGldZELBpUyo"
`endif