{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 22:31:43 2009 " "Info: Processing started: Sat Jan 10 22:31:43 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AlarmLogic:inst3\|AlarmClock " "Warning: Node \"AlarmLogic:inst3\|AlarmClock\" is a latch" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw2 " "Info: Assuming node \"sw2\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw1 " "Info: Assuming node \"sw1\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw3 " "Info: Assuming node \"sw3\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 360 40 208 376 "sw3" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AlarmLogic:inst3\|AlarmClock " "Info: Detected ripple clock \"AlarmLogic:inst3\|AlarmClock\" as buffer" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AlarmLogic:inst3\|AlarmClock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk2hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk2hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 49 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk2hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SegmentDisplay:inst5\|blink " "Info: Detected ripple clock \"SegmentDisplay:inst5\|blink\" as buffer" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 48 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|blink" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|Equal0~49 " "Info: Detected gated clock \"DigitalClock:inst4\|Equal0~49\" as buffer" {  } { { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|Equal0~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|sw0_node " "Info: Detected ripple clock \"MasterSelect:inst\|sw0_node\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|sw0_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|timeClock~0 " "Info: Detected gated clock \"DigitalClock:inst4\|timeClock~0\" as buffer" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|timeClock~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[0\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[0\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[1\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[1\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk1hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk1hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|Equal0~50 " "Info: Detected gated clock \"DigitalClock:inst4\|Equal0~50\" as buffer" {  } { { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|Equal0~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|timeClock " "Info: Detected gated clock \"DigitalClock:inst4\|timeClock\" as buffer" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|timeClock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk100hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk100hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk100hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DigitalClock:inst4\|min\[3\] register SegmentDisplay:inst5\|seg_min1\[3\] 33.11 MHz 30.198 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.11 MHz between source register \"DigitalClock:inst4\|min\[3\]\" and destination register \"SegmentDisplay:inst5\|seg_min1\[3\]\" (period= 30.198 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.781 ns + Longest register register " "Info: + Longest register to register delay is 18.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst4\|min\[3\] 1 REG LC_X18_Y11_N4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N4; Fanout = 14; REG Node = 'DigitalClock:inst4\|min\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst4|min[3] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.382 ns) 0.836 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LC_X18_Y11_N7 1 " "Info: 2: + IC(0.454 ns) + CELL(0.382 ns) = 0.836 ns; Loc. = LC_X18_Y11_N7; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.374 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LC_X18_Y11_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 1.374 ns; Loc. = LC_X18_Y11_N8; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.382 ns) 2.728 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LC_X20_Y11_N0 2 " "Info: 4: + IC(0.972 ns) + CELL(0.382 ns) = 2.728 ns; Loc. = LC_X20_Y11_N0; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.799 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 5 COMB LC_X20_Y11_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LC_X20_Y11_N1; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.870 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 6 COMB LC_X20_Y11_N2 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.870 ns; Loc. = LC_X20_Y11_N2; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.408 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LC_X20_Y11_N3 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.408 ns; Loc. = LC_X20_Y11_N3; Fanout = 9; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.390 ns) 4.149 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[20\]~33 8 COMB LC_X20_Y11_N4 3 " "Info: 8: + IC(0.351 ns) + CELL(0.390 ns) = 4.149 ns; Loc. = LC_X20_Y11_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[20\]~33'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.509 ns) 6.413 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1 9 COMB LC_X20_Y11_N7 2 " "Info: 9: + IC(1.755 ns) + CELL(0.509 ns) = 6.413 ns; Loc. = LC_X20_Y11_N7; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.484 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1 10 COMB LC_X20_Y11_N8 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.484 ns; Loc. = LC_X20_Y11_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 7.022 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43 11 COMB LC_X20_Y11_N9 11 " "Info: 11: + IC(0.000 ns) + CELL(0.538 ns) = 7.022 ns; Loc. = LC_X20_Y11_N9; Fanout = 11; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.101 ns) 8.308 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~22 12 COMB LC_X19_Y14_N2 3 " "Info: 12: + IC(1.185 ns) + CELL(0.101 ns) = 8.308 ns; Loc. = LC_X19_Y14_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~22'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.499 ns) 9.895 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62 13 COMB LC_X19_Y13_N2 2 " "Info: 13: + IC(1.088 ns) + CELL(0.499 ns) = 9.895 ns; Loc. = LC_X19_Y13_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 9.964 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60 14 COMB LC_X19_Y13_N3 2 " "Info: 14: + IC(0.000 ns) + CELL(0.069 ns) = 9.964 ns; Loc. = LC_X19_Y13_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.069 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 10.121 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56 15 COMB LC_X19_Y13_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.157 ns) = 10.121 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 10.670 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53 16 COMB LC_X19_Y13_N6 6 " "Info: 16: + IC(0.000 ns) + CELL(0.549 ns) = 10.670 ns; Loc. = LC_X19_Y13_N6; Fanout = 6; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.101 ns) 11.409 ns SegmentDisplay:inst5\|Mux27~500 17 COMB LC_X20_Y13_N4 3 " "Info: 17: + IC(0.638 ns) + CELL(0.101 ns) = 11.409 ns; Loc. = LC_X20_Y13_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|Mux27~500'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.101 ns) 12.140 ns SegmentDisplay:inst5\|Mux24~441 18 COMB LC_X19_Y13_N0 1 " "Info: 18: + IC(0.630 ns) + CELL(0.101 ns) = 12.140 ns; Loc. = LC_X19_Y13_N0; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|Mux24~441'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.390 ns) 13.579 ns SegmentDisplay:inst5\|WideNor3~170 19 COMB LC_X18_Y12_N7 1 " "Info: 19: + IC(1.049 ns) + CELL(0.390 ns) = 13.579 ns; Loc. = LC_X18_Y12_N7; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|WideNor3~170'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.258 ns) 15.243 ns SegmentDisplay:inst5\|WideNor3~171 20 COMB LC_X21_Y13_N7 7 " "Info: 20: + IC(1.406 ns) + CELL(0.258 ns) = 15.243 ns; Loc. = LC_X21_Y13_N7; Fanout = 7; COMB Node = 'SegmentDisplay:inst5\|WideNor3~171'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.258 ns) 15.918 ns SegmentDisplay:inst5\|Equal32~122 21 COMB LC_X21_Y13_N9 4 " "Info: 21: + IC(0.417 ns) + CELL(0.258 ns) = 15.918 ns; Loc. = LC_X21_Y13_N9; Fanout = 4; COMB Node = 'SegmentDisplay:inst5\|Equal32~122'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal32~122 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.522 ns) 16.837 ns SegmentDisplay:inst5\|Selector26~30 22 COMB LC_X21_Y13_N4 3 " "Info: 22: + IC(0.397 ns) + CELL(0.522 ns) = 16.837 ns; Loc. = LC_X21_Y13_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|Selector26~30'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { SegmentDisplay:inst5|Equal32~122 SegmentDisplay:inst5|Selector26~30 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.258 ns) 17.498 ns SegmentDisplay:inst5\|Selector27~21 23 COMB LC_X21_Y13_N2 2 " "Info: 23: + IC(0.403 ns) + CELL(0.258 ns) = 17.498 ns; Loc. = LC_X21_Y13_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|Selector27~21'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { SegmentDisplay:inst5|Selector26~30 SegmentDisplay:inst5|Selector27~21 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.653 ns) 18.781 ns SegmentDisplay:inst5\|seg_min1\[3\] 24 REG LC_X20_Y13_N1 2 " "Info: 24: + IC(0.630 ns) + CELL(0.653 ns) = 18.781 ns; Loc. = LC_X20_Y13_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5\|seg_min1\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { SegmentDisplay:inst5|Selector27~21 SegmentDisplay:inst5|seg_min1[3] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.406 ns ( 39.43 % ) " "Info: Total cell delay = 7.406 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.375 ns ( 60.57 % ) " "Info: Total interconnect delay = 11.375 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.781 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal32~122 SegmentDisplay:inst5|Selector26~30 SegmentDisplay:inst5|Selector27~21 SegmentDisplay:inst5|seg_min1[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "18.781 ns" { DigitalClock:inst4|min[3] {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst5|Mux27~500 {} SegmentDisplay:inst5|Mux24~441 {} SegmentDisplay:inst5|WideNor3~170 {} SegmentDisplay:inst5|WideNor3~171 {} SegmentDisplay:inst5|Equal32~122 {} SegmentDisplay:inst5|Selector26~30 {} SegmentDisplay:inst5|Selector27~21 {} SegmentDisplay:inst5|seg_min1[3] {} } { 0.000ns 0.454ns 0.000ns 0.972ns 0.000ns 0.000ns 0.000ns 0.351ns 1.755ns 0.000ns 0.000ns 1.185ns 1.088ns 0.000ns 0.000ns 0.000ns 0.638ns 0.630ns 1.049ns 1.406ns 0.417ns 0.397ns 0.403ns 0.630ns } { 0.000ns 0.382ns 0.538ns 0.382ns 0.071ns 0.071ns 0.538ns 0.390ns 0.509ns 0.071ns 0.538ns 0.101ns 0.499ns 0.069ns 0.157ns 0.549ns 0.101ns 0.101ns 0.390ns 0.258ns 0.258ns 0.522ns 0.258ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.186 ns - Smallest " "Info: - Smallest clock skew is -11.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.731 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.118 ns) + CELL(0.629 ns) 6.731 ns SegmentDisplay:inst5\|seg_min1\[3\] 3 REG LC_X20_Y13_N1 2 " "Info: 3: + IC(3.118 ns) + CELL(0.629 ns) = 6.731 ns; Loc. = LC_X20_Y13_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5\|seg_min1\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.747 ns" { MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[3] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 40.93 % ) " "Info: Total cell delay = 2.755 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.976 ns ( 59.07 % ) " "Info: Total interconnect delay = 3.976 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|seg_min1[3] {} } { 0.000ns 0.000ns 0.858ns 3.118ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.917 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.827 ns) 6.923 ns MasterSelect:inst\|sw0_node 3 REG LC_X8_Y14_N2 2 " "Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X8_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.914 ns) + CELL(0.827 ns) 11.664 ns MasterSelect:inst\|mode\[1\] 4 REG LC_X18_Y6_N9 76 " "Info: 4: + IC(3.914 ns) + CELL(0.827 ns) = 11.664 ns; Loc. = LC_X18_Y6_N9; Fanout = 76; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.390 ns) 13.566 ns DigitalClock:inst4\|Equal0~50 5 COMB LC_X21_Y8_N7 4 " "Info: 5: + IC(1.512 ns) + CELL(0.390 ns) = 13.566 ns; Loc. = LC_X21_Y8_N7; Fanout = 4; COMB Node = 'DigitalClock:inst4\|Equal0~50'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.258 ns) 14.225 ns DigitalClock:inst4\|timeClock 6 COMB LC_X21_Y8_N9 17 " "Info: 6: + IC(0.401 ns) + CELL(0.258 ns) = 14.225 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.629 ns) 17.917 ns DigitalClock:inst4\|min\[3\] 7 REG LC_X18_Y11_N4 14 " "Info: 7: + IC(3.063 ns) + CELL(0.629 ns) = 17.917 ns; Loc. = LC_X18_Y11_N4; Fanout = 14; REG Node = 'DigitalClock:inst4\|min\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.057 ns ( 28.22 % ) " "Info: Total cell delay = 5.057 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.860 ns ( 71.78 % ) " "Info: Total interconnect delay = 12.860 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.917 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.917 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[3] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.512ns 0.401ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|seg_min1[3] {} } { 0.000ns 0.000ns 0.858ns 3.118ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.917 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.917 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[3] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.512ns 0.401ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.781 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal32~122 SegmentDisplay:inst5|Selector26~30 SegmentDisplay:inst5|Selector27~21 SegmentDisplay:inst5|seg_min1[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "18.781 ns" { DigitalClock:inst4|min[3] {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[20]~33 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst5|Mux27~500 {} SegmentDisplay:inst5|Mux24~441 {} SegmentDisplay:inst5|WideNor3~170 {} SegmentDisplay:inst5|WideNor3~171 {} SegmentDisplay:inst5|Equal32~122 {} SegmentDisplay:inst5|Selector26~30 {} SegmentDisplay:inst5|Selector27~21 {} SegmentDisplay:inst5|seg_min1[3] {} } { 0.000ns 0.454ns 0.000ns 0.972ns 0.000ns 0.000ns 0.000ns 0.351ns 1.755ns 0.000ns 0.000ns 1.185ns 1.088ns 0.000ns 0.000ns 0.000ns 0.638ns 0.630ns 1.049ns 1.406ns 0.417ns 0.397ns 0.403ns 0.630ns } { 0.000ns 0.382ns 0.538ns 0.382ns 0.071ns 0.071ns 0.538ns 0.390ns 0.509ns 0.071ns 0.538ns 0.101ns 0.499ns 0.069ns 0.157ns 0.549ns 0.101ns 0.101ns 0.390ns 0.258ns 0.258ns 0.522ns 0.258ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|seg_min1[3] {} } { 0.000ns 0.000ns 0.858ns 3.118ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.917 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.917 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[3] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.512ns 0.401ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw2 register DigitalClock:inst4\|hour\[0\] register DigitalClock:inst4\|hour\[2\] 189.83 MHz 5.268 ns Internal " "Info: Clock \"sw2\" has Internal fmax of 189.83 MHz between source register \"DigitalClock:inst4\|hour\[0\]\" and destination register \"DigitalClock:inst4\|hour\[2\]\" (period= 5.268 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.037 ns + Longest register register " "Info: + Longest register to register delay is 5.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst4\|hour\[0\] 1 REG LC_X13_Y8_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y8_N0; Fanout = 6; REG Node = 'DigitalClock:inst4\|hour\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst4|hour[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.258 ns) 1.828 ns DigitalClock:inst4\|LessThan2~68 2 COMB LC_X17_Y9_N8 1 " "Info: 2: + IC(1.570 ns) + CELL(0.258 ns) = 1.828 ns; Loc. = LC_X17_Y9_N8; Fanout = 1; COMB Node = 'DigitalClock:inst4\|LessThan2~68'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { DigitalClock:inst4|hour[0] DigitalClock:inst4|LessThan2~68 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.101 ns) 3.386 ns DigitalClock:inst4\|LessThan2~69 3 COMB LC_X12_Y8_N8 5 " "Info: 3: + IC(1.457 ns) + CELL(0.101 ns) = 3.386 ns; Loc. = LC_X12_Y8_N8; Fanout = 5; COMB Node = 'DigitalClock:inst4\|LessThan2~69'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { DigitalClock:inst4|LessThan2~68 DigitalClock:inst4|LessThan2~69 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.984 ns) 5.037 ns DigitalClock:inst4\|hour\[2\] 4 REG LC_X13_Y8_N2 13 " "Info: 4: + IC(0.667 ns) + CELL(0.984 ns) = 5.037 ns; Loc. = LC_X13_Y8_N2; Fanout = 13; REG Node = 'DigitalClock:inst4\|hour\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { DigitalClock:inst4|LessThan2~69 DigitalClock:inst4|hour[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 26.66 % ) " "Info: Total cell delay = 1.343 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.694 ns ( 73.34 % ) " "Info: Total interconnect delay = 3.694 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { DigitalClock:inst4|hour[0] DigitalClock:inst4|LessThan2~68 DigitalClock:inst4|LessThan2~69 DigitalClock:inst4|hour[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { DigitalClock:inst4|hour[0] {} DigitalClock:inst4|LessThan2~68 {} DigitalClock:inst4|LessThan2~69 {} DigitalClock:inst4|hour[2] {} } { 0.000ns 1.570ns 1.457ns 0.667ns } { 0.000ns 0.258ns 0.101ns 0.984ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 destination 7.613 ns + Shortest register " "Info: + Shortest clock path from clock \"sw2\" to destination register is 7.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 25 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.258 ns) 3.690 ns DigitalClock:inst4\|timeClock~0 2 COMB LC_X21_Y8_N8 1 " "Info: 2: + IC(2.133 ns) + CELL(0.258 ns) = 3.690 ns; Loc. = LC_X21_Y8_N8; Fanout = 1; COMB Node = 'DigitalClock:inst4\|timeClock~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { sw2 DigitalClock:inst4|timeClock~0 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.952 ns DigitalClock:inst4\|timeClock 3 COMB LC_X21_Y8_N9 17 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 3.952 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(0.629 ns) 7.613 ns DigitalClock:inst4\|hour\[2\] 4 REG LC_X13_Y8_N2 13 " "Info: 4: + IC(3.032 ns) + CELL(0.629 ns) = 7.613 ns; Loc. = LC_X13_Y8_N2; Fanout = 13; REG Node = 'DigitalClock:inst4\|hour\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|hour[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 30.04 % ) " "Info: Total cell delay = 2.287 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.326 ns ( 69.96 % ) " "Info: Total interconnect delay = 5.326 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|hour[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|hour[2] {} } { 0.000ns 0.000ns 2.133ns 0.161ns 3.032ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 source 7.613 ns - Longest register " "Info: - Longest clock path from clock \"sw2\" to source register is 7.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 25 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.258 ns) 3.690 ns DigitalClock:inst4\|timeClock~0 2 COMB LC_X21_Y8_N8 1 " "Info: 2: + IC(2.133 ns) + CELL(0.258 ns) = 3.690 ns; Loc. = LC_X21_Y8_N8; Fanout = 1; COMB Node = 'DigitalClock:inst4\|timeClock~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { sw2 DigitalClock:inst4|timeClock~0 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.952 ns DigitalClock:inst4\|timeClock 3 COMB LC_X21_Y8_N9 17 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 3.952 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(0.629 ns) 7.613 ns DigitalClock:inst4\|hour\[0\] 4 REG LC_X13_Y8_N0 6 " "Info: 4: + IC(3.032 ns) + CELL(0.629 ns) = 7.613 ns; Loc. = LC_X13_Y8_N0; Fanout = 6; REG Node = 'DigitalClock:inst4\|hour\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.661 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|hour[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 30.04 % ) " "Info: Total cell delay = 2.287 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.326 ns ( 69.96 % ) " "Info: Total interconnect delay = 5.326 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|hour[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|hour[0] {} } { 0.000ns 0.000ns 2.133ns 0.161ns 3.032ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|hour[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|hour[2] {} } { 0.000ns 0.000ns 2.133ns 0.161ns 3.032ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|hour[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|hour[0] {} } { 0.000ns 0.000ns 2.133ns 0.161ns 3.032ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { DigitalClock:inst4|hour[0] DigitalClock:inst4|LessThan2~68 DigitalClock:inst4|LessThan2~69 DigitalClock:inst4|hour[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { DigitalClock:inst4|hour[0] {} DigitalClock:inst4|LessThan2~68 {} DigitalClock:inst4|LessThan2~69 {} DigitalClock:inst4|hour[2] {} } { 0.000ns 1.570ns 1.457ns 0.667ns } { 0.000ns 0.258ns 0.101ns 0.984ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|hour[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|hour[2] {} } { 0.000ns 0.000ns 2.133ns 0.161ns 3.032ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|hour[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|hour[0] {} } { 0.000ns 0.000ns 2.133ns 0.161ns 3.032ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw1 register register MasterSelect:inst\|set_time\[0\] MasterSelect:inst\|set_time\[2\] 320.1 MHz Internal " "Info: Clock \"sw1\" Internal fmax is restricted to 320.1 MHz between source register \"MasterSelect:inst\|set_time\[0\]\" and destination register \"MasterSelect:inst\|set_time\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.102 ns + Longest register register " "Info: + Longest register to register delay is 1.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MasterSelect:inst\|set_time\[0\] 1 REG LC_X19_Y15_N5 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y15_N5; Fanout = 11; REG Node = 'MasterSelect:inst\|set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.537 ns) 1.102 ns MasterSelect:inst\|set_time\[2\] 2 REG LC_X19_Y15_N0 10 " "Info: 2: + IC(0.565 ns) + CELL(0.537 ns) = 1.102 ns; Loc. = LC_X19_Y15_N0; Fanout = 10; REG Node = 'MasterSelect:inst\|set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { MasterSelect:inst|set_time[0] MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 48.73 % ) " "Info: Total cell delay = 0.537 ns ( 48.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 51.27 % ) " "Info: Total interconnect delay = 0.565 ns ( 51.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { MasterSelect:inst|set_time[0] MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { MasterSelect:inst|set_time[0] {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.565ns } { 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 destination 6.480 ns + Shortest register " "Info: + Shortest clock path from clock \"sw1\" to destination register is 6.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.552 ns) + CELL(0.629 ns) 6.480 ns MasterSelect:inst\|set_time\[2\] 2 REG LC_X19_Y15_N0 10 " "Info: 2: + IC(4.552 ns) + CELL(0.629 ns) = 6.480 ns; Loc. = LC_X19_Y15_N0; Fanout = 10; REG Node = 'MasterSelect:inst\|set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.75 % ) " "Info: Total cell delay = 1.928 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.552 ns ( 70.25 % ) " "Info: Total interconnect delay = 4.552 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 source 6.480 ns - Longest register " "Info: - Longest clock path from clock \"sw1\" to source register is 6.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.552 ns) + CELL(0.629 ns) 6.480 ns MasterSelect:inst\|set_time\[0\] 2 REG LC_X19_Y15_N5 11 " "Info: 2: + IC(4.552 ns) + CELL(0.629 ns) = 6.480 ns; Loc. = LC_X19_Y15_N5; Fanout = 11; REG Node = 'MasterSelect:inst\|set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.75 % ) " "Info: Total cell delay = 1.928 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.552 ns ( 70.25 % ) " "Info: Total interconnect delay = 4.552 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { MasterSelect:inst|set_time[0] MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.102 ns" { MasterSelect:inst|set_time[0] {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.565ns } { 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { MasterSelect:inst|set_time[2] {} } {  } {  } "" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw3 register register AlarmLogic:inst3\|alarm AlarmLogic:inst3\|alarm 320.1 MHz Internal " "Info: Clock \"sw3\" Internal fmax is restricted to 320.1 MHz between source register \"AlarmLogic:inst3\|alarm\" and destination register \"AlarmLogic:inst3\|alarm\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.747 ns + Longest register register " "Info: + Longest register to register delay is 0.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AlarmLogic:inst3\|alarm 1 REG LC_X17_Y9_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.273 ns) 0.747 ns AlarmLogic:inst3\|alarm 2 REG LC_X17_Y9_N5 9 " "Info: 2: + IC(0.474 ns) + CELL(0.273 ns) = 0.747 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { AlarmLogic:inst3|alarm AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 36.55 % ) " "Info: Total cell delay = 0.273 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.474 ns ( 63.45 % ) " "Info: Total interconnect delay = 0.474 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { AlarmLogic:inst3|alarm AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { AlarmLogic:inst3|alarm {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.474ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw3 destination 4.336 ns + Shortest register " "Info: + Shortest clock path from clock \"sw3\" to destination register is 4.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw3 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'sw3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw3 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 360 40 208 376 "sw3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.629 ns) 4.336 ns AlarmLogic:inst3\|alarm 2 REG LC_X17_Y9_N5 9 " "Info: 2: + IC(2.408 ns) + CELL(0.629 ns) = 4.336 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 44.46 % ) " "Info: Total cell delay = 1.928 ns ( 44.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 55.54 % ) " "Info: Total interconnect delay = 2.408 ns ( 55.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.408ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw3 source 4.336 ns - Longest register " "Info: - Longest clock path from clock \"sw3\" to source register is 4.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw3 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'sw3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw3 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 360 40 208 376 "sw3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.629 ns) 4.336 ns AlarmLogic:inst3\|alarm 2 REG LC_X17_Y9_N5 9 " "Info: 2: + IC(2.408 ns) + CELL(0.629 ns) = 4.336 ns; Loc. = LC_X17_Y9_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 44.46 % ) " "Info: Total cell delay = 1.928 ns ( 44.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 55.54 % ) " "Info: Total interconnect delay = 2.408 ns ( 55.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.408ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.408ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { AlarmLogic:inst3|alarm AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.747 ns" { AlarmLogic:inst3|alarm {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.474ns } { 0.000ns 0.273ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.408ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { AlarmLogic:inst3|alarm {} } {  } {  } "" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DigitalClock:inst4\|min\[5\] DigitalClock:inst4\|min\[5\] clk 8.419 ns " "Info: Found hold time violation between source  pin or register \"DigitalClock:inst4\|min\[5\]\" and destination pin or register \"DigitalClock:inst4\|min\[5\]\" for clock \"clk\" (Hold time is 8.419 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.338 ns + Largest " "Info: + Largest clock skew is 9.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.917 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.827 ns) 6.923 ns MasterSelect:inst\|sw0_node 3 REG LC_X8_Y14_N2 2 " "Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X8_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.914 ns) + CELL(0.827 ns) 11.664 ns MasterSelect:inst\|mode\[1\] 4 REG LC_X18_Y6_N9 76 " "Info: 4: + IC(3.914 ns) + CELL(0.827 ns) = 11.664 ns; Loc. = LC_X18_Y6_N9; Fanout = 76; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.390 ns) 13.566 ns DigitalClock:inst4\|Equal0~50 5 COMB LC_X21_Y8_N7 4 " "Info: 5: + IC(1.512 ns) + CELL(0.390 ns) = 13.566 ns; Loc. = LC_X21_Y8_N7; Fanout = 4; COMB Node = 'DigitalClock:inst4\|Equal0~50'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.258 ns) 14.225 ns DigitalClock:inst4\|timeClock 6 COMB LC_X21_Y8_N9 17 " "Info: 6: + IC(0.401 ns) + CELL(0.258 ns) = 14.225 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.629 ns) 17.917 ns DigitalClock:inst4\|min\[5\] 7 REG LC_X18_Y11_N6 12 " "Info: 7: + IC(3.063 ns) + CELL(0.629 ns) = 17.917 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.057 ns ( 28.22 % ) " "Info: Total cell delay = 5.057 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.860 ns ( 71.78 % ) " "Info: Total interconnect delay = 12.860 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.917 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.917 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.512ns 0.401ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.579 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.827 ns) 3.014 ns MasterSelect:inst\|clk1hz 2 REG LC_X21_Y14_N2 2 " "Info: 2: + IC(0.888 ns) + CELL(0.827 ns) = 3.014 ns; Loc. = LC_X21_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|clk1hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { clk MasterSelect:inst|clk1hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.390 ns) 4.887 ns DigitalClock:inst4\|timeClock 3 COMB LC_X21_Y8_N9 17 " "Info: 3: + IC(1.483 ns) + CELL(0.390 ns) = 4.887 ns; Loc. = LC_X21_Y8_N9; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.063 ns) + CELL(0.629 ns) 8.579 ns DigitalClock:inst4\|min\[5\] 4 REG LC_X18_Y11_N6 12 " "Info: 4: + IC(3.063 ns) + CELL(0.629 ns) = 8.579 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 36.66 % ) " "Info: Total cell delay = 3.145 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.434 ns ( 63.34 % ) " "Info: Total interconnect delay = 5.434 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.888ns 1.483ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.917 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.917 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.512ns 0.401ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.258ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.888ns 1.483ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.734 ns - Shortest register register " "Info: - Shortest register to register delay is 0.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst4\|min\[5\] 1 REG LC_X18_Y11_N6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.273 ns) 0.734 ns DigitalClock:inst4\|min\[5\] 2 REG LC_X18_Y11_N6 12 " "Info: 2: + IC(0.461 ns) + CELL(0.273 ns) = 0.734 ns; Loc. = LC_X18_Y11_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalClock:inst4|min[5] DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 37.19 % ) " "Info: Total cell delay = 0.273 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 62.81 % ) " "Info: Total interconnect delay = 0.461 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalClock:inst4|min[5] DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { DigitalClock:inst4|min[5] {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.461ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.917 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.917 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.512ns 0.401ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.258ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.579 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.579 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.888ns 1.483ns 3.063ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalClock:inst4|min[5] DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { DigitalClock:inst4|min[5] {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.461ns } { 0.000ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "SegmentDisplay:inst5\|state.s0 sw2 clk 1.899 ns register " "Info: tsu for register \"SegmentDisplay:inst5\|state.s0\" (data pin = \"sw2\", clock pin = \"clk\") is 1.899 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.866 ns + Longest pin register " "Info: + Longest pin to register delay is 8.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 25 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.294 ns) + CELL(0.273 ns) 8.866 ns SegmentDisplay:inst5\|state.s0 2 REG LC_X14_Y7_N1 2 " "Info: 2: + IC(7.294 ns) + CELL(0.273 ns) = 8.866 ns; Loc. = LC_X14_Y7_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5\|state.s0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.567 ns" { sw2 SegmentDisplay:inst5|state.s0 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 17.73 % ) " "Info: Total cell delay = 1.572 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.294 ns ( 82.27 % ) " "Info: Total interconnect delay = 7.294 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { sw2 SegmentDisplay:inst5|state.s0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { sw2 {} sw2~out0 {} SegmentDisplay:inst5|state.s0 {} } { 0.000ns 0.000ns 7.294ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk2hz 2 REG LC_X9_Y8_N2 10 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X9_Y8_N2; Fanout = 10; REG Node = 'MasterSelect:inst\|clk2hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk2hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.387 ns) + CELL(0.629 ns) 7.000 ns SegmentDisplay:inst5\|state.s0 3 REG LC_X14_Y7_N1 2 " "Info: 3: + IC(3.387 ns) + CELL(0.629 ns) = 7.000 ns; Loc. = LC_X14_Y7_N1; Fanout = 2; REG Node = 'SegmentDisplay:inst5\|state.s0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.016 ns" { MasterSelect:inst|clk2hz SegmentDisplay:inst5|state.s0 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 39.36 % ) " "Info: Total cell delay = 2.755 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.245 ns ( 60.64 % ) " "Info: Total interconnect delay = 4.245 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk MasterSelect:inst|clk2hz SegmentDisplay:inst5|state.s0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out0 {} MasterSelect:inst|clk2hz {} SegmentDisplay:inst5|state.s0 {} } { 0.000ns 0.000ns 0.858ns 3.387ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.866 ns" { sw2 SegmentDisplay:inst5|state.s0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.866 ns" { sw2 {} sw2~out0 {} SegmentDisplay:inst5|state.s0 {} } { 0.000ns 0.000ns 7.294ns } { 0.000ns 1.299ns 0.273ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk MasterSelect:inst|clk2hz SegmentDisplay:inst5|state.s0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out0 {} MasterSelect:inst|clk2hz {} SegmentDisplay:inst5|state.s0 {} } { 0.000ns 0.000ns 0.858ns 3.387ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mode_out\[0\] SegmentDisplay:inst5\|mode_out\[0\] 12.469 ns register " "Info: tco from clock \"clk\" to destination pin \"mode_out\[0\]\" through register \"SegmentDisplay:inst5\|mode_out\[0\]\" is 12.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.725 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.629 ns) 6.725 ns SegmentDisplay:inst5\|mode_out\[0\] 3 REG LC_X11_Y12_N1 1 " "Info: 3: + IC(3.112 ns) + CELL(0.629 ns) = 6.725 ns; Loc. = LC_X11_Y12_N1; Fanout = 1; REG Node = 'SegmentDisplay:inst5\|mode_out\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { MasterSelect:inst|clk100hz SegmentDisplay:inst5|mode_out[0] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 40.97 % ) " "Info: Total cell delay = 2.755 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 59.03 % ) " "Info: Total interconnect delay = 3.970 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|mode_out[0] {} } { 0.000ns 0.000ns 0.858ns 3.112ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.546 ns + Longest register pin " "Info: + Longest register to pin delay is 5.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SegmentDisplay:inst5\|mode_out\[0\] 1 REG LC_X11_Y12_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y12_N1; Fanout = 1; REG Node = 'SegmentDisplay:inst5\|mode_out\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|mode_out[0] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.667 ns) + CELL(1.879 ns) 5.546 ns mode_out\[0\] 2 PIN PIN_T17 0 " "Info: 2: + IC(3.667 ns) + CELL(1.879 ns) = 5.546 ns; Loc. = PIN_T17; Fanout = 0; PIN Node = 'mode_out\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { SegmentDisplay:inst5|mode_out[0] mode_out[0] } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 136 1152 1328 152 "mode_out\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 33.88 % ) " "Info: Total cell delay = 1.879 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.667 ns ( 66.12 % ) " "Info: Total interconnect delay = 3.667 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { SegmentDisplay:inst5|mode_out[0] mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { SegmentDisplay:inst5|mode_out[0] {} mode_out[0] {} } { 0.000ns 3.667ns } { 0.000ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|mode_out[0] {} } { 0.000ns 0.000ns 0.858ns 3.112ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.546 ns" { SegmentDisplay:inst5|mode_out[0] mode_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.546 ns" { SegmentDisplay:inst5|mode_out[0] {} mode_out[0] {} } { 0.000ns 3.667ns } { 0.000ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "AlarmLogic:inst3\|AlarmClock sw2 clk 4.814 ns register " "Info: th for register \"AlarmLogic:inst3\|AlarmClock\" (data pin = \"sw2\", clock pin = \"clk\") is 4.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.972 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.827 ns) 6.923 ns MasterSelect:inst\|sw0_node 3 REG LC_X8_Y14_N2 2 " "Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X8_Y14_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.914 ns) + CELL(0.827 ns) 11.664 ns MasterSelect:inst\|mode\[1\] 4 REG LC_X18_Y6_N9 76 " "Info: 4: + IC(3.914 ns) + CELL(0.827 ns) = 11.664 ns; Loc. = LC_X18_Y6_N9; Fanout = 76; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.741 ns" { MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.390 ns) 13.570 ns DigitalClock:inst4\|Equal0~49 5 COMB LC_X21_Y8_N4 14 " "Info: 5: + IC(1.516 ns) + CELL(0.390 ns) = 13.570 ns; Loc. = LC_X21_Y8_N4; Fanout = 14; COMB Node = 'DigitalClock:inst4\|Equal0~49'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~49 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 13.972 ns AlarmLogic:inst3\|AlarmClock 6 REG LC_X21_Y8_N5 17 " "Info: 6: + IC(0.301 ns) + CELL(0.101 ns) = 13.972 ns; Loc. = LC_X21_Y8_N5; Fanout = 17; REG Node = 'AlarmLogic:inst3\|AlarmClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { DigitalClock:inst4|Equal0~49 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.271 ns ( 30.57 % ) " "Info: Total cell delay = 4.271 ns ( 30.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.701 ns ( 69.43 % ) " "Info: Total interconnect delay = 9.701 ns ( 69.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~49 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~49 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.516ns 0.301ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.101ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.158 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 25 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.946 ns) + CELL(0.258 ns) 8.503 ns AlarmLogic:inst3\|AlarmClock~8 2 COMB LC_X21_Y8_N2 1 " "Info: 2: + IC(6.946 ns) + CELL(0.258 ns) = 8.503 ns; Loc. = LC_X21_Y8_N2; Fanout = 1; COMB Node = 'AlarmLogic:inst3\|AlarmClock~8'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.204 ns" { sw2 AlarmLogic:inst3|AlarmClock~8 } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.258 ns) 9.158 ns AlarmLogic:inst3\|AlarmClock 3 REG LC_X21_Y8_N5 17 " "Info: 3: + IC(0.397 ns) + CELL(0.258 ns) = 9.158 ns; Loc. = LC_X21_Y8_N5; Fanout = 17; REG Node = 'AlarmLogic:inst3\|AlarmClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { AlarmLogic:inst3|AlarmClock~8 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.815 ns ( 19.82 % ) " "Info: Total cell delay = 1.815 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.343 ns ( 80.18 % ) " "Info: Total interconnect delay = 7.343 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { sw2 AlarmLogic:inst3|AlarmClock~8 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { sw2 {} sw2~out0 {} AlarmLogic:inst3|AlarmClock~8 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 6.946ns 0.397ns } { 0.000ns 1.299ns 0.258ns 0.258ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.972 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~49 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.972 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~49 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.914ns 1.516ns 0.301ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.390ns 0.101ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { sw2 AlarmLogic:inst3|AlarmClock~8 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { sw2 {} sw2~out0 {} AlarmLogic:inst3|AlarmClock~8 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 6.946ns 0.397ns } { 0.000ns 1.299ns 0.258ns 0.258ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 22:31:46 2009 " "Info: Processing ended: Sat Jan 10 22:31:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
