$date
	Wed Jan 31 15:30:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module f_adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c1 $end
$var wire 1 $ c2 $end
$var wire 1 % cin $end
$var wire 1 & cout $end
$var wire 1 ' s1 $end
$var wire 1 ( sum $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
z%
x$
x#
z"
z!
$end
#7
