{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741629572826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741629572829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 10:59:32 2025 " "Processing started: Mon Mar 10 10:59:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741629572829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629572829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l6part4 -c l6part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l6part4 -c l6part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629572829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741629572998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741629572998 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "l6part4.v(91) " "Verilog HDL information at l6part4.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741629576610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE l6part4.v(2) " "Verilog HDL Declaration information at l6part4.v(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741629576610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "l6part4.v 1 1 " "Using design file l6part4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 l6part4 " "Found entity 1: l6part4" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741629576610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741629576610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mac3Out l6part4.v(61) " "Verilog HDL Implicit Net warning at l6part4.v(61): created implicit net for \"mac3Out\"" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741629576610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mac4Out l6part4.v(69) " "Verilog HDL Implicit Net warning at l6part4.v(69): created implicit net for \"mac4Out\"" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741629576610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "l6part4 " "Elaborating entity \"l6part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741629576612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 l6part4.v(106) " "Verilog HDL assignment warning at l6part4.v(106): truncated value with size 32 to match size of target (11)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629576615 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(133) " "Verilog HDL assignment warning at l6part4.v(133): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629576616 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(139) " "Verilog HDL assignment warning at l6part4.v(139): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629576616 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(145) " "Verilog HDL assignment warning at l6part4.v(145): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629576616 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(159) " "Verilog HDL assignment warning at l6part4.v(159): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629576616 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(160) " "Verilog HDL assignment warning at l6part4.v(160): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629576616 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.data_a 0 l6part4.v(28) " "Net \"memA.data_a\" at l6part4.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629576618 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.waddr_a 0 l6part4.v(28) " "Net \"memA.waddr_a\" at l6part4.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629576618 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.data_a 0 l6part4.v(29) " "Net \"memB.data_a\" at l6part4.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629576618 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.waddr_a 0 l6part4.v(29) " "Net \"memB.waddr_a\" at l6part4.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629576618 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.we_a 0 l6part4.v(28) " "Net \"memA.we_a\" at l6part4.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629576618 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.we_a 0 l6part4.v(29) " "Net \"memB.we_a\" at l6part4.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629576618 "|l6part4"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAMOUTPUT RAMOUTPUT " "Node instance \"RAMOUTPUT\" instantiates undefined entity \"RAMOUTPUT\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "l6part4.v" "RAMOUTPUT" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1741629576653 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mac1 MAC " "Node instance \"mac1\" instantiates undefined entity \"MAC\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "l6part4.v" "mac1" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 46 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1741629576653 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mac2 MAC " "Node instance \"mac2\" instantiates undefined entity \"MAC\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "l6part4.v" "mac2" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1741629576653 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mac3 MAC " "Node instance \"mac3\" instantiates undefined entity \"MAC\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "l6part4.v" "mac3" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1741629576653 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mac4 MAC " "Node instance \"mac4\" instantiates undefined entity \"MAC\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "l6part4.v" "mac4" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1741629576653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EEC 180/Lab6/synthesis/Part4/l6part4.map.smsg " "Generated suppressed messages file C:/EEC 180/Lab6/synthesis/Part4/l6part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629576667 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741629576688 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 10 10:59:36 2025 " "Processing ended: Mon Mar 10 10:59:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741629576688 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741629576688 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741629576688 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629576688 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629577253 ""}
