// Seed: 4023809719
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output supply1 id_4;
  input wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  always @(id_1[1] or id_4++
  )
  begin : LABEL_0
    fork
      id_11;
      id_12(id_11);
    join_none
  end
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
