Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 11:53:52 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    58          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (149)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (149)
--------------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.778        0.000                      0                  165        0.162        0.000                      0                  165        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.778        0.000                      0                  165        0.162        0.000                      0                  165        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.822ns (54.073%)  route 2.397ns (45.927%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.391 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.391    counter_reg[20]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.801ns (53.888%)  route 2.397ns (46.112%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.370 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.370    counter_reg[20]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.727ns (53.222%)  route 2.397ns (46.778%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.296 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.296    counter_reg[20]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 2.711ns (53.075%)  route 2.397ns (46.925%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    counter_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.280 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.280    counter_reg[20]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    14.883    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.168    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.708ns (53.047%)  route 2.397ns (46.953%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.277 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.277    counter_reg[16]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 2.687ns (52.853%)  route 2.397ns (47.146%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.256 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.256    counter_reg[16]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 2.613ns (52.157%)  route 2.397ns (47.843%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.182 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.182    counter_reg[16]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.597ns (52.004%)  route 2.397ns (47.996%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.943    counter_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.166 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.166    counter_reg[16]_i_1_n_7
    SLICE_X0Y28          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.167    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.594ns (51.975%)  route 2.397ns (48.025%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.163 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.163    counter_reg[12]_i_1_n_6
    SLICE_X0Y27          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 2.573ns (51.772%)  route 2.397ns (48.228%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.854     6.482    spi_master_inst/counter_reg[3]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.606    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.270    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.534     8.918    spi_master_inst_n_3
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.124     9.042 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.042    counter[0]_i_6_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.592 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.601    counter_reg[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    counter_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    counter_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.142 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.142    counter_reg[12]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  5.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 spi_master_inst/busy_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    spi_master_inst/CLK
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/busy_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  spi_master_inst/busy_int_reg/Q
                         net (fo=3, routed)           0.109     1.751    spi_master_inst/spi_busy
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    spi_master_inst_n_4
    SLICE_X2Y28          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.014    Clock100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.120     1.633    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_master_inst/busy_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    spi_master_inst/CLK
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/busy_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  spi_master_inst/busy_int_reg/Q
                         net (fo=3, routed)           0.113     1.755    spi_master_inst/spi_busy
    SLICE_X2Y28          LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    spi_master_inst_n_2
    SLICE_X2Y28          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.014    Clock100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121     1.634    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.097     1.736    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.057     1.568    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 spi_start_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/busy_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    Clock100MHz_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  spi_start_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  spi_start_pulse_reg/Q
                         net (fo=3, routed)           0.063     1.728    spi_master_inst/start
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.773 r  spi_master_inst/busy_int_i_1/O
                         net (fo=1, routed)           0.000     1.773    spi_master_inst/busy_int_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/busy_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.014    spi_master_inst/CLK
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/busy_int_reg/C
                         clock pessimism             -0.501     1.513    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091     1.604    spi_master_inst/busy_int_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  lcd_clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  lcd_clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.122     1.741    lcd_clk_cnt_reg[19]
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.786    lcd_reset_i_1_n_0
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.833     1.991    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.120     1.612    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=7, routed)           0.110     1.749    spi_master_inst/busy_int
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.048     1.797 r  spi_master_inst/FSM_onehot_next_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.797    spi_master_inst/FSM_onehot_next_state[3]_i_2_n_0
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.107     1.618    spi_master_inst/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=7, routed)           0.110     1.749    spi_master_inst/busy_int
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.794 r  spi_master_inst/FSM_onehot_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    spi_master_inst/FSM_onehot_next_state[2]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.091     1.602    spi_master_inst/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.558     1.471    spi_master_inst/CLK
    SLICE_X8Y28          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     1.752    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X9Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.826     1.984    spi_master_inst/CLK
    SLICE_X9Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.071     1.555    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  spi_master_inst/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.105     1.731    spi_master_inst/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X6Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X6Y28          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.005     1.517    spi_master_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.197%)  route 0.128ns (40.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.558     1.471    spi_master_inst/CLK
    SLICE_X9Y28          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  spi_master_inst/clk_div_counter_reg[1]/Q
                         net (fo=7, routed)           0.128     1.741    spi_master_inst/clk_div_counter[1]
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.786 r  spi_master_inst/clk_div_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    spi_master_inst/clk_div_counter_0[1]
    SLICE_X9Y28          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.826     1.984    spi_master_inst/CLK
    SLICE_X9Y28          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.091     1.562    spi_master_inst/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.064ns  (logic 12.373ns (30.131%)  route 28.691ns (69.869%))
  Logic Levels:           40  (CARRY4=22 FDRE=1 LUT2=2 LUT3=5 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.862     3.321    U2/temperature_int_reg[1]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.153     3.474 r  U2/znak[3]_i_446/O
                         net (fo=4, routed)           1.106     4.580    U2/znak[3]_i_446_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     5.187 r  U2/znak_reg[1]_i_314/CO[3]
                         net (fo=1, routed)           0.000     5.187    U2/znak_reg[1]_i_314_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  U2/znak_reg[1]_i_141/CO[3]
                         net (fo=1, routed)           0.000     5.304    U2/znak_reg[1]_i_141_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.421 r  U2/znak_reg[1]_i_59/CO[3]
                         net (fo=40, routed)          2.195     7.616    U2/znak_reg[1]_i_59_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.196 r  U2/znak_reg[1]_i_356/CO[3]
                         net (fo=7, routed)           1.172     9.368    U2/znak_reg[1]_i_356_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.960 r  U2/znak_reg[1]_i_190/CO[2]
                         net (fo=20, routed)          1.018    10.978    U2/znak_reg[1]_i_190_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.339    11.317 r  U2/znak[1]_i_505/O
                         net (fo=2, routed)           0.833    12.151    U2/znak[1]_i_505_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.356    12.507 r  U2/znak[1]_i_335/O
                         net (fo=2, routed)           0.659    13.165    U2/znak[1]_i_335_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.348    13.513 r  U2/znak[1]_i_339/O
                         net (fo=1, routed)           0.000    13.513    U2/znak[1]_i_339_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.914 r  U2/znak_reg[1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.914    U2/znak_reg[1]_i_178_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.153 r  U2/znak_reg[1]_i_79/O[2]
                         net (fo=8, routed)           2.159    16.312    U2/znak_reg[1]_i_79_n_5
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.302    16.614 r  U2/znak[1]_i_175/O
                         net (fo=1, routed)           0.000    16.614    U2/znak[1]_i_175_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.994 r  U2/znak_reg[1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.994    U2/znak_reg[1]_i_75_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.233 r  U2/znak_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.960    18.192    U2/znak_reg[1]_i_32_n_5
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.301    18.493 r  U2/znak[1]_i_71/O
                         net (fo=1, routed)           0.000    18.493    U2/znak[1]_i_71_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.894 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.894    U2/znak_reg[1]_i_29_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.165 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          2.654    21.819    U2/znak_reg[1]_i_15_n_3
    SLICE_X6Y39          LUT3 (Prop_lut3_I0_O)        0.399    22.218 r  U2/znak[1]_i_411/O
                         net (fo=78, routed)          2.163    24.382    U2/znak[1]_i_411_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.328    24.710 r  U2/znak[1]_i_380/O
                         net (fo=2, routed)           1.223    25.933    U2/znak[1]_i_380_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.318 r  U2/znak_reg[1]_i_631/CO[3]
                         net (fo=1, routed)           0.000    26.318    U2/znak_reg[1]_i_631_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.432 r  U2/znak_reg[1]_i_531/CO[3]
                         net (fo=1, routed)           0.000    26.432    U2/znak_reg[1]_i_531_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.546 r  U2/znak_reg[1]_i_375/CO[3]
                         net (fo=1, routed)           0.000    26.546    U2/znak_reg[1]_i_375_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.660 r  U2/znak_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    26.660    U2/znak_reg[1]_i_210_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.899 r  U2/znak_reg[1]_i_440/O[2]
                         net (fo=4, routed)           1.009    27.908    U2/znak_reg[1]_i_440_n_5
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.302    28.210 r  U2/znak[1]_i_240/O
                         net (fo=1, routed)           0.684    28.894    U2/znak[1]_i_240_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.292 r  U2/znak_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    29.292    U2/znak_reg[1]_i_103_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.626 r  U2/znak_reg[1]_i_109/O[1]
                         net (fo=3, routed)           1.569    31.195    U2/znak_reg[1]_i_109_n_6
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.303    31.498 r  U2/znak[1]_i_108/O
                         net (fo=2, routed)           0.857    32.355    U2/znak[1]_i_108_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.152    32.507 r  U2/znak[1]_i_86/O
                         net (fo=2, routed)           0.869    33.375    U2/znak[1]_i_86_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.332    33.707 r  U2/znak[1]_i_89/O
                         net (fo=1, routed)           0.000    33.707    U2/znak[1]_i_89_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.131 r  U2/znak_reg[1]_i_35/O[1]
                         net (fo=2, routed)           0.823    34.954    U2/znak_reg[1]_i_35_n_6
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.303    35.257 r  U2/znak[1]_i_37/O
                         net (fo=1, routed)           0.000    35.257    U2/znak[1]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.484 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           1.344    36.829    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.303    37.132 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    37.132    U2/znak[1]_i_10_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.533 r  U2/znak_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.533    U2/znak_reg[1]_i_5_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.755 r  U2/znak_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.307    39.061    U2/znak_reg[3]_i_16_n_7
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.327    39.388 r  U2/znak[3]_i_8/O
                         net (fo=1, routed)           0.792    40.181    U2/znak[3]_i_8_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.326    40.507 r  U2/znak[3]_i_3/O
                         net (fo=1, routed)           0.433    40.940    U2/znak[3]_i_3_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124    41.064 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    41.064    U2/p_1_in[3]
    SLICE_X13Y36         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.962ns  (logic 12.143ns (29.644%)  route 28.819ns (70.356%))
  Logic Levels:           40  (CARRY4=22 FDRE=1 LUT2=2 LUT3=5 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.862     3.321    U2/temperature_int_reg[1]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.153     3.474 r  U2/znak[3]_i_446/O
                         net (fo=4, routed)           1.106     4.580    U2/znak[3]_i_446_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     5.187 r  U2/znak_reg[1]_i_314/CO[3]
                         net (fo=1, routed)           0.000     5.187    U2/znak_reg[1]_i_314_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  U2/znak_reg[1]_i_141/CO[3]
                         net (fo=1, routed)           0.000     5.304    U2/znak_reg[1]_i_141_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.421 r  U2/znak_reg[1]_i_59/CO[3]
                         net (fo=40, routed)          2.195     7.616    U2/znak_reg[1]_i_59_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.196 r  U2/znak_reg[1]_i_356/CO[3]
                         net (fo=7, routed)           1.172     9.368    U2/znak_reg[1]_i_356_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.960 r  U2/znak_reg[1]_i_190/CO[2]
                         net (fo=20, routed)          1.018    10.978    U2/znak_reg[1]_i_190_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.339    11.317 r  U2/znak[1]_i_505/O
                         net (fo=2, routed)           0.833    12.151    U2/znak[1]_i_505_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.356    12.507 r  U2/znak[1]_i_335/O
                         net (fo=2, routed)           0.659    13.165    U2/znak[1]_i_335_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.348    13.513 r  U2/znak[1]_i_339/O
                         net (fo=1, routed)           0.000    13.513    U2/znak[1]_i_339_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.914 r  U2/znak_reg[1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.914    U2/znak_reg[1]_i_178_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.153 r  U2/znak_reg[1]_i_79/O[2]
                         net (fo=8, routed)           2.159    16.312    U2/znak_reg[1]_i_79_n_5
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.302    16.614 r  U2/znak[1]_i_175/O
                         net (fo=1, routed)           0.000    16.614    U2/znak[1]_i_175_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.994 r  U2/znak_reg[1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.994    U2/znak_reg[1]_i_75_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.233 r  U2/znak_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.960    18.192    U2/znak_reg[1]_i_32_n_5
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.301    18.493 r  U2/znak[1]_i_71/O
                         net (fo=1, routed)           0.000    18.493    U2/znak[1]_i_71_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.894 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.894    U2/znak_reg[1]_i_29_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.165 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          2.654    21.819    U2/znak_reg[1]_i_15_n_3
    SLICE_X6Y39          LUT3 (Prop_lut3_I0_O)        0.399    22.218 r  U2/znak[1]_i_411/O
                         net (fo=78, routed)          2.163    24.382    U2/znak[1]_i_411_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.328    24.710 r  U2/znak[1]_i_380/O
                         net (fo=2, routed)           1.223    25.933    U2/znak[1]_i_380_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.318 r  U2/znak_reg[1]_i_631/CO[3]
                         net (fo=1, routed)           0.000    26.318    U2/znak_reg[1]_i_631_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.432 r  U2/znak_reg[1]_i_531/CO[3]
                         net (fo=1, routed)           0.000    26.432    U2/znak_reg[1]_i_531_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.546 r  U2/znak_reg[1]_i_375/CO[3]
                         net (fo=1, routed)           0.000    26.546    U2/znak_reg[1]_i_375_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.660 r  U2/znak_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    26.660    U2/znak_reg[1]_i_210_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.899 r  U2/znak_reg[1]_i_440/O[2]
                         net (fo=4, routed)           1.009    27.908    U2/znak_reg[1]_i_440_n_5
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.302    28.210 r  U2/znak[1]_i_240/O
                         net (fo=1, routed)           0.684    28.894    U2/znak[1]_i_240_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.292 r  U2/znak_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    29.292    U2/znak_reg[1]_i_103_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.626 r  U2/znak_reg[1]_i_109/O[1]
                         net (fo=3, routed)           1.569    31.195    U2/znak_reg[1]_i_109_n_6
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.303    31.498 r  U2/znak[1]_i_108/O
                         net (fo=2, routed)           0.857    32.355    U2/znak[1]_i_108_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.152    32.507 r  U2/znak[1]_i_86/O
                         net (fo=2, routed)           0.869    33.375    U2/znak[1]_i_86_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.332    33.707 r  U2/znak[1]_i_89/O
                         net (fo=1, routed)           0.000    33.707    U2/znak[1]_i_89_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.131 r  U2/znak_reg[1]_i_35/O[1]
                         net (fo=2, routed)           0.823    34.954    U2/znak_reg[1]_i_35_n_6
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.303    35.257 r  U2/znak[1]_i_37/O
                         net (fo=1, routed)           0.000    35.257    U2/znak[1]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.484 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           1.344    36.829    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.303    37.132 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    37.132    U2/znak[1]_i_10_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.533 r  U2/znak_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.533    U2/znak_reg[1]_i_5_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.755 r  U2/znak_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.307    39.061    U2/znak_reg[3]_i_16_n_7
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.299    39.360 r  U2/znak[2]_i_5/O
                         net (fo=1, routed)           0.835    40.196    U2/znak[2]_i_5_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.124    40.320 r  U2/znak[2]_i_3/O
                         net (fo=1, routed)           0.519    40.838    U2/znak[2]_i_3_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I4_O)        0.124    40.962 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    40.962    U2/p_1_in[2]
    SLICE_X13Y35         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.158ns  (logic 12.143ns (30.238%)  route 28.015ns (69.762%))
  Logic Levels:           40  (CARRY4=22 FDRE=1 LUT2=2 LUT3=5 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.862     3.321    U2/temperature_int_reg[1]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.153     3.474 r  U2/znak[3]_i_446/O
                         net (fo=4, routed)           1.106     4.580    U2/znak[3]_i_446_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     5.187 r  U2/znak_reg[1]_i_314/CO[3]
                         net (fo=1, routed)           0.000     5.187    U2/znak_reg[1]_i_314_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  U2/znak_reg[1]_i_141/CO[3]
                         net (fo=1, routed)           0.000     5.304    U2/znak_reg[1]_i_141_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.421 r  U2/znak_reg[1]_i_59/CO[3]
                         net (fo=40, routed)          2.195     7.616    U2/znak_reg[1]_i_59_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.196 r  U2/znak_reg[1]_i_356/CO[3]
                         net (fo=7, routed)           1.172     9.368    U2/znak_reg[1]_i_356_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.960 r  U2/znak_reg[1]_i_190/CO[2]
                         net (fo=20, routed)          1.018    10.978    U2/znak_reg[1]_i_190_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.339    11.317 r  U2/znak[1]_i_505/O
                         net (fo=2, routed)           0.833    12.151    U2/znak[1]_i_505_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.356    12.507 r  U2/znak[1]_i_335/O
                         net (fo=2, routed)           0.659    13.165    U2/znak[1]_i_335_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.348    13.513 r  U2/znak[1]_i_339/O
                         net (fo=1, routed)           0.000    13.513    U2/znak[1]_i_339_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.914 r  U2/znak_reg[1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.914    U2/znak_reg[1]_i_178_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.153 r  U2/znak_reg[1]_i_79/O[2]
                         net (fo=8, routed)           2.159    16.312    U2/znak_reg[1]_i_79_n_5
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.302    16.614 r  U2/znak[1]_i_175/O
                         net (fo=1, routed)           0.000    16.614    U2/znak[1]_i_175_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.994 r  U2/znak_reg[1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.994    U2/znak_reg[1]_i_75_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.233 r  U2/znak_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.960    18.192    U2/znak_reg[1]_i_32_n_5
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.301    18.493 r  U2/znak[1]_i_71/O
                         net (fo=1, routed)           0.000    18.493    U2/znak[1]_i_71_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.894 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.894    U2/znak_reg[1]_i_29_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.165 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          2.654    21.819    U2/znak_reg[1]_i_15_n_3
    SLICE_X6Y39          LUT3 (Prop_lut3_I0_O)        0.399    22.218 r  U2/znak[1]_i_411/O
                         net (fo=78, routed)          2.163    24.382    U2/znak[1]_i_411_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.328    24.710 r  U2/znak[1]_i_380/O
                         net (fo=2, routed)           1.223    25.933    U2/znak[1]_i_380_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.318 r  U2/znak_reg[1]_i_631/CO[3]
                         net (fo=1, routed)           0.000    26.318    U2/znak_reg[1]_i_631_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.432 r  U2/znak_reg[1]_i_531/CO[3]
                         net (fo=1, routed)           0.000    26.432    U2/znak_reg[1]_i_531_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.546 r  U2/znak_reg[1]_i_375/CO[3]
                         net (fo=1, routed)           0.000    26.546    U2/znak_reg[1]_i_375_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.660 r  U2/znak_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    26.660    U2/znak_reg[1]_i_210_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.899 r  U2/znak_reg[1]_i_440/O[2]
                         net (fo=4, routed)           1.009    27.908    U2/znak_reg[1]_i_440_n_5
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.302    28.210 r  U2/znak[1]_i_240/O
                         net (fo=1, routed)           0.684    28.894    U2/znak[1]_i_240_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.292 r  U2/znak_reg[1]_i_103/CO[3]
                         net (fo=1, routed)           0.000    29.292    U2/znak_reg[1]_i_103_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.626 r  U2/znak_reg[1]_i_109/O[1]
                         net (fo=3, routed)           1.569    31.195    U2/znak_reg[1]_i_109_n_6
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.303    31.498 r  U2/znak[1]_i_108/O
                         net (fo=2, routed)           0.857    32.355    U2/znak[1]_i_108_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.152    32.507 r  U2/znak[1]_i_86/O
                         net (fo=2, routed)           0.869    33.375    U2/znak[1]_i_86_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.332    33.707 r  U2/znak[1]_i_89/O
                         net (fo=1, routed)           0.000    33.707    U2/znak[1]_i_89_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.131 r  U2/znak_reg[1]_i_35/O[1]
                         net (fo=2, routed)           0.823    34.954    U2/znak_reg[1]_i_35_n_6
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.303    35.257 r  U2/znak[1]_i_37/O
                         net (fo=1, routed)           0.000    35.257    U2/znak[1]_i_37_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    35.484 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           1.344    36.829    U2/znak_reg[1]_i_18_n_6
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.303    37.132 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    37.132    U2/znak[1]_i_10_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.533 r  U2/znak_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.533    U2/znak_reg[1]_i_5_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.755 r  U2/znak_reg[3]_i_16/O[0]
                         net (fo=3, routed)           0.885    38.640    U2/znak_reg[3]_i_16_n_7
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.299    38.939 r  U2/znak[1]_i_6/O
                         net (fo=1, routed)           0.667    39.606    U2/znak[1]_i_6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.124    39.730 r  U2/znak[1]_i_3/O
                         net (fo=1, routed)           0.304    40.034    U2/znak[1]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I4_O)        0.124    40.158 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    40.158    U2/p_1_in[1]
    SLICE_X11Y35         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.716ns  (logic 7.369ns (28.656%)  route 18.347ns (71.344%))
  Logic Levels:           23  (CARRY4=12 FDRE=1 LUT2=1 LUT3=3 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  U2/temperature_int_reg[1]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[1]/Q
                         net (fo=87, routed)          2.862     3.321    U2/temperature_int_reg[1]
    SLICE_X7Y32          LUT3 (Prop_lut3_I1_O)        0.153     3.474 r  U2/znak[3]_i_446/O
                         net (fo=4, routed)           1.106     4.580    U2/znak[3]_i_446_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     5.187 r  U2/znak_reg[1]_i_314/CO[3]
                         net (fo=1, routed)           0.000     5.187    U2/znak_reg[1]_i_314_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.304 r  U2/znak_reg[1]_i_141/CO[3]
                         net (fo=1, routed)           0.000     5.304    U2/znak_reg[1]_i_141_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.421 r  U2/znak_reg[1]_i_59/CO[3]
                         net (fo=40, routed)          2.195     7.616    U2/znak_reg[1]_i_59_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.196 r  U2/znak_reg[1]_i_356/CO[3]
                         net (fo=7, routed)           1.172     9.368    U2/znak_reg[1]_i_356_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.960 r  U2/znak_reg[1]_i_190/CO[2]
                         net (fo=20, routed)          1.018    10.978    U2/znak_reg[1]_i_190_n_1
    SLICE_X10Y47         LUT3 (Prop_lut3_I0_O)        0.339    11.317 r  U2/znak[1]_i_505/O
                         net (fo=2, routed)           0.833    12.151    U2/znak[1]_i_505_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.356    12.507 r  U2/znak[1]_i_335/O
                         net (fo=2, routed)           0.659    13.165    U2/znak[1]_i_335_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.348    13.513 r  U2/znak[1]_i_339/O
                         net (fo=1, routed)           0.000    13.513    U2/znak[1]_i_339_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.914 r  U2/znak_reg[1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.914    U2/znak_reg[1]_i_178_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.153 r  U2/znak_reg[1]_i_79/O[2]
                         net (fo=8, routed)           2.159    16.312    U2/znak_reg[1]_i_79_n_5
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.302    16.614 r  U2/znak[1]_i_175/O
                         net (fo=1, routed)           0.000    16.614    U2/znak[1]_i_175_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.994 r  U2/znak_reg[1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    16.994    U2/znak_reg[1]_i_75_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.233 r  U2/znak_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.960    18.192    U2/znak_reg[1]_i_32_n_5
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.301    18.493 r  U2/znak[1]_i_71/O
                         net (fo=1, routed)           0.000    18.493    U2/znak[1]_i_71_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.894 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.894    U2/znak_reg[1]_i_29_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.165 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          2.642    21.807    U2/znak_reg[1]_i_15_n_3
    SLICE_X5Y39          LUT5 (Prop_lut5_I3_O)        0.373    22.180 r  U2/znak[1]_i_13/O
                         net (fo=1, routed)           0.000    22.180    U2/znak[1]_i_13_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.427 r  U2/znak_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.743    23.171    U2/znak_reg[1]_i_5_n_7
    SLICE_X11Y36         LUT5 (Prop_lut5_I0_O)        0.299    23.470 r  U2/znak[0]_i_3/O
                         net (fo=1, routed)           0.650    24.120    U2/znak[0]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124    24.244 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.737    24.981    U2/znak[0]_i_2_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    25.105 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.611    25.716    U2/p_1_in[0]
    SLICE_X13Y35         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 4.130ns (59.515%)  route 2.810ns (40.485%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.810     3.229    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.711     6.940 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.940    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.002ns (60.903%)  route 2.569ns (39.097%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.569     3.025    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.572 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.572    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.497ns  (logic 4.055ns (62.416%)  route 2.442ns (37.584%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X10Y32         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.442     2.960    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.497 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.497    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 4.003ns (62.184%)  route 2.435ns (37.816%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X13Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           2.435     2.891    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     6.438 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.438    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 3.981ns (64.851%)  route 2.158ns (35.149%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.158     2.614    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.138 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.138    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 4.129ns (68.201%)  route 1.925ns (31.799%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           1.925     2.344    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.710     6.054 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.054    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.209ns (74.341%)  route 0.072ns (25.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U2/char_no_reg[2]/Q
                         net (fo=13, routed)          0.072     0.236    U2/char_no_reg_n_0_[2]
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.281 r  U2/znak[7]_i_2/O
                         net (fo=1, routed)           0.000     0.281    U2/p_1_in[7]
    SLICE_X13Y36         FDCE                                         r  U2/znak_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.226ns (70.988%)  route 0.092ns (29.012%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.092     0.233    U2/state_reg_n_0_[4]
    SLICE_X11Y32         MUXF7 (Prop_muxf7_S_O)       0.085     0.318 r  U2/state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.318    U2/state[4]
    SLICE_X11Y32         FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.209ns (63.606%)  route 0.120ns (36.394%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/state_reg[0]/Q
                         net (fo=31, routed)          0.120     0.284    U2/state_reg_n_0_[0]
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  U2/ready_i_1/O
                         net (fo=1, routed)           0.000     0.329    U2/ready_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  U2/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.191ns (57.286%)  route 0.142ns (42.714%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE                         0.000     0.000 r  U2/znak_reg[3]/C
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U2/znak_reg[3]/Q
                         net (fo=1, routed)           0.142     0.288    U2/znak[3]
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.333 r  U2/LCD_DATA_VALUE[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    U2/LCD_DATA_VALUE[3]
    SLICE_X13Y34         FDCE                                         r  U2/LCD_DATA_VALUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/next_command_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDPE                         0.000     0.000 r  U2/next_command_reg[0]/C
    SLICE_X12Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  U2/next_command_reg[0]/Q
                         net (fo=2, routed)           0.151     0.315    U2/next_command_reg_n_0_[0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    U2/state[0]
    SLICE_X12Y32         FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/LCD_DATA_VALUE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.191ns (50.240%)  route 0.189ns (49.760%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDPE                         0.000     0.000 r  U2/znak_reg[5]/C
    SLICE_X11Y35         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  U2/znak_reg[5]/Q
                         net (fo=1, routed)           0.189     0.335    U2/znak[5]
    SLICE_X11Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.380 r  U2/LCD_DATA_VALUE[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    U2/LCD_DATA_VALUE[5]
    SLICE_X11Y34         FDCE                                         r  U2/LCD_DATA_VALUE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.813%)  route 0.195ns (51.187%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[6]/C
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[6]/Q
                         net (fo=1, routed)           0.195     0.336    U2/data0[2]
    SLICE_X13Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.381 r  U2/LCD_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    U2/LCD_DATA[2]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  U2/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.187ns (49.035%)  route 0.194ns (50.965%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[1]/C
    SLICE_X11Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.194     0.335    U2/LCD_DATA_VALUE_reg_n_0_[1]
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.046     0.381 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    U2/LCD_DATA[1]_i_1_n_0
    SLICE_X9Y33          FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/next_command_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.608%)  route 0.197ns (51.392%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDPE                         0.000     0.000 r  U2/line_no_reg[0]/C
    SLICE_X11Y33         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  U2/line_no_reg[0]/Q
                         net (fo=14, routed)          0.197     0.338    U2/line_no_reg_n_0_[0]
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  U2/next_command[4]_i_2/O
                         net (fo=1, routed)           0.000     0.383    U2/next_command[4]
    SLICE_X12Y33         FDCE                                         r  U2/next_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.191ns (49.717%)  route 0.193ns (50.283%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE                         0.000     0.000 r  U2/znak_reg[6]/C
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U2/znak_reg[6]/Q
                         net (fo=1, routed)           0.193     0.339    U2/znak[6]
    SLICE_X13Y34         LUT4 (Prop_lut4_I1_O)        0.045     0.384 r  U2/LCD_DATA_VALUE[6]_i_1/O
                         net (fo=1, routed)           0.000     0.384    U2/LCD_DATA_VALUE[6]
    SLICE_X13Y34         FDCE                                         r  U2/LCD_DATA_VALUE_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 3.992ns (64.788%)  route 2.170ns (35.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    spi_master_inst/CLK
    SLICE_X7Y28          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           2.170     7.801    SPI_SCK_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    11.337 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.337    SPI_SCK
    U18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 4.047ns (68.793%)  route 1.836ns (31.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.620     5.172    spi_master_inst/CLK
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           1.836     7.526    SPI_SS_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.054 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.054    SPI_SS
    R17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.245ns  (logic 0.642ns (19.782%)  route 2.603ns (80.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.118    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.045     6.681    U2/reset
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.805 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.558     8.363    U2/temperature_int[10]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  U2/temperature_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.244ns  (logic 0.642ns (19.792%)  route 2.602ns (80.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.118    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.045     6.681    U2/reset
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.805 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.557     8.362    U2/temperature_int[10]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  U2/temperature_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.244ns  (logic 0.642ns (19.792%)  route 2.602ns (80.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.118    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.045     6.681    U2/reset
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.805 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.557     8.362    U2/temperature_int[10]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  U2/temperature_int_reg[10]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.244ns  (logic 0.642ns (19.792%)  route 2.602ns (80.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.118    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.045     6.681    U2/reset
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.805 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.557     8.362    U2/temperature_int[10]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  U2/temperature_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.104ns  (logic 0.704ns (22.683%)  route 2.400ns (77.317%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.559     5.111    spi_master_inst/CLK
    SLICE_X9Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.567 f  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=6, routed)           1.173     6.740    U2/Q[4]
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.864 f  U2/temperature_int[10]_i_3/O
                         net (fo=4, routed)           0.590     7.454    spi_master_inst/temperature_int_reg[10]
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     7.578 r  spi_master_inst/temperature_int[10]_rep__0_i_1/O
                         net (fo=1, routed)           0.636     8.214    U2/temperature_int_reg[10]_rep__0_0
    SLICE_X4Y31          FDRE                                         r  U2/temperature_int_reg[10]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.642ns (22.083%)  route 2.265ns (77.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.118    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.045     6.681    U2/reset
    SLICE_X11Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.805 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.220     8.025    U2/temperature_int[10]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  U2/temperature_int_reg[10]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.765ns  (logic 0.704ns (25.457%)  route 2.061ns (74.543%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.559     5.111    spi_master_inst/CLK
    SLICE_X9Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.567 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=6, routed)           1.173     6.740    U2/Q[4]
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.864 r  U2/temperature_int[10]_i_3/O
                         net (fo=4, routed)           0.888     7.752    U2/miso_buffer_reg[9]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.876 r  U2/temperature_int[9]_i_1/O
                         net (fo=1, routed)           0.000     7.876    U2/temperature_int00_in[9]
    SLICE_X2Y31          FDRE                                         r  U2/temperature_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.632ns  (logic 0.642ns (24.388%)  route 1.990ns (75.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.118    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.516     7.151    U2/reset
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.275 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.475     7.750    U2/reset_cnt[3]_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  U2/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    spi_master_inst/CLK
    SLICE_X11Y29         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  spi_master_inst/miso_buffer_reg[3]/Q
                         net (fo=1, routed)           0.112     1.725    U2/Q[1]
    SLICE_X11Y30         FDRE                                         r  U2/temperature_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    spi_master_inst/CLK
    SLICE_X8Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  spi_master_inst/miso_buffer_reg[2]/Q
                         net (fo=1, routed)           0.112     1.748    U2/Q[0]
    SLICE_X8Y30          FDRE                                         r  U2/temperature_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.783%)  route 0.135ns (39.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.474    spi_master_inst/CLK
    SLICE_X8Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  spi_master_inst/miso_buffer_reg[8]/Q
                         net (fo=4, routed)           0.135     1.773    spi_master_inst/miso_buffer_reg[11]_1[6]
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  spi_master_inst/temperature_int[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U2/D[2]
    SLICE_X10Y31         FDRE                                         r  U2/temperature_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.198     1.839    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.198     1.839    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.198     1.839    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.198     1.839    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/char_no_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.198     1.839    U2/reset
    SLICE_X12Y36         FDCE                                         f  U2/char_no_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.198     1.839    U2/reset
    SLICE_X13Y36         FDCE                                         f  U2/znak_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.164ns (45.294%)  route 0.198ns (54.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.477    Clock100MHz_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.198     1.839    U2/reset
    SLICE_X13Y36         FDCE                                         f  U2/znak_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.518ns  (logic 1.491ns (42.384%)  route 2.027ns (57.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          2.027     3.518    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y32          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445     4.817    spi_master_inst/CLK
    SLICE_X9Y32          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.491ns (44.152%)  route 1.886ns (55.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.886     3.377    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X8Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.443     4.815    spi_master_inst/CLK
    SLICE_X8Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.491ns (44.152%)  route 1.886ns (55.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.886     3.377    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.443     4.815    spi_master_inst/CLK
    SLICE_X9Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.218ns  (logic 1.491ns (46.342%)  route 1.726ns (53.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.726     3.218    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.442     4.814    spi_master_inst/CLK
    SLICE_X9Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 1.491ns (48.589%)  route 1.578ns (51.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.578     3.069    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X8Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.442     4.814    spi_master_inst/CLK
    SLICE_X8Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 1.491ns (48.589%)  route 1.578ns (51.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.578     3.069    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.442     4.814    spi_master_inst/CLK
    SLICE_X9Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.026ns  (logic 1.491ns (49.283%)  route 1.535ns (50.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.535     3.026    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X11Y29         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.443     4.815    spi_master_inst/CLK
    SLICE_X11Y29         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.886ns  (logic 1.491ns (51.671%)  route 1.395ns (48.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.395     2.886    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X10Y30         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.443     4.815    spi_master_inst/CLK
    SLICE_X10Y30         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.491ns (57.119%)  route 1.119ns (42.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.119     2.611    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X5Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509     4.881    spi_master_inst/CLK
    SLICE_X5Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.607ns  (logic 1.491ns (57.197%)  route 1.116ns (42.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.116     2.607    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X4Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509     4.881    spi_master_inst/CLK
    SLICE_X4Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.259ns (37.098%)  route 0.439ns (62.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.439     0.698    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X4Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X4Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.259ns (36.087%)  route 0.458ns (63.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.458     0.717    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X5Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.014    spi_master_inst/CLK
    SLICE_X5Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.259ns (29.264%)  route 0.626ns (70.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.626     0.884    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X10Y30         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.986    spi_master_inst/CLK
    SLICE_X10Y30         FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.259ns (27.614%)  route 0.679ns (72.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.679     0.937    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X11Y29         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.985    spi_master_inst/CLK
    SLICE_X11Y29         FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.259ns (26.862%)  route 0.705ns (73.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.705     0.964    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X8Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.985    spi_master_inst/CLK
    SLICE_X8Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[2]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.259ns (26.862%)  route 0.705ns (73.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.705     0.964    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.827     1.985    spi_master_inst/CLK
    SLICE_X9Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.259ns (25.220%)  route 0.767ns (74.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.767     1.026    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.986    spi_master_inst/CLK
    SLICE_X9Y30          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.532%)  route 0.841ns (76.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.841     1.100    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X8Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.987    spi_master_inst/CLK
    SLICE_X8Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.259ns (23.532%)  route 0.841ns (76.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.841     1.100    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.829     1.987    spi_master_inst/CLK
    SLICE_X9Y31          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.259ns (22.414%)  route 0.896ns (77.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.896     1.155    spi_master_inst/miso_buffer_reg[2]_0[0]
    SLICE_X9Y32          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.830     1.988    spi_master_inst/CLK
    SLICE_X9Y32          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C





