$date
	Sun Jul 21 14:02:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var integer 32 $ i [31:0] $end
$var reg 3 % op [2:0] $end
$scope module a1 $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 3 ( op [2:0] $end
$var reg 8 ) out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111100 )
b0 (
b1010 '
b110010 &
b0 %
b1 $
b1010 #
b110010 "
b111100 !
$end
#10
b101000 )
b101000 !
b10 $
b1 %
b1 (
#20
b11110100 )
b11110100 !
b11 $
b10 %
b10 (
#30
b101 )
b101 !
b100 $
b11 %
b11 (
#40
b111010 )
b111010 !
b101 $
b100 %
b100 (
#50
b10 )
b10 !
b110 $
b101 %
b101 (
#60
b11001101 )
b11001101 !
b111 $
b110 %
b110 (
#70
b111000 )
b111000 !
b1000 $
b111 %
b111 (
#80
