///Register `SYSCFG_ICNR` reader
pub struct R(crate::R<SYSCFG_ICNR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SYSCFG_ICNR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SYSCFG_ICNR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SYSCFG_ICNR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `SYSCFG_ICNR` writer
pub struct W(crate::W<SYSCFG_ICNR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SYSCFG_ICNR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SYSCFG_ICNR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SYSCFG_ICNR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `AXI_M0` reader - AXI_M0
pub type AXI_M0_R = crate::BitReader<bool>;
///Field `AXI_M0` writer - AXI_M0
pub type AXI_M0_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M1` reader - AXI_M1
pub type AXI_M1_R = crate::BitReader<bool>;
///Field `AXI_M1` writer - AXI_M1
pub type AXI_M1_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M2` reader - AXI_M2
pub type AXI_M2_R = crate::BitReader<bool>;
///Field `AXI_M2` writer - AXI_M2
pub type AXI_M2_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M3` reader - AXI_M3
pub type AXI_M3_R = crate::BitReader<bool>;
///Field `AXI_M3` writer - AXI_M3
pub type AXI_M3_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M5` reader - AXI_M5
pub type AXI_M5_R = crate::BitReader<bool>;
///Field `AXI_M5` writer - AXI_M5
pub type AXI_M5_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M6` reader - AXI_M6
pub type AXI_M6_R = crate::BitReader<bool>;
///Field `AXI_M6` writer - AXI_M6
pub type AXI_M6_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M7` reader - AXI_M7
pub type AXI_M7_R = crate::BitReader<bool>;
///Field `AXI_M7` writer - AXI_M7
pub type AXI_M7_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M8` reader - AXI_M8
pub type AXI_M8_R = crate::BitReader<bool>;
///Field `AXI_M8` writer - AXI_M8
pub type AXI_M8_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M9` reader - AXI_M9
pub type AXI_M9_R = crate::BitReader<bool>;
///Field `AXI_M9` writer - AXI_M9
pub type AXI_M9_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
///Field `AXI_M10` reader - AXI_M10
pub type AXI_M10_R = crate::BitReader<bool>;
///Field `AXI_M10` writer - AXI_M10
pub type AXI_M10_W<'a, const O: u8> = crate::BitWriter<'a, u32, SYSCFG_ICNR_SPEC, bool, O>;
impl R {
    ///Bit 0 - AXI_M0
    #[inline(always)]
    pub fn axi_m0(&self) -> AXI_M0_R {
        AXI_M0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - AXI_M1
    #[inline(always)]
    pub fn axi_m1(&self) -> AXI_M1_R {
        AXI_M1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - AXI_M2
    #[inline(always)]
    pub fn axi_m2(&self) -> AXI_M2_R {
        AXI_M2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - AXI_M3
    #[inline(always)]
    pub fn axi_m3(&self) -> AXI_M3_R {
        AXI_M3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 5 - AXI_M5
    #[inline(always)]
    pub fn axi_m5(&self) -> AXI_M5_R {
        AXI_M5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - AXI_M6
    #[inline(always)]
    pub fn axi_m6(&self) -> AXI_M6_R {
        AXI_M6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - AXI_M7
    #[inline(always)]
    pub fn axi_m7(&self) -> AXI_M7_R {
        AXI_M7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - AXI_M8
    #[inline(always)]
    pub fn axi_m8(&self) -> AXI_M8_R {
        AXI_M8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - AXI_M9
    #[inline(always)]
    pub fn axi_m9(&self) -> AXI_M9_R {
        AXI_M9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - AXI_M10
    #[inline(always)]
    pub fn axi_m10(&self) -> AXI_M10_R {
        AXI_M10_R::new(((self.bits >> 10) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - AXI_M0
    #[inline(always)]
    #[must_use]
    pub fn axi_m0(&mut self) -> AXI_M0_W<0> {
        AXI_M0_W::new(self)
    }
    ///Bit 1 - AXI_M1
    #[inline(always)]
    #[must_use]
    pub fn axi_m1(&mut self) -> AXI_M1_W<1> {
        AXI_M1_W::new(self)
    }
    ///Bit 2 - AXI_M2
    #[inline(always)]
    #[must_use]
    pub fn axi_m2(&mut self) -> AXI_M2_W<2> {
        AXI_M2_W::new(self)
    }
    ///Bit 3 - AXI_M3
    #[inline(always)]
    #[must_use]
    pub fn axi_m3(&mut self) -> AXI_M3_W<3> {
        AXI_M3_W::new(self)
    }
    ///Bit 5 - AXI_M5
    #[inline(always)]
    #[must_use]
    pub fn axi_m5(&mut self) -> AXI_M5_W<5> {
        AXI_M5_W::new(self)
    }
    ///Bit 6 - AXI_M6
    #[inline(always)]
    #[must_use]
    pub fn axi_m6(&mut self) -> AXI_M6_W<6> {
        AXI_M6_W::new(self)
    }
    ///Bit 7 - AXI_M7
    #[inline(always)]
    #[must_use]
    pub fn axi_m7(&mut self) -> AXI_M7_W<7> {
        AXI_M7_W::new(self)
    }
    ///Bit 8 - AXI_M8
    #[inline(always)]
    #[must_use]
    pub fn axi_m8(&mut self) -> AXI_M8_W<8> {
        AXI_M8_W::new(self)
    }
    ///Bit 9 - AXI_M9
    #[inline(always)]
    #[must_use]
    pub fn axi_m9(&mut self) -> AXI_M9_W<9> {
        AXI_M9_W::new(self)
    }
    ///Bit 10 - AXI_M10
    #[inline(always)]
    #[must_use]
    pub fn axi_m10(&mut self) -> AXI_M10_W<10> {
        AXI_M10_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///SYSCFG interconnect control register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [syscfg_icnr](index.html) module
pub struct SYSCFG_ICNR_SPEC;
impl crate::RegisterSpec for SYSCFG_ICNR_SPEC {
    type Ux = u32;
}
///`read()` method returns [syscfg_icnr::R](R) reader structure
impl crate::Readable for SYSCFG_ICNR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [syscfg_icnr::W](W) writer structure
impl crate::Writable for SYSCFG_ICNR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets SYSCFG_ICNR to value 0
impl crate::Resettable for SYSCFG_ICNR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
