# This is a complex Makefile that automates the build process for a project
# It defines variables, targets, and dependencies to efficiently compile and link the code

# Define the compiler and its flags
CC = gcc
CFLAGS = -Wall -g

# Define the executable name
EXEC = my_program

# Define the directories for source code and object files
SRCDIR = src
OBJDIR = obj

# Define the source files and their corresponding object files
SRCS = $(wildcard $(SRCDIR)/*.c)
OBJS = $(patsubst $(SRCDIR)/%.c, $(OBJDIR)/%.o, $(SRCS))

# Default target for the Makefile
all: $(EXEC)

# Target to compile the source code into object files
$(OBJDIR)/%.o: $(SRCDIR)/%.c
	$(CC) $(CFLAGS) -c $< -o $@

# Target to link the object files into an executable
$(EXEC): $(OBJS)
	$(CC) $(CFLAGS) $^ -o $@

# Target to clean the object files and executable
clean:
	rm -f $(OBJDIR)/*.o $(EXEC)