module wideexpr_00917(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($signed((4'sb1110)&({((1'sb0)^~(1'sb1))&($signed(s1)),(((1'sb0)|(4'b1010))>>((s1)<<<(6'sb101010)))>>>(6'b100011),!(({2{u4}})^~((s7)-(4'b1001))),s3})))<<(u4);
  assign y1 = (+({1{((1'sb1)<<<(4'sb0110))<<((ctrl[3]?1'b0:3'sb000))}}))>>>(s3);
  assign y2 = {1'b1};
  assign y3 = $signed(6'sb011011);
  assign y4 = (ctrl[6]?(6'b000111)<($unsigned(s0)):6'sb001001);
  assign y5 = 1'b1;
  assign y6 = ((ctrl[2]?$signed((5'sb10000)^~(6'sb110101)):s5))^~($signed((s4)<<<((6'sb100101)==(2'sb00))));
  assign y7 = {(1'b1)<=($signed(+(s4))),-(&(s4)),($signed(3'b100))^(4'sb0010)};
endmodule
