# rv_64im

* This project consists of a RISC-V cpu, which supports I&M extensions of RISC-V ISA.
