library ieee;
use ieee.std_logic_1164.all;

entity modk is
	generic(k : natural := 4;);
	port(clock, reset : in std_logic;
		  Q : out std_logic_vector(k-1 downto 0));

end modk;