
---------- Begin Simulation Statistics ----------
final_tick                               113735519340                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674640                       # Number of bytes of host memory used
host_op_rate                                   266241                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   376.34                       # Real time elapsed on the host
host_tick_rate                              302217104                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113736                       # Number of seconds simulated
sim_ticks                                113735519340                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.705180                       # CPI: cycles per instruction
system.cpu.discardedOps                        189377                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37789906                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.586448                       # IPC: instructions per cycle
system.cpu.numCycles                        170518020                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132728114                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       292536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        594023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          123                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       131707                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         131830                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485833                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735525                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103788                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101814                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906169                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65392                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51428325                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51428325                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51428819                       # number of overall hits
system.cpu.dcache.overall_hits::total        51428819                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       644709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         644709                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       652634                       # number of overall misses
system.cpu.dcache.overall_misses::total        652634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35543047972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35543047972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35543047972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35543047972                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52081453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52081453                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012381                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012531                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55130.373505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55130.373505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54460.919860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54460.919860                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       150352                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3325                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.218647                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       498456                       # number of writebacks
system.cpu.dcache.writebacks::total            498456                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56815                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56815                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56815                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595816                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595816                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33146506971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33146506971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33819541986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33819541986                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011440                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011440                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56381.774556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56381.774556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56761.721716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56761.721716                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40807691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40807691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14428696743                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14428696743                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45622.317883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45622.317883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13985277811                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13985277811                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44312.739417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44312.739417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10620634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10620634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       328445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       328445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21114351229                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21114351229                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64285.805018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64285.805018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19161229160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19161229160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70370.667891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70370.667891                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    673035015                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    673035015                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84957.714592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84957.714592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2018.219293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.316740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2018.219293                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52677345                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52677345                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685765                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024788                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277953                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277953                       # number of overall hits
system.cpu.icache.overall_hits::total        10277953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59611124                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59611124                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59611124                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59611124                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278647                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278647                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278647                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278647                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85894.991354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85894.991354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85894.991354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85894.991354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58685328                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58685328                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58685328                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58685328                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84560.991354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84560.991354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84560.991354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84560.991354                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277953                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59611124                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59611124                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85894.991354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85894.991354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58685328                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58685328                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84560.991354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84560.991354                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.168930                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.730548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.168930                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279341                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 113735519340                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               294872                       # number of demand (read+write) hits
system.l2.demand_hits::total                   294904                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data              294872                       # number of overall hits
system.l2.overall_hits::total                  294904                       # number of overall hits
system.l2.demand_misses::.cpu.inst                662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             300944                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301606                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               662                       # number of overall misses
system.l2.overall_misses::.cpu.data            300944                       # number of overall misses
system.l2.overall_misses::total                301606                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56823731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28414528831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28471352562                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56823731                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28414528831                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28471352562                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595816                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595816                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.505096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.505618                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.505096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.505618                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85836.451662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94417.994148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94399.158379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85836.451662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94417.994148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94399.158379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              211410                       # number of writebacks
system.l2.writebacks::total                    211410                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        300940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301602                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       300940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301602                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47792140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24311670791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24359462931                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47792140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24311670791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24359462931                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.505089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.505611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.505089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.505611                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72193.564955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80785.773879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80766.914447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72193.564955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80785.773879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80766.914447                       # average overall mshr miss latency
system.l2.replacements                         396862                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       498456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           498456                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       498456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       498456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        27389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             93094                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 93094                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          179225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              179225                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17281206285                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17281206285                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.658144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.658144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96421.851221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96421.851221                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       179225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         179225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14836193690                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14836193690                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.658144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.658144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82779.710922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82779.710922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56823731                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56823731                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85836.451662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85836.451662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47792140                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47792140                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72193.564955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72193.564955                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        201778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       121719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          121719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11133322546                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11133322546                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.376260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.376260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91467.417133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91467.417133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       121715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       121715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9475477101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9475477101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.376248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.376248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77849.707111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77849.707111                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8059.525105                       # Cycle average of tags in use
system.l2.tags.total_refs                     1162577                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    405054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.870178                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2440.761246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.053102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5605.710758                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.297944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.684291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5087                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1595024                       # Number of tag accesses
system.l2.tags.data_accesses                  1595024                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    211305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    298564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020116811196                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12434                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12434                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              823305                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199140                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      301602                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     211410                       # Number of write requests accepted
system.mem_ctrls.readBursts                    301602                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211410                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2376                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   105                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                301602                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211410                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  228443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.064581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.211105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.124965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12366     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.12%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           31      0.25%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           15      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12434                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.992601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.954470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.150653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6831     54.94%     54.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              134      1.08%     56.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4360     35.07%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              962      7.74%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              134      1.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12434                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  152064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19302528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13530240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    169.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  113735406617                       # Total gap between requests
system.mem_ctrls.avgGap                     221701.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     19108096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     13522304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 372513.355949476594                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 168004648.951207756996                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 118892533.119548514485                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          662                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       300940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       211410                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18047542                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10782444525                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2775662773515                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27262.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35829.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13129287.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     19260160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19302528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     13530240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     13530240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          662                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       300940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         301602                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       211410                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        211410                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       372513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    169341646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        169714159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       372513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       372513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    118962309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       118962309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    118962309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       372513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    169341646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       288676468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               299226                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              211286                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        13223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        14087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        14612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        14193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        13197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12929                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5190004567                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1496130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10800492067                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17344.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36094.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153513                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             106672                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       250325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.520116                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.732175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   186.558400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       190311     76.03%     76.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        34252     13.68%     89.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4867      1.94%     91.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3065      1.22%     92.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9367      3.74%     96.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          702      0.28%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          617      0.25%     97.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          611      0.24%     97.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6533      2.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       250325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19150464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           13522304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              168.377162                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              118.892533                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       870758700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       462819225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1051143660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     538824060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8978046480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32197691460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16560594240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   60659877825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   533.341547                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42719788805                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3797820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67217910535                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       916576080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       487164150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1085329980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     564088860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8978046480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32033054940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16699235520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   60763496010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   534.252592                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43080183717                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3797820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  66857515623                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             122377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       211410                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81011                       # Transaction distribution
system.membus.trans_dist::ReadExReq            179225                       # Transaction distribution
system.membus.trans_dist::ReadExResp           179225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        122377                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       895625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 895625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     32832768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                32832768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            301602                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  301602    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              301602                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1679875264                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1641549119                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       709866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          280764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272319                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785400                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1786878                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70033408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70083584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          396862                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13530240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           993372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 861142     86.69%     86.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 132107     13.30%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    123      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             993372                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 113735519340                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1459035820                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1388694                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1192230480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
