#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 30 20:38:32 2022
# Process ID: 10176
# Current directory: C:/Users/wwwka/Desktop/my_cnn/denoise
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9320 C:\Users\wwwka\Desktop\my_cnn\denoise\denoise.xpr
# Log file: C:/Users/wwwka/Desktop/my_cnn/denoise/vivado.log
# Journal file: C:/Users/wwwka/Desktop/my_cnn/denoise\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wwwka/Desktop/my_cnn/denoise/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.750 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/input_l8_p6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/weight_inc_0_conv.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/single_conv_wb_wp6_bp12.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/sim/result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/sim/fifo_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/sim/weight_inc_0_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_inc_0_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/acc_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_post
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccnn_top
INFO: [VRFC 10-2458] undeclared symbol dout, assumed default net type wire [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_rp
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ddr_read_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_read_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/dw_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dw_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/main_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_con
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/mul_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/result_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/syn_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xelab -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'dout' [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_inc_0_conv
Compiling module xil_defaultlib.weight(WEI_WIDTH=1248,ADDR_WIDTH...
Compiling module xil_defaultlib.ddr_read_write
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_dram
Compiling module xil_defaultlib.syn_data_fifo
Compiling module xil_defaultlib.dw_block
Compiling module xil_defaultlib.main_con
Compiling module xil_defaultlib.pre_cal_d_default
Compiling module xil_defaultlib.pre_cal_w_default
Compiling module xil_defaultlib.pre_cal_default
Compiling module xil_defaultlib.mul_array_default
Compiling module xil_defaultlib.acc_post_default
Compiling module xil_defaultlib.accumulator_default
Compiling module xil_defaultlib.conv_rp_default
Compiling module xil_defaultlib.conv_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.result
Compiling module xil_defaultlib.result_block
Compiling module xil_defaultlib.ccnn_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 30 21:05:46 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1257.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/system.protoinst" -view {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/u_ccnn_top/u_dw_block/FDMA_SIZE_WIDTH was not found in the design.
WARNING: Simulation object /top_tb/u_ccnn_top/u_dw_block/FADDR_WIDTH was not found in the design.
WARNING: Simulation object /top_tb/u_ccnn_top/u_dw_block/FDMA_SIZE_WIDTH was not found in the design.
WARNING: Simulation object /top_tb/u_ccnn_top/u_dw_block/FADDR_WIDTH was not found in the design.
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_ccnn_top.u_dw_block.u_weight.wei.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.u_ccnn_top.u_result_block.u_r.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.750 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1257.750 ; gain = 0.000
update_compile_order -fileset sources_1
run all
WARNING: [Wavedata 42-489] Can't add object "/top_tb/mem" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_ccnn_top.u_dw_block.u_weight.wei.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.u_ccnn_top.u_result_block.u_r.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_ccnn_top.u_dw_block.u_weight.wei.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.u_ccnn_top.u_result_block.u_r.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.258 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/input_l8_p6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/weight_inc_0_conv.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/single_conv_wb_wp6_bp12.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/sim/result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/sim/fifo_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/sim/weight_inc_0_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_inc_0_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/acc_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_post
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccnn_top
INFO: [VRFC 10-2458] undeclared symbol dout, assumed default net type wire [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_rp
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ddr_read_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_read_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/dw_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dw_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/main_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_con
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/mul_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/result_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/syn_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xelab -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'dout' [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_inc_0_conv
Compiling module xil_defaultlib.weight(WEI_WIDTH=1248,ADDR_WIDTH...
Compiling module xil_defaultlib.ddr_read_write
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_dram
Compiling module xil_defaultlib.syn_data_fifo
Compiling module xil_defaultlib.dw_block
Compiling module xil_defaultlib.main_con
Compiling module xil_defaultlib.pre_cal_d_default
Compiling module xil_defaultlib.pre_cal_w_default
Compiling module xil_defaultlib.pre_cal_default
Compiling module xil_defaultlib.mul_array_default
Compiling module xil_defaultlib.acc_post_default
Compiling module xil_defaultlib.accumulator_default
Compiling module xil_defaultlib.conv_rp_default
Compiling module xil_defaultlib.conv_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.result
Compiling module xil_defaultlib.result_block
Compiling module xil_defaultlib.ccnn_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1370.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/system.protoinst" -view {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_ccnn_top.u_dw_block.u_weight.wei.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.u_ccnn_top.u_result_block.u_r.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim PLLE4_ADV-10] input CLKIN period (20000.000000) and attribute CLKIN_PERIOD (10.000000) are not same. Instance top_tb.u_ccnn_top.u_cw.inst.plle4_adv_inst.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2131.996 ; gain = 761.738
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2131.996 ; gain = 761.738
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2229.930 ; gain = 0.000
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
current_wave_config {top_tb_behav.wcfg}
C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
add_wave {{/top_tb/u_ccnn_top/u_main_con}} 
current_wave_config {top_tb_behav.wcfg}
C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
add_wave {{/top_tb/u_ccnn_top/u_main_con}} 
run all
$finish called at time : 34821 ns : File "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sim_1/new/top_tb.v" Line 46
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2246.723 ; gain = 0.000
run all
run: Time (s): cpu = 00:07:58 ; elapsed = 00:07:51 . Memory (MB): peak = 3174.789 ; gain = 928.066
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 3597.078 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/input_l8_p6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/weight_inc_0_conv.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/single_conv_wb_wp6_bp12.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/sim/result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/sim/fifo_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/sim/weight_inc_0_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_inc_0_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/acc_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_post
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccnn_top
INFO: [VRFC 10-2458] undeclared symbol dout, assumed default net type wire [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_rp
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ddr_read_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_read_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/dw_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dw_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/main_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_con
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/mul_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/result_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/syn_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3597.078 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xelab -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'dout' [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_inc_0_conv
Compiling module xil_defaultlib.weight(WEI_WIDTH=1248,ADDR_WIDTH...
Compiling module xil_defaultlib.ddr_read_write
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_dram
Compiling module xil_defaultlib.syn_data_fifo
Compiling module xil_defaultlib.dw_block
Compiling module xil_defaultlib.main_con
Compiling module xil_defaultlib.pre_cal_d_default
Compiling module xil_defaultlib.pre_cal_w_default
Compiling module xil_defaultlib.pre_cal_default
Compiling module xil_defaultlib.mul_array_default
Compiling module xil_defaultlib.acc_post_default
Compiling module xil_defaultlib.accumulator_default
Compiling module xil_defaultlib.conv_rp_default
Compiling module xil_defaultlib.conv_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.result
Compiling module xil_defaultlib.result_block
Compiling module xil_defaultlib.ccnn_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3597.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/system.protoinst" -view {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/wwwka/Desktop/my_cnn/denoise/vivado_pid10176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/wwwka/Desktop/my_cnn/denoise/vivado_pid10176.debug)
ERROR: [Common 17-190] Invalid Tcl eval of 'close_sim' during processing of event '489'.
ERROR: [Common 17-190] Invalid Tcl eval of 'close_sim' during processing of event '392'.
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_ccnn_top.u_dw_block.u_weight.wei.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.u_ccnn_top.u_result_block.u_r.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim PLLE4_ADV-10] input CLKIN period (20000.000000) and attribute CLKIN_PERIOD (10.000000) are not same. Instance top_tb.u_ccnn_top.u_cw.inst.plle4_adv_inst.
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3597.078 ; gain = 0.000
ERROR: [Common 17-39] 'xsim' failed due to earlier errors.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 3597.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3597.078 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/input_l8_p6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/weight_inc_0_conv.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim/single_conv_wb_wp6_bp12.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/sim/result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/sim/fifo_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/sim/weight_inc_0_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_inc_0_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/acc_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_post
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccnn_top
INFO: [VRFC 10-2458] undeclared symbol dout, assumed default net type wire [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_rp
WARNING: [VRFC 10-8497] literal value 'd4 truncated to fit in 2 bits [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/conv_rp.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ddr_read_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_read_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/dw_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dw_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/main_con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_con
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/mul_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/pre_cal_w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_cal_w
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/result_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/syn_data_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3597.078 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
"xelab -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c7a49ae199e045d19c3c68de7c2147fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L fifo_generator_v13_2_5 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'dout' [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/new/ccnn_top.v:230]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=8,CLKIN_...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_inc_0_conv
Compiling module xil_defaultlib.weight(WEI_WIDTH=1248,ADDR_WIDTH...
Compiling module xil_defaultlib.ddr_read_write
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_dram
Compiling module xil_defaultlib.syn_data_fifo
Compiling module xil_defaultlib.dw_block
Compiling module xil_defaultlib.main_con
Compiling module xil_defaultlib.pre_cal_d_default
Compiling module xil_defaultlib.pre_cal_w_default
Compiling module xil_defaultlib.pre_cal_default
Compiling module xil_defaultlib.mul_array_default
Compiling module xil_defaultlib.acc_post_default
Compiling module xil_defaultlib.accumulator_default
Compiling module xil_defaultlib.conv_rp_default
Compiling module xil_defaultlib.conv_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.result
Compiling module xil_defaultlib.result_block
Compiling module xil_defaultlib.ccnn_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3597.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/system.protoinst" -view {C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/wwwka/Desktop/my_cnn/denoise/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_ccnn_top.u_dw_block.u_weight.wei.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.u_ccnn_top.u_result_block.u_r.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim PLLE4_ADV-10] input CLKIN period (20000.000000) and attribute CLKIN_PERIOD (10.000000) are not same. Instance top_tb.u_ccnn_top.u_cw.inst.plle4_adv_inst.
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3597.078 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3597.078 ; gain = 0.000
run all
$finish called at time : 34821 ns : File "C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sim_1/new/top_tb.v" Line 46
