

================================================================
== Vivado HLS Report for 'operator_double_div11'
================================================================
* Date:           Fri Aug 31 15:43:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     3.531|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   98|   98|   98|   98|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |                        |              |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module    | min | max | min | max |   Type  |
        +------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_int_57_div11_fu_68  |int_57_div11  |   86|   86|   86|   86|   none  |
        +------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     463|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|    1290|    1327|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      59|
|Register         |        -|      -|     353|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1643|    1849|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_int_57_div11_fu_68    |int_57_div11          |        0|      0|  246|  453|
    |operator_double_dbkb_U10  |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U11  |operator_double_dcud  |        0|      0|  522|  437|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0| 1290| 1327|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_155_p2          |     +    |      0|  0|  18|           2|          11|
    |xf_V_5_fu_284_p2             |     +    |      0|  0|  64|           3|          57|
    |new_exp_V_fu_164_p2          |     -    |      0|  0|  18|          11|          11|
    |shift_V_fu_150_p2            |     -    |      0|  0|  18|           1|          11|
    |sel_tmp3_fu_178_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_201_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_127_p2               |   icmp   |      0|  0|  13|          10|           1|
    |tmp_1_fu_160_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_2_fu_213_p2              |   icmp   |      0|  0|  13|          11|           2|
    |tmp_3_fu_140_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_4_fu_145_p2              |   icmp   |      0|  0|  13|          11|          11|
    |tmp_fu_111_p2                |   icmp   |      0|  0|  29|          52|          51|
    |sel_tmp2_demorgan_fu_168_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_6_fu_226_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_232_p3          |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_295_p3          |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_218_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_183_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_3_fu_189_p3          |  select  |      0|  0|  11|           1|           1|
    |shift_V_4_fu_206_p3          |  select  |      0|  0|  11|           1|          11|
    |shift_V_cast_cast_fu_133_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_6_fu_278_p3             |  select  |      0|  0|  57|           1|          57|
    |xf_V_7_fu_263_p3             |  select  |      0|  0|  57|           1|          57|
    |sel_tmp2_fu_172_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_196_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 463|         138|         380|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  13|   0|   13|          0|
    |grp_int_57_div11_fu_68_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_341                         |   1|   0|    1|          0|
    |new_exp_V_1_reg_318                  |  11|   0|   11|          0|
    |new_mant_V_1_reg_329                 |  52|   0|   52|          0|
    |p_Repl2_1_reg_389                    |  11|   0|   11|          0|
    |p_Repl2_2_reg_313                    |   1|   0|    1|          0|
    |r_V_1_reg_414                        |  57|   0|   57|          0|
    |r_V_reg_409                          |  52|   0|   52|          0|
    |shift_V_1_reg_373                    |  11|   0|   11|          0|
    |shift_V_4_reg_378                    |  11|   0|   11|          0|
    |shift_V_cast_cast_reg_347            |   3|   0|   11|          8|
    |shift_V_reg_368                      |  11|   0|   11|          0|
    |tmp_2_reg_384                        |   1|   0|    1|          0|
    |tmp_3_reg_354                        |   1|   0|    1|          0|
    |tmp_4_reg_362                        |   1|   0|    1|          0|
    |tmp_reg_336                          |   1|   0|    1|          0|
    |xf_V_5_reg_425                       |  57|   0|   57|          0|
    |xf_V_7_reg_419                       |  57|   0|   57|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 353|   0|  361|          8|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div11 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div11 | return value |
|in_r       |  in |   64|   ap_none  |          in_r         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

