#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8bc3f08500 .scope module, "EX_MEM_Register" "EX_MEM_Register" 2 47;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 5 "write_reg_in";
    .port_info 5 /INPUT 9 "control_signals_in";
    .port_info 6 /OUTPUT 32 "alu_result_out";
    .port_info 7 /OUTPUT 32 "write_data_out";
    .port_info 8 /OUTPUT 5 "write_reg_out";
    .port_info 9 /OUTPUT 9 "control_signals_out";
o0x7f8bc4832008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f0a4c0_0 .net "alu_result_in", 31 0, o0x7f8bc4832008;  0 drivers
v0x7f8bc3f17410_0 .var "alu_result_out", 31 0;
o0x7f8bc4832068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f174b0_0 .net "clk", 0 0, o0x7f8bc4832068;  0 drivers
o0x7f8bc4832098 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7f8bc3f17560_0 .net "control_signals_in", 8 0, o0x7f8bc4832098;  0 drivers
v0x7f8bc3f17600_0 .var "control_signals_out", 8 0;
o0x7f8bc48320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f176f0_0 .net "reset", 0 0, o0x7f8bc48320f8;  0 drivers
o0x7f8bc4832128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f17790_0 .net "write_data_in", 31 0, o0x7f8bc4832128;  0 drivers
v0x7f8bc3f17840_0 .var "write_data_out", 31 0;
o0x7f8bc4832188 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f8bc3f178f0_0 .net "write_reg_in", 4 0, o0x7f8bc4832188;  0 drivers
v0x7f8bc3f17a00_0 .var "write_reg_out", 4 0;
E_0x7f8bc3f12db0 .event posedge, v0x7f8bc3f176f0_0, v0x7f8bc3f174b0_0;
S_0x7f8bc3f13170 .scope module, "ID_EX_Register" "ID_EX_Register" 2 22;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 9 "control_signals_in";
    .port_info 5 /OUTPUT 32 "instruction_out";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 9 "control_signals_out";
o0x7f8bc48323c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f17bb0_0 .net "clk", 0 0, o0x7f8bc48323c8;  0 drivers
o0x7f8bc48323f8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7f8bc3f17c60_0 .net "control_signals_in", 8 0, o0x7f8bc48323f8;  0 drivers
v0x7f8bc3f17d00_0 .var "control_signals_out", 8 0;
o0x7f8bc4832458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f17d90_0 .net "instruction_in", 31 0, o0x7f8bc4832458;  0 drivers
v0x7f8bc3f17e30_0 .var "instruction_out", 31 0;
o0x7f8bc48324b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f17f20_0 .net "pc_in", 31 0, o0x7f8bc48324b8;  0 drivers
v0x7f8bc3f17fd0_0 .var "pc_out", 31 0;
o0x7f8bc4832518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f18080_0 .net "reset", 0 0, o0x7f8bc4832518;  0 drivers
E_0x7f8bc3f17690 .event posedge, v0x7f8bc3f18080_0, v0x7f8bc3f17bb0_0;
S_0x7f8bc3f133a0 .scope module, "IF_ID_Register" "IF_ID_Register" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "pc_out";
o0x7f8bc48326c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f18210_0 .net "clk", 0 0, o0x7f8bc48326c8;  0 drivers
o0x7f8bc48326f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f182c0_0 .net "instruction_in", 31 0, o0x7f8bc48326f8;  0 drivers
v0x7f8bc3f18360_0 .var "instruction_out", 31 0;
o0x7f8bc4832758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f183f0_0 .net "pc_in", 31 0, o0x7f8bc4832758;  0 drivers
v0x7f8bc3f184a0_0 .var "pc_out", 31 0;
o0x7f8bc48327b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f18590_0 .net "reset", 0 0, o0x7f8bc48327b8;  0 drivers
E_0x7f8bc3f181e0 .event posedge, v0x7f8bc3f18590_0, v0x7f8bc3f18210_0;
S_0x7f8bc3f13510 .scope module, "MEM_WB_Register" "MEM_WB_Register" 2 76;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "mem_data_in";
    .port_info 4 /INPUT 5 "write_reg_in";
    .port_info 5 /INPUT 9 "control_signals_in";
    .port_info 6 /OUTPUT 32 "alu_result_out";
    .port_info 7 /OUTPUT 32 "mem_data_out";
    .port_info 8 /OUTPUT 5 "write_reg_out";
    .port_info 9 /OUTPUT 9 "control_signals_out";
o0x7f8bc4832908 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f186c0_0 .net "alu_result_in", 31 0, o0x7f8bc4832908;  0 drivers
v0x7f8bc3f18780_0 .var "alu_result_out", 31 0;
o0x7f8bc4832968 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f18830_0 .net "clk", 0 0, o0x7f8bc4832968;  0 drivers
o0x7f8bc4832998 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x7f8bc3f188e0_0 .net "control_signals_in", 8 0, o0x7f8bc4832998;  0 drivers
v0x7f8bc3f18990_0 .var "control_signals_out", 8 0;
o0x7f8bc48329f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8bc3f18a80_0 .net "mem_data_in", 31 0, o0x7f8bc48329f8;  0 drivers
v0x7f8bc3f18b30_0 .var "mem_data_out", 31 0;
o0x7f8bc4832a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8bc3f18be0_0 .net "reset", 0 0, o0x7f8bc4832a58;  0 drivers
o0x7f8bc4832a88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f8bc3f18c80_0 .net "write_reg_in", 4 0, o0x7f8bc4832a88;  0 drivers
v0x7f8bc3f18d90_0 .var "write_reg_out", 4 0;
E_0x7f8bc3f08860 .event posedge, v0x7f8bc3f18be0_0, v0x7f8bc3f18830_0;
    .scope S_0x7f8bc3f08500;
T_0 ;
    %wait E_0x7f8bc3f12db0;
    %load/vec4 v0x7f8bc3f176f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f17410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f17840_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8bc3f17a00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8bc3f17600_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8bc3f0a4c0_0;
    %assign/vec4 v0x7f8bc3f17410_0, 0;
    %load/vec4 v0x7f8bc3f17790_0;
    %assign/vec4 v0x7f8bc3f17840_0, 0;
    %load/vec4 v0x7f8bc3f178f0_0;
    %assign/vec4 v0x7f8bc3f17a00_0, 0;
    %load/vec4 v0x7f8bc3f17560_0;
    %assign/vec4 v0x7f8bc3f17600_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8bc3f13170;
T_1 ;
    %wait E_0x7f8bc3f17690;
    %load/vec4 v0x7f8bc3f18080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f17e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f17fd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8bc3f17d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8bc3f17d90_0;
    %assign/vec4 v0x7f8bc3f17e30_0, 0;
    %load/vec4 v0x7f8bc3f17f20_0;
    %assign/vec4 v0x7f8bc3f17fd0_0, 0;
    %load/vec4 v0x7f8bc3f17c60_0;
    %assign/vec4 v0x7f8bc3f17d00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8bc3f133a0;
T_2 ;
    %wait E_0x7f8bc3f181e0;
    %load/vec4 v0x7f8bc3f18590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f18360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f184a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8bc3f182c0_0;
    %assign/vec4 v0x7f8bc3f18360_0, 0;
    %load/vec4 v0x7f8bc3f183f0_0;
    %assign/vec4 v0x7f8bc3f184a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8bc3f13510;
T_3 ;
    %wait E_0x7f8bc3f08860;
    %load/vec4 v0x7f8bc3f18be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f18780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8bc3f18b30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8bc3f18d90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f8bc3f18990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8bc3f186c0_0;
    %assign/vec4 v0x7f8bc3f18780_0, 0;
    %load/vec4 v0x7f8bc3f18a80_0;
    %assign/vec4 v0x7f8bc3f18b30_0, 0;
    %load/vec4 v0x7f8bc3f18c80_0;
    %assign/vec4 v0x7f8bc3f18d90_0, 0;
    %load/vec4 v0x7f8bc3f188e0_0;
    %assign/vec4 v0x7f8bc3f18990_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pipeline-registers-v2.v";
