{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1555488765731 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555488765906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555488766156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555488766156 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "G:/altera_ED2_115/test2/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 1597 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1555488766608 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "G:/altera_ED2_115/test2/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 1598 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1555488766608 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "G:/altera_ED2_115/test2/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 1597 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555488766608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555488767470 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555488768998 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555488768998 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 18758 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555488769179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 18760 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555488769179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 18762 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555488769179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 18764 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555488769179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 18766 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555488769179 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555488769179 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555488769217 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555488770734 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1555488774829 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1555488774829 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115.sdc " "Reading SDC File: 'DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555488774932 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774946 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1555488774946 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1555488774946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1555488774947 ""}
{ "Info" "ISTA_SDC_FOUND" "ED2platform/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ED2platform/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555488774948 ""}
{ "Info" "ISTA_SDC_FOUND" "ED2platform/synthesis/submodules/ED2platform_cpu_cpu.sdc " "Reading SDC File: 'ED2platform/synthesis/submodules/ED2platform_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555488774965 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1555488775230 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1555488775233 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1555488775318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1555488775318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1555488775318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1555488775318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " "  20.000 inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1555488775318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " "  20.000 inst\|sys_sdram_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1555488775318 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1555488775318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "G:/altera_ED2_115/test2/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 1597 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555488776248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node ED2platform:inst\|ED2platform_sys_sdram_pll:sys_sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "G:/altera_ED2_115/test2/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 1597 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555488776248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""}  } { { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 18071 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555488776248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ED2platform:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node ED2platform:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_led_green:led_green\|data\[8\] " "Destination node ED2platform:inst\|ED2platform_led_green:led_green\|data\[8\]" {  } { { "ED2platform/synthesis/submodules/ED2platform_led_green.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_led_green.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 2671 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_push_buttons:push_buttons\|irq " "Destination node ED2platform:inst\|ED2platform_push_buttons:push_buttons\|irq" {  } { { "ED2platform/synthesis/submodules/ED2platform_push_buttons.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_push_buttons.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 2582 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_slider_switch:slider_switch\|irq " "Destination node ED2platform:inst\|ED2platform_slider_switch:slider_switch\|irq" {  } { { "ED2platform/synthesis/submodules/ED2platform_slider_switch.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_slider_switch.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 1775 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node ED2platform:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "ED2platform/synthesis/submodules/altera_reset_controller.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 8958 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_sdram:sdram\|active_cs_n~0 " "Destination node ED2platform:inst\|ED2platform_sdram:sdram\|active_cs_n~0" {  } { { "ED2platform/synthesis/submodules/ED2platform_sdram.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 8959 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_sdram:sdram\|active_rnw~3 " "Destination node ED2platform:inst\|ED2platform_sdram:sdram\|active_rnw~3" {  } { { "ED2platform/synthesis/submodules/ED2platform_sdram.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 8981 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data~0 " "Destination node ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data~0" {  } { { "ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 9199 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data\[6\]~1 " "Destination node ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data\[6\]~1" {  } { { "ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" 140 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 9203 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data~2 " "Destination node ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data~2" {  } { { "ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 9204 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data~3 " "Destination node ED2platform:inst\|ED2platform_seg7_0to3:seg7_0to3\|data~3" {  } { { "ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/ED2platform_seg7_0to3.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 9205 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555488776248 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1555488776248 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555488776248 ""}  } { { "ED2platform/synthesis/submodules/altera_reset_controller.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 958 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555488776248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ED2platform:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node ED2platform:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555488776250 ""}  } { { "ED2platform/synthesis/submodules/altera_reset_controller.v" "" { Text "G:/altera_ED2_115/test2/ED2platform/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 12462 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555488776250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555488778696 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555488778718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555488778720 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555488778742 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1555488778835 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1555488778852 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1555488778852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555488778855 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555488778887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555488781478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 EC " "Packed 26 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1555488781499 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1555488781499 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1555488781499 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1555488781499 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1555488781499 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1555488781499 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555488781499 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555488783596 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1555488783802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555488791746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555488795934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555488796147 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555488803555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555488803555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555488806039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "G:/altera_ED2_115/test2/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555488815873 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555488815873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555488817107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555488817111 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1555488817111 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555488817111 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.31 " "Total time spent on timing analysis during the Fitter is 6.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555488817499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555488817666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555488819267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555488819346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555488820784 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555488823193 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1555488825355 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "93 Cyclone IV E " "93 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 432 72 248 448 "SD_CMD" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 860 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AE14 " "Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AE14" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT0 } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 448 72 248 464 "SD_DAT0" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 861 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL AC14 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at AC14" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 464 72 248 480 "SD_DAT3" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 862 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[15\] 3.3-V LVTTL AG25 " "Pin lcd_data\[15\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[15] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[15\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[14\] 3.3-V LVTTL AF21 " "Pin lcd_data\[14\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[14] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[14\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[13\] 3.3-V LVTTL AF22 " "Pin lcd_data\[13\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[13] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[13\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 644 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[12\] 3.3-V LVTTL AC22 " "Pin lcd_data\[12\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[12] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[12\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[11\] 3.3-V LVTTL AE22 " "Pin lcd_data\[11\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[11] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[11\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[10\] 3.3-V LVTTL AE21 " "Pin lcd_data\[10\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[10] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[10\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 647 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[9\] 3.3-V LVTTL AF25 " "Pin lcd_data\[9\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[9] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[9\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 648 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[8\] 3.3-V LVTTL AF15 " "Pin lcd_data\[8\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[8] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[8\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 649 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[7\] 3.3-V LVTTL AF24 " "Pin lcd_data\[7\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[7] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 650 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[6\] 3.3-V LVTTL AF16 " "Pin lcd_data\[6\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[6] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 651 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[5\] 3.3-V LVTTL AD19 " "Pin lcd_data\[5\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[5] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 652 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[4\] 3.3-V LVTTL AE15 " "Pin lcd_data\[4\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[4] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 653 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[3\] 3.3-V LVTTL AC19 " "Pin lcd_data\[3\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[3] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 654 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[2\] 3.3-V LVTTL AE16 " "Pin lcd_data\[2\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[2] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 655 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[1\] 3.3-V LVTTL AD15 " "Pin lcd_data\[1\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[1] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 656 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_data\[0\] 3.3-V LVTTL Y16 " "Pin lcd_data\[0\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { lcd_data[0] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 272 72 248 288 "lcd_data" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 657 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin SDRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[31] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[31\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 658 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin SDRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[30] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[30\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 659 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin SDRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[29] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[29\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 660 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin SDRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[28] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[28\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 661 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin SDRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[27] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[27\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 662 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin SDRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[26] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[26\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 663 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin SDRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[25] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[25\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 664 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin SDRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[24] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[24\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 665 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin SDRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[23] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[23\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 666 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin SDRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[22] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[22\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 667 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin SDRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[21] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[21\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 668 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin SDRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[20] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[20\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 669 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin SDRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[19] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[19\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 670 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin SDRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[18] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[18\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 671 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin SDRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[17] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[17\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 672 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin SDRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[16] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[16\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 673 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 674 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 675 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 676 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 677 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 678 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 679 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 680 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 681 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 682 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 683 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 684 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 685 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 687 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 688 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 600 56 248 616 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 689 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 690 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 691 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 692 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 693 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 694 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 696 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 697 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 698 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 699 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 700 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 701 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 702 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 703 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 704 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 864 72 248 880 "SRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 705 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 112 80 248 128 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 858 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "touch_pen_intr 3.3-V LVTTL AH22 " "Pin touch_pen_intr uses I/O standard 3.3-V LVTTL at AH22" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { touch_pen_intr } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "touch_pen_intr" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1120 72 248 1136 "touch_pen_intr" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 859 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 152 80 248 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 640 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 152 80 248 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 641 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 152 80 248 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 638 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 152 80 248 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 639 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 722 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 723 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 720 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 721 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 718 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 719 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 716 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 717 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 706 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 707 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 714 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 715 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 712 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 713 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 710 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 711 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 708 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1000 80 248 1016 "SW" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 709 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "touch_msg\[0\] 3.3-V LVTTL AG22 " "Pin touch_msg\[0\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { touch_msg[0] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "touch_msg\[0\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1080 64 248 1096 "touch_msg" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 725 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "touch_msg\[1\] 3.3-V LVTTL AD25 " "Pin touch_msg\[1\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { touch_msg[1] } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "touch_msg\[1\]" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 1080 64 248 1096 "touch_msg" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 724 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1555488825598 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1555488825598 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_115.bdf" "" { Schematic "G:/altera_ED2_115/test2/DE2_115.bdf" { { 464 72 248 480 "SD_DAT3" "" } } } } { "temporary_test_loc" "" { Generic "G:/altera_ED2_115/test2/" { { 0 { 0 ""} 0 862 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1555488825606 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1555488825606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/altera_ED2_115/test2/DE2_115.fit.smsg " "Generated suppressed messages file G:/altera_ED2_115/test2/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555488826642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5727 " "Peak virtual memory: 5727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555488829546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 16:13:49 2019 " "Processing ended: Wed Apr 17 16:13:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555488829546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555488829546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555488829546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555488829546 ""}
