// Seed: 3121159025
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[(-1)==-1] = -1 - -1'h0;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_8,
      id_5,
      id_8,
      id_9,
      id_7
  );
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[id_4] = id_8 * -1'd0 + -1'b0 ? -1 : id_2;
  wire id_15;
endmodule
