-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lbus_fifo_write is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    lbus_0_data_V : IN STD_LOGIC_VECTOR (127 downto 0);
    lbus_1_data_V : IN STD_LOGIC_VECTOR (127 downto 0);
    lbus_2_data_V : IN STD_LOGIC_VECTOR (127 downto 0);
    lbus_3_data_V : IN STD_LOGIC_VECTOR (127 downto 0);
    lbus_0_ena_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_1_ena_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_2_ena_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_3_ena_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_0_sop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_1_sop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_2_sop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_3_sop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_0_eop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_1_eop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_2_eop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_3_eop_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_0_err_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_1_err_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_2_err_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_3_err_V : IN STD_LOGIC_VECTOR (0 downto 0);
    lbus_0_mty_V : IN STD_LOGIC_VECTOR (3 downto 0);
    lbus_1_mty_V : IN STD_LOGIC_VECTOR (3 downto 0);
    lbus_2_mty_V : IN STD_LOGIC_VECTOR (3 downto 0);
    lbus_3_mty_V : IN STD_LOGIC_VECTOR (3 downto 0);
    lbus_fifo : OUT STD_LOGIC_VECTOR (543 downto 0);
    lbus_fifo_we_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    lbus_fifo_pkt_end : OUT STD_LOGIC_VECTOR (407 downto 0);
    lbus_fifo_pkt_end_we_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    error_V : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of lbus_fifo_write is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "lbus_fifo_write,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu19eg-ffvc1760-2-i,HLS_INPUT_CLOCK=3.103000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.942250,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1503,HLS_SYN_LUT=1142,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal fifo_write_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg0_dat : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_output_reg0_ena : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg0_sop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg0_eop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg0_err : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg0_mty : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_output_reg1_dat : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_output_reg1_ena : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg1_sop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg1_eop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg1_err : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg1_mty : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_output_reg2_dat : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_output_reg2_ena : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg2_sop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg2_eop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg2_err : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg2_mty : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_output_reg3_dat : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_output_reg3_ena : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg3_sop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg3_eop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg3_err : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_output_reg3_mty : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_endpkt_reg0_dat : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_endpkt_reg0_ena : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg0_sop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg0_eop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg0_err : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg0_mty : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_endpkt_reg1_dat : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_endpkt_reg1_ena : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg1_sop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg1_eop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg1_err : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg1_mty : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_endpkt_reg2_dat : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_endpkt_reg2_ena : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg2_sop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg2_eop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg2_err : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_endpkt_reg2_mty : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_input_reg0_ena_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal input_reg_eop_zero_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg1_data : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_input_reg1_ena_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg1_sop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg1_eop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg1_err_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg1_mty_s : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_input_reg2_data : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_input_reg2_ena_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg2_sop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg2_eop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg2_err_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg2_mty_s : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal lbus_input_reg3_data : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_input_reg3_ena_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg3_sop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg3_eop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg3_err_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg3_mty_s : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal start_position_reg_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outputreg_partial_lo : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal outputreg_eop_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg0_data : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lbus_input_reg0_sop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg0_eop_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg0_err_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal lbus_input_reg0_mty_s : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ret_V_5_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal start_position_reg_V_1_load_fu_1081_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lhs_V_5_load_fu_988_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge1807_phi_fu_439_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_73_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_29_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_34_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge1810_phi_fu_456_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_65_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_28_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_32_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge1812_phi_fu_473_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_10_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_24_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln191_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_30_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_35_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_20_read_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln176_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_38_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_45_fu_2463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_46_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_47_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_48_fu_2487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_49_fu_2493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_36_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_40_fu_1581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_39_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_50_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_51_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_52_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_53_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_2_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_1_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_75_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln191_1_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_30_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1355_1_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1355_1_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_71_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_72_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1355_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_74_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1355_3_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1355_3_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_63_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_64_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_7_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_62_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_66_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_67_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_68_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_69_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_15_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_70_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1355_2_fu_1893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1355_2_fu_1899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_55_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_56_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_5_fu_1929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_54_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_57_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_23_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1355_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1355_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_58_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_59_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_60_fu_1981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_61_fu_1987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_76_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_77_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_78_fu_2439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_79_fu_2445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_18_fu_2457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1356_17_fu_2451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_210 : BOOLEAN;
    signal ap_condition_824 : BOOLEAN;
    signal ap_condition_828 : BOOLEAN;
    signal ap_condition_422 : BOOLEAN;
    signal ap_condition_425 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    fifo_write_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fifo_write_V <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if (((ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                        fifo_write_V <= ap_phi_mux_storemerge1812_phi_fu_473_p6;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                        fifo_write_V <= ap_phi_mux_storemerge1810_phi_fu_456_p8;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                        fifo_write_V <= ap_phi_mux_storemerge1807_phi_fu_439_p8;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                        fifo_write_V <= or_ln191_fu_1107_p2;
                    elsif ((ret_V_5_fu_992_p2 = ap_const_lv1_0)) then 
                        fifo_write_V <= ap_const_lv1_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    input_reg_eop_zero_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_reg_eop_zero_V <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    input_reg_eop_zero_V <= ret_V_45_fu_2463_p2;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg0_dat_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg0_dat <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg0_dat <= lbus_0_data_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_dat <= lbus_1_data_V;
                elsif (((ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_29_fu_1353_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_dat <= lbus_2_data_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_34_fu_1365_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_73_fu_1341_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg0_dat <= ap_const_lv128_lc_1;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg0_ena_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg0_ena <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg0_ena <= ap_const_lv1_1;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_ena <= lbus_1_ena_V;
                elsif (((ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_29_fu_1353_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_ena <= lbus_2_ena_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_34_fu_1365_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_73_fu_1341_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg0_ena <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg0_eop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg0_eop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg0_eop <= lbus_0_eop_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_eop <= lbus_1_eop_V;
                elsif (((ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_29_fu_1353_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_eop <= lbus_2_eop_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_34_fu_1365_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_73_fu_1341_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg0_eop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg0_err_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg0_err <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg0_err <= lbus_0_err_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_err <= lbus_1_err_V;
                elsif (((ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_29_fu_1353_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_err <= lbus_2_err_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_34_fu_1365_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_73_fu_1341_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg0_err <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg0_mty_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg0_mty <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg0_mty <= lbus_0_mty_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_mty <= lbus_1_mty_V;
                elsif (((ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_29_fu_1353_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_mty <= lbus_2_mty_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_34_fu_1365_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_73_fu_1341_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg0_mty <= ap_const_lv4_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg0_sop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg0_sop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg0_sop <= lbus_0_sop_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_sop <= lbus_1_sop_V;
                elsif (((ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_29_fu_1353_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg0_sop <= lbus_2_sop_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_34_fu_1365_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_73_fu_1341_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg0_sop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg1_dat_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg1_dat <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg1_dat <= lbus_1_data_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg1_dat <= lbus_2_data_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg1_dat <= ap_const_lv128_lc_1;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg1_ena_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg1_ena <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg1_ena <= lbus_1_ena_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg1_ena <= lbus_2_ena_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg1_ena <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg1_eop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg1_eop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg1_eop <= lbus_1_eop_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg1_eop <= lbus_2_eop_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg1_eop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg1_err_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg1_err <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg1_err <= lbus_1_err_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg1_err <= lbus_2_err_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg1_err <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg1_mty_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg1_mty <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg1_mty <= lbus_1_mty_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg1_mty <= lbus_2_mty_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg1_mty <= ap_const_lv4_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg1_sop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg1_sop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg1_sop <= lbus_1_sop_V;
                elsif (((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_endpkt_reg1_sop <= lbus_2_sop_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg1_sop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg2_dat_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg2_dat <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg2_dat <= lbus_2_data_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg2_dat <= ap_const_lv128_lc_1;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg2_ena_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg2_ena <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg2_ena <= lbus_2_ena_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg2_ena <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg2_eop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg2_eop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg2_eop <= lbus_2_eop_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg2_eop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg2_err_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg2_err <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg2_err <= lbus_2_err_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg2_err <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg2_mty_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg2_mty <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg2_mty <= lbus_2_mty_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg2_mty <= ap_const_lv4_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_endpkt_reg2_sop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_endpkt_reg2_sop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_endpkt_reg2_sop <= lbus_2_sop_V;
                elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_endpkt_reg2_sop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg0_data_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg0_data <= ap_const_lv128_lc_1;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg0_data <= lbus_0_data_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg0_ena_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg0_ena_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg0_ena_s <= lbus_0_ena_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg0_eop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg0_eop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg0_eop_s <= lbus_0_eop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg0_err_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg0_err_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg0_err_s <= lbus_0_err_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg0_mty_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg0_mty_s <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg0_mty_s <= lbus_0_mty_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg0_sop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg0_sop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg0_sop_s <= lbus_0_sop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg1_data_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg1_data <= ap_const_lv128_lc_1;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg1_data <= lbus_1_data_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg1_ena_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg1_ena_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg1_ena_s <= lbus_1_ena_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg1_eop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg1_eop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg1_eop_s <= lbus_1_eop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg1_err_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg1_err_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg1_err_s <= lbus_1_err_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg1_mty_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg1_mty_s <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg1_mty_s <= lbus_1_mty_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg1_sop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg1_sop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg1_sop_s <= lbus_1_sop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg2_data_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg2_data <= ap_const_lv128_lc_1;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg2_data <= lbus_2_data_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg2_ena_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg2_ena_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg2_ena_s <= lbus_2_ena_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg2_eop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg2_eop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg2_eop_s <= lbus_2_eop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg2_err_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg2_err_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg2_err_s <= lbus_2_err_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg2_mty_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg2_mty_s <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg2_mty_s <= lbus_2_mty_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg2_sop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg2_sop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg2_sop_s <= lbus_2_sop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg3_data_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg3_data <= ap_const_lv128_lc_1;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg3_data <= lbus_3_data_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg3_ena_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg3_ena_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg3_ena_s <= lbus_3_ena_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg3_eop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg3_eop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg3_eop_s <= lbus_3_eop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg3_err_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg3_err_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg3_err_s <= lbus_3_err_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg3_mty_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg3_mty_s <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg3_mty_s <= lbus_3_mty_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_input_reg3_sop_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_input_reg3_sop_s <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    lbus_input_reg3_sop_s <= lbus_3_sop_V;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg0_dat_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg0_dat <= ap_const_lv128_lc_1;
            else
                if ((ap_const_boolean_1 = ap_condition_824)) then
                    if ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) then 
                        lbus_output_reg0_dat <= lbus_input_reg0_data;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1)) then 
                        lbus_output_reg0_dat <= lbus_input_reg1_data;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2)) then 
                        lbus_output_reg0_dat <= lbus_input_reg2_data;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3)) then 
                        lbus_output_reg0_dat <= lbus_input_reg3_data;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg0_ena_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg0_ena <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_824)) then
                    if ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) then 
                        lbus_output_reg0_ena <= ap_const_lv1_1;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1)) then 
                        lbus_output_reg0_ena <= lbus_input_reg1_ena_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2)) then 
                        lbus_output_reg0_ena <= lbus_input_reg2_ena_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3)) then 
                        lbus_output_reg0_ena <= lbus_input_reg3_ena_s;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg0_eop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg0_eop <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_824)) then
                    if ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) then 
                        lbus_output_reg0_eop <= lbus_input_reg0_eop_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1)) then 
                        lbus_output_reg0_eop <= lbus_input_reg1_eop_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2)) then 
                        lbus_output_reg0_eop <= lbus_input_reg2_eop_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3)) then 
                        lbus_output_reg0_eop <= lbus_input_reg3_eop_s;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg0_err_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg0_err <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_824)) then
                    if ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) then 
                        lbus_output_reg0_err <= lbus_input_reg0_err_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1)) then 
                        lbus_output_reg0_err <= lbus_input_reg1_err_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2)) then 
                        lbus_output_reg0_err <= lbus_input_reg2_err_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3)) then 
                        lbus_output_reg0_err <= lbus_input_reg3_err_s;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg0_mty_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg0_mty <= ap_const_lv4_0;
            else
                if ((ap_const_boolean_1 = ap_condition_824)) then
                    if ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) then 
                        lbus_output_reg0_mty <= lbus_input_reg0_mty_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1)) then 
                        lbus_output_reg0_mty <= lbus_input_reg1_mty_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2)) then 
                        lbus_output_reg0_mty <= lbus_input_reg2_mty_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3)) then 
                        lbus_output_reg0_mty <= lbus_input_reg3_mty_s;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg0_sop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg0_sop <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_824)) then
                    if ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) then 
                        lbus_output_reg0_sop <= lbus_input_reg0_sop_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1)) then 
                        lbus_output_reg0_sop <= lbus_input_reg1_sop_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2)) then 
                        lbus_output_reg0_sop <= lbus_input_reg2_sop_s;
                    elsif ((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3)) then 
                        lbus_output_reg0_sop <= lbus_input_reg3_sop_s;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg1_dat_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg1_dat <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then
                    if (((lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                        lbus_output_reg1_dat <= lbus_input_reg1_data;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_dat <= lbus_input_reg2_data;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_dat <= lbus_input_reg3_data;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1))) then 
                        lbus_output_reg1_dat <= lbus_0_data_V;
                    elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                        lbus_output_reg1_dat <= ap_const_lv128_lc_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg1_ena_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg1_ena <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then
                    if (((lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                        lbus_output_reg1_ena <= lbus_input_reg1_ena_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_ena <= lbus_input_reg2_ena_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_ena <= lbus_input_reg3_ena_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1))) then 
                        lbus_output_reg1_ena <= ap_const_lv1_1;
                    elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                        lbus_output_reg1_ena <= ap_const_lv1_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg1_eop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg1_eop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then
                    if (((lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                        lbus_output_reg1_eop <= lbus_input_reg1_eop_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_eop <= lbus_input_reg2_eop_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_eop <= lbus_input_reg3_eop_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1))) then 
                        lbus_output_reg1_eop <= lbus_0_eop_V;
                    elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                        lbus_output_reg1_eop <= ap_const_lv1_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg1_err_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg1_err <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then
                    if (((lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                        lbus_output_reg1_err <= lbus_input_reg1_err_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_err <= lbus_input_reg2_err_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_err <= lbus_input_reg3_err_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1))) then 
                        lbus_output_reg1_err <= lbus_0_err_V;
                    elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                        lbus_output_reg1_err <= ap_const_lv1_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg1_mty_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg1_mty <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then
                    if (((lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                        lbus_output_reg1_mty <= lbus_input_reg1_mty_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_mty <= lbus_input_reg2_mty_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_mty <= lbus_input_reg3_mty_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1))) then 
                        lbus_output_reg1_mty <= lbus_0_mty_V;
                    elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                        lbus_output_reg1_mty <= ap_const_lv4_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg1_sop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg1_sop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then
                    if (((lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                        lbus_output_reg1_sop <= lbus_input_reg1_sop_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_sop <= lbus_input_reg2_sop_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1))) then 
                        lbus_output_reg1_sop <= lbus_input_reg3_sop_s;
                    elsif (((start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1))) then 
                        lbus_output_reg1_sop <= lbus_0_sop_V;
                    elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                        lbus_output_reg1_sop <= ap_const_lv1_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg2_dat_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg2_dat <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg2_dat <= lbus_input_reg2_data;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_dat <= lbus_input_reg3_data;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_dat <= lbus_0_data_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_dat <= lbus_1_data_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg2_dat <= ap_const_lv128_lc_1;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg2_ena_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg2_ena <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg2_ena <= lbus_input_reg2_ena_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_ena <= lbus_input_reg3_ena_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_ena <= ap_const_lv1_1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_ena <= lbus_1_ena_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg2_ena <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg2_eop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg2_eop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg2_eop <= lbus_input_reg2_eop_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_eop <= lbus_input_reg3_eop_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_eop <= lbus_0_eop_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_eop <= lbus_1_eop_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg2_eop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg2_err_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg2_err <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg2_err <= lbus_input_reg2_err_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_err <= lbus_input_reg3_err_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_err <= lbus_0_err_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_err <= lbus_1_err_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg2_err <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg2_mty_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg2_mty <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg2_mty <= lbus_input_reg2_mty_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_mty <= lbus_input_reg3_mty_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_mty <= lbus_0_mty_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_mty <= lbus_1_mty_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg2_mty <= ap_const_lv4_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg2_sop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg2_sop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg2_sop <= lbus_input_reg2_sop_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_sop <= lbus_input_reg3_sop_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_sop <= lbus_0_sop_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg2_sop <= lbus_1_sop_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg2_sop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg3_dat_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg3_dat <= ap_const_lv128_lc_1;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg3_dat <= lbus_input_reg3_data;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_dat <= lbus_0_data_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_dat <= lbus_1_data_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_dat <= lbus_2_data_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_38_fu_1851_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg3_dat <= ap_const_lv128_lc_1;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg3_ena_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg3_ena <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg3_ena <= lbus_input_reg3_ena_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_ena <= ap_const_lv1_1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_ena <= lbus_1_ena_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_ena <= lbus_2_ena_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_38_fu_1851_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg3_ena <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg3_eop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg3_eop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg3_eop <= lbus_input_reg3_eop_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_eop <= lbus_0_eop_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_eop <= lbus_1_eop_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_eop <= lbus_2_eop_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_38_fu_1851_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg3_eop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg3_err_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg3_err <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg3_err <= lbus_input_reg3_err_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_err <= lbus_0_err_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_err <= lbus_1_err_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_err <= lbus_2_err_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_38_fu_1851_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg3_err <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg3_mty_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg3_mty <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg3_mty <= lbus_input_reg3_mty_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_mty <= lbus_0_mty_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_mty <= lbus_1_mty_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_mty <= lbus_2_mty_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_38_fu_1851_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg3_mty <= ap_const_lv4_0;
                end if; 
            end if;
        end if;
    end process;


    lbus_output_reg3_sop_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                lbus_output_reg3_sop <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    lbus_output_reg3_sop <= lbus_input_reg3_sop_s;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_sop <= lbus_0_sop_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_sop <= lbus_1_sop_V;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_30_fu_1161_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
                    lbus_output_reg3_sop <= lbus_2_sop_V;
                elsif ((((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_38_fu_1851_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((lhs_V_20_read_fu_248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ap_const_lv1_1 = and_ln176_fu_1491_p2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    lbus_output_reg3_sop <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    outputreg_eop_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                outputreg_eop_V <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
                    outputreg_eop_V <= input_reg_eop_zero_V;
                end if; 
            end if;
        end if;
    end process;


    outputreg_partial_lo_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                outputreg_partial_lo <= ap_const_lv1_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_39_fu_1905_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_40_fu_1581_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_36_fu_1323_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    outputreg_partial_lo <= ap_const_lv1_1;
                elsif ((((ret_V_39_fu_1905_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_40_fu_1581_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_36_fu_1323_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (lhs_V_20_read_fu_248_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
                    outputreg_partial_lo <= ap_const_lv1_0;
                end if; 
            end if;
        end if;
    end process;


    start_position_reg_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_position_reg_V <= ap_const_lv2_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if ((ret_V_46_fu_2475_p2 = ap_const_lv1_1)) then 
                        start_position_reg_V <= ap_const_lv2_0;
                    elsif (((ret_V_46_fu_2475_p2 = ap_const_lv1_0) and (ret_V_47_fu_2481_p2 = ap_const_lv1_1))) then 
                        start_position_reg_V <= ap_const_lv2_1;
                    elsif ((ap_const_boolean_1 = ap_condition_425)) then 
                        start_position_reg_V <= ap_const_lv2_2;
                    elsif ((ap_const_boolean_1 = ap_condition_422)) then 
                        start_position_reg_V <= ap_const_lv2_3;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln1355_fu_1347_p2 <= (lbus_3_sop_V and lbus_0_ena_V);
    and_ln176_fu_1491_p2 <= (or_ln1356_fu_1485_p2 and lbus_input_reg0_ena_s);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_condition_210_assign_proc : process(ap_CS_fsm_state1, ret_V_5_fu_992_p2, start_position_reg_V_1_load_fu_1081_p1)
    begin
                ap_condition_210 <= ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_5_fu_992_p2 = ap_const_lv1_1));
    end process;


    ap_condition_422_assign_proc : process(ret_V_46_fu_2475_p2, ret_V_47_fu_2481_p2, ret_V_48_fu_2487_p2, ret_V_49_fu_2493_p2)
    begin
                ap_condition_422 <= ((ret_V_48_fu_2487_p2 = ap_const_lv1_0) and (ret_V_47_fu_2481_p2 = ap_const_lv1_0) and (ret_V_46_fu_2475_p2 = ap_const_lv1_0) and (ret_V_49_fu_2493_p2 = ap_const_lv1_1));
    end process;


    ap_condition_425_assign_proc : process(ret_V_46_fu_2475_p2, ret_V_47_fu_2481_p2, ret_V_48_fu_2487_p2)
    begin
                ap_condition_425 <= ((ret_V_47_fu_2481_p2 = ap_const_lv1_0) and (ret_V_46_fu_2475_p2 = ap_const_lv1_0) and (ret_V_48_fu_2487_p2 = ap_const_lv1_1));
    end process;


    ap_condition_824_assign_proc : process(ap_CS_fsm_state1, ret_V_5_fu_992_p2, lhs_V_5_load_fu_988_p1)
    begin
                ap_condition_824 <= ((ap_const_logic_1 = ap_CS_fsm_state1) and (lhs_V_5_load_fu_988_p1 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1));
    end process;


    ap_condition_828_assign_proc : process(start_position_reg_V_1_load_fu_1081_p1, ret_V_30_fu_1161_p2, ret_V_35_fu_1089_p2)
    begin
                ap_condition_828 <= ((ret_V_30_fu_1161_p2 = ap_const_lv1_0) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_3) and (ret_V_35_fu_1089_p2 = ap_const_lv1_1));
    end process;


    ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4_assign_proc : process(lbus_output_reg0_eop, lbus_input_reg3_eop_s, lhs_V_5_load_fu_988_p1, ap_condition_210)
    begin
        if ((ap_const_boolean_1 = ap_condition_210)) then
            if ((lhs_V_5_load_fu_988_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 <= lbus_output_reg0_eop;
            elsif ((lhs_V_5_load_fu_988_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 <= lbus_input_reg3_eop_s;
            else 
                ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 <= "X";
            end if;
        else 
            ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_storemerge1807_phi_fu_439_p8_assign_proc : process(ap_CS_fsm_state1, ret_V_5_fu_992_p2, start_position_reg_V_1_load_fu_1081_p1, ret_V_73_fu_1341_p2, ret_V_29_fu_1353_p2, ret_V_34_fu_1365_p2)
    begin
        if (((ret_V_34_fu_1365_p2 = ap_const_lv1_0) and (ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_storemerge1807_phi_fu_439_p8 <= ap_const_lv1_0;
        elsif ((((ret_V_29_fu_1353_p2 = ap_const_lv1_0) and (ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_34_fu_1365_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_73_fu_1341_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_29_fu_1353_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_2) and (ret_V_73_fu_1341_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_storemerge1807_phi_fu_439_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_storemerge1807_phi_fu_439_p8 <= "X";
        end if; 
    end process;


    ap_phi_mux_storemerge1810_phi_fu_456_p8_assign_proc : process(ap_CS_fsm_state1, ret_V_5_fu_992_p2, start_position_reg_V_1_load_fu_1081_p1, ret_V_65_fu_1611_p2, ret_V_28_fu_1635_p2, ret_V_32_fu_1647_p2)
    begin
        if (((ret_V_32_fu_1647_p2 = ap_const_lv1_0) and (ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_storemerge1810_phi_fu_456_p8 <= ap_const_lv1_0;
        elsif ((((ret_V_28_fu_1635_p2 = ap_const_lv1_0) and (ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_32_fu_1647_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ret_V_65_fu_1611_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_28_fu_1635_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_1) and (ret_V_65_fu_1611_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_storemerge1810_phi_fu_456_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_storemerge1810_phi_fu_456_p8 <= "X";
        end if; 
    end process;


    ap_phi_mux_storemerge1812_phi_fu_473_p6_assign_proc : process(ap_CS_fsm_state1, ret_V_5_fu_992_p2, start_position_reg_V_1_load_fu_1081_p1, ret_V_10_fu_1941_p2, ret_V_24_fu_1993_p2)
    begin
        if (((ret_V_24_fu_1993_p2 = ap_const_lv1_0) and (ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0))) then 
            ap_phi_mux_storemerge1812_phi_fu_473_p6 <= ap_const_lv1_0;
        elsif ((((ret_V_10_fu_1941_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_24_fu_1993_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ret_V_10_fu_1941_p2 = ap_const_lv1_1) and (ret_V_5_fu_992_p2 = ap_const_lv1_1) and (start_position_reg_V_1_load_fu_1081_p1 = ap_const_lv2_0)))) then 
            ap_phi_mux_storemerge1812_phi_fu_473_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_storemerge1812_phi_fu_473_p6 <= "X";
        end if; 
    end process;

    error_V <= (or_ln1356_2_fu_706_p2 or or_ln1356_1_fu_700_p2);
    lbus_fifo <= (((((((((((((((((((((((lbus_output_reg3_mty & lbus_output_reg3_err) & lbus_output_reg3_eop) & lbus_output_reg3_sop) & lbus_output_reg3_ena) & lbus_output_reg3_dat) & lbus_output_reg2_mty) & lbus_output_reg2_err) & lbus_output_reg2_eop) & lbus_output_reg2_sop) & lbus_output_reg2_ena) & lbus_output_reg2_dat) & lbus_output_reg1_mty) & lbus_output_reg1_err) & lbus_output_reg1_eop) & lbus_output_reg1_sop) & lbus_output_reg1_ena) & lbus_output_reg1_dat) & lbus_output_reg0_mty) & lbus_output_reg0_err) & lbus_output_reg0_eop) & lbus_output_reg0_sop) & lbus_output_reg0_ena) & lbus_output_reg0_dat);
    lbus_fifo_pkt_end <= (((((((((((((((((lbus_endpkt_reg2_mty & lbus_endpkt_reg2_err) & lbus_endpkt_reg2_eop) & lbus_endpkt_reg2_sop) & lbus_endpkt_reg2_ena) & lbus_endpkt_reg2_dat) & lbus_endpkt_reg1_mty) & lbus_endpkt_reg1_err) & lbus_endpkt_reg1_eop) & lbus_endpkt_reg1_sop) & lbus_endpkt_reg1_ena) & lbus_endpkt_reg1_dat) & lbus_endpkt_reg0_mty) & lbus_endpkt_reg0_err) & lbus_endpkt_reg0_eop) & lbus_endpkt_reg0_sop) & lbus_endpkt_reg0_ena) & lbus_endpkt_reg0_dat);
    lbus_fifo_pkt_end_we_V <= fifo_write_V;
    lbus_fifo_we_V <= fifo_write_V;
    lhs_V_20_read_fu_248_p2 <= lbus_0_ena_V;
    lhs_V_5_load_fu_988_p1 <= lbus_input_reg0_ena_s;
    or_ln1355_1_fu_1311_p2 <= (ret_V_35_fu_1089_p2 or lbus_0_ena_V);
    or_ln1355_2_fu_1893_p2 <= (ret_V_65_fu_1611_p2 or lbus_0_ena_V);
    or_ln1355_3_fu_1569_p2 <= (ret_V_73_fu_1341_p2 or lbus_0_ena_V);
    or_ln1355_fu_1963_p2 <= (outputreg_eop_V or lbus_input_reg0_ena_s);
    or_ln1356_15_fu_1839_p2 <= (lbus_input_reg3_eop_s or lbus_input_reg2_eop_s);
    or_ln1356_17_fu_2451_p2 <= (ret_V_77_fu_2433_p2 or ret_V_76_fu_2427_p2);
    or_ln1356_18_fu_2457_p2 <= (ret_V_79_fu_2445_p2 or ret_V_78_fu_2439_p2);
    or_ln1356_1_fu_700_p2 <= (ret_V_51_fu_682_p2 or ret_V_50_fu_676_p2);
    or_ln1356_2_fu_706_p2 <= (ret_V_53_fu_694_p2 or ret_V_52_fu_688_p2);
    or_ln1356_5_fu_1929_p2 <= (ret_V_56_fu_1923_p2 or ret_V_55_fu_1917_p2);
    or_ln1356_7_fu_1605_p2 <= (ret_V_64_fu_1599_p2 or ret_V_63_fu_1593_p2);
    or_ln1356_fu_1485_p2 <= (lbus_input_reg3_eop_s or lbus_input_reg2_eop_s);
    or_ln191_1_fu_1101_p2 <= (ret_V_75_fu_1095_p2 or ret_V_35_fu_1089_p2);
    or_ln191_fu_1107_p2 <= (outputreg_partial_lo or or_ln191_1_fu_1101_p2);
    ret_V_10_fu_1941_p2 <= (ret_V_57_fu_1935_p2 and lbus_0_ena_V);
    ret_V_24_fu_1993_p2 <= (ret_V_61_fu_1987_p2 or input_reg_eop_zero_V);
    ret_V_28_fu_1635_p2 <= (ret_V_68_fu_1629_p2 and lbus_0_ena_V);
    ret_V_29_fu_1353_p2 <= (lbus_3_ena_V and and_ln1355_fu_1347_p2);
    ret_V_30_fu_1161_p2 <= (rhs_V_30_fu_1155_p2 and lbus_0_ena_V);
    ret_V_32_fu_1647_p2 <= (ret_V_69_fu_1641_p2 or outputreg_partial_lo);
    ret_V_34_fu_1365_p2 <= (ret_V_74_fu_1359_p2 or outputreg_partial_lo);
    ret_V_35_fu_1089_p2 <= (lbus_input_reg3_eop_s and lbus_input_reg3_ena_s);
    ret_V_36_fu_1323_p2 <= (xor_ln1355_1_fu_1317_p2 and lbus_input_reg0_ena_s);
    ret_V_38_fu_1851_p2 <= (ret_V_70_fu_1845_p2 and lbus_input_reg0_ena_s);
    ret_V_39_fu_1905_p2 <= (xor_ln1355_2_fu_1899_p2 and lbus_input_reg0_ena_s);
    ret_V_40_fu_1581_p2 <= (xor_ln1355_3_fu_1575_p2 and lbus_input_reg0_ena_s);
    ret_V_45_fu_2463_p2 <= (or_ln1356_18_fu_2457_p2 or or_ln1356_17_fu_2451_p2);
    ret_V_46_fu_2475_p2 <= (lbus_0_sop_V and lbus_0_ena_V);
    ret_V_47_fu_2481_p2 <= (lbus_1_sop_V and lbus_1_ena_V);
    ret_V_48_fu_2487_p2 <= (lbus_2_sop_V and lbus_2_ena_V);
    ret_V_49_fu_2493_p2 <= (lbus_3_sop_V and lbus_3_ena_V);
    ret_V_50_fu_676_p2 <= (lbus_0_err_V and lbus_0_ena_V);
    ret_V_51_fu_682_p2 <= (lbus_1_err_V and lbus_1_ena_V);
    ret_V_52_fu_688_p2 <= (lbus_2_err_V and lbus_2_ena_V);
    ret_V_53_fu_694_p2 <= (lbus_3_err_V and lbus_3_ena_V);
    ret_V_54_fu_1911_p2 <= (lbus_1_sop_V and lbus_1_ena_V);
    ret_V_55_fu_1917_p2 <= (lbus_2_sop_V and lbus_2_ena_V);
    ret_V_56_fu_1923_p2 <= (lbus_3_sop_V and lbus_3_ena_V);
    ret_V_57_fu_1935_p2 <= (ret_V_54_fu_1911_p2 or or_ln1356_5_fu_1929_p2);
    ret_V_58_fu_1953_p2 <= (rhs_V_23_fu_1947_p2 and lbus_input_reg0_ena_s);
    ret_V_59_fu_1975_p2 <= (xor_ln1355_fu_1969_p2 and lbus_output_reg0_ena);
    ret_V_5_fu_992_p2 <= (lbus_input_reg0_ena_s or lbus_0_ena_V);
    ret_V_60_fu_1981_p2 <= (ret_V_59_fu_1975_p2 or ret_V_58_fu_1953_p2);
    ret_V_61_fu_1987_p2 <= (ret_V_60_fu_1981_p2 and lbus_0_ena_V);
    ret_V_62_fu_1587_p2 <= (lbus_input_reg1_eop_s and lbus_input_reg1_ena_s);
    ret_V_63_fu_1593_p2 <= (lbus_input_reg2_eop_s and lbus_input_reg2_ena_s);
    ret_V_64_fu_1599_p2 <= (lbus_input_reg3_eop_s and lbus_input_reg3_ena_s);
    ret_V_65_fu_1611_p2 <= (ret_V_62_fu_1587_p2 or or_ln1356_7_fu_1605_p2);
    ret_V_66_fu_1617_p2 <= (lbus_2_sop_V and lbus_2_ena_V);
    ret_V_67_fu_1623_p2 <= (lbus_3_sop_V and lbus_3_ena_V);
    ret_V_68_fu_1629_p2 <= (ret_V_67_fu_1623_p2 or ret_V_66_fu_1617_p2);
    ret_V_69_fu_1641_p2 <= (lbus_input_reg0_ena_s and lbus_0_ena_V);
    ret_V_70_fu_1845_p2 <= (or_ln1356_15_fu_1839_p2 or lbus_input_reg1_eop_s);
    ret_V_71_fu_1329_p2 <= (lbus_input_reg2_eop_s and lbus_input_reg2_ena_s);
    ret_V_72_fu_1335_p2 <= (lbus_input_reg3_eop_s and lbus_input_reg3_ena_s);
    ret_V_73_fu_1341_p2 <= (ret_V_72_fu_1335_p2 or ret_V_71_fu_1329_p2);
    ret_V_74_fu_1359_p2 <= (lbus_input_reg0_ena_s and lbus_0_ena_V);
    ret_V_75_fu_1095_p2 <= (lbus_input_reg0_ena_s and lbus_0_ena_V);
    ret_V_76_fu_2427_p2 <= (lbus_0_eop_V and lbus_0_ena_V);
    ret_V_77_fu_2433_p2 <= (lbus_1_eop_V and lbus_1_ena_V);
    ret_V_78_fu_2439_p2 <= (lbus_2_eop_V and lbus_2_ena_V);
    ret_V_79_fu_2445_p2 <= (lbus_3_eop_V and lbus_3_ena_V);
    rhs_V_23_fu_1947_p2 <= (input_reg_eop_zero_V xor ap_const_lv1_1);
    rhs_V_30_fu_1155_p2 <= (ap_phi_mux_lbus_output_reg0_eop_2_phi_fu_430_p4 xor ap_const_lv1_1);
    start_position_reg_V_1_load_fu_1081_p1 <= start_position_reg_V;
    xor_ln1355_1_fu_1317_p2 <= (or_ln1355_1_fu_1311_p2 xor ap_const_lv1_1);
    xor_ln1355_2_fu_1899_p2 <= (or_ln1355_2_fu_1893_p2 xor ap_const_lv1_1);
    xor_ln1355_3_fu_1575_p2 <= (or_ln1355_3_fu_1569_p2 xor ap_const_lv1_1);
    xor_ln1355_fu_1969_p2 <= (or_ln1355_fu_1963_p2 xor ap_const_lv1_1);
end behav;
