#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Jun 19 19:27:53 2022
# Process ID: 12852
# Current directory: C:/Users/22253/Desktop/huibian/project_multi2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6416 C:\Users\22253\Desktop\huibian\project_multi2\project_multi2.xpr
# Log file: C:/Users/22253/Desktop/huibian/project_multi2/vivado.log
# Journal file: C:/Users/22253/Desktop/huibian/project_multi2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Jun 19 19:31:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 1829 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/constrs_1/new/1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1230.012 ; gain = 253.234
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.980 ; gain = 14.086
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 19 19:37:43 2022...
