Analysis & Synthesis Status : Successful - Tue May 23 14:52:06 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Full Version
Revision Name : timer_VHDL
Top-level Entity Name : timer_VHDL
Family : MAX II
Total logic elements : 44
Total pins : 27
Total virtual pins : 0
UFM blocks : 0 / 1 ( 0 % )
