# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do FIFO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2/lab2_task3 {C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/ram16x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:12 on Feb 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3" C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 19:09:12 on Feb 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2/lab2_task3 {C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/FIFO_Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:12 on Feb 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3" C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 19:09:12 on Feb 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2/lab2_task3 {C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:12 on Feb 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3" C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 19:09:12 on Feb 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2/lab2_task3 {C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/writePointer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:12 on Feb 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3" C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/writePointer.sv 
# -- Compiling module writePointer
# -- Compiling module writePointer_testbench
# 
# Top level modules:
# 	writePointer_testbench
# End time: 19:09:12 on Feb 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2/lab2_task3 {C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/readPointer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:12 on Feb 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3" C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/readPointer.sv 
# -- Compiling module readPointer
# -- Compiling module readPointer_testbench
# 
# Top level modules:
# 	readPointer_testbench
# End time: 19:09:12 on Feb 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2/lab2_task3 {C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/hexDisplay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:12 on Feb 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3" C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/hexDisplay.sv 
# -- Compiling module hexDisplay
# -- Compiling module hexDisplay_testbench
# 
# Top level modules:
# 	hexDisplay_testbench
# End time: 19:09:13 on Feb 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab2/lab2_task3 {C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/FIFO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:13 on Feb 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3" C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/FIFO.sv 
# -- Compiling module FIFO
# -- Compiling module FIFO_testbench
# 
# Top level modules:
# 	FIFO_testbench
# End time: 19:09:13 on Feb 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 19:09:16 on Feb 01,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.FIFO
# Loading work.ram16x8
# ** Error: (vsim-3033) C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/ram16x8.v(65): Instantiation of 'altdpram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/FIFObuffer/ramData File: C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/ram16x8.v
#         Searched libraries:
#             C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/simulation/modelsim/rtl_work
# Loading work.FIFO_Control
# Loading work.writePointer
# Loading work.readPointer
# Loading work.hexDisplay
# Error loading design
# End time: 19:09:16 on Feb 01,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.DE1_SoC_testbench -Lf altera_mf_ver
# vsim work.DE1_SoC_testbench -Lf altera_mf_ver 
# Start time: 19:09:31 on Feb 01,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.FIFO
# Loading work.ram16x8
# Loading altera_mf_ver.altdpram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.FIFO_Control
# Loading work.writePointer
# Loading work.readPointer
# Loading work.hexDisplay
add wave -position end  sim:/DE1_SoC_testbench/write
add wave -position end  sim:/DE1_SoC_testbench/reset
add wave -position end  sim:/DE1_SoC_testbench/read
add wave -position end  sim:/DE1_SoC_testbench/clk
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX0
run -all
# Warning : byte_size (width / width_byteena) should be in 5,8,9 or 10. It will be default to 5.
# Time: 0  Instance: DE1_SoC_testbench.dut.FIFObuffer.ramData.altdpram_component
# ** Note: $stop    : C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/DE1_SoC.sv(71)
#    Time: 1150 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/Alan/Documents/UW/EE 371/lab2/lab2_task3/DE1_SoC.sv line 71
# End time: 21:05:49 on Feb 01,2022, Elapsed time: 1:56:18
# Errors: 0, Warnings: 0
