<stg><name>run</name>


<trans_list>

<trans id="166" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="fsmstate_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="fsmstate_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln385 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15

]]></Node>
<StgValue><ssdm name="spectopmodule_ln385"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln385 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln385"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %contr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %contr, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %contr, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_14, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_0, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realcheckId, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realcheckId, void @empty_0, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %realcheckId, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %realcheckId

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_0, i32 0, i32 0, void @empty_2, i32 1, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %n_regions_in, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_17, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %sharedMem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %sharedMem

]]></Node>
<StgValue><ssdm name="sharedMem_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:25 %contr_read = read i48 @_ssdm_op_Read.ap_none.i48, i48 %contr

]]></Node>
<StgValue><ssdm name="contr_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %contr_checkId_V = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %contr_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="contr_checkId_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %contr_taskId_V = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %contr_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="contr_taskId_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:28 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:29 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:30 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:31 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:32 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:33 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:34 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:35 %specreset_ln398 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln398"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:36 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:37 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:38 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:39 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:40 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:41 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:42 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:43 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:44 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:45 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:46 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:47 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:48 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:49 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:50 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:51 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_17, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:52 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_16, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:53 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_15, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:54 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_20, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:55 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_19, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:56 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_18, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:57 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_23, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:58 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_22, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:59 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_21, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:60 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_26, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:61 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_25, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:62 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_24, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:63 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_4, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:64 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_3, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:65 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_2, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:66 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_29, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:67 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_28, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:68 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_27, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:69 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_32, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:70 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_31, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:71 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_30, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:72 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_35, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:73 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_34, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:74 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_33, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:75 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_38, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:76 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_37, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:77 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_36, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:78 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_41, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:79 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_40, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:80 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_39, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:81 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_44, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:82 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_43, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:83 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_42, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:84 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_47, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:85 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_46, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:86 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_45, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:87 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_50, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:88 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_49, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:89 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_48, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:90 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_53, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:91 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_52, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:92 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_51, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:93 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_7, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:94 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_6, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:95 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_5, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:96 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_56, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:97 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_55, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:98 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_54, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:99 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_59, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:100 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_58, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:101 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA32_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_57, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:102 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_10, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:103 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_9, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:104 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_8, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:105 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_13, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:106 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_12, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:107 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_11, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:108 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_16, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:109 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_15, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:110 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_14, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:111 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_19, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:112 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_18, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:113 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_17, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:114 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_22, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:115 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_21, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:116 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_20, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:117 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_25, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:118 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_24, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:119 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_23, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:120 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_28, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:121 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_27, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:122 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_26, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:123 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_31, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:124 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_30, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:125 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_29, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:126 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_34, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:127 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_33, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:128 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_32, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:129 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_35, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:130 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions_1, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:131 %specreset_ln399 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_regions, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln399"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:132 %specreset_ln400 = specreset void @_ssdm_op_SpecReset, i8 %n_regions_V, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="specreset_ln400"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:133 %outcomeInRam = add i64 %sharedMem_read, i64 8192

]]></Node>
<StgValue><ssdm name="outcomeInRam"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1">
<![CDATA[
entry:134 %fsmstate_load = load i1 %fsmstate

]]></Node>
<StgValue><ssdm name="fsmstate_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:135 %br_ln410 = br i1 %fsmstate_load, void %for.inc13.preheader, void %if.then17

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmstate_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="32">
<![CDATA[
for.inc13.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmstate_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc13.preheader:1 %store_ln417 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmstate_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
for.inc13.preheader:2 %br_ln417 = br void %for.inc13

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc13:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="7">
<![CDATA[
for.inc13:1 %zext_ln417 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc13:2 %icmp_ln417 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln417"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc13:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc13:4 %i_2 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc13:5 %br_ln417 = br i1 %icmp_ln417, void %for.inc13.split, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc13.split:1 %n_regions_in_addr = getelementptr i8 %n_regions_in, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="n_regions_in_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="6">
<![CDATA[
for.inc13.split:2 %n_regions_in_load = load i6 %n_regions_in_addr

]]></Node>
<StgValue><ssdm name="n_regions_in_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13.split:5 %store_ln417 = store i7 %i_2, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end15:0 %store_ln423 = store i1 1, i1 %fsmstate

]]></Node>
<StgValue><ssdm name="store_ln423"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
for.end15:1 %br_ln425 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc13.split:0 %specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln417"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="6">
<![CDATA[
for.inc13.split:2 %n_regions_in_load = load i6 %n_regions_in_addr

]]></Node>
<StgValue><ssdm name="n_regions_in_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc13.split:3 %n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="n_regions_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
for.inc13.split:4 %store_ln419 = store i8 %n_regions_in_load, i6 %n_regions_V_addr

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc13.split:6 %br_ln417 = br void %for.inc13

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="8" op_4_bw="16" op_5_bw="64" op_6_bw="8" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="8">
<![CDATA[
if.then17:0 %call_ln426 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i8 %contr_taskId_V, i16 %contr_checkId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data, i8 %n_regions_V

]]></Node>
<StgValue><ssdm name="call_ln426"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="8" op_4_bw="16" op_5_bw="64" op_6_bw="8" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="8">
<![CDATA[
if.then17:0 %call_ln426 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i8 %contr_taskId_V, i16 %contr_checkId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data, i8 %n_regions_V

]]></Node>
<StgValue><ssdm name="call_ln426"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
if.then17:1 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0">
<![CDATA[
if.end19:0 %ret_ln428 = ret

]]></Node>
<StgValue><ssdm name="ret_ln428"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
