library IEEE;
use IEEE.std_logic_1164.ALL;
use IEEE.std_logic_arith.ALL;
use IEEE.std_logic_unsigned.ALL;

entity contador is
Port (reloj : in STD_LOGIC;
		Dig: out STD_LOGIC_VECTOR (4 downto 1);
		Seg: out STD_LOGIC_VECTOR (6 downto 0;)
end contador;

architecture Behavioral of contador is
signal segundo: std_logic;
signal C: std_logic_vector (3 downto 0);

begin
	Divi: process (reloj)
	variable cuenta: std_logic_vector(27 downto 0) := x"0000000";
begin
		if rising edge (reloj) then
		if cuenta x"480090" then
		cuenta := x"0000000";
else
		cuenta := cuenta+1;
		end if;
		end if;
segundo<= cuenta(24);
end process;

conta: process (segundo)
variable cuenta : std_logic_vector(3 downto 0) := "1001";
begin
	if rising edge (segundo) then
	if cuenta = "0000" then
	cuenta := "1001";
else
	cuenta := cuenta -1;
	end if; 
	end if;
	C <= cuenta;
end process;

