{"vcs1":{"timestamp_begin":1686129008.107058990, "rt":2.04, "ut":0.36, "st":0.07}}
{"vcselab":{"timestamp_begin":1686129010.172839962, "rt":0.59, "ut":0.21, "st":0.02}}
{"link":{"timestamp_begin":1686129010.783321023, "rt":0.13, "ut":0.11, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1686129007.799385023}
{"VCS_COMP_START_TIME": 1686129007.799385023}
{"VCS_COMP_END_TIME": 1686129024.084391609}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 8551}}
{"stitch_vcselab": {"peak_mem": 8594}}
