# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do testbench.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity analog_levels
# -- Compiling architecture behavioral of analog_levels
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity analog_levels
# vsim -t 1ps testbench 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.testbench(behavioral)
# Loading work.analog_levels(behavioral)
# .wave
# .structure
# .signals
add wave sim:/testbench/analog_leveling/mreset_i
add wave sim:/testbench/analog_leveling/frame_reset_i
add wave sim:/testbench/analog_leveling/clk_i
add wave sim:/testbench/analog_leveling/sync_i
add wave sim:/testbench/analog_leveling/sync_t_i
add wave sim:/testbench/analog_leveling/tsg_out_o
add wave sim:/testbench/analog_leveling/f74
add wave sim:/testbench/analog_leveling/state
restart
run
restart
run
