// Seed: 3923280683
module module_0 #(
    parameter id_5 = 32'd35
) (
    output id_1,
    input logic id_2
    , id_3, id_4
);
  assign id_1 = 1;
  logic _id_5;
  always @(negedge !id_4) begin
    if (1 != 1) begin
      id_3[id_5] <= 1;
    end else id_2 = 1'h0;
  end
endmodule
