--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/omar/Documentos/xilinx_ubuntu/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml vga_top.twx vga_top.ncd -o
vga_top.twr vga_top.pcf -ucf elbertv2.ucf

Design file:              vga_top.ncd
Physical constraint file: vga_top.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_vga_clk_25/CLKFX_BUF" derived 
from  NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;  divided by 
2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.933ns.
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/h_count_4 (SLICE_X22Y22.G4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_2 (FF)
  Destination:          Inst_VGA_sync/h_count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.925ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.017 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_2 to Inst_VGA_sync/h_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcko                  0.596   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_2
    SLICE_X22Y24.G1      net (fanout=4)        0.461   Inst_VGA_sync/h_count<2>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X22Y22.G4      net (fanout=8)        0.957   Inst_VGA_sync/N11
    SLICE_X22Y22.CLK     Tgck                  0.671   Inst_VGA_sync/h_count<4>
                                                       Inst_VGA_sync/h_count_mux0002<5>1
                                                       Inst_VGA_sync/h_count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (3.100ns logic, 1.825ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_VGA_sync/h_count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.017 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_3 to Inst_VGA_sync/h_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.XQ      Tcko                  0.521   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_3
    SLICE_X22Y24.G4      net (fanout=4)        0.454   Inst_VGA_sync/h_count<3>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X22Y22.G4      net (fanout=8)        0.957   Inst_VGA_sync/N11
    SLICE_X22Y22.CLK     Tgck                  0.671   Inst_VGA_sync/h_count<4>
                                                       Inst_VGA_sync/h_count_mux0002<5>1
                                                       Inst_VGA_sync/h_count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (3.025ns logic, 1.818ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_VGA_sync/h_count_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.017 - 0.021)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_7 to Inst_VGA_sync/h_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.XQ      Tcko                  0.495   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_7
    SLICE_X22Y24.G2      net (fanout=4)        0.431   Inst_VGA_sync/h_count<7>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X22Y22.G4      net (fanout=8)        0.957   Inst_VGA_sync/N11
    SLICE_X22Y22.CLK     Tgck                  0.671   Inst_VGA_sync/h_count<4>
                                                       Inst_VGA_sync/h_count_mux0002<5>1
                                                       Inst_VGA_sync/h_count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (2.999ns logic, 1.795ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/h_count_1 (SLICE_X23Y22.G1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_2 (FF)
  Destination:          Inst_VGA_sync/h_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.017 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_2 to Inst_VGA_sync/h_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcko                  0.596   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_2
    SLICE_X22Y24.G1      net (fanout=4)        0.461   Inst_VGA_sync/h_count<2>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X23Y22.G1      net (fanout=8)        1.012   Inst_VGA_sync/N11
    SLICE_X23Y22.CLK     Tgck                  0.601   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_mux0002<8>1
                                                       Inst_VGA_sync/h_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (3.030ns logic, 1.880ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_VGA_sync/h_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.017 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_3 to Inst_VGA_sync/h_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.XQ      Tcko                  0.521   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_3
    SLICE_X22Y24.G4      net (fanout=4)        0.454   Inst_VGA_sync/h_count<3>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X23Y22.G1      net (fanout=8)        1.012   Inst_VGA_sync/N11
    SLICE_X23Y22.CLK     Tgck                  0.601   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_mux0002<8>1
                                                       Inst_VGA_sync/h_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (2.955ns logic, 1.873ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_VGA_sync/h_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_7 to Inst_VGA_sync/h_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.XQ      Tcko                  0.495   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_7
    SLICE_X22Y24.G2      net (fanout=4)        0.431   Inst_VGA_sync/h_count<7>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X23Y22.G1      net (fanout=8)        1.012   Inst_VGA_sync/N11
    SLICE_X23Y22.CLK     Tgck                  0.601   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_mux0002<8>1
                                                       Inst_VGA_sync/h_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (2.929ns logic, 1.850ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/h_count_7 (SLICE_X23Y22.F1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_2 (FF)
  Destination:          Inst_VGA_sync/h_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.017 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_2 to Inst_VGA_sync/h_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcko                  0.596   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_2
    SLICE_X22Y24.G1      net (fanout=4)        0.461   Inst_VGA_sync/h_count<2>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X23Y22.F1      net (fanout=8)        1.008   Inst_VGA_sync/N11
    SLICE_X23Y22.CLK     Tfck                  0.602   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_mux0002<2>1
                                                       Inst_VGA_sync/h_count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (3.031ns logic, 1.876ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_VGA_sync/h_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.017 - 0.025)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_3 to Inst_VGA_sync/h_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.XQ      Tcko                  0.521   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_3
    SLICE_X22Y24.G4      net (fanout=4)        0.454   Inst_VGA_sync/h_count<3>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X23Y22.F1      net (fanout=8)        1.008   Inst_VGA_sync/N11
    SLICE_X23Y22.CLK     Tfck                  0.602   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_mux0002<2>1
                                                       Inst_VGA_sync/h_count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (2.956ns logic, 1.869ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_VGA_sync/h_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_7 to Inst_VGA_sync/h_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.XQ      Tcko                  0.495   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_7
    SLICE_X22Y24.G2      net (fanout=4)        0.431   Inst_VGA_sync/h_count<7>
    SLICE_X22Y24.Y       Tilo                  0.616   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X22Y24.F4      net (fanout=1)        0.035   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X22Y24.X       Tilo                  0.601   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.G2      net (fanout=3)        0.372   Inst_VGA_sync/h_sync_and0000
    SLICE_X20Y25.Y       Tilo                  0.616   Inst_VGA_sync/h_count<0>
                                                       Inst_VGA_sync/h_count_mux0002<0>11
    SLICE_X23Y22.F1      net (fanout=8)        1.008   Inst_VGA_sync/N11
    SLICE_X23Y22.CLK     Tfck                  0.602   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_mux0002<2>1
                                                       Inst_VGA_sync/h_count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (2.930ns logic, 1.846ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_vga_clk_25/CLKFX_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/clk_2_cnt_4 (SLICE_X4Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_sync/clk_2_cnt_3 (FF)
  Destination:          Inst_VGA_sync/clk_2_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.297 - 0.249)
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_VGA_sync/clk_2_cnt_3 to Inst_VGA_sync/clk_2_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.XQ       Tcko                  0.417   Inst_VGA_sync/clk_2_cnt<3>
                                                       Inst_VGA_sync/clk_2_cnt_3
    SLICE_X4Y29.CE       net (fanout=5)        0.480   Inst_VGA_sync/clk_2_cnt<3>
    SLICE_X4Y29.CLK      Tckce       (-Th)     0.000   Inst_VGA_sync/clk_2_cnt<4>
                                                       Inst_VGA_sync/clk_2_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.417ns logic, 0.480ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/clk_2_cnt_0 (SLICE_X3Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_sync/clk_2_cnt_0 (FF)
  Destination:          Inst_VGA_sync/clk_2_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_VGA_sync/clk_2_cnt_0 to Inst_VGA_sync/clk_2_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.YQ       Tcko                  0.419   Inst_VGA_sync/clk_2_cnt<0>
                                                       Inst_VGA_sync/clk_2_cnt_0
    SLICE_X3Y28.SR       net (fanout=7)        0.439   Inst_VGA_sync/clk_2_cnt<0>
    SLICE_X3Y28.CLK      Tcksr       (-Th)    -0.290   Inst_VGA_sync/clk_2_cnt<0>
                                                       Inst_VGA_sync/clk_2_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.148ns (0.709ns logic, 0.439ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/clk_2_cnt_0 (SLICE_X3Y28.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_sync/clk_2_cnt_4 (FF)
  Destination:          Inst_VGA_sync/clk_2_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.292 - 0.253)
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_VGA_sync/clk_2_cnt_4 to Inst_VGA_sync/clk_2_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.YQ       Tcko                  0.477   Inst_VGA_sync/clk_2_cnt<4>
                                                       Inst_VGA_sync/clk_2_cnt_4
    SLICE_X3Y28.G4       net (fanout=4)        0.305   Inst_VGA_sync/clk_2_cnt<4>
    SLICE_X3Y28.CLK      Tckg        (-Th)    -0.406   Inst_VGA_sync/clk_2_cnt<0>
                                                       Inst_VGA_sync/clk_2_cnt_mux0002<4>11
                                                       Inst_VGA_sync/clk_2_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.883ns logic, 0.305ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_vga_clk_25/CLKFX_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------
Slack: 36.998ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKFX
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Inst_vga_clk_25/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: Inst_rom_2/Mrom_rdata_rom0000/CLKA
  Logical resource: Inst_rom_2/Mrom_rdata_rom0000/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_25
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: Inst_rom_0/Mrom_rdata_rom0000/CLKA
  Logical resource: Inst_rom_0/Mrom_rdata_rom0000/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT_OBUF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT_OBUF           |     83.333ns|     20.000ns|     10.277ns|            0|            0|            0|          247|
| Inst_vga_clk_25/CLKFX_BUF     |     40.000ns|      4.933ns|          N/A|            0|            0|          247|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12         |    4.933|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 247 paths, 0 nets, and 133 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 28 23:30:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



