set_property SRC_FILE_INFO {cfile:/home/soganli/git_workspace/Tbtk/dataProcessor/dataProcessor.srcs/constrs_1/new/systemConstraints.xdc rfile:../../../dataProcessor.srcs/constrs_1/new/systemConstraints.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 2.500 -name fpga_clk -waveform {0.000 1.250} [get_ports clk]
