/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [35:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = !(celloutsig_1_2z[10] ? celloutsig_1_0z[0] : celloutsig_1_10z[5]);
  assign celloutsig_0_12z = !(celloutsig_0_11z ? celloutsig_0_0z : celloutsig_0_6z[3]);
  assign celloutsig_1_9z = ~((celloutsig_1_0z[3] | celloutsig_1_8z) & (celloutsig_1_0z[4] | celloutsig_1_1z[2]));
  assign celloutsig_0_8z = in_data[84:71] + { celloutsig_0_5z[6:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_5z[6:2], celloutsig_0_1z } + { celloutsig_0_4z[2:1], celloutsig_0_3z, celloutsig_0_1z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 13'h0000;
    else _00_ <= { in_data[48:38], celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= celloutsig_1_2z[5:3];
  assign celloutsig_1_14z = { celloutsig_1_1z[9:2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z } & { celloutsig_1_10z[9:0], celloutsig_1_1z[10:2], celloutsig_1_5z[1:0] };
  assign celloutsig_1_18z = celloutsig_1_14z[9:0] & { celloutsig_1_1z[8:3], celloutsig_1_17z };
  assign celloutsig_0_4z = { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_0z } & celloutsig_0_3z;
  assign celloutsig_0_10z = { celloutsig_0_3z[1:0], celloutsig_0_4z, celloutsig_0_9z } / { 1'h1, _00_[0], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[21:19], celloutsig_0_0z, celloutsig_0_0z } == in_data[85:81];
  assign celloutsig_0_11z = { in_data[18], celloutsig_0_3z, celloutsig_0_0z } > _00_[6:2];
  assign celloutsig_0_0z = in_data[57:53] <= in_data[91:87];
  assign celloutsig_1_2z = { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[158:147] };
  assign celloutsig_0_2z = { in_data[61:59], celloutsig_0_0z } % { 1'h1, in_data[48:47], in_data[0] };
  assign celloutsig_0_14z = { celloutsig_0_8z[9:3], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, _00_[11:0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_10z = { celloutsig_1_1z[7:4], celloutsig_1_7z, _01_, celloutsig_1_9z, celloutsig_1_0z } % { 1'h1, in_data[103:97], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_1z = { celloutsig_1_0z[0], celloutsig_1_0z, celloutsig_1_0z } * in_data[143:133];
  assign celloutsig_1_5z[1:0] = celloutsig_1_0z[2] ? { celloutsig_1_3z, celloutsig_1_3z } : celloutsig_1_1z[1:0];
  assign celloutsig_0_9z = { in_data[8:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } != { celloutsig_0_8z[13:3], celloutsig_0_5z };
  assign celloutsig_1_3z = in_data[164:159] != celloutsig_1_1z[7:2];
  assign celloutsig_1_8z = celloutsig_1_2z[12:2] != { celloutsig_1_1z[5:3], celloutsig_1_3z, _01_, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_6z } != { celloutsig_1_2z[8:7], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_1z[6:4], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_2z, _01_ } !== { in_data[157:135], celloutsig_1_9z };
  assign celloutsig_0_13z = in_data[11:7] !== { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_0z !== { celloutsig_1_6z[2:1], _01_ };
  assign celloutsig_0_6z = { in_data[10:5], celloutsig_0_0z } >> celloutsig_0_5z[6:0];
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_0z } >>> { in_data[82:81], celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_2z[7:6], celloutsig_1_3z, celloutsig_1_13z } >>> celloutsig_1_14z[10:7];
  assign celloutsig_1_0z = in_data[149:145] >>> in_data[107:103];
  assign celloutsig_1_6z = celloutsig_1_1z[6:3] >>> in_data[111:108];
  assign celloutsig_0_5z = { in_data[14:13], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } - { in_data[60:54], celloutsig_0_1z };
  assign celloutsig_1_5z[10:2] = celloutsig_1_1z[10:2];
  assign { out_data[137:128], out_data[96], out_data[63:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z[33:2], celloutsig_0_15z };
endmodule
