// Seed: 318282557
module module_0 ();
  tri0 id_2;
  id_3(
      .id_0(1'b0), .id_1(1'b0), .id_2(id_4), .id_3(id_4)
  );
  genvar id_5;
  assign id_2 = 1'b0;
  genvar id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input wire id_6
);
  wor id_8;
  logic [7:0] id_9, id_10;
  assign id_8 = (1);
  wire id_11;
  supply0 id_12;
  assign id_8 = 1;
  assign id_10[1] = id_2;
  id_13(
      .id_0(1), .id_1(id_0 ? 1 : id_12 - id_4), .id_2(id_1), .id_3(1), .id_4(id_4)
  ); module_0();
endmodule
