[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMZ14202TZ-ADJ/NOPB production of TEXAS INSTRUMENTS from the text:EFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.8\n1.21.52.53.35.06.0\nOUTPUT CURRENT (A)\nVIN\nCINEnableRON\nRFBTCFF\nCSSRFBB COUTLMZ14202\nVOUTFBRON SSVIN\nEN\nGNDVOUT\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\nLMZ14202 SIMPLE SWITCHER®6Vto42V,2APower Module inLeaded SMT-TO Package\n1Features 2Applications\n1•Integrated Shielded Inductor •Point ofLoad Conversions from 12-V and24-V\nInput Rail •Simple PCB Layout\n•Time-Critical Projects •Flexible Start-Up Sequencing Using External Soft-\nStart andPrecision Enable •Space Constrained andHigh Thermal\nRequirement Applications Easy-To-Use, 7-Pin •Protection Against Inrush Currents andFaults\nPackage Such asInput UVLO andOutput Short Circuit\nPFM 7-Pin Package•Junction Temperature Range: –40°Cto125°C\n•Negative Output Voltage Applications•Single Exposed Pad andStandard Pinout forEasy(See AN-2027) SNVA425Mounting andManufacturing\n•Fast Transient Response forPowering FPGAs3DescriptionandASICsThe LMZ14202, SIMPLE SWITCHER®power module•Low Output Voltage Rippleisaneasy-to-use step-down DC-DC thatcandrive up\n•Pin-to-Pin Compatible Family: to2-A load with exceptional power conversion\nefficiency, line and load regulation, and output–LMZ14203/2/1 (42VMaximum; 3A,2A,1A)accuracy. TheLMZ14202 isavailable inaninnovative–LMZ12003/2/1 (20VMaximum; 3A,2A,1A)package that enhances thermal performance and\n•Fully Enabled forWEBENCH®Power Designer allows forhand ormachine soldering.\n•Electrical SpecificationsThe LMZ14202 can accept aninput voltage rail\n–12-W Maximum Total Output Power between 6Vand42Vanddeliver anadjustable and\nhighly accurate output voltage aslowas0.8V.The–Upto2-AOutput CurrentLMZ14202 only requires three external resistors and–Input Voltage Range: 6Vto42Vfour external capacitors tocomplete the power\n–Output Voltage Range: 0.8Vto6V solution. The LMZ14202 isareliable and robust\ndesign with thefollowing protection features: thermal –Efficiency upto90%\nshutdown, input undervoltage lockout, output•Performance Benefitsovervoltage protection, short-circuit protection, output\n–Operates atHigh Ambient Temperature With current limit, and allows start-up into aprebiased\nNoThermal Derating output. Asingle resistor adjusts the switching\nfrequency upto1MHz. –High Efficiency Reduces System Heat\nGenerationDevice Information(1)(2)\n–Low Radiated Emissions (EMI) Tested With\nPART NUMBER PACKAGE BODY SIZE (NOM)EN55022 Class BStandard\nLMZ14202 TO-PMOD (7) 10.16 mm×9.85 mm–Low External Component Count\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\n(2)Peak reflow temperature equals 245°C.See SNAA214 for\nmore details.\nSimplified Application Schematic Efficiency 12-V Input at25°C\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\nTable ofContents\n8.1 Application Information ............................................ 14 1Features .................................................................. 1\n8.2 Typical Application ................................................. 14 2Applications ........................................................... 1\n9Power Supply Recommendations ...................... 21 3Description ............................................................. 1\n10Layout ................................................................... 21 4Revision History ..................................................... 2\n10.1 Layout Guidelines ................................................. 215PinConfiguration andFunctions ......................... 3\n10.2 Layout Example .................................................... 226Specifications ......................................................... 3\n10.3 Power Dissipation andBoard Thermal6.1 Absolute Maximum Ratings ...................................... 3Requirements ........................................................... 236.2 ESD Ratings .............................................................. 310.4 Power Module SMT Guidelines ............................ 236.3 Recommended Operating Conditions ....................... 411Device andDocumentation Support ................. 256.4 Thermal Information .................................................. 411.1 Device Support ...................................................... 256.5 Electrical Characteristics ........................................... 411.2 Documentation Support ........................................ 256.6 Typical Characteristics .............................................. 611.3 Community Resources .......................................... 257Detailed Description ............................................ 1111.4 Trademarks ........................................................... 257.1 Overview ................................................................. 1111.5 Electrostatic Discharge Caution ............................ 257.2 Functional Block Diagram ....................................... 1111.6 Glossary ................................................................ 257.3 Feature Description ................................................. 1112Mechanical, Packaging, andOrderable7.4 Device Functional Modes ........................................ 13Information ........................................................... 25\n8Application andImplementation ........................ 14\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision I(August 2015) toRevision J Page\n•Added thisnew bullet tothePower Module SMT Guidelines section .................................................................................. 23\nChanges from Revision H(June 2015) toRevision I Page\n•Changed thetitleofthedocument ......................................................................................................................................... 1\nChanges from Revision G(March 2013) toRevision H Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\n•Removed Easy-To-Use 7-Pin Package PFM 7-Pin Package image ...................................................................................... 1\nChanges from Revision F(October 2012) toRevision G Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................................................... 23\n•Added Power Module SMT Guidelines section .................................................................................................................... 23\n2 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nExposed Pad \nConnect to GND5   SS6   FB\n3   EN\n1   VIN2   RON4   GND7   VOUT\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\n5PinConfiguration andFunctions\nNDW Package\n7-Pin TO-PMOD\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nEnable. Input totheprecision enable comparator. Rising threshold is1.18 Vnominal, 90mVEN 3 Analoghysteresis nominal. Maximum recommended input level is6.5V.\nFeedback. nternally connected totheregulation, overvoltage, andshort-circuit comparators. The\nFB 6 Analog regulation reference point is0.8Vatthisinput pin.Connected thefeedback resistor divider between\ntheoutput andground tosettheoutput voltage.\nGND 4 Ground Ground. Reference point forallstated voltages. Must beexternally connected tothermal pad.\nON-time resistor. Anexternal resistor between thispinandtheVINpinsets theON-time oftheRON 2 Analogapplication. Typical values range from 25kΩto124kΩ.\nSoft-start. Aninternal 8-µAcurrent source charges anexternal capacitor toproduce thesoft-start\nSS 5 Analog function. This node isdischarged at200µAduring disable, over-current, thermal shutdown and\ninternal UVLO conditions.\nSupply input. Nominal operating range is6Vto42V.Asmall amount ofinternal capacitance is\nVIN 1 Power contained within thepackage assembly. Additional external input capacitance isrequired between\nthispinandexposed pad.\nOutput voltage. Output from theinternal inductor. Connect theoutput capacitor between thispinandVOUT 7 Powerexposed pad.\nExposed Pad —Internally connected topin4.Used todissipate heat from thepackage duringThermal pad Groundoperation. Must beelectrically connected topin4external tothepackage.\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVIN, RON toGND –0.3 43.5 V\nEN,FB,SStoGND –0.3 7 V\nTJ Junction temperature 150 °C\nPeak reflow case temperature (30s) 245 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Forsoldering specifications, refer tothefollowing document: www.ti.com/lit/snoa549c\n6.2 ESD Ratings\nVALUE UNIT\nElectrostaticV(ESD) Human body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000 Vdischarge\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: LMZ14202\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN Input voltage 6 42 V\nEN Enable voltage 0 6.5 V\nTJ Junction temperature −40 125 °C\n6.4 Thermal Information\nLMZ14202\nNDWTHERMAL METRIC(1)UNIT(TO-PMOD)\n7PINS\n4-layer JEDEC Printed circuit board, 100vias, Noair19.3 °C/W Junction-to-ambient thermalflow RθJAresistance\n2-layer JEDEC Printed circuit board, Noairflow 21.5 °C/W\nJunction-to-case (top) thermalRθJC(top) Noairflow 1.9 °C/Wresistance\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n6.5 Electrical Characteristics\nLimits instandard type areforTJ=25°Conly; limits inboldface type apply over thejunction temperature (TJ)range of–40°C\nto+125 °C.Minimum andmaximum limits areensured through test, design orstatistical correlation. Typical values represent\nthemost likely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless otherwise stated the\nfollowing conditions apply: VVIN=24V,VVOUT =3.3V\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nENABLE CONTROL(3)\n1.18 V\nVEN ENthreshold trippoint VENrising\n–40°C≤TJ≤125°C 1.1 1.25\nVEN-HYS ENthreshold hysteresis VENfalling 90 mV\nSOFT-START\n8 µA\nISS SSsource current VSS=0V\n–40°C≤TJ≤125°C 5 11\nISS-DIS SSdischarge current -200 µA\nCURRENT LIMIT\n2.6 A\nICL Current limit threshold d.c.average\n–40°C≤TJ≤125°C 2.3 3.65\nON/OFF TIMER\nONtimer minimum pulsetON-MIN 150 nswidth\ntOFF OFF timer pulse width 260 ns\nREGULATION AND OVERVOLTAGE COMPARATOR\n0.795\nVSS>0.8V,IO=2A V\nVFB In-regulation feedback voltage –40°C≤TJ≤125°C 0.775 0.815\nVSS>+0.8V,IO=10mA 0.786 0.802 0.818 V\nFeedback over-voltageVFB-OV 0.92 Vprotection threshold\nIFB Feedback input bias current 5 nA\n(1) Minimum andmaximum limits are100% production tested at25°C.Limits over theoperating temperature range areensured through\ncorrelation using Statistical Quality Control (SQC) methods. Limits areused tocalculate Average Outgoing Quality Level (AOQL).\n(2) Typical numbers areat25°Candrepresent themost likely parametric norm.\n(3) EN55022:2006, +A1:2007, FCC Part 15Subpart B:2007. See AN-2024 LMZ1420x /LMZ1200x Evaluation Board (SNVA422 )and\nlayout forinformation ondevice under test.\n4 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\nElectrical Characteristics (continued)\nLimits instandard type areforTJ=25°Conly; limits inboldface type apply over thejunction temperature (TJ)range of–40°C\nto+125 °C.Minimum andmaximum limits areensured through test, design orstatistical correlation. Typical values represent\nthemost likely parametric norm atTJ=25°C,andareprovided forreference purposes only. Unless otherwise stated the\nfollowing conditions apply: VVIN=24V,VVOUT =3.3V\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nIQ Non-switching input current VFB=0.86 V 1 mA\nISD Shutdown quiescent current VEN=0V 25 μA\nTHERMAL CHARACTERISTICS\nTSD Thermal shutdown Rising 165 °C\nTSD-HYST Thermal shutdown hysteresis Falling 15 °C\nPERFORMANCE PARAMETERS\nΔVO Output voltage ripple 8 mVP-P\nΔVO/ΔVIN Line regulation 12V≤VVIN≤42V,IO=2A 0.01%\nΔVO/IOUT Load regulation VVIN=24V 1.5 mV/A\nVVIN=24V,VO=3.3V,IO=1A 86%\nη Efficiency\nVVIN=24V,VO=3.3V,IO=2A 85%\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: LMZ14202\n00.30.60.91.21.51.8\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.82.53.35.06.0\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.82.53.35.06.0\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.8\n1.21.52.53.35.06.0\nOUTPUT CURRENT (A)\n00.20.40.60.81.01.2\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.21.51.82.53.35.06.0\nOUTPUT CURRENT (A)\n00.20.40.60.81.01.2\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C1.21.51.82.5\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C1.8\n1.21.52.5\nOUTPUT CURRENT (A)\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\n6.6 Typical Characteristics\nUnless otherwise specified, thefollowing conditions apply: VVIN=24V;CIN=10µF,X7R ceramic; CO=100µFX7R ceramic;\nTA=25°C.\nFigure 1.Efficiency 6-VInput Figure 2.Dissipation 6-VInput\nFigure 4.Dissipation 12-V Input Figure 3.Efficiency 12-V Input\nFigure 5.Efficiency 24-V Input Figure 6.Dissipation 24-V Input\n6 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\n0 0.4 0.8 1.2 1.6 20.00.20.40.60.81.01.21.4DISSIPATION (W)\nOUTPUT CURRENT (A)1.21.8\n85°C2.5\n1.5\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.5 1.2\n1.82.5\n85°C\n00.30.60.91.21.51.8\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C3.35.06.0\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C3.35.06.0\nOUTPUT CURRENT (A)\n00.30.60.91.21.51.8\n00.4 0.8 1.21.6 2DISSIPATION (W)\n25°C3.35.06.0\nOUTPUT CURRENT (A)\nEFFICIENCY (%)\n50556065707580859095100\n00.40.8 1.2 1.6 225°C3.35.06.0\nOUTPUT CURRENT (A)\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VVIN=24V;CIN=10µF,X7R ceramic; CO=100µFX7R ceramic;\nTA=25°C.\nFigure 7.Efficiency 36-V Input at25°C Figure 8.Dissipation 36-V Input\nFigure 9.Efficiency 42-V Input Figure 10.Dissipation 42-V Input\nFigure 11.Efficiency 6-VInput, TA=85°C Figure 12.Dissipation 6-VInput, TA=85°C\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: LMZ14202\n0 0.4 0.8 1.2 1.6 20.01.8DISSIPATION (W)\nOUTPUT CURRENT (A)0.20.40.60.81.01.21.41.6\n6.0\n5.0\n1.8\n2.53.3\n85°C\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)6.0\n5.01.82.5\n3.3\n85°C\n6.0\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.51.21.82.53.35.0\n85°C\n0 0.4 0.8 1.2 1.6 2.00.00.20.40.60.81.01.21.41.6DISSIPATION (W)\nOUTPUT CURRENT (A)85°C1.2\n1.5\n1.82.53.3\n5.0\n6.0\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)1.83.3 5.02.5\n1.51.2\n85°C\n0 0.4 0.8 1.2 1.6 2.00.00.20.40.60.81.01.21.41.6DISSIPATION (W)\nOUTPUT CURRENT (A)1.8\n3.3\n5.02.51.5\n1.2\n85°C\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VVIN=24V;CIN=10µF,X7R ceramic; CO=100µFX7R ceramic;\nTA=25°C.\nFigure 14.Dissipation 8-VInput, TA=85°CFigure 13.Efficiency 8VInput, TA=85°C\nFigure 16.Dissipation 12-V Input, TA=85°C Figure 15.Efficiency 12-V Input, TA=85°C\nFigure 17.Efficiency 24-V Input, TA=85°C Figure 18.Dissipation 24-V Input, TA=85°C\n8 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\n3.263.283.303.323.343.36\n0 0.4\nOUTPUT CURRENT (A)OUTPUT VOLTAGE (V)\n25°C\n0.8 1.2 1.6 28\n122420\n3642\n0 0.4 0.8 1.2 1.6 2\nOUTPUT VOLTAGE (V)\nOUTPUT CURRENT (A)3.3103.3153.3203.3253.3303.3353.3403.3453.3503.3553.360\n42\n3612\n248 20\n85°C\n0 0.4 0.8 1.2 1.6 25060708090100DISSIPATION (W)\nOUTPUT CURRENT (A)6.0\n5.0\n3.3\n85°C\n0 0.4 0.8 1.2 1.6 20.00.51.01.52.02.5DISSIPATION (W)\nOUTPUT CURRENT (A)6.0\n5.0\n3.3\n85°C\n0 0.4 0.8 1.2 1.6 2\nDISSIPATION (W)\nOUTPUT CURRENT (A)0.00.20.40.60.81.01.21.41.61.82.0\n6.0\n5.03.3\n0 0.4 0.8 1.2 1.6 25060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)6.0\n5.03.3\n85°C\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VVIN=24V;CIN=10µF,X7R ceramic; CO=100µFX7R ceramic;\nTA=25°C.\nFigure 19.Efficiency 36-V Input, TA=85°C Figure 20.Dissipation 36-V Input, TA=85°C\nFigure 21.Efficiency 42-V Input, TA=85°C Figure 22.Dissipation 42-V Input, TA=85°C\nFigure 23.Line andLoad Regulation Figure 24.Line andLoad Regulation, TA=85°C\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: LMZ14202\n2.52.72.93.13.33.5\n01020 30 40 50\nINPUT VOLTAGE (V)OUTPUT CURRENT (A)ONSETSHORT CIRCUIT\n25°C\n2.52.72.93.13.33.5\n01020304050\nINPUT VOLTAGE (V)OUTPUT CURRENT (A)SHORT CIRCUIT\nONSET\n85°C\n00.511.522.5\n5060 70 80 90 100 110 120\nAMBIENT TEMPERATURE (°C)OUTPUT CURRENT (A)6VIN12VIN\n24VIN36VIN\n/c00JA = 19.6°C/W\nVOUT = 3.3V\n2.52.72.93.13.33.5\n0510 15 2025\nINPUT VOLTAGE (V)OUTPUT CURRENT (A)ONSETSHORT CIRCUIT\n25°C\n20 mV/Div 1.00 /c50s/Div\n50 mV/Div\n200 /c50s/Div 0.5 A/Div\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VVIN=24V;CIN=10µF,X7R ceramic; CO=100µFX7R ceramic;\nTA=25°C.\nFigure 25.Output Ripple Figure 26.Transient Response\nVIN=24V,VO=3.3V,2A,BW=200MHz VIN=24V,VO=3.3V,0.6-A to2-AStep\nFigure 27.Thermal Derating, VOUT=3.3V Figure 28.Current Limit, VOUT=3.3V\nFigure 30.Current Limit, VOUT=3.3V,TA=85°C Figure 29.Current Limit, VOUT=3.3V,\n10 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\n0.47 /c50F\n10 /c50H\nCoCINCvccCBST\nFBENSSVin\nLinear reg\nRON\nTimerCss\nRON\nRFBT\nRFBBCFF\nRegulator ICVO\nInternal \nPassivesVOUT\nGNDVIN1\n23\n45\n67\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\n7Detailed Description\n7.1 Overview\nThe LMZ14202 isastep-down DC-to-DC power module. Itistypically used toconvert ahigher DCvoltage toa\nlower DCvoltage with amaximum output current of2A.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Constant On-Time Control (COT) Circuit Overview\nConstant on-time control (COT) control isbased onacomparator and anON-time one-shot, with theoutput\nvoltage feedback compared with aninternal 0.8-V reference. Ifthefeedback voltage isbelow thereference, the\nmain MOSFET isturned onforafixed ON-time determined byaprogramming resistor RDS(on) .RDS(on) is\nconnected toVINsuch thatON-time isreduced with increasing input supply voltage. Following thisON-time, the\nmain MOSFET remains offforaminimum of260ns.Ifthevoltage onthefeedback pinfalls below thereference\nlevel again theON-time cycle isrepeated. Regulation isachieved inthismanner.\n7.3.2 Output Overvoltage Comparator\nThe voltage atFBiscompared toa0.92-V internal reference. IfFBrises above 0.92 VtheON-time is\nimmediately terminated. This condition isknown asover-voltage protection (OVP). Itcan occur iftheinput\nvoltage isincreased very suddenly oriftheoutput load isdecreased very suddenly. Once OVP isactivated, the\ntopMOSFET ON-times areinhibited until thecondition clears. Additionally, thesynchronous MOSFET remains\nonuntil theinductor current falls tozero.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: LMZ14202\nENABLE\n1 ms/DivOUTPUT \nCURRENTOUTPUT \nVOLTAGE\n2V PRE-BIAS3.3V OUTPUT\n2.0 V/Div1.0 A/Div1.0 V/Div\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\nFeature Description (continued)\n7.3.3 Current Limit\nCurrent limit detection iscarried outduring theOFF-time bymonitoring thecurrent inthesynchronous MOSFET.\nReferring totheFunctional Block Diagram ,when thetopMOSFET isturned off,theinductor current flows\nthrough theload, thePGND pinandtheinternal synchronous MOSFET. Ifthiscurrent exceeds 2.6A(typical) the\ncurrent limit comparator disables thestart ofthenext ON-time period. The next switching cycle occurs only ifthe\nFBinput isless than 0.8Vand theinductor current hasdecreased below 2.6A.Inductor current ismonitored\nduring theperiod oftime thesynchronous MOSFET isconducting. While theinductor current exceeds 2.6A,\nfurther ON-time intervals forthetopMOSFET donotoccur. Switching frequency islower during current limit due\ntothelonger OFF-time.\nNOTE\nCurrent limit isdependent onboth duty cycle andtemperature asillustrated inthegraphs\ninTypical Characteristics section.\n7.3.4 Thermal Protection\nDonotallow thejunction temperature oftheLMZ14202 device toexceed itsmaximum ratings. Thermal\nprotection isimplemented byaninternal thermal shutdown circuit which activates at165°C(typical) causing the\ndevice toenter alowpower standby state. Inthisstate themain MOSFET remains offcausing VOtofall,and\nadditionally theCSS capacitor isdischarged toground. Thermal protection helps prevent catastrophic failures for\naccidental device overheating. When thejunction temperature returns tobelow 145 °C(typical hysteresis =20\n°C)theSSpinisreleased, VOrises smoothly, andnormal operation resumes.\nApplications requiring maximum output current especially those athigh input voltage may require application\nderating atelevated temperatures.\n7.3.5 Zero CoilCurrent Detection\nThe current ofthelower (synchronous) MOSFET ismonitored byazero coilcurrent detection circuit which\ninhibits thesynchronous MOSFET when itscurrent reaches zero until thenext ON-time. This circuit enables the\nDCM operating mode, which improves efficiency atlight loads.\n7.3.6 Prebiased Start-Up\nThe LMZ14202 starts upinto apre-biased output. This startup situation iscommon inmultiple raillogic\napplications where current paths may exist between different power rails during thestartup sequence. Figure 31\nisascope capture thatshows proper behavior during thisevent.\nFigure 31.Prebiased Start-Up\n12 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\n7.4 Device Functional Modes\n7.4.1 Discontinuous Conduction andContinuous Conduction Modes\nAtlight-load, theregulator operates indiscontinuous conduction mode (DCM). With load currents above the\ncritical conduction point, itoperates incontinuous conduction mode (CCM). When operating inDCM the\nswitching cycle begins atzero amps inductor current; increases uptoapeak value, and then recedes back to\nzero before theend oftheOFF-time. During theperiod oftime that inductor current iszero, allload current is\nsupplied bytheoutput capacitor. The next ON-time period starts when thevoltage ontheFBpinfalls below the\ninternal reference. The switching frequency islower inDCM and varies more with load current ascompared to\nCCM. Conversion efficiency inDCM ismaintained because conduction and switching losses arereduced with\nthesmaller load andlower switching frequency.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: LMZ14202\n4\n5\n6\n7321EP\nVOUTFBRON SSVIN\nENGNDVIN\nCIN2 \n10 /c50FEnable\n8V to 42V\nCFF\n0.022 /c50FU1\nCSS\n0.022 /c50FRFBB\n1.07kLMZ14202TZ\n3.3VO @ 2A\nCO1\n1 /c50FCO2\n100 /c50FRON\n61.9kRENT\n68.1k\nRENB\n11.8kRFBT\n3.32k\nCIN1\n1 /c50F\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Validate andtest\nthedesign implementation toconfirm system functionality.\n8.1 Application Information\nThe LMZ14202 isastep-down DC-to-DC power module. Itistypically used toconvert ahigher DCvoltage toa\nlower DCvoltage with amaximum output current of2A.The following design procedure canbeused toselect\ncomponents fortheLMZ14202. Alternately, theWEBENCH software may beused togenerate complete designs.\nWEBENCH software uses aniterative design procedure and accesses comprehensive databases of\ncomponents. Formore details, gotowww.ti.com/WEBENCH .\n8.2 Typical Application\nFigure 32.Evaluation Board Schematic Diagram\n8.2.1 Design Requirements\nForthisexample thefollowing application parameters exist.\n•VINrange: upto42V\n•VOUT=0.8Vto5V\n•IOUT=2A\nRefer toTable 2formore information.\n14 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\nTable 1.Component Value Combinations\nVIN(V)\nVOUT (V) RFBT(kΩ) RFBB(kΩ) RDS(on) (kΩ)\nMIN MAX\n5 5.62 100 7.5 42\n3.3 3.32 1.07 61.9 42\n2.5 2.26 47.5 30\n1.8 1.87 1.5 32.4 25\n6\n1.5 1 1.13 28 21\n1.2 4.22 8.45 22.6 19\n0.8 0 39.2 24.9 18\nTable 2.ListofMaterials\nREF DES DESCRIPTION SIZE MANUFACTURER PART NUMBER\nU1 SIMPLE SWITCHER PFM-7 Texas Instruments LMZ14202TZ\nCIN1 1µF,50V,X7R 1206 Taiyo Yuden UMK316B7105KL-T\nCIN2 10µF,50V,X7R 1210 Taiyo Yuden UMK325BJ106MM-T\nCO1 1µF,50V,X7R 1206 Taiyo Yuden UMK316B7105KL-T\nCO2 100µF,6.3V,X7R 1210 Taiyo Yuden JMK325BJ107MM-T\nRFBT 3.32 kΩ 0603 Vishay Dale CRCW06033K32FKEA\nRFBB 1.07 kΩ 0603 Vishay Dale CRCW06031K07FKEA\nRDS(on) 61.9 kΩ 0603 Vishay Dale CRCW060361k9FKEA\nRENT 68.1 kΩ 0603 Vishay Dale CRCW060368k1FKEA\nRENB 11.8 kΩ 0603 Vishay Dale CRCW060311k8FKEA\nCFF 22nF,±10%, X7R, 16V 0603 TDK C1608X7R1H223K\nCSS 22nF,±10%, X7R, 16V 0603 TDK C1608X7R1H223K\n8.2.2 Detailed Design Procedure\n8.2.2.1 Design Steps fortheLMZ14202 Application\nThe LMZ14202 isfully supported byWEBENCH and offers thefollowing: Component selection, electrical and\nthermal simulations aswell asthebuild-it board forareduction indesign time. The following listofsteps canbe\nused tomanually design theLMZ14202 application.\n1.Select minimum operating VINwith enable divider resistors\n2.Program VOwith divider resistor selection\n3.Program turnon time with soft-start capacitor selection\n4.Select CO\n5.Select CIN\n6.Setoperating frequency with RDS(on)\n7.Determine module dissipation\n8.Carefully consider thermal performance required when designing thePCB layout\n8.2.2.1.1 Enable Divider, RENTandRENBSelection\nThe enable input provides aprecise, 1.18-V band-gap rising threshold toallow direct logic drive orconnection to\navoltage divider from ahigher enable voltage such asVIN.The enable input also incorporates 90mV(typical) of\nhysteresis resulting inafalling threshold of1.09 V.Themaximum recommended voltage intotheENpinis6.5V.\nForapplications where themidpoint oftheenable divider exceeds 6.5V,asmall Zener diode canbeadded to\nlimit thisvoltage.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: LMZ14202\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\nThe function ofthisresistive divider istoallow thedesigner tochoose aninput voltage below which thecircuit\nbecomes disabled. This implements thefeature ofprogrammable undervoltage lockout. This isoften used in\nbattery powered systems toprevent deep discharge ofthesystem battery. Itisalso useful insystem designs for\nsequencing ofoutput rails ortoprevent early turnon ofthesupply asthemain input voltage railrises atpower-\nup.Applying theenable divider tothemain input railisoften done inthecase ofhigher input voltage systems\nsuch as24-V AC/DC systems where alower boundary ofoperation must beestablished. Inthecase of\nsequencing supplies, thedivider isconnected toarailthatbecomes active earlier inthepower-up cycle than the\nLMZ14202 output rail.Choose thetworesistors based onEquation 1.\nRENT/RENB=(VINUVLO/1.18 V)–1 (1)\nThe LMZ14202 demonstration and evaluation boards use11.8 kΩforRENBand 68.1 kΩforRENTresulting ina\nrising UVLO of8V.This divider presents 6.25 VtotheENinput when thedivider input israised to42V.\nTheENpinisinternally pulled uptoVINandcanbeleftfloating foralways-on operation.\n8.2.2.1.2 Output Voltage Selection\nOutput voltage isdetermined byadivider oftworesistors connected between VOand ground. The midpoint of\nthedivider isconnected totheFBinput. The voltage atFBiscompared toa0.8-V internal reference. Innormal\noperation anON-time cycle isinitiated when thevoltage ontheFBpinfalls below 0.8V.Themain MOSFET ON-\ntime cycle causes theoutput voltage toriseandthevoltage attheFBtoexceed 0.8V.Aslong asthevoltage at\nFBisabove 0.8V,ON-time cycles does notoccur.\nTheregulated output voltage determined bytheexternal divider resistors RFBTandRFBBis:\nVO=0.8V×(1+RFBT/RFBB) (2)\nRearranging terms; theratio ofthefeedback resistors foradesired output voltage is:\nRFBT/RFBB=(VO/0.8V)-1 (3)\nChoose these resistors from values between 1kΩand10kΩ.\nForVO=0.8VtheFBpincanbeconnected totheoutput directly solong asanoutput preload resistor remains\nthat draws more than 20µA.Converter operation requires thisminimum load tocreate asmall inductor ripple\ncurrent andmaintain proper regulation when noload ispresent.\nAfeed-forward capacitor isplaced inparallel with RFBTtoimprove load step transient response. Itsvalue is\nusually determined experimentally byload stepping between DCM andCCM conduction modes andadjusting for\nbest transient response andminimum output ripple.\nAtable ofvalues forRFBT,RFBB,CFFandRDS(on) isincluded intheapplications schematic.\n8.2.2.1.3 Soft-Start Capacitor Selection\nProgrammable soft-start permits theregulator toslowly ramp toitssteady state operating point after being\nenabled, thereby reducing current inrush from theinput supply and slowing theoutput voltage rise-time to\nprevent overshoot.\nUpon turnon, after allUVLO conditions have been passed, aninternal 8µAcurrent source begins charging the\nexternal soft-start capacitor. Thesoft-start time duration toreach steady state operation isgiven bytheformula:\ntSS=VREF×CSS/ISS=0.8V×CSS/8µA (4)\nThis equation canberearranged asfollows:\nCSS=tSS×8μA/0.8V (5)\nUse ofa0.022-μFcapacitor results in2.2-ms soft-start duration which isrecommended asaminimum value.\nAsthesoft-start input exceeds 0.8Vtheoutput ofthepower stage comes intoregulation. Thesoft-start capacitor\ncontinues charging until itreaches approximately 3.8VontheSSpin.Voltage levels between 0.8Vand3.8V\nhave noeffect onother circuit operation. Thefollowing conditions reset thesoft-start capacitor bydischarging the\nSSinput toground with aninternal 200-μAcurrent sink.\n•Theenable input being pulled low\n•Thermal shutdown condition\n•Over-current fault\n•Internal VCCUVLO (approximately 4-Vinput toVIN)\n16 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nCIN(rms) O1 DI I2 1 D/c64 /c180 /c180/c45\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\n8.2.2.1.4 COSelection\nNone oftherequired COoutput capacitance iscontained within themodule. Ataminimum, theoutput capacitor\nmust meet theworst-case minimum ripple current rating of0.5×ILR(P-P) ,ascalculated inEquation 17below.\nBeyond theworst-case minimum, additional capacitance reduces output ripple aslong astheESR islowenough\ntopermit it.Aminimum value of10μFisgenerally required. Expect toexperiment when designing anapplication\ntooperate with aminimum value. Ceramic capacitors orother lowESR types arerecommended. See AN-2024\nLMZ1420x /LMZ1200x Evaluation Board (SNVA422 )formore detail.\nEquation 6provides agood first-pass approximation ofCOforload transient requirements:\nCO≥ISTEP×VFB×L×VIN/(4×VO×(VIN–VO)×VOUT-TRAN ) (6)\nSolving:\nCO≥2A×0.8V×10μH×24V/(4×3.3V×(24V–3.3V)×33mV)≥43μF (7)\nThe LMZ14202 demonstration and evaluation boards arepopulated with a100-µF6.3-V X5R output capacitor.\nLocations forextra output capacitors areprovided. See See AN-2024 LMZ1420x /LMZ1200x Evaluation Board\n(SNVA422 )forlocations.\n8.2.2.1.5 Input Capacitance (CIN)Selection\nThe LMZ14202 module contains aninternal 0.47- µFinput ceramic capacitor. Additional input capacitance is\nrequired external tothemodule tohandle theinput ripple current oftheapplication. This input capacitance must\nbevery close tothemodule. Input capacitor selection isgenerally directed tosatisfy theinput ripple current\nrequirements rather than bycapacitance value. Worst-case input ripple current rating isdictated byEquation 8:\nwhere\n•D≊VO/VIN (8)\nThe worst-case ripple current occurs when themodule ispresented with fullload current and when VIN=(2×\nVO).\nRecommended minimum input capacitance is10-µFX7R ceramic with avoltage rating atleast 25% higher than\nthemaximum applied input voltage fortheapplication. TIalso recommends topayattention tothevoltage and\ntemperature deratings ofthecapacitor selected.\nNOTE\nIfthecapacitor data sheet omits ripple current rating oftheceramic capacitors, contact the\ncapacitor manufacturer toobtain thisrating.\nIfthesystem design requires acertain minimum value ofinput ripple voltageΔVINbemaintained then Equation 9\nmay beused.\nCIN≥IO×D×(1–D)/fSW-CCM ×ΔVIN (9)\nIfΔVINis1%ofVINfora24V input to3.3V output application thisequals 240mVandfSW=400kHz.\nCIN≥2A×3.3V/24V ×(1–3.3V/24 V)/(400000 ×0.240 V)\n≥2.5μF\nAdditional bulk capacitance with higher ESR may berequired todamp any resonant effects oftheinput\ncapacitance andparasitic inductance oftheincoming supply lines.\n8.2.2.1.6 RDS(on) Resistor Selection\nMany designs begin with adesired switching frequency inmind. Forthatpurpose Equation 10canbeused.\nfSW(CCM)≊VO/(1.3×10-10×RDS(on) ) (10)\nThis canberearranged as\nRDS(on)≊VO/(1.3×10-10×fSW(CCM) ) (11)\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: LMZ14202\n500 mA/Div 2.00 /c50s/Div\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\nTheselection ofRON andfSW(CCM) must beconfined bylimitations intheON-time andOFF-time fortheConstant\nOn-Time Control (COT) Circuit Overview section.\nThe ON-time oftheLMZ14202 timer isdetermined bytheresistor RDS(on) and theinput voltage VIN.Itis\ncalculated asfollows:\ntON=(1.3×10-10×RDS(on) )/VIN (12)\nThe inverse relationship oftONand VINgives anearly constant switching frequency asVINisvaried. Select an\nRDS(on) level tofascilitate anON-time atmaximum VINisgreater than 150 ns.The ON-timer has alimiter to\nensure aminimum of150nsfortON.This function imits themaximum operating frequency, which isgoverned by\nEquation 13:\nfSW(max) =VO/(VIN(max) ×150ns) (13)\nUse Equation 14toselect RDS(on) aparticular operating frequency while maintaining theminimum ON-time of150\nns.\nRDS(on)≥VIN(max) ×150ns/(1.3×10-10) (14)\nIfRDS(on) calculated inEquation 11isless than theminimum value determined inEquation 14,select alower\nfrequency. Alternatively, VIN(max) canalso belimited tokeep thefrequency unchanged.\nNOTE\nThe minimum OFF-time of260 nslimits themaximum duty ratio. Select alarger RDS(on)\n(lower fSW)foranyapplication requiring large duty ratio.\n8.2.2.1.6.1 Discontinuous Conduction and Continuous Conduction Mode Selection\nOperating frequency inDCM canbecalculated asfollows:\nfSW(DCM)≊VO×(VIN-1)×10μH×1.18 ×1020×IO/(VIN–VO)×RDS(on)2(15)\nInCCM, current flows through theinductor through theentire switching cycle andnever falls tozero during the\nOFF-time. The switching frequency remains relatively constant with load current andlinevoltage variations. The\nCCM operating frequency canbecalculated using Equation 7above.\nFollowing isacomparison pairofwaveforms oftheshowing both CCM (upper) andDCM operating modes.\nFigure 33.CCM andDCM Operating Modes\nVIN=24V,VO=3.3V,IO=2A/0.32 A2μs/div\nTheapproximate formula fordetermining theDCM/CCM boundary isasfollows:\nIDCB≊VO×(VIN–VO)/(2×10μH×fSW(CCM) ×VIN) (16)\nFollowing isatypical waveform showing theboundary condition.\n18 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\n500 mA/Div 2.00 /c50s/Div\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\nFigure 34.Transition Mode Operation\nVIN=24V,VO=3.3V,IO=0.35 A2μsec/div\nThe inductor internal tothemodule is10μH.This value was chosen asagood balance between lowandhigh\ninput voltage applications. The main parameter affected bytheinductor istheamplitude oftheinductor ripple\ncurrent (ILR).ILRcanbecalculated with:\nILRP-P=VO×(VIN–VO)/(10 µH×fSW×VIN)\nwhere\n•VINisthemaximum input voltage andfSWisdetermined from Equation 10. (17)\nIftheoutput current IOisdetermined byassuming that IO=IL,thehigher and lower peak ofILRcan be\ndetermined. Beaware thatthelower peak ofILRmust bepositive ifCCM operation isrequired.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: LMZ14202\n0.010.030.040.050.070.0\n0\nFREQUENCY (MHz)RADIATED EMISSIONS (dB /c50V/m)\n20.060.080.0\n2004006008001000EN 55022 CLASS B LIMIT\n50556065707580859095100\n0 0.5 1 1.5 2\nOUTPUT CURRENT (A)EFFICIENCY (%)\n00.511.522.5\n50 60 70 80 90 100 110120\nAMBIENT TEMPERATURE (°C)OUTPUT CURRENT (A)\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\n8.2.3 Application Curves\nFigure 36.Thermal Derating Curve Figure 35.Efficiency VIN=24VVOUT=5V\nVIN=24V,VOUT=5V,\nFigure 37.Radiated Emissions (EN55022 Class B)\nFrom Evaluation Board\n20 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\n9Power Supply Recommendations\nTheLMZ14202 device isdesigned tooperate from aninput voltage supply range between 4.5Vand42V.Use a\nwell-regulated input supply that can withstand maximum input current and maintain astable voltage. The\nresistance oftheinput supply railmust belowenough that aninput current transient does notcause ahigh\nenough drop attheLMZ14202 supply voltage thatcancause afalse UVLO fault triggering andsystem reset. If\ntheinput supply ismore than afewinches from theLMZ14202, additional bulk capacitance may berequired in\naddition totheceramic bypass capacitors. The amount ofbulk capacitance isnotcritical, buta47-μFor100-μF\nelectrolytic capacitor isatypical choice.\n10Layout\n10.1 Layout Guidelines\nPCB layout isanimportant part ofDC-DC converter design. Poor board layout candisrupt theperformance ofa\nDC-DC converter and surrounding circuitry bycontributing toEMI, ground bounce and resistive voltage drop in\nthetraces. These cansend erroneous signals totheDC-DC converter resulting inpoor regulation orinstability.\nGood layout canbeimplemented byfollowing afewsimple design rules.\n•Minimize area ofswitched current loops. Wehn considering EMI reduction, itisimperative tominimize the\nhigh di/dt paths during PCboard layout. The high-current loops that donotoverlap have high di/dt content\nthat cause observable high frequency noise ontheoutput piniftheinput capacitor (CIN1)isplaced ata\ndistance away from theLMZ14202. Therefore place CIN1asclose aspossible totheLMZ14202 VINandGND\nexposed thermal pad. This placement minimizes thehigh di/dt area and reduce radiated EMI. Additionally,\nensure that grounding forboth theinput and output capacitor consists ofalocalized topside plane that\nconnects totheGND exposed thermal pad(EP).\n•Have asingle point ground. Route theground connections forthefeedback, soft-start, and enable\ncomponents totheGND pinofthedevice. This routing prevents anyswitched orload currents from flowing in\ntheanalog ground traces. Ifnotproperly handled, poor grounding canresult indegraded load regulation or\nerratic output voltage ripple behavior. Provide thesingle point ground connection from pin4totheexposed\nthremal pad.\n•Minimize trace length totheFBpin. Place both feedback resistors, RFBTand RFBB,and thefeed forward\ncapacitor CFF,close totheFBpin.Because theFBnode ishigh impedance, maintain thecopper area as\nsmall aspossible. Tominimize noise, route thetraces from RFBT,RFBB,and CFFaway from thebody ofthe\nLMZ14202 device.\n•Make input andoutput busconnections aswide aspossible. Width reduces anyvoltage drops onthe\ninput oroutput oftheconverter and maximizes efficiency. Tooptimize voltage accuracy attheload, ensure\nthat aseparate feedback voltage sense trace ismade totheload tocorrect forvoltage drops and provide\noptimum output accuracy.\n•Provide adequate device heat-sinking. Use anarray ofheat-sinking vias toconnect theexposed padtothe\nground plane onthebottom PCB layer. IfthePCB hasaplurality ofcopper layers, these thermal vias can\nalso beemployed tomake connection toinner layer heat-spreading ground planes. Forbest results usea6×\n6viaarray with minimum viadiameter of10mils (254μm)thermal vias spaced 59mils (1.5 mm). Ensure\nenough copper area isused forheat-sinking tomaintain thejunction temperature below 125°C.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: LMZ14202\nRONENSS\nGNDFB\nVIN1 2 3 4 5 6 7Top View\nVINCOUT\nVOUT\nRENTRON\nCSSGNDThermal ViasVOUTCINGND\nRENBCFFRFBT\nRFBB\nGND PlaneEPAD\nVIN\nGNDVIN\nVO\nCin1 CO1\nLoop 1 Loop 2LMZ14202\nVOUT\nHigh \ndi/dt\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\n10.2 Layout Example\nFigure 38.Minimize Area ofCurrent Loops inBuck Module\nFigure 39.PCB Layout Guide\nFigure 40.EVM Board Layout -TopView\n22 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\nLayout Example (continued)\nFigure 41.EVM Board Layout -Bottom View\n10.3 Power Dissipation andBoard Thermal Requirements\nWhen VIN=24V,VO=3.3V,IO=2A,TA(max) =85°C,and TJ=125°C,thedevice must achieve athermal\nresistance from case-to-ambient described byEquation 18.\nRθCA<(TJ(max) –TA(max) )/PIC-LOSS –RθJC (18)\nGiven thetypical thermal resistance from junction tocase tobe1.9°C/W, usethe85°Cpower dissipation curves\ninTypical Characteristics toestimate thePIC-LOSS fortheapplication. Inthisapplication itis1.5W.\nRθCA=(125 –85)/(1.5W–1.9)=24.8 (19)\nToreach RθCA=24.8, thePCB isrequired todissipate heat effectively. With noairflow andnoexternal heat, use\nEquation 20toestimate therequired board area covered by1oz.copper onboth thetopand bottom metal\nlayers.\nBoard Area_cm2=500°C×cm2/W/RθJC (20)\nAsaresult, approximately 20.2 square cmof1ozcopper ontopand bottom layers isrequired forthePCB\ndesign. The PCB copper heat sink must beconnected totheexposed pad. Approximately thirty-six, 10mils (254\nμm)thermal vias spaced 59mils (1.5 mm) apart must connect thetopcopper tothebottom copper. Foran\nexample ofahigh thermal performance PCB layout, refer totheAN-2024 LMZ1420x /LMZ1200x Evaluation\nBoard (SNVA422 ).\n10.4 Power Module SMT Guidelines\nTherecommendations below areforastandard module surface mount assembly\n•Land Pattern Follow thePCB land pattern with either soldermask defined ornon-soldermask defined pads\n•Stencil Aperture\n–Fortheexposed dieattach pad(DAP), adjust thestencil forapproximately 80% coverage ofthePCB land\npattern\n–Forallother I/Opads usea1:1ratio between theaperture andtheland pattern recommendation\n•Solder Paste Use astandard SAC Alloy such asSAC 305, type 3orhigher\n•Stencil Thickness :0.125 to0.15 mm\n•Reflow :Refer tosolder paste supplier recommendation andoptimized perboard size anddensity\n–Refer toANSNAA214 forreflow information\n–Maximum number ofreflows allowed isone\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: LMZ14202\nLMZ14202\nSNVS648J –JANUARY 2010 –REVISED OCTOBER 2015 www.ti.com\nPower Module SMT Guidelines (continued)\nFigure 42.Sample Reflow Profile\nTable 3.Sample Reflow Profile Table\nMax Temp Reached Time Above Reached Time Above Reached Time Above ReachedProbe(°C) Max Temp 235°C 235°C 245°C 245°C 260°C 260°C\n#1 242.5 6.58 0.49 6.39 0.00 – 0.00 –\n#2 242.5 7.10 0.55 6.31 0.00 7.10 0.00 –\n#3 241.0 7.09 0.42 6.44 0.00 – 0.00 –\n24 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ14202\nLMZ14202\nwww.ti.com SNVS648J –JANUARY 2010 –REVISED OCTOBER 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nWEBENCH software uses aniterative design procedure and accesses comprehensive databases of\ncomponents. Formore details, gotowww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\nThis section contains additional document support.\n•Design Summary LMZ1 andLMZ2 Power Modules ,SNAA214\n•AN-2027 Inverting Application fortheLMZ14203 SIMPLE SWITCHER Power Module ,SNVA425\n•Evaluation Board Application Note AN-2024 ,SNVA422\n•Absolute Maximum Ratings forSoldering ,SNOA549\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH, SIMPLE SWITCHER areregistered trademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: LMZ14202\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Aug-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ14202TZ-ADJ/NOPB ACTIVE TO-PMOD NDW 7250RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ14202\nTZ-ADJ\nLMZ14202TZE-ADJ/NOPB ACTIVE TO-PMOD NDW 745RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ14202\nTZ-ADJ\nLMZ14202TZX-ADJ/NOPB ACTIVE TO-PMOD NDW 7500RoHS & Green SN Level-3-245C-168 HR -40 to 125 LMZ14202\nTZ-ADJ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Aug-2020\nAddendum-Page 2 \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ14202TZ-ADJ/NOPB TO-\nPMODNDW 7250 330.0 24.410.614.225.016.024.0 Q2\nLMZ14202TZX-\nADJ/NOPBTO-\nPMODNDW 7500 330.0 24.410.614.225.016.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ14202TZ-ADJ/NOPB TO-PMOD NDW 7250 367.0 367.0 45.0\nLMZ14202TZX-ADJ/NOPB TO-PMOD NDW 7500 367.0 367.0 45.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMZ14202TZE-ADJ/NOPB NDW TO-PMOD 7 45 502 17 6700 8.4\nPack Materials-Page 3\nMECHANICAL  DATA\nNDW0007A\nwww .ti.comTZA07A (Rev D)TOP SIDE OF P ACKA GEBOTTOM SIDE OF P ACKA GE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMZ14202TZ-ADJ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 6V to 42V
  - Output Voltage Range: 0.8V to 6V
- **Current Ratings:**
  - Maximum Output Current: 2A
- **Power Consumption:**
  - Maximum Total Output Power: 12W
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
- **Package Type:**
  - 7-Pin TO-PMOD (NDW)
- **Special Features:**
  - Integrated shielded inductor
  - Fast transient response
  - Protection features including thermal shutdown, input undervoltage lockout, output overvoltage protection, and short-circuit protection
  - Adjustable output voltage with minimal external components
  - Supports pre-biased start-up
- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E

#### Description:
The LMZ14202 is a step-down DC-DC power module designed for efficient voltage regulation. It is part of Texas Instruments' SIMPLE SWITCHER® family and is capable of converting a higher DC voltage to a lower DC voltage with a maximum output current of 2A. The module integrates a shielded inductor, which enhances thermal performance and reduces the number of external components required for operation.

#### Typical Applications:
- **Point of Load Conversions:** Ideal for converting 12V and 24V input rails to lower output voltages.
- **Power Management:** Suitable for powering FPGAs and ASICs due to its fast transient response and low output voltage ripple.
- **Space-Constrained Applications:** The compact design allows for easy integration into space-limited environments.
- **Time-Critical Projects:** The module's quick start-up and adjustable soft-start features make it suitable for applications requiring rapid power-up sequences.
- **Negative Output Voltage Applications:** Can be configured for applications needing negative voltage outputs.

This component is particularly useful in various electronic devices where efficient power conversion is critical, such as in telecommunications, industrial automation, and consumer electronics.