// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _Accelerator_DOT_Divide_HH_
#define _Accelerator_DOT_Divide_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Accelerator_DOT_Divide_Loop_row_proc.h"

namespace ap_rtl {

struct Accelerator_DOT_Divide : public sc_module {
    // Port declarations 12
    sc_in< sc_lv<32> > A_dout;
    sc_in< sc_logic > A_empty_n;
    sc_out< sc_logic > A_read;
    sc_out< sc_lv<32> > C_din;
    sc_in< sc_logic > C_full_n;
    sc_out< sc_logic > C_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    Accelerator_DOT_Divide(sc_module_name name);
    SC_HAS_PROCESS(Accelerator_DOT_Divide);

    ~Accelerator_DOT_Divide();

    sc_trace_file* mVcdFile;

    Accelerator_DOT_Divide_Loop_row_proc* Accelerator_DOT_Divide_Loop_row_proc_U0;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_ap_start;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_ap_done;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_ap_continue;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_ap_idle;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_ap_ready;
    sc_signal< sc_lv<32> > Accelerator_DOT_Divide_Loop_row_proc_U0_A_dout;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_A_empty_n;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_A_read;
    sc_signal< sc_lv<32> > Accelerator_DOT_Divide_Loop_row_proc_U0_C_din;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_C_full_n;
    sc_signal< sc_logic > Accelerator_DOT_Divide_Loop_row_proc_U0_C_write;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > ap_reg_procdone_Accelerator_DOT_Divide_Loop_row_proc_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_read();
    void thread_Accelerator_DOT_Divide_Loop_row_proc_U0_A_dout();
    void thread_Accelerator_DOT_Divide_Loop_row_proc_U0_A_empty_n();
    void thread_Accelerator_DOT_Divide_Loop_row_proc_U0_C_full_n();
    void thread_Accelerator_DOT_Divide_Loop_row_proc_U0_ap_continue();
    void thread_Accelerator_DOT_Divide_Loop_row_proc_U0_ap_start();
    void thread_C_din();
    void thread_C_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_top_allready();
};

}

using namespace ap_rtl;

#endif
