#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561733f4f6b0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x561733f7bb00_0 .var/i "errores", 31 0;
v0x561733f7bc00_0 .var "t_A", 3 0;
v0x561733f7bcc0_0 .var "t_B", 3 0;
v0x561733f7bd60_0 .var "t_Op", 1 0;
v0x561733f7be20_0 .net "t_R", 3 0, L_0x561733f808a0;  1 drivers
v0x561733f7bf80_0 .net "t_c", 0 0, L_0x561733f7e5d0;  1 drivers
v0x561733f7c020_0 .var "t_l", 0 0;
v0x561733f7c110_0 .net "t_s", 0 0, L_0x561733f81070;  1 drivers
v0x561733f7c1b0_0 .net "t_z", 0 0, L_0x561733f80f60;  1 drivers
S_0x561733f4e5a0 .scope task, "check" "check" 2 47, 2 47 0, S_0x561733f4f6b0;
 .timescale -9 -11;
v0x561733f3e220_0 .var "flag_carry", 0 0;
v0x561733f6ebc0_0 .var "flag_sign", 0 0;
v0x561733f6ec80_0 .var "flag_zero", 0 0;
v0x561733f6ed20_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x561733f7c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x561733f7bd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 59 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x561733f7bd60_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x561733f7bc00_0;
    %load/vec4 v0x561733f7bcc0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561733f6ed20_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x561733f7bc00_0;
    %load/vec4 v0x561733f7bcc0_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561733f6ed20_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x561733f7bc00_0;
    %load/vec4 v0x561733f7bcc0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561733f6ed20_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x561733f7bc00_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561733f6ed20_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561733f3e220_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561733f6ebc0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561733f7bd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 71 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x561733f7bd60_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x561733f7bc00_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x561733f6ed20_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x561733f7bcc0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x561733f6ed20_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x561733f7bc00_0;
    %pad/u 5;
    %load/vec4 v0x561733f7bcc0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x561733f6ed20_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x561733f7bc00_0;
    %pad/u 5;
    %load/vec4 v0x561733f7bcc0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x561733f6ed20_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x561733f6ed20_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x561733f3e220_0, 0, 1;
    %load/vec4 v0x561733f6ed20_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x561733f6ebc0_0, 0, 1;
    %load/vec4 v0x561733f6ebc0_0;
    %load/vec4 v0x561733f7c110_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x561733f3e220_0;
    %load/vec4 v0x561733f7bf80_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x561733f7bb00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561733f7bb00_0, 0, 32;
    %vpi_call 2 78 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x561733f7c020_0, v0x561733f7bd60_0, v0x561733f7bc00_0, v0x561733f7bcc0_0 {0 0 0};
    %load/vec4 v0x561733f6ebc0_0;
    %load/vec4 v0x561733f7c110_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 80 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x561733f6ebc0_0, v0x561733f7c110_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x561733f3e220_0;
    %load/vec4 v0x561733f7bf80_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 82 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x561733f3e220_0, v0x561733f7bf80_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x561733f6ed20_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x561733f6ec80_0, 0, 1;
    %load/vec4 v0x561733f6ed20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561733f7be20_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x561733f6ec80_0;
    %load/vec4 v0x561733f7c1b0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x561733f7bb00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561733f7bb00_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x561733f7c020_0, v0x561733f7bd60_0, v0x561733f7bc00_0, v0x561733f7bcc0_0 {0 0 0};
    %load/vec4 v0x561733f6ed20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561733f7be20_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x561733f6ed20_0, 0, 4>, v0x561733f7be20_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x561733f6ec80_0;
    %load/vec4 v0x561733f7c1b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x561733f6ec80_0, v0x561733f7c1b0_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x561733f6ee00 .scope module, "mat" "alu" 2 12, 3 1 0, S_0x561733f4f6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "l"
L_0x561733f80c30 .functor OR 1, L_0x561733f80a60, L_0x561733f80b90, C4<0>, C4<0>;
L_0x561733f80d40 .functor OR 1, L_0x561733f80c30, L_0x561733f80ca0, C4<0>, C4<0>;
L_0x561733f80e50 .functor OR 1, L_0x561733f80d40, L_0x561733f80db0, C4<0>, C4<0>;
L_0x561733f80f60 .functor NOT 1, L_0x561733f80e50, C4<0>, C4<0>, C4<0>;
L_0x561733f81350 .functor OR 1, v0x561733f7c020_0, L_0x561733f81270, C4<0>, C4<0>;
L_0x561733f81460 .functor OR 1, v0x561733f7c020_0, L_0x561733f813c0, C4<0>, C4<0>;
L_0x561733f81650 .functor OR 1, L_0x561733f81460, L_0x561733f81560, C4<0>, C4<0>;
L_0x561733f81760 .functor NOT 1, v0x561733f7c020_0, C4<0>, C4<0>, C4<0>;
L_0x561733f818c0 .functor NOT 1, L_0x561733f81820, C4<0>, C4<0>, C4<0>;
L_0x561733f81980 .functor AND 1, L_0x561733f81760, L_0x561733f818c0, C4<1>, C4<1>;
L_0x561733f81af0 .functor NOT 1, v0x561733f7c020_0, C4<0>, C4<0>, C4<0>;
L_0x561733f81c60 .functor AND 1, L_0x561733f81af0, L_0x561733f81b60, C4<1>, C4<1>;
L_0x561733f81d40 .functor OR 1, L_0x561733f81980, L_0x561733f81c60, C4<0>, C4<0>;
L_0x561733f82100 .functor NOT 1, L_0x561733f81e50, C4<0>, C4<0>, C4<0>;
L_0x561733f81cd0 .functor OR 1, L_0x561733f82100, L_0x561733f82240, C4<0>, C4<0>;
v0x561733f797f0_0 .net "A", 3 0, v0x561733f7bc00_0;  1 drivers
v0x561733f79920_0 .net "ALUOp", 1 0, v0x561733f7bd60_0;  1 drivers
v0x561733f799e0_0 .net "B", 3 0, v0x561733f7bcc0_0;  1 drivers
v0x561733f79a80_0 .net "OP1", 3 0, L_0x561733f7c250;  1 drivers
v0x561733f79b20_0 .net "OP2", 3 0, L_0x561733f7c610;  1 drivers
v0x561733f79c30_0 .net "R", 3 0, L_0x561733f808a0;  alias, 1 drivers
v0x561733f79cf0_0 .net *"_s10", 0 0, L_0x561733f80d40;  1 drivers
v0x561733f79db0_0 .net *"_s13", 0 0, L_0x561733f80db0;  1 drivers
v0x561733f79e90_0 .net *"_s14", 0 0, L_0x561733f80e50;  1 drivers
v0x561733f79f70_0 .net *"_s21", 0 0, L_0x561733f81270;  1 drivers
v0x561733f7a050_0 .net *"_s25", 0 0, L_0x561733f813c0;  1 drivers
v0x561733f7a130_0 .net *"_s26", 0 0, L_0x561733f81460;  1 drivers
v0x561733f7a210_0 .net *"_s29", 0 0, L_0x561733f81560;  1 drivers
v0x561733f7a2f0_0 .net *"_s3", 0 0, L_0x561733f80a60;  1 drivers
v0x561733f7a3d0_0 .net *"_s32", 0 0, L_0x561733f81760;  1 drivers
v0x561733f7a4b0_0 .net *"_s35", 0 0, L_0x561733f81820;  1 drivers
v0x561733f7a590_0 .net *"_s36", 0 0, L_0x561733f818c0;  1 drivers
v0x561733f7a670_0 .net *"_s38", 0 0, L_0x561733f81980;  1 drivers
v0x561733f7a750_0 .net *"_s40", 0 0, L_0x561733f81af0;  1 drivers
v0x561733f7a830_0 .net *"_s43", 0 0, L_0x561733f81b60;  1 drivers
v0x561733f7a910_0 .net *"_s44", 0 0, L_0x561733f81c60;  1 drivers
v0x561733f7a9f0_0 .net *"_s49", 0 0, L_0x561733f81e50;  1 drivers
v0x561733f7aad0_0 .net *"_s5", 0 0, L_0x561733f80b90;  1 drivers
v0x561733f7abb0_0 .net *"_s50", 0 0, L_0x561733f82100;  1 drivers
v0x561733f7ac90_0 .net *"_s53", 0 0, L_0x561733f82240;  1 drivers
v0x561733f7ad70_0 .net *"_s6", 0 0, L_0x561733f80c30;  1 drivers
v0x561733f7ae50_0 .net *"_s9", 0 0, L_0x561733f80ca0;  1 drivers
v0x561733f7af30_0 .net "carry", 0 0, L_0x561733f7e5d0;  alias, 1 drivers
v0x561733f7afd0_0 .net "cin0", 0 0, L_0x561733f81cd0;  1 drivers
v0x561733f7b0c0_0 .net "cpl", 0 0, L_0x561733f81d40;  1 drivers
v0x561733f7b160_0 .net "l", 0 0, v0x561733f7c020_0;  1 drivers
v0x561733f7b200_0 .net "mux2_out", 3 0, L_0x561733f7c410;  1 drivers
v0x561733f7b2f0_0 .net "op1_A", 0 0, L_0x561733f81350;  1 drivers
v0x561733f7b5a0_0 .net "op2_B", 0 0, L_0x561733f81650;  1 drivers
v0x561733f7b670_0 .net "sign", 0 0, L_0x561733f81070;  alias, 1 drivers
v0x561733f7b710_0 .net "sum4_out", 3 0, L_0x561733f7ecd0;  1 drivers
v0x561733f7b800_0 .net "ul4_out", 3 0, L_0x561733f804f0;  1 drivers
v0x561733f7b8f0_0 .net "zero", 0 0, L_0x561733f80f60;  alias, 1 drivers
L_0x561733f80a60 .part L_0x561733f808a0, 0, 1;
L_0x561733f80b90 .part L_0x561733f808a0, 1, 1;
L_0x561733f80ca0 .part L_0x561733f808a0, 2, 1;
L_0x561733f80db0 .part L_0x561733f808a0, 3, 1;
L_0x561733f81070 .part L_0x561733f808a0, 3, 1;
L_0x561733f81270 .part v0x561733f7bd60_0, 1, 1;
L_0x561733f813c0 .part v0x561733f7bd60_0, 1, 1;
L_0x561733f81560 .part v0x561733f7bd60_0, 0, 1;
L_0x561733f81820 .part v0x561733f7bd60_0, 1, 1;
L_0x561733f81b60 .part v0x561733f7bd60_0, 0, 1;
L_0x561733f81e50 .part v0x561733f7bd60_0, 1, 1;
L_0x561733f82240 .part v0x561733f7bd60_0, 0, 1;
S_0x561733f6f110 .scope module, "compl1_1" "compl1" 3 8, 4 1 0, S_0x561733f6ee00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x561733f7c4f0 .functor NOT 4, L_0x561733f7c410, C4<0000>, C4<0000>, C4<0000>;
v0x561733f6f350_0 .net "Inp", 3 0, L_0x561733f7c410;  alias, 1 drivers
v0x561733f6f450_0 .net "Out", 3 0, L_0x561733f7c610;  alias, 1 drivers
v0x561733f6f530_0 .net *"_s0", 3 0, L_0x561733f7c4f0;  1 drivers
v0x561733f6f5f0_0 .net "cpl", 0 0, L_0x561733f81d40;  alias, 1 drivers
L_0x561733f7c610 .functor MUXZ 4, L_0x561733f7c410, L_0x561733f7c4f0, L_0x561733f81d40, C4<>;
S_0x561733f6f730 .scope module, "mux2_4_1" "mux2_4" 3 6, 5 1 0, S_0x561733f6ee00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7f4891154018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561733f6f900_0 .net "A", 3 0, L_0x7f4891154018;  1 drivers
v0x561733f6f9e0_0 .net "B", 3 0, v0x561733f7bc00_0;  alias, 1 drivers
v0x561733f6fac0_0 .net "Out", 3 0, L_0x561733f7c250;  alias, 1 drivers
v0x561733f6fb80_0 .net "s", 0 0, L_0x561733f81350;  alias, 1 drivers
L_0x561733f7c250 .functor MUXZ 4, v0x561733f7bc00_0, L_0x7f4891154018, L_0x561733f81350, C4<>;
S_0x561733f6fcc0 .scope module, "mux2_4_2" "mux2_4" 3 7, 5 1 0, S_0x561733f6ee00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x561733f6fec0_0 .net "A", 3 0, v0x561733f7bc00_0;  alias, 1 drivers
v0x561733f6ffb0_0 .net "B", 3 0, v0x561733f7bcc0_0;  alias, 1 drivers
v0x561733f70070_0 .net "Out", 3 0, L_0x561733f7c410;  alias, 1 drivers
v0x561733f70170_0 .net "s", 0 0, L_0x561733f81650;  alias, 1 drivers
L_0x561733f7c410 .functor MUXZ 4, v0x561733f7bcc0_0, v0x561733f7bc00_0, L_0x561733f81650, C4<>;
S_0x561733f702c0 .scope module, "mux2_4_3" "mux2_4" 3 11, 5 1 0, S_0x561733f6ee00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x561733f70500_0 .net "A", 3 0, L_0x561733f7ecd0;  alias, 1 drivers
v0x561733f70600_0 .net "B", 3 0, L_0x561733f804f0;  alias, 1 drivers
v0x561733f706e0_0 .net "Out", 3 0, L_0x561733f808a0;  alias, 1 drivers
v0x561733f707d0_0 .net "s", 0 0, v0x561733f7c020_0;  alias, 1 drivers
L_0x561733f808a0 .functor MUXZ 4, L_0x561733f804f0, L_0x561733f7ecd0, v0x561733f7c020_0, C4<>;
S_0x561733f70940 .scope module, "sum4_1" "sum4" 3 9, 6 1 0, S_0x561733f6ee00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x561733f743d0_0 .net "A", 3 0, L_0x561733f7c250;  alias, 1 drivers
v0x561733f744b0_0 .net "B", 3 0, L_0x561733f7c610;  alias, 1 drivers
v0x561733f74580_0 .net "S", 3 0, L_0x561733f7ecd0;  alias, 1 drivers
v0x561733f74680_0 .net "c_in", 0 0, L_0x561733f81cd0;  alias, 1 drivers
v0x561733f74750_0 .net "c_out", 0 0, L_0x561733f7e5d0;  alias, 1 drivers
v0x561733f747f0_0 .net "carry1", 0 0, L_0x561733f7c820;  1 drivers
v0x561733f748e0_0 .net "carry2", 0 0, L_0x561733f7d1f0;  1 drivers
v0x561733f749d0_0 .net "carry3", 0 0, L_0x561733f7dbe0;  1 drivers
L_0x561733f7cf70 .part L_0x561733f7c250, 0, 1;
L_0x561733f7d060 .part L_0x561733f7c610, 0, 1;
L_0x561733f7d930 .part L_0x561733f7c250, 1, 1;
L_0x561733f7da20 .part L_0x561733f7c610, 1, 1;
L_0x561733f7e310 .part L_0x561733f7c250, 2, 1;
L_0x561733f7e400 .part L_0x561733f7c610, 2, 1;
L_0x561733f7ecd0 .concat8 [ 1 1 1 1], L_0x561733f7c780, L_0x561733f7d150, L_0x561733f7db40, L_0x561733f7e530;
L_0x561733f7eeb0 .part L_0x561733f7c250, 3, 1;
L_0x561733f7eff0 .part L_0x561733f7c610, 3, 1;
S_0x561733f70b60 .scope module, "fa_0" "fa" 6 5, 7 1 0, S_0x561733f70940;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f48911540a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f70d50_0 .net *"_s10", 0 0, L_0x7f48911540a8;  1 drivers
v0x561733f70e50_0 .net *"_s11", 1 0, L_0x561733f7cb20;  1 drivers
v0x561733f70f30_0 .net *"_s13", 1 0, L_0x561733f7cd00;  1 drivers
L_0x7f48911540f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f71020_0 .net *"_s16", 0 0, L_0x7f48911540f0;  1 drivers
v0x561733f71100_0 .net *"_s17", 1 0, L_0x561733f7ce30;  1 drivers
v0x561733f71230_0 .net *"_s3", 1 0, L_0x561733f7c910;  1 drivers
L_0x7f4891154060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f71310_0 .net *"_s6", 0 0, L_0x7f4891154060;  1 drivers
v0x561733f713f0_0 .net *"_s7", 1 0, L_0x561733f7ca00;  1 drivers
v0x561733f714d0_0 .net "a", 0 0, L_0x561733f7cf70;  1 drivers
v0x561733f71590_0 .net "b", 0 0, L_0x561733f7d060;  1 drivers
v0x561733f71650_0 .net "c_in", 0 0, L_0x561733f81cd0;  alias, 1 drivers
v0x561733f71710_0 .net "c_out", 0 0, L_0x561733f7c780;  1 drivers
v0x561733f717d0_0 .net "sum", 0 0, L_0x561733f7c820;  alias, 1 drivers
L_0x561733f7c780 .part L_0x561733f7ce30, 1, 1;
L_0x561733f7c820 .part L_0x561733f7ce30, 0, 1;
L_0x561733f7c910 .concat [ 1 1 0 0], L_0x561733f7cf70, L_0x7f4891154060;
L_0x561733f7ca00 .concat [ 1 1 0 0], L_0x561733f7d060, L_0x7f48911540a8;
L_0x561733f7cb20 .arith/sum 2, L_0x561733f7c910, L_0x561733f7ca00;
L_0x561733f7cd00 .concat [ 1 1 0 0], L_0x561733f81cd0, L_0x7f48911540f0;
L_0x561733f7ce30 .arith/sum 2, L_0x561733f7cb20, L_0x561733f7cd00;
S_0x561733f71930 .scope module, "fa_1" "fa" 6 6, 7 1 0, S_0x561733f70940;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f4891154180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f71b50_0 .net *"_s10", 0 0, L_0x7f4891154180;  1 drivers
v0x561733f71c30_0 .net *"_s11", 1 0, L_0x561733f7d540;  1 drivers
v0x561733f71d10_0 .net *"_s13", 1 0, L_0x561733f7d680;  1 drivers
L_0x7f48911541c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f71e00_0 .net *"_s16", 0 0, L_0x7f48911541c8;  1 drivers
v0x561733f71ee0_0 .net *"_s17", 1 0, L_0x561733f7d7f0;  1 drivers
v0x561733f72010_0 .net *"_s3", 1 0, L_0x561733f7d2e0;  1 drivers
L_0x7f4891154138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f720f0_0 .net *"_s6", 0 0, L_0x7f4891154138;  1 drivers
v0x561733f721d0_0 .net *"_s7", 1 0, L_0x561733f7d420;  1 drivers
v0x561733f722b0_0 .net "a", 0 0, L_0x561733f7d930;  1 drivers
v0x561733f72370_0 .net "b", 0 0, L_0x561733f7da20;  1 drivers
v0x561733f72430_0 .net "c_in", 0 0, L_0x561733f7c820;  alias, 1 drivers
v0x561733f724d0_0 .net "c_out", 0 0, L_0x561733f7d150;  1 drivers
v0x561733f72570_0 .net "sum", 0 0, L_0x561733f7d1f0;  alias, 1 drivers
L_0x561733f7d150 .part L_0x561733f7d7f0, 1, 1;
L_0x561733f7d1f0 .part L_0x561733f7d7f0, 0, 1;
L_0x561733f7d2e0 .concat [ 1 1 0 0], L_0x561733f7d930, L_0x7f4891154138;
L_0x561733f7d420 .concat [ 1 1 0 0], L_0x561733f7da20, L_0x7f4891154180;
L_0x561733f7d540 .arith/sum 2, L_0x561733f7d2e0, L_0x561733f7d420;
L_0x561733f7d680 .concat [ 1 1 0 0], L_0x561733f7c820, L_0x7f48911541c8;
L_0x561733f7d7f0 .arith/sum 2, L_0x561733f7d540, L_0x561733f7d680;
S_0x561733f72700 .scope module, "fa_2" "fa" 6 7, 7 1 0, S_0x561733f70940;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f4891154258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f72930_0 .net *"_s10", 0 0, L_0x7f4891154258;  1 drivers
v0x561733f72a10_0 .net *"_s11", 1 0, L_0x561733f7df70;  1 drivers
v0x561733f72af0_0 .net *"_s13", 1 0, L_0x561733f7e060;  1 drivers
L_0x7f48911542a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f72be0_0 .net *"_s16", 0 0, L_0x7f48911542a0;  1 drivers
v0x561733f72cc0_0 .net *"_s17", 1 0, L_0x561733f7e1d0;  1 drivers
v0x561733f72df0_0 .net *"_s3", 1 0, L_0x561733f7dcd0;  1 drivers
L_0x7f4891154210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f72ed0_0 .net *"_s6", 0 0, L_0x7f4891154210;  1 drivers
v0x561733f72fb0_0 .net *"_s7", 1 0, L_0x561733f7ddc0;  1 drivers
v0x561733f73090_0 .net "a", 0 0, L_0x561733f7e310;  1 drivers
v0x561733f731e0_0 .net "b", 0 0, L_0x561733f7e400;  1 drivers
v0x561733f732a0_0 .net "c_in", 0 0, L_0x561733f7d1f0;  alias, 1 drivers
v0x561733f73340_0 .net "c_out", 0 0, L_0x561733f7db40;  1 drivers
v0x561733f733e0_0 .net "sum", 0 0, L_0x561733f7dbe0;  alias, 1 drivers
L_0x561733f7db40 .part L_0x561733f7e1d0, 1, 1;
L_0x561733f7dbe0 .part L_0x561733f7e1d0, 0, 1;
L_0x561733f7dcd0 .concat [ 1 1 0 0], L_0x561733f7e310, L_0x7f4891154210;
L_0x561733f7ddc0 .concat [ 1 1 0 0], L_0x561733f7e400, L_0x7f4891154258;
L_0x561733f7df70 .arith/sum 2, L_0x561733f7dcd0, L_0x561733f7ddc0;
L_0x561733f7e060 .concat [ 1 1 0 0], L_0x561733f7d1f0, L_0x7f48911542a0;
L_0x561733f7e1d0 .arith/sum 2, L_0x561733f7df70, L_0x561733f7e060;
S_0x561733f73570 .scope module, "fa_3" "fa" 6 8, 7 1 0, S_0x561733f70940;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f4891154330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f73770_0 .net *"_s10", 0 0, L_0x7f4891154330;  1 drivers
v0x561733f73870_0 .net *"_s11", 1 0, L_0x561733f7e8e0;  1 drivers
v0x561733f73950_0 .net *"_s13", 1 0, L_0x561733f7ea20;  1 drivers
L_0x7f4891154378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f73a40_0 .net *"_s16", 0 0, L_0x7f4891154378;  1 drivers
v0x561733f73b20_0 .net *"_s17", 1 0, L_0x561733f7eb90;  1 drivers
v0x561733f73c50_0 .net *"_s3", 1 0, L_0x561733f7e700;  1 drivers
L_0x7f48911542e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561733f73d30_0 .net *"_s6", 0 0, L_0x7f48911542e8;  1 drivers
v0x561733f73e10_0 .net *"_s7", 1 0, L_0x561733f7e7f0;  1 drivers
v0x561733f73ef0_0 .net "a", 0 0, L_0x561733f7eeb0;  1 drivers
v0x561733f74040_0 .net "b", 0 0, L_0x561733f7eff0;  1 drivers
v0x561733f74100_0 .net "c_in", 0 0, L_0x561733f7dbe0;  alias, 1 drivers
v0x561733f741a0_0 .net "c_out", 0 0, L_0x561733f7e530;  1 drivers
v0x561733f74240_0 .net "sum", 0 0, L_0x561733f7e5d0;  alias, 1 drivers
L_0x561733f7e530 .part L_0x561733f7eb90, 1, 1;
L_0x561733f7e5d0 .part L_0x561733f7eb90, 0, 1;
L_0x561733f7e700 .concat [ 1 1 0 0], L_0x561733f7eeb0, L_0x7f48911542e8;
L_0x561733f7e7f0 .concat [ 1 1 0 0], L_0x561733f7eff0, L_0x7f4891154330;
L_0x561733f7e8e0 .arith/sum 2, L_0x561733f7e700, L_0x561733f7e7f0;
L_0x561733f7ea20 .concat [ 1 1 0 0], L_0x561733f7dbe0, L_0x7f4891154378;
L_0x561733f7eb90 .arith/sum 2, L_0x561733f7e8e0, L_0x561733f7ea20;
S_0x561733f74ae0 .scope module, "ul4_1" "ul4" 3 10, 8 1 0, S_0x561733f6ee00;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x561733f79410_0 .net "A", 3 0, L_0x561733f7c250;  alias, 1 drivers
v0x561733f79520_0 .net "B", 3 0, L_0x561733f7c610;  alias, 1 drivers
v0x561733f79630_0 .net "Out", 3 0, L_0x561733f804f0;  alias, 1 drivers
v0x561733f796d0_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
L_0x561733f7f520 .part L_0x561733f7c250, 0, 1;
L_0x561733f7f5c0 .part L_0x561733f7c610, 0, 1;
L_0x561733f7f9f0 .part L_0x561733f7c250, 1, 1;
L_0x561733f7fa90 .part L_0x561733f7c610, 1, 1;
L_0x561733f7ff50 .part L_0x561733f7c250, 2, 1;
L_0x561733f7fff0 .part L_0x561733f7c610, 2, 1;
L_0x561733f804f0 .concat8 [ 1 1 1 1], v0x561733f75690_0, v0x561733f76820_0, v0x561733f779d0_0, v0x561733f78bb0_0;
L_0x561733f80680 .part L_0x561733f7c250, 3, 1;
L_0x561733f80770 .part L_0x561733f7c610, 3, 1;
S_0x561733f74d20 .scope module, "cl_0" "cl" 8 3, 9 1 0, S_0x561733f74ae0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x561733f7cbc0 .functor AND 1, L_0x561733f7f520, L_0x561733f7f5c0, C4<1>, C4<1>;
L_0x561733f7f240 .functor OR 1, L_0x561733f7f520, L_0x561733f7f5c0, C4<0>, C4<0>;
L_0x561733f7f3a0 .functor XOR 1, L_0x561733f7f520, L_0x561733f7f5c0, C4<0>, C4<0>;
L_0x561733f7f460 .functor NOT 1, L_0x561733f7f520, C4<0>, C4<0>, C4<0>;
v0x561733f75810_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f758f0_0 .net "a", 0 0, L_0x561733f7f520;  1 drivers
v0x561733f75990_0 .net "and_out", 0 0, L_0x561733f7cbc0;  1 drivers
v0x561733f75a90_0 .net "b", 0 0, L_0x561733f7f5c0;  1 drivers
v0x561733f75b30_0 .net "not_out", 0 0, L_0x561733f7f460;  1 drivers
v0x561733f75c20_0 .net "or_out", 0 0, L_0x561733f7f240;  1 drivers
v0x561733f75cf0_0 .net "out", 0 0, v0x561733f75690_0;  1 drivers
v0x561733f75dc0_0 .net "xor_out", 0 0, L_0x561733f7f3a0;  1 drivers
S_0x561733f74f80 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x561733f74d20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x561733f75260_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f75360_0 .net "a", 0 0, L_0x561733f7f3a0;  alias, 1 drivers
v0x561733f75420_0 .net "b", 0 0, L_0x561733f7cbc0;  alias, 1 drivers
v0x561733f754c0_0 .net "c", 0 0, L_0x561733f7f240;  alias, 1 drivers
v0x561733f75580_0 .net "d", 0 0, L_0x561733f7f460;  alias, 1 drivers
v0x561733f75690_0 .var "out", 0 0;
E_0x561733efc140/0 .event edge, v0x561733f75260_0, v0x561733f75580_0, v0x561733f754c0_0, v0x561733f75420_0;
E_0x561733efc140/1 .event edge, v0x561733f75360_0;
E_0x561733efc140 .event/or E_0x561733efc140/0, E_0x561733efc140/1;
S_0x561733f75ec0 .scope module, "cl_1" "cl" 8 4, 9 1 0, S_0x561733f74ae0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x561733f7f660 .functor AND 1, L_0x561733f7f9f0, L_0x561733f7fa90, C4<1>, C4<1>;
L_0x561733f7f6d0 .functor OR 1, L_0x561733f7f9f0, L_0x561733f7fa90, C4<0>, C4<0>;
L_0x561733f7f7e0 .functor XOR 1, L_0x561733f7f9f0, L_0x561733f7fa90, C4<0>, C4<0>;
L_0x561733f7f8a0 .functor NOT 1, L_0x561733f7f9f0, C4<0>, C4<0>, C4<0>;
v0x561733f769a0_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f76a80_0 .net "a", 0 0, L_0x561733f7f9f0;  1 drivers
v0x561733f76b40_0 .net "and_out", 0 0, L_0x561733f7f660;  1 drivers
v0x561733f76c10_0 .net "b", 0 0, L_0x561733f7fa90;  1 drivers
v0x561733f76cb0_0 .net "not_out", 0 0, L_0x561733f7f8a0;  1 drivers
v0x561733f76da0_0 .net "or_out", 0 0, L_0x561733f7f6d0;  1 drivers
v0x561733f76e70_0 .net "out", 0 0, v0x561733f76820_0;  1 drivers
v0x561733f76f40_0 .net "xor_out", 0 0, L_0x561733f7f7e0;  1 drivers
S_0x561733f76100 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x561733f75ec0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x561733f763c0_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f764f0_0 .net "a", 0 0, L_0x561733f7f7e0;  alias, 1 drivers
v0x561733f765b0_0 .net "b", 0 0, L_0x561733f7f660;  alias, 1 drivers
v0x561733f76650_0 .net "c", 0 0, L_0x561733f7f6d0;  alias, 1 drivers
v0x561733f76710_0 .net "d", 0 0, L_0x561733f7f8a0;  alias, 1 drivers
v0x561733f76820_0 .var "out", 0 0;
E_0x561733ec5cf0/0 .event edge, v0x561733f75260_0, v0x561733f76710_0, v0x561733f76650_0, v0x561733f765b0_0;
E_0x561733ec5cf0/1 .event edge, v0x561733f764f0_0;
E_0x561733ec5cf0 .event/or E_0x561733ec5cf0/0, E_0x561733ec5cf0/1;
S_0x561733f77040 .scope module, "cl_2" "cl" 8 5, 9 1 0, S_0x561733f74ae0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x561733f7fbc0 .functor AND 1, L_0x561733f7ff50, L_0x561733f7fff0, C4<1>, C4<1>;
L_0x561733f7fc30 .functor OR 1, L_0x561733f7ff50, L_0x561733f7fff0, C4<0>, C4<0>;
L_0x561733f7fd40 .functor XOR 1, L_0x561733f7ff50, L_0x561733f7fff0, C4<0>, C4<0>;
L_0x561733f7fe00 .functor NOT 1, L_0x561733f7ff50, C4<0>, C4<0>, C4<0>;
v0x561733f77b90_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f77c70_0 .net "a", 0 0, L_0x561733f7ff50;  1 drivers
v0x561733f77d30_0 .net "and_out", 0 0, L_0x561733f7fbc0;  1 drivers
v0x561733f77e00_0 .net "b", 0 0, L_0x561733f7fff0;  1 drivers
v0x561733f77ea0_0 .net "not_out", 0 0, L_0x561733f7fe00;  1 drivers
v0x561733f77f90_0 .net "or_out", 0 0, L_0x561733f7fc30;  1 drivers
v0x561733f78060_0 .net "out", 0 0, v0x561733f779d0_0;  1 drivers
v0x561733f78130_0 .net "xor_out", 0 0, L_0x561733f7fd40;  1 drivers
S_0x561733f772b0 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x561733f77040;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x561733f77550_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f776c0_0 .net "a", 0 0, L_0x561733f7fd40;  alias, 1 drivers
v0x561733f77780_0 .net "b", 0 0, L_0x561733f7fbc0;  alias, 1 drivers
v0x561733f77850_0 .net "c", 0 0, L_0x561733f7fc30;  alias, 1 drivers
v0x561733f77910_0 .net "d", 0 0, L_0x561733f7fe00;  alias, 1 drivers
v0x561733f779d0_0 .var "out", 0 0;
E_0x561733f52a60/0 .event edge, v0x561733f75260_0, v0x561733f77910_0, v0x561733f77850_0, v0x561733f77780_0;
E_0x561733f52a60/1 .event edge, v0x561733f776c0_0;
E_0x561733f52a60 .event/or E_0x561733f52a60/0, E_0x561733f52a60/1;
S_0x561733f78230 .scope module, "cl_3" "cl" 8 6, 9 1 0, S_0x561733f74ae0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x561733f80160 .functor AND 1, L_0x561733f80680, L_0x561733f80770, C4<1>, C4<1>;
L_0x561733f801d0 .functor OR 1, L_0x561733f80680, L_0x561733f80770, C4<0>, C4<0>;
L_0x561733f802e0 .functor XOR 1, L_0x561733f80680, L_0x561733f80770, C4<0>, C4<0>;
L_0x561733f803a0 .functor NOT 1, L_0x561733f80680, C4<0>, C4<0>, C4<0>;
v0x561733f78d70_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f78e50_0 .net "a", 0 0, L_0x561733f80680;  1 drivers
v0x561733f78f10_0 .net "and_out", 0 0, L_0x561733f80160;  1 drivers
v0x561733f78fe0_0 .net "b", 0 0, L_0x561733f80770;  1 drivers
v0x561733f79080_0 .net "not_out", 0 0, L_0x561733f803a0;  1 drivers
v0x561733f79170_0 .net "or_out", 0 0, L_0x561733f801d0;  1 drivers
v0x561733f79240_0 .net "out", 0 0, v0x561733f78bb0_0;  1 drivers
v0x561733f79310_0 .net "xor_out", 0 0, L_0x561733f802e0;  1 drivers
S_0x561733f78470 .scope module, "mux_cl" "mux4_1" 9 9, 10 1 0, S_0x561733f78230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x561733f78770_0 .net "S", 1 0, v0x561733f7bd60_0;  alias, 1 drivers
v0x561733f78850_0 .net "a", 0 0, L_0x561733f802e0;  alias, 1 drivers
v0x561733f78910_0 .net "b", 0 0, L_0x561733f80160;  alias, 1 drivers
v0x561733f789e0_0 .net "c", 0 0, L_0x561733f801d0;  alias, 1 drivers
v0x561733f78aa0_0 .net "d", 0 0, L_0x561733f803a0;  alias, 1 drivers
v0x561733f78bb0_0 .var "out", 0 0;
E_0x561733f786e0/0 .event edge, v0x561733f75260_0, v0x561733f78aa0_0, v0x561733f789e0_0, v0x561733f78910_0;
E_0x561733f786e0/1 .event edge, v0x561733f78850_0;
E_0x561733f786e0 .event/or E_0x561733f786e0/0, E_0x561733f786e0/1;
    .scope S_0x561733f74f80;
T_1 ;
    %wait E_0x561733efc140;
    %load/vec4 v0x561733f75260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x561733f75360_0;
    %store/vec4 v0x561733f75690_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x561733f75420_0;
    %store/vec4 v0x561733f75690_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x561733f754c0_0;
    %store/vec4 v0x561733f75690_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x561733f75580_0;
    %store/vec4 v0x561733f75690_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561733f76100;
T_2 ;
    %wait E_0x561733ec5cf0;
    %load/vec4 v0x561733f763c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x561733f764f0_0;
    %store/vec4 v0x561733f76820_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x561733f765b0_0;
    %store/vec4 v0x561733f76820_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x561733f76650_0;
    %store/vec4 v0x561733f76820_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x561733f76710_0;
    %store/vec4 v0x561733f76820_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561733f772b0;
T_3 ;
    %wait E_0x561733f52a60;
    %load/vec4 v0x561733f77550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x561733f776c0_0;
    %store/vec4 v0x561733f779d0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x561733f77780_0;
    %store/vec4 v0x561733f779d0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x561733f77850_0;
    %store/vec4 v0x561733f779d0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x561733f77910_0;
    %store/vec4 v0x561733f779d0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561733f78470;
T_4 ;
    %wait E_0x561733f786e0;
    %load/vec4 v0x561733f78770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x561733f78850_0;
    %store/vec4 v0x561733f78bb0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x561733f78910_0;
    %store/vec4 v0x561733f78bb0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x561733f789e0_0;
    %store/vec4 v0x561733f78bb0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x561733f78aa0_0;
    %store/vec4 v0x561733f78bb0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561733f4f6b0;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d A=%b B=%b L=%b Op=%b R=%b, Z=%b, C=%b, S=%b", $time, v0x561733f7bc00_0, v0x561733f7bcc0_0, v0x561733f7c020_0, v0x561733f7bd60_0, v0x561733f7be20_0, v0x561733f7c1b0_0, v0x561733f7bf80_0, v0x561733f7c110_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561733f7bb00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561733f7c020_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561733f7bd60_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561733f7bc00_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561733f7bcc0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x561733f4e5a0;
    %join;
    %load/vec4 v0x561733f7bcc0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x561733f7bcc0_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x561733f7bc00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x561733f7bc00_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x561733f7bd60_0;
    %addi 1, 0, 2;
    %store/vec4 v0x561733f7bd60_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x561733f7c020_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x561733f7c020_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "Encontradas %d operaciones erroneas", v0x561733f7bb00_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "mux2_4.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
