Item(by='dragontamer', descendants=None, kids=[24909616, 24910619, 24909177], score=None, time=1603811976, title=None, item_type='comment', url=None, parent=24908071, text='Just looking at raw FLOPs: the 7nm Xilinx Versal series tops out at 8 32-bit TFlops (DSP Cores only), plus whatever the CPU-core and LUTs can do (but I assume CPU-core is for management, and LUTs are for routing and not dense compute).<p>In contrast: the NVidia A100 has 19 32-bit TFlops. Higher than the Xilinx chip, but the Xilinx chip is still within an order of magnitude, and has the benefits of the LUTs still.<p>-----<p>It should be noted that Xilinx Versal &quot;AI engine&quot; is a VLIW SIMD-architecture: <a href="https:&#x2F;&#x2F;www.xilinx.com&#x2F;support&#x2F;documentation&#x2F;white_papers&#x2F;wp506-ai-engine.pdf" rel="nofollow">https:&#x2F;&#x2F;www.xilinx.com&#x2F;support&#x2F;documentation&#x2F;white_papers&#x2F;wp...</a>, effectively an ASIC-GPU hardwired into the FPGA.')