============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 23:47:11 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing ultra"
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |    high    |      medium      |   *    
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   ultra    |      medium      |   *    
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 32 thread(s) with high effort.
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1094 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 156 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 4380 instances
RUN-0007 : 1787 luts, 2128 seqs, 265 mslices, 143 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5528 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4039 nets have 2 pins
RUN-1001 : 1135 nets have [3 - 5] pins
RUN-1001 : 148 nets have [6 - 10] pins
RUN-1001 : 102 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     75      
RUN-1001 :   No   |  No   |  Yes  |     497     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |     57      
RUN-1001 :   Yes  |  No   |  Yes  |    1490     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  59   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 67
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4378 instances, 1787 luts, 2128 seqs, 408 slices, 65 macros(408 instances: 265 mslices 143 lslices)
PHY-3001 : Huge net u_ahb_foc_controller/u_foc_controller/mux1_syn_2[0] with 1579 pins
PHY-0007 : Cell area utilization is 44%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 747384
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 44%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 483743, overlap = 61.3438
PHY-3002 : Step(2): len = 443050, overlap = 76.7188
PHY-3002 : Step(3): len = 317126, overlap = 77.4375
PHY-3002 : Step(4): len = 276897, overlap = 85.5625
PHY-3002 : Step(5): len = 245760, overlap = 88.4688
PHY-3002 : Step(6): len = 215385, overlap = 91.4062
PHY-3002 : Step(7): len = 204346, overlap = 100.25
PHY-3002 : Step(8): len = 187025, overlap = 107.656
PHY-3002 : Step(9): len = 175105, overlap = 115.688
PHY-3002 : Step(10): len = 157983, overlap = 131.062
PHY-3002 : Step(11): len = 145725, overlap = 136.906
PHY-3002 : Step(12): len = 135699, overlap = 148.406
PHY-3002 : Step(13): len = 128871, overlap = 158.969
PHY-3002 : Step(14): len = 124382, overlap = 169.719
PHY-3002 : Step(15): len = 116315, overlap = 184.812
PHY-3002 : Step(16): len = 110318, overlap = 195.125
PHY-3002 : Step(17): len = 107658, overlap = 210.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.00203e-06
PHY-3002 : Step(18): len = 106371, overlap = 204.219
PHY-3002 : Step(19): len = 106723, overlap = 203.781
PHY-3002 : Step(20): len = 106389, overlap = 198.062
PHY-3002 : Step(21): len = 107041, overlap = 199.938
PHY-3002 : Step(22): len = 108904, overlap = 192.188
PHY-3002 : Step(23): len = 110861, overlap = 186.219
PHY-3002 : Step(24): len = 110618, overlap = 165.875
PHY-3002 : Step(25): len = 109391, overlap = 154.312
PHY-3002 : Step(26): len = 108688, overlap = 155.25
PHY-3002 : Step(27): len = 109300, overlap = 159.656
PHY-3002 : Step(28): len = 108705, overlap = 146.344
PHY-3002 : Step(29): len = 107793, overlap = 147.531
PHY-3002 : Step(30): len = 107557, overlap = 131.062
PHY-3002 : Step(31): len = 106543, overlap = 131.312
PHY-3002 : Step(32): len = 105741, overlap = 132.812
PHY-3002 : Step(33): len = 105905, overlap = 131.969
PHY-3002 : Step(34): len = 104744, overlap = 124.062
PHY-3002 : Step(35): len = 105093, overlap = 124.344
PHY-3002 : Step(36): len = 103855, overlap = 114.344
PHY-3002 : Step(37): len = 103570, overlap = 118.281
PHY-3002 : Step(38): len = 102851, overlap = 118.219
PHY-3002 : Step(39): len = 102825, overlap = 116.031
PHY-3002 : Step(40): len = 102470, overlap = 111.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40041e-05
PHY-3002 : Step(41): len = 101913, overlap = 109.188
PHY-3002 : Step(42): len = 102011, overlap = 111.531
PHY-3002 : Step(43): len = 102263, overlap = 109.281
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038751s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (121.0%)

PHY-3001 : Detailed place not supported.
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5528.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 141520, over cnt = 677(6%), over = 4270, worst = 48
PHY-1001 : End global iterations;  0.341056s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (22.9%)

PHY-1001 : Congestion index: top1 = 117.92, top5 = 89.32, top10 = 72.45, top15 = 62.75.
PHY-3001 : End congestion estimation;  0.411895s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (22.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33839e-06
PHY-3002 : Step(44): len = 119357, overlap = 117.312
PHY-3002 : Step(45): len = 118595, overlap = 120.25
PHY-3002 : Step(46): len = 116118, overlap = 135.594
PHY-3002 : Step(47): len = 111981, overlap = 144.656
PHY-3002 : Step(48): len = 107101, overlap = 152.656
PHY-3002 : Step(49): len = 102066, overlap = 164.906
PHY-3002 : Step(50): len = 100629, overlap = 171.375
PHY-3002 : Step(51): len = 97509.6, overlap = 174
PHY-3002 : Step(52): len = 96779.7, overlap = 181.281
PHY-3002 : Step(53): len = 94575.3, overlap = 186.438
PHY-3002 : Step(54): len = 93021.3, overlap = 192.406
PHY-3002 : Step(55): len = 92317.5, overlap = 195.469
PHY-3002 : Step(56): len = 90775.3, overlap = 197.062
PHY-3002 : Step(57): len = 89548.8, overlap = 197.5
PHY-3002 : Step(58): len = 89158.8, overlap = 200.75
PHY-3002 : Step(59): len = 88578.1, overlap = 209.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.67678e-06
PHY-3002 : Step(60): len = 88579.3, overlap = 197.406
PHY-3002 : Step(61): len = 89318.9, overlap = 193.094
PHY-3002 : Step(62): len = 91097.6, overlap = 179.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.35355e-06
PHY-3002 : Step(63): len = 93103.2, overlap = 176.938
PHY-3002 : Step(64): len = 98098.9, overlap = 170.438
PHY-3002 : Step(65): len = 102831, overlap = 152.406
PHY-3002 : Step(66): len = 103303, overlap = 139.688
PHY-3002 : Step(67): len = 101673, overlap = 138.781
PHY-3002 : Step(68): len = 101464, overlap = 136.5
PHY-3002 : Step(69): len = 101463, overlap = 136.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.07071e-05
PHY-3002 : Step(70): len = 103294, overlap = 121.188
PHY-3002 : Step(71): len = 104651, overlap = 112.656
PHY-3002 : Step(72): len = 109137, overlap = 90.7812
PHY-3002 : Step(73): len = 111538, overlap = 83.8125
PHY-3002 : Step(74): len = 112292, overlap = 75.7812
PHY-3002 : Step(75): len = 110529, overlap = 81.6875
PHY-3002 : Step(76): len = 110289, overlap = 81.8125
PHY-3002 : Step(77): len = 110295, overlap = 82.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.14142e-05
PHY-3002 : Step(78): len = 113337, overlap = 71.7188
PHY-3002 : Step(79): len = 115370, overlap = 73.8125
PHY-3002 : Step(80): len = 119374, overlap = 68.2812
PHY-3002 : Step(81): len = 121194, overlap = 59.9062
PHY-3002 : Step(82): len = 119058, overlap = 56.5625
PHY-3002 : Step(83): len = 117569, overlap = 55.3438
PHY-3002 : Step(84): len = 117407, overlap = 54.1562
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 72/5528.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 140848, over cnt = 699(6%), over = 3716, worst = 48
PHY-1001 : End global iterations;  0.354636s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 88.26, top5 = 68.19, top10 = 58.31, top15 = 52.50.
PHY-3001 : End congestion estimation;  0.432723s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39422e-05
PHY-3002 : Step(85): len = 119504, overlap = 172.281
PHY-3002 : Step(86): len = 121933, overlap = 139.25
PHY-3002 : Step(87): len = 122694, overlap = 140.062
PHY-3002 : Step(88): len = 119438, overlap = 145.562
PHY-3002 : Step(89): len = 116033, overlap = 157.688
PHY-3002 : Step(90): len = 111996, overlap = 161.625
PHY-3002 : Step(91): len = 111154, overlap = 165
PHY-3002 : Step(92): len = 109505, overlap = 157.562
PHY-3002 : Step(93): len = 108072, overlap = 163.406
PHY-3002 : Step(94): len = 106819, overlap = 172.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.78845e-05
PHY-3002 : Step(95): len = 108851, overlap = 167.625
PHY-3002 : Step(96): len = 111010, overlap = 154.5
PHY-3002 : Step(97): len = 111839, overlap = 147.312
PHY-3002 : Step(98): len = 112323, overlap = 137.719
PHY-3002 : Step(99): len = 112881, overlap = 134.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.5769e-05
PHY-3002 : Step(100): len = 115093, overlap = 125.125
PHY-3002 : Step(101): len = 116520, overlap = 126.188
PHY-3002 : Step(102): len = 116918, overlap = 115.906
PHY-3002 : Step(103): len = 117840, overlap = 111.969
PHY-3002 : Step(104): len = 119588, overlap = 111.656
PHY-3002 : Step(105): len = 120850, overlap = 106.156
PHY-3002 : Step(106): len = 120803, overlap = 100.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000191538
PHY-3002 : Step(107): len = 121981, overlap = 98.9375
PHY-3002 : Step(108): len = 124652, overlap = 99.0625
PHY-3002 : Step(109): len = 127850, overlap = 92.5312
PHY-3002 : Step(110): len = 130606, overlap = 86.75
PHY-3002 : Step(111): len = 130381, overlap = 89.8438
PHY-3002 : Step(112): len = 129875, overlap = 89.4375
PHY-3002 : Step(113): len = 129137, overlap = 86.625
PHY-3002 : Step(114): len = 128870, overlap = 85.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000317333
PHY-3002 : Step(115): len = 129909, overlap = 83.875
PHY-3002 : Step(116): len = 131625, overlap = 78.75
PHY-3002 : Step(117): len = 132648, overlap = 74.7188
PHY-3002 : Step(118): len = 134295, overlap = 70.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000534353
PHY-3002 : Step(119): len = 134736, overlap = 72.2812
PHY-3002 : Step(120): len = 135334, overlap = 75.8438
PHY-3002 : Step(121): len = 136310, overlap = 76.6875
PHY-3002 : Step(122): len = 139078, overlap = 71.5938
PHY-3002 : Step(123): len = 140557, overlap = 68.4375
PHY-3002 : Step(124): len = 141521, overlap = 65.3438
PHY-3002 : Step(125): len = 141952, overlap = 62.4062
PHY-3002 : Step(126): len = 142313, overlap = 60.4375
PHY-3002 : Step(127): len = 142356, overlap = 60.4688
PHY-3002 : Step(128): len = 142180, overlap = 60.0625
PHY-3002 : Step(129): len = 142115, overlap = 58.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000864583
PHY-3002 : Step(130): len = 142666, overlap = 57.625
PHY-3002 : Step(131): len = 143690, overlap = 56.0938
PHY-3001 : Detailed place not supported.
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 56.09 peak overflow 1.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 252/5528.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 175912, over cnt = 908(8%), over = 3214, worst = 22
PHY-1001 : End global iterations;  0.440671s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.9%)

PHY-1001 : Congestion index: top1 = 68.82, top5 = 56.94, top10 = 51.34, top15 = 47.84.
PHY-1001 : End incremental global routing;  0.508845s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22482, tnet num: 5526, tinst num: 4378, tnode num: 30750, tedge num: 37342.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.518066s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (48.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.134623s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (35.8%)

OPT-1001 : Current memory(MB): used = 296, reserve = 270, peak = 296.
OPT-1001 : End physical optimization;  1.188018s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (35.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1787 LUT to BLE ...
SYN-4008 : Packed 1787 LUT and 522 SEQ to BLE.
SYN-4003 : Packing 1606 remaining SEQ's ...
SYN-4005 : Packed 1336 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 270 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2057/2592 primitive instances ...
PHY-3001 : End packing;  1.422374s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (46.1%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 1616 instances
RUN-1001 : 780 mslices, 779 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5060 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3539 nets have 2 pins
RUN-1001 : 1176 nets have [3 - 5] pins
RUN-1001 : 155 nets have [6 - 10] pins
RUN-1001 : 111 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 1614 instances, 1559 slices, 65 macros(408 instances: 265 mslices 143 lslices)
PHY-3001 : Cell area utilization is 60%
PHY-3001 : After packing: Len = 186095, Over = 109.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2056/5060.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 223928, over cnt = 820(7%), over = 1900, worst = 22
PHY-1002 : len = 234248, over cnt = 504(4%), over = 816, worst = 11
PHY-1002 : len = 240992, over cnt = 170(1%), over = 263, worst = 7
PHY-1002 : len = 245832, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 246120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.095364s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (37.1%)

PHY-1001 : Congestion index: top1 = 61.11, top5 = 55.38, top10 = 51.98, top15 = 49.66.
PHY-3001 : End congestion estimation;  1.191804s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (38.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23367e-05
PHY-3002 : Step(132): len = 170989, overlap = 125.5
PHY-3002 : Step(133): len = 167530, overlap = 120
PHY-3002 : Step(134): len = 163582, overlap = 126.25
PHY-3002 : Step(135): len = 160664, overlap = 127.5
PHY-3002 : Step(136): len = 157473, overlap = 132.5
PHY-3002 : Step(137): len = 155445, overlap = 135.5
PHY-3002 : Step(138): len = 152484, overlap = 136
PHY-3002 : Step(139): len = 150813, overlap = 143
PHY-3002 : Step(140): len = 149384, overlap = 145
PHY-3002 : Step(141): len = 148154, overlap = 142
PHY-3002 : Step(142): len = 147081, overlap = 142.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.46733e-05
PHY-3002 : Step(143): len = 152196, overlap = 129.5
PHY-3002 : Step(144): len = 155048, overlap = 127.5
PHY-3002 : Step(145): len = 155353, overlap = 125.5
PHY-3002 : Step(146): len = 155711, overlap = 126.25
PHY-3002 : Step(147): len = 156846, overlap = 120.75
PHY-3002 : Step(148): len = 158835, overlap = 115.5
PHY-3002 : Step(149): len = 160124, overlap = 118.5
PHY-3002 : Step(150): len = 160783, overlap = 113.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000169347
PHY-3002 : Step(151): len = 164388, overlap = 110.25
PHY-3002 : Step(152): len = 168087, overlap = 105.75
PHY-3002 : Step(153): len = 169949, overlap = 95.75
PHY-3002 : Step(154): len = 171374, overlap = 96.5
PHY-3002 : Step(155): len = 172831, overlap = 95
PHY-3002 : Step(156): len = 173882, overlap = 99
PHY-3002 : Step(157): len = 174215, overlap = 92.75
PHY-3002 : Step(158): len = 174658, overlap = 88
PHY-3002 : Step(159): len = 175617, overlap = 85.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000314055
PHY-3002 : Step(160): len = 177901, overlap = 82.75
PHY-3002 : Step(161): len = 182364, overlap = 79.5
PHY-3002 : Step(162): len = 185285, overlap = 77.5
PHY-3002 : Step(163): len = 185063, overlap = 76.5
PHY-3002 : Step(164): len = 185256, overlap = 77
PHY-3002 : Step(165): len = 186069, overlap = 74.25
PHY-3002 : Step(166): len = 186937, overlap = 72.25
PHY-3002 : Step(167): len = 187386, overlap = 73
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000561677
PHY-3002 : Step(168): len = 188836, overlap = 74.75
PHY-3002 : Step(169): len = 192065, overlap = 76.25
PHY-3002 : Step(170): len = 195007, overlap = 68.75
PHY-3002 : Step(171): len = 196364, overlap = 67
PHY-3002 : Step(172): len = 196899, overlap = 66.75
PHY-3002 : Step(173): len = 197434, overlap = 65
PHY-3002 : Step(174): len = 198410, overlap = 62
PHY-3002 : Step(175): len = 199565, overlap = 64.5
PHY-3002 : Step(176): len = 200802, overlap = 63
PHY-3002 : Step(177): len = 201671, overlap = 63.25
PHY-3002 : Step(178): len = 201828, overlap = 61.75
PHY-3002 : Step(179): len = 202092, overlap = 63
PHY-3002 : Step(180): len = 202300, overlap = 63.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0010271
PHY-3002 : Step(181): len = 203798, overlap = 61.5
PHY-3002 : Step(182): len = 205230, overlap = 62
PHY-3002 : Step(183): len = 206391, overlap = 59.5
PHY-3002 : Step(184): len = 207625, overlap = 60
PHY-3002 : Step(185): len = 208885, overlap = 56.5
PHY-3002 : Step(186): len = 209523, overlap = 56.5
PHY-3002 : Step(187): len = 209770, overlap = 53.75
PHY-3002 : Step(188): len = 209963, overlap = 53.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00175304
PHY-3002 : Step(189): len = 210489, overlap = 52.25
PHY-3002 : Step(190): len = 211609, overlap = 52.5
PHY-3002 : Step(191): len = 212811, overlap = 54
PHY-3002 : Step(192): len = 213362, overlap = 53.75
PHY-3002 : Step(193): len = 213647, overlap = 54
PHY-3002 : Step(194): len = 214072, overlap = 52.5
PHY-3002 : Step(195): len = 214866, overlap = 52.25
PHY-3002 : Step(196): len = 215577, overlap = 52.25
PHY-3002 : Step(197): len = 216145, overlap = 52.5
PHY-3002 : Step(198): len = 216820, overlap = 52
PHY-3002 : Step(199): len = 217412, overlap = 50.25
PHY-3002 : Step(200): len = 217784, overlap = 48.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00291876
PHY-3002 : Step(201): len = 218059, overlap = 48.75
PHY-3002 : Step(202): len = 218808, overlap = 48.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.343574s wall, 0.140625s user + 0.234375s system = 0.375000s CPU (16.0%)

PHY-3001 : Trial Legalized: Len = 224844
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 128/5060.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 268136, over cnt = 726(6%), over = 1171, worst = 6
PHY-1002 : len = 272680, over cnt = 403(3%), over = 553, worst = 5
PHY-1002 : len = 277136, over cnt = 133(1%), over = 177, worst = 5
PHY-1002 : len = 279040, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 279328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.958413s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (40.8%)

PHY-1001 : Congestion index: top1 = 54.93, top5 = 49.82, top10 = 47.28, top15 = 45.62.
PHY-3001 : End congestion estimation;  1.060570s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (41.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103204
PHY-3002 : Step(203): len = 205931, overlap = 60.5
PHY-3002 : Step(204): len = 200123, overlap = 68.75
PHY-3002 : Step(205): len = 197392, overlap = 69.25
PHY-3002 : Step(206): len = 195886, overlap = 70.25
PHY-3002 : Step(207): len = 194581, overlap = 67.5
PHY-3002 : Step(208): len = 193814, overlap = 73.25
PHY-3002 : Step(209): len = 193204, overlap = 73.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206408
PHY-3002 : Step(210): len = 195437, overlap = 71.75
PHY-3002 : Step(211): len = 197113, overlap = 64.25
PHY-3002 : Step(212): len = 197509, overlap = 61.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000389911
PHY-3002 : Step(213): len = 199050, overlap = 60
PHY-3002 : Step(214): len = 200976, overlap = 52.75
PHY-3002 : Step(215): len = 201972, overlap = 49.75
PHY-3002 : Step(216): len = 201813, overlap = 46.5
PHY-3002 : Step(217): len = 201859, overlap = 46.5
PHY-3002 : Step(218): len = 202341, overlap = 46.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 205203, Over = 0
PHY-3001 : Spreading special nets. 64 overflows in 930 tiles.
PHY-3001 : End spreading;  0.020878s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 98 instances has been re-located, deltaX = 27, deltaY = 60, maxDist = 2.
PHY-3001 : Detailed place not supported.
PHY-3001 : Final: Len = 206745, Over = 0
RUN-1003 : finish command "place" in  24.162388s wall, 6.015625s user + 1.968750s system = 7.984375s CPU (33.0%)

RUN-1004 : used memory is 246 MB, reserved memory is 219 MB, peak memory is 355 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |     32     |       auto       |   *    
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1002 : start command "set_param route opt_timing high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |    high    |      medium      |   *    
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 32 thread(s)
RUN-1001 : There are total 1616 instances
RUN-1001 : 780 mslices, 779 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5060 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3539 nets have 2 pins
RUN-1001 : 1176 nets have [3 - 5] pins
RUN-1001 : 155 nets have [6 - 10] pins
RUN-1001 : 111 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19215, tnet num: 5058, tinst num: 1614, tnode num: 24986, tedge num: 32882.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 780 mslices, 779 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2600 clock pins, and constraint 5769 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 245912, over cnt = 782(7%), over = 1305, worst = 9
PHY-1002 : len = 251216, over cnt = 449(4%), over = 654, worst = 6
PHY-1002 : len = 256504, over cnt = 176(1%), over = 235, worst = 4
PHY-1002 : len = 260408, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 260776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.978309s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (28.7%)

PHY-1001 : Congestion index: top1 = 56.60, top5 = 50.90, top10 = 48.07, top15 = 45.97.
PHY-1001 : End global routing;  1.080930s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (30.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 365, reserve = 341, peak = 388.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_6 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 454, reserve = 431, peak = 454.
PHY-1001 : End build detailed router design. 2.096608s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (40.2%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 74664, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.814873s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (26.8%)

PHY-1001 : Current memory(MB): used = 466, reserve = 444, peak = 466.
PHY-1001 : End phase 1; 0.816735s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (26.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 92% nets.
PHY-1022 : len = 645216, over cnt = 101(0%), over = 101, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 467, reserve = 445, peak = 468.
PHY-1001 : End initial routed; 8.749285s wall, 3.484375s user + 0.140625s system = 3.625000s CPU (41.4%)

PHY-1001 : Current memory(MB): used = 467, reserve = 445, peak = 468.
PHY-1001 : End phase 2; 8.749333s wall, 3.484375s user + 0.140625s system = 3.625000s CPU (41.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 635096, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.646818s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 635264, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.220068s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 635296, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.213870s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (58.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 635280, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.296904s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 635256, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.509776s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (33.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 635288, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.737740s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (44.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 634928, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.132478s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.4%)

PHY-1001 : ==== DR Iter 8 ====
PHY-1022 : len = 634976, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.083455s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 634976, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.102047s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.6%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 634976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.053762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (29.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 84 feed throughs used by 28 nets
PHY-1001 : End commit to database; 1.186467s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (30.3%)

PHY-1001 : Current memory(MB): used = 497, reserve = 476, peak = 497.
PHY-1001 : End phase 3; 4.244462s wall, 1.453125s user + 0.046875s system = 1.500000s CPU (35.3%)

PHY-1003 : Routed, final wirelength = 634976
PHY-1001 : Current memory(MB): used = 499, reserve = 477, peak = 499.
PHY-1001 : End export database. 0.017839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  16.146330s wall, 6.046875s user + 0.187500s system = 6.234375s CPU (38.6%)

RUN-1003 : finish command "route" in  18.136804s wall, 6.687500s user + 0.187500s system = 6.875000s CPU (37.9%)

RUN-1004 : used memory is 384 MB, reserved memory is 362 MB, peak memory is 499 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     2658   out of   5824   45.64%
#reg                     2273   out of   5824   39.03%
#le                      2928
  #lut only               655   out of   2928   22.37%
  #reg only               270   out of   2928    9.22%
  #lut&reg               2003   out of   2928   68.41%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     2
  #oreg                     7
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                                       Fanout
#1        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                         622
#2        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                         579
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk     GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_23.q1     82
#4        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk     GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_reg_syn_16.q1     14
#5        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               mslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_15.q0    9
#6        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                           1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP      IREG    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE       OREG    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE       OREG    
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE       OREG    
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE       OREG    
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE       OREG    
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE       OREG    
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE       OREG    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP      IREG    
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE       NONE    
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |2928   |2250    |408     |2282    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |2928   |2250    |408     |2273    |11      |10      |
|    u_foc_controller      |foc_controller     |1852   |1444    |408     |1208    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |122    |100     |22      |75      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |118    |94      |24      |75      |0       |1       |
|        u_as5600_read     |i2c_register_read  |80     |70      |10      |61      |0       |0       |
|      u_foc_top           |foc_top            |1311   |1006    |305     |856     |11      |9       |
|        u_adc_sn_ctrl     |hold_detect        |18     |14      |4       |12      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |253    |225     |28      |184     |8       |1       |
|        u_clark_tr        |clark_tr           |157    |92      |65      |101     |0       |0       |
|        u_id_pi           |pi_controller      |113    |98      |15      |89      |0       |2       |
|        u_iq_pi           |pi_controller      |136    |116     |20      |101     |0       |1       |
|        u_park_tr         |park_tr            |136    |109     |27      |84      |2       |4       |
|          u_sincos        |sincos             |79     |70      |9       |59      |2       |0       |
|        u_svpwm           |svpwm              |373    |265     |108     |190     |1       |1       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3518  
    #2          2       902   
    #3          3       188   
    #4          4        85   
    #5        5-10      171   
    #6        11-50     152   
    #7       51-100      6    
    #8       101-500     5    
    #9        >500       1    
  Average     2.55            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.071364s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (72.9%)

RUN-1004 : used memory is 402 MB, reserved memory is 384 MB, peak memory is 499 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 32 threads.
BIT-1002 : Init instances completely, inst num: 1614
BIT-1002 : Init pips with 32 threads.
BIT-1002 : Init pips completely, net num: 5060, pip num: 47744
BIT-1002 : Init feedthrough with 32 threads.
BIT-1002 : Init feedthrough completely, num: 84
BIT-1003 : Multithreading accelaration with 32 threads.
BIT-1003 : Generate bitstream completely, there are 1084 valid insts, and 123406 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.292256s wall, 34.171875s user + 0.203125s system = 34.375000s CPU (800.9%)

RUN-1004 : used memory is 393 MB, reserved memory is 376 MB, peak memory is 678 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_234711.log"
