<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4847" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4847{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4847{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4847{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4847{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t5_4847{left:540px;bottom:979px;letter-spacing:-0.15px;}
#t6_4847{left:540px;bottom:958px;letter-spacing:-0.11px;}
#t7_4847{left:190px;bottom:933px;letter-spacing:-0.14px;}
#t8_4847{left:540px;bottom:933px;letter-spacing:-0.15px;}
#t9_4847{left:540px;bottom:912px;letter-spacing:-0.11px;}
#ta_4847{left:82px;bottom:888px;letter-spacing:-0.17px;}
#tb_4847{left:139px;bottom:888px;letter-spacing:-0.17px;}
#tc_4847{left:190px;bottom:888px;letter-spacing:-0.14px;}
#td_4847{left:540px;bottom:888px;letter-spacing:-0.11px;}
#te_4847{left:83px;bottom:863px;letter-spacing:-0.16px;}
#tf_4847{left:139px;bottom:863px;letter-spacing:-0.16px;}
#tg_4847{left:190px;bottom:863px;letter-spacing:-0.14px;}
#th_4847{left:540px;bottom:863px;letter-spacing:-0.12px;}
#ti_4847{left:540px;bottom:842px;letter-spacing:-0.11px;}
#tj_4847{left:83px;bottom:817px;letter-spacing:-0.16px;}
#tk_4847{left:139px;bottom:817px;letter-spacing:-0.16px;}
#tl_4847{left:190px;bottom:817px;letter-spacing:-0.14px;}
#tm_4847{left:540px;bottom:817px;letter-spacing:-0.12px;}
#tn_4847{left:540px;bottom:796px;letter-spacing:-0.11px;}
#to_4847{left:82px;bottom:771px;letter-spacing:-0.17px;}
#tp_4847{left:139px;bottom:771px;letter-spacing:-0.17px;}
#tq_4847{left:190px;bottom:771px;letter-spacing:-0.15px;}
#tr_4847{left:447px;bottom:771px;letter-spacing:-0.13px;}
#ts_4847{left:540px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tt_4847{left:540px;bottom:750px;letter-spacing:-0.11px;}
#tu_4847{left:540px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tv_4847{left:540px;bottom:712px;letter-spacing:-0.11px;}
#tw_4847{left:540px;bottom:695px;letter-spacing:-0.12px;}
#tx_4847{left:540px;bottom:678px;letter-spacing:-0.11px;}
#ty_4847{left:190px;bottom:654px;letter-spacing:-0.11px;}
#tz_4847{left:540px;bottom:654px;letter-spacing:-0.15px;}
#t10_4847{left:540px;bottom:632px;letter-spacing:-0.11px;}
#t11_4847{left:190px;bottom:608px;letter-spacing:-0.13px;}
#t12_4847{left:540px;bottom:608px;letter-spacing:-0.16px;}
#t13_4847{left:540px;bottom:587px;letter-spacing:-0.11px;}
#t14_4847{left:190px;bottom:562px;letter-spacing:-0.14px;}
#t15_4847{left:540px;bottom:562px;letter-spacing:-0.15px;}
#t16_4847{left:540px;bottom:541px;letter-spacing:-0.11px;}
#t17_4847{left:190px;bottom:516px;letter-spacing:-0.14px;}
#t18_4847{left:540px;bottom:516px;letter-spacing:-0.15px;}
#t19_4847{left:540px;bottom:495px;letter-spacing:-0.11px;}
#t1a_4847{left:190px;bottom:470px;letter-spacing:-0.14px;}
#t1b_4847{left:540px;bottom:470px;letter-spacing:-0.15px;}
#t1c_4847{left:540px;bottom:449px;letter-spacing:-0.11px;}
#t1d_4847{left:190px;bottom:425px;letter-spacing:-0.14px;}
#t1e_4847{left:540px;bottom:425px;letter-spacing:-0.15px;}
#t1f_4847{left:540px;bottom:403px;letter-spacing:-0.11px;}
#t1g_4847{left:190px;bottom:379px;letter-spacing:-0.14px;}
#t1h_4847{left:540px;bottom:379px;letter-spacing:-0.15px;}
#t1i_4847{left:540px;bottom:357px;letter-spacing:-0.11px;}
#t1j_4847{left:190px;bottom:333px;letter-spacing:-0.14px;}
#t1k_4847{left:540px;bottom:333px;letter-spacing:-0.15px;}
#t1l_4847{left:540px;bottom:312px;letter-spacing:-0.11px;}
#t1m_4847{left:82px;bottom:287px;letter-spacing:-0.17px;}
#t1n_4847{left:139px;bottom:287px;letter-spacing:-0.17px;}
#t1o_4847{left:190px;bottom:287px;letter-spacing:-0.15px;}
#t1p_4847{left:447px;bottom:287px;letter-spacing:-0.14px;}
#t1q_4847{left:540px;bottom:287px;letter-spacing:-0.12px;}
#t1r_4847{left:540px;bottom:266px;letter-spacing:-0.11px;}
#t1s_4847{left:540px;bottom:249px;letter-spacing:-0.12px;}
#t1t_4847{left:540px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4847{left:190px;bottom:208px;letter-spacing:-0.14px;}
#t1v_4847{left:540px;bottom:208px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1w_4847{left:540px;bottom:191px;letter-spacing:-0.11px;}
#t1x_4847{left:83px;bottom:166px;letter-spacing:-0.16px;}
#t1y_4847{left:139px;bottom:166px;letter-spacing:-0.17px;}
#t1z_4847{left:190px;bottom:166px;letter-spacing:-0.14px;}
#t20_4847{left:540px;bottom:166px;letter-spacing:-0.11px;}
#t21_4847{left:540px;bottom:150px;letter-spacing:-0.12px;}
#t22_4847{left:540px;bottom:128px;letter-spacing:-0.11px;}
#t23_4847{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t24_4847{left:174px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t25_4847{left:318px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t26_4847{left:552px;bottom:1068px;letter-spacing:0.12px;}
#t27_4847{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t28_4847{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t29_4847{left:232px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2a_4847{left:469px;bottom:1028px;letter-spacing:-0.15px;}
#t2b_4847{left:648px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2c_4847{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2d_4847{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4847{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4847{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4847{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4847{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4847{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4847" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4847Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4847" style="-webkit-user-select: none;"><object width="935" height="1210" data="4847/4847.svg" type="image/svg+xml" id="pdf4847" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4847" class="t s1_4847">Vol. 4 </span><span id="t2_4847" class="t s1_4847">2-325 </span>
<span id="t3_4847" class="t s2_4847">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4847" class="t s3_4847">55:48 </span><span id="t5_4847" class="t s3_4847">MAX_TURBO_GROUP_6: </span>
<span id="t6_4847" class="t s3_4847">Maximum turbo ratio limit with 7 cores active. </span>
<span id="t7_4847" class="t s3_4847">63:56 </span><span id="t8_4847" class="t s3_4847">MAX_TURBO_GROUP_7: </span>
<span id="t9_4847" class="t s3_4847">Maximum turbo ratio limit with 8 cores active. </span>
<span id="ta_4847" class="t s3_4847">493H </span><span id="tb_4847" class="t s3_4847">1171 </span><span id="tc_4847" class="t s3_4847">IA32_VMX_EXIT_CTLS2 </span><span id="td_4847" class="t s3_4847">See Table 2-2. </span>
<span id="te_4847" class="t s3_4847">4C7H </span><span id="tf_4847" class="t s3_4847">1223 </span><span id="tg_4847" class="t s3_4847">IA32_A_PMC6 </span><span id="th_4847" class="t s3_4847">Full Width Writable IA32_PMC6 Alias (R/W) </span>
<span id="ti_4847" class="t s3_4847">See Table 2-2. </span>
<span id="tj_4847" class="t s3_4847">4C8H </span><span id="tk_4847" class="t s3_4847">1224 </span><span id="tl_4847" class="t s3_4847">IA32_A_PMC7 </span><span id="tm_4847" class="t s3_4847">Full Width Writable IA32_PMC7 Alias (R/W) </span>
<span id="tn_4847" class="t s3_4847">See Table 2-2. </span>
<span id="to_4847" class="t s3_4847">650H </span><span id="tp_4847" class="t s3_4847">1616 </span><span id="tq_4847" class="t s3_4847">MSR_SECONDARY_TURBO_RATIO_LIMIT </span><span id="tr_4847" class="t s3_4847">Package </span><span id="ts_4847" class="t s3_4847">Secondary Maximum Turbo Ratio Limit (R/W) </span>
<span id="tt_4847" class="t s3_4847">Software can configure these limits when </span>
<span id="tu_4847" class="t s3_4847">MSR_PLATFORM_INFO[28] = 1. </span>
<span id="tv_4847" class="t s3_4847">Specifies Maximum Ratio Limit for each group. </span>
<span id="tw_4847" class="t s3_4847">Maximum ratio for groups with more cores must </span>
<span id="tx_4847" class="t s3_4847">decrease monotonically. </span>
<span id="ty_4847" class="t s3_4847">7:0 </span><span id="tz_4847" class="t s3_4847">MAX_TURBO_GROUP_0: </span>
<span id="t10_4847" class="t s3_4847">Maximum turbo ratio limit with 1 core active. </span>
<span id="t11_4847" class="t s3_4847">15:8 </span><span id="t12_4847" class="t s3_4847">MAX_TURBO_GROUP_1: </span>
<span id="t13_4847" class="t s3_4847">Maximum turbo ratio limit with 2 cores active. </span>
<span id="t14_4847" class="t s3_4847">23:16 </span><span id="t15_4847" class="t s3_4847">MAX_TURBO_GROUP_2: </span>
<span id="t16_4847" class="t s3_4847">Maximum turbo ratio limit with 3 cores active. </span>
<span id="t17_4847" class="t s3_4847">31:24 </span><span id="t18_4847" class="t s3_4847">MAX_TURBO_GROUP_3: </span>
<span id="t19_4847" class="t s3_4847">Maximum turbo ratio limit with 4 cores active. </span>
<span id="t1a_4847" class="t s3_4847">39:32 </span><span id="t1b_4847" class="t s3_4847">MAX_TURBO_GROUP_4: </span>
<span id="t1c_4847" class="t s3_4847">Maximum turbo ratio limit with 5 cores active. </span>
<span id="t1d_4847" class="t s3_4847">47:40 </span><span id="t1e_4847" class="t s3_4847">MAX_TURBO_GROUP_5: </span>
<span id="t1f_4847" class="t s3_4847">Maximum turbo ratio limit with 6 cores active. </span>
<span id="t1g_4847" class="t s3_4847">55:48 </span><span id="t1h_4847" class="t s3_4847">MAX_TURBO_GROUP_6: </span>
<span id="t1i_4847" class="t s3_4847">Maximum turbo ratio limit with 7 cores active. </span>
<span id="t1j_4847" class="t s3_4847">63:56 </span><span id="t1k_4847" class="t s3_4847">MAX_TURBO_GROUP_7: </span>
<span id="t1l_4847" class="t s3_4847">Maximum turbo ratio limit with 8 cores active. </span>
<span id="t1m_4847" class="t s3_4847">664H </span><span id="t1n_4847" class="t s3_4847">1636 </span><span id="t1o_4847" class="t s3_4847">MSR_MC6_RESIDENCY_COUNTER </span><span id="t1p_4847" class="t s3_4847">Module </span><span id="t1q_4847" class="t s3_4847">Module C6 Residency Counter (R/0) </span>
<span id="t1r_4847" class="t s3_4847">Note: C-state values are processor specific C-state </span>
<span id="t1s_4847" class="t s3_4847">code names, unrelated to MWAIT extension C-state </span>
<span id="t1t_4847" class="t s3_4847">parameters or ACPI C-States. </span>
<span id="t1u_4847" class="t s3_4847">63:0 </span><span id="t1v_4847" class="t s3_4847">Time that this module is in module-specific C6 states </span>
<span id="t1w_4847" class="t s3_4847">since last reset. Counts at 1 Mhz frequency. </span>
<span id="t1x_4847" class="t s3_4847">6E1H </span><span id="t1y_4847" class="t s3_4847">1761 </span><span id="t1z_4847" class="t s3_4847">IA32_PKRS </span><span id="t20_4847" class="t s3_4847">Specifies the PK permissions associated with each </span>
<span id="t21_4847" class="t s3_4847">protection domain for supervisor pages (R/W) </span>
<span id="t22_4847" class="t s3_4847">See Table 2-2. </span>
<span id="t23_4847" class="t s4_4847">Table 2-46. </span><span id="t24_4847" class="t s4_4847">Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t25_4847" class="t s4_4847">Performance Hybrid Architecture </span><span id="t26_4847" class="t s4_4847">(Contd.) </span>
<span id="t27_4847" class="t s5_4847">Register </span>
<span id="t28_4847" class="t s5_4847">Address </span><span id="t29_4847" class="t s5_4847">Register Name / Bit Fields </span><span id="t2a_4847" class="t s5_4847">Scope </span><span id="t2b_4847" class="t s5_4847">Bit Description </span>
<span id="t2c_4847" class="t s5_4847">Hex </span><span id="t2d_4847" class="t s5_4847">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
