

================================================================
== Vitis HLS Report for 'Block_entry_xb_0_wr_proc'
================================================================
* Date:           Thu Oct  2 21:26:47 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-------+------------------------------------------------+
        |                                                                             |                                                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                                   Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min |  max  |                      Type                      |
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-------+------------------------------------------------+
        |grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236                        |Block_entry_xb_0_wr_proc_Pipeline_XB_INIT                        |      770|      770|   3.080 us|   3.080 us|  769|    769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272  |Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3  |        ?|        ?|          ?|          ?|    0|      0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289         |Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC         |       38|    16390|   0.152 us|  65.560 us|   34|  16386|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391                |Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK                |       18|       18|  72.000 ns|  72.000 ns|   17|     17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-------+------------------------------------------------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HEAD_STREAM  |        ?|        ?|         ?|          -|          -|    12|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       86|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      8|     3248|     9246|     -|
|Memory               |        0|      -|        0|        0|     8|
|Multiplexer          |        -|      -|        0|     2879|     -|
|Register             |        -|      -|     2270|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      8|     5518|    12211|     8|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        1|     1|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                  |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391                |Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK                |        0|   0|     9|  2713|    0|
    |grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272  |Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3  |        0|   0|   379|   783|    0|
    |grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289         |Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC         |        0|   8|  2848|  5703|    0|
    |grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236                        |Block_entry_xb_0_wr_proc_Pipeline_XB_INIT                        |        0|   0|    12|    47|    0|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                        |                                                                 |        0|   8|  3248|  9246|    0|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v_cache_local_7_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v_cache_local_6_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v_cache_local_5_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v_cache_local_4_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v_cache_local_3_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v_cache_local_2_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v_cache_local_1_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    |v_cache_local_0_i_i_U  |Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +-----------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                                            |        0|  0|   0|    8| 32768|  256|     8|      1048576|
    +-----------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_1618_p2   |         +|   0|  0|   6|           4|           1|
    |add_ln125_fu_1642_p2   |         +|   0|  0|  33|          33|          33|
    |icmp_fu_1585_p2        |      icmp|   0|  0|  13|          32|           1|
    |icmp_ln123_fu_1624_p2  |      icmp|   0|  0|   2|           4|           4|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |umax_fu_1591_p3        |    select|   0|  0|  30|           1|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  86|          75|          73|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |   5|          9|    1|          9|
    |ap_done                           |   1|          2|    1|          2|
    |h_fu_152                          |   8|          2|    4|          8|
    |mux_case_0288951_i_i_i_reg_1224   |  32|          2|   32|         64|
    |mux_case_103321019_i_i_i_reg_816  |  32|          2|   32|         64|
    |mux_case_113521051_i_i_i_reg_624  |  32|          2|   32|         64|
    |mux_case_12294957_i_i_i_reg_1188  |  32|          2|   32|         64|
    |mux_case_1308983_i_i_i_reg_1032   |  32|          2|   32|         64|
    |mux_case_13314989_i_i_i_reg_996   |  32|          2|   32|         64|
    |mux_case_143341021_i_i_i_reg_804  |  32|          2|   32|         64|
    |mux_case_153541053_i_i_i_reg_612  |  32|          2|   32|         64|
    |mux_case_16959_i_i_i_reg_1176     |  32|          2|   32|         64|
    |mux_case_17991_i_i_i_reg_984      |  32|          2|   32|         64|
    |mux_case_181023_i_i_i_reg_792     |  32|          2|   32|         64|
    |mux_case_191055_i_i_i_reg_600     |  32|          2|   32|         64|
    |mux_case_20961_i_i_i_reg_1164     |  32|          2|   32|         64|
    |mux_case_21993_i_i_i_reg_972      |  32|          2|   32|         64|
    |mux_case_221025_i_i_i_reg_780     |  32|          2|   32|         64|
    |mux_case_231057_i_i_i_reg_588     |  32|          2|   32|         64|
    |mux_case_23281015_i_i_i_reg_840   |  32|          2|   32|         64|
    |mux_case_24963_i_i_i_reg_1152     |  32|          2|   32|         64|
    |mux_case_25995_i_i_i_reg_960      |  32|          2|   32|         64|
    |mux_case_261027_i_i_i_reg_768     |  32|          2|   32|         64|
    |mux_case_271059_i_i_i_reg_576     |  32|          2|   32|         64|
    |mux_case_28965_i_i_i_reg_1140     |  32|          2|   32|         64|
    |mux_case_29997_i_i_i_reg_948      |  32|          2|   32|         64|
    |mux_case_301029_i_i_i_reg_756     |  32|          2|   32|         64|
    |mux_case_311061_i_i_i_reg_564     |  32|          2|   32|         64|
    |mux_case_32967_i_i_i_reg_1128     |  32|          2|   32|         64|
    |mux_case_33481047_i_i_i_reg_648   |  32|          2|   32|         64|
    |mux_case_33999_i_i_i_reg_936      |  32|          2|   32|         64|
    |mux_case_341031_i_i_i_reg_744     |  32|          2|   32|         64|
    |mux_case_351063_i_i_i_reg_552     |  32|          2|   32|         64|
    |mux_case_36969_i_i_i_reg_1116     |  32|          2|   32|         64|
    |mux_case_371001_i_i_i_reg_924     |  32|          2|   32|         64|
    |mux_case_381033_i_i_i_reg_732     |  32|          2|   32|         64|
    |mux_case_391065_i_i_i_reg_540     |  32|          2|   32|         64|
    |mux_case_40971_i_i_i_reg_1104     |  32|          2|   32|         64|
    |mux_case_411003_i_i_i_reg_912     |  32|          2|   32|         64|
    |mux_case_421035_i_i_i_reg_720     |  32|          2|   32|         64|
    |mux_case_4290953_i_i_i_reg_1212   |  32|          2|   32|         64|
    |mux_case_431067_i_i_i_reg_528     |  32|          2|   32|         64|
    |mux_case_44973_i_i_i_reg_1092     |  32|          2|   32|         64|
    |mux_case_451005_i_i_i_reg_900     |  32|          2|   32|         64|
    |mux_case_461037_i_i_i_reg_708     |  32|          2|   32|         64|
    |mux_case_471069_i_i_i_reg_516     |  32|          2|   32|         64|
    |mux_case_48975_i_i_i_reg_1080     |  32|          2|   32|         64|
    |mux_case_491007_i_i_i_reg_888     |  32|          2|   32|         64|
    |mux_case_501039_i_i_i_reg_696     |  32|          2|   32|         64|
    |mux_case_511071_i_i_i_reg_504     |  32|          2|   32|         64|
    |mux_case_52977_i_i_i_reg_1068     |  32|          2|   32|         64|
    |mux_case_531009_i_i_i_reg_876     |  32|          2|   32|         64|
    |mux_case_5310985_i_i_i_reg_1020   |  32|          2|   32|         64|
    |mux_case_541041_i_i_i_reg_684     |  32|          2|   32|         64|
    |mux_case_551073_i_i_i_reg_492     |  32|          2|   32|         64|
    |mux_case_56979_i_i_i_reg_1056     |  32|          2|   32|         64|
    |mux_case_571011_i_i_i_reg_864     |  32|          2|   32|         64|
    |mux_case_581043_i_i_i_reg_672     |  32|          2|   32|         64|
    |mux_case_591075_i_i_i_reg_480     |  32|          2|   32|         64|
    |mux_case_60981_i_i_i_reg_1044     |  32|          2|   32|         64|
    |mux_case_611013_i_i_i_reg_852     |  32|          2|   32|         64|
    |mux_case_621045_i_i_i_reg_660     |  32|          2|   32|         64|
    |mux_case_631077_i_i_i_reg_468     |  32|          2|   32|         64|
    |mux_case_63301017_i_i_i_reg_828   |  32|          2|   32|         64|
    |mux_case_73501049_i_i_i_reg_636   |  32|          2|   32|         64|
    |mux_case_8292955_i_i_i_reg_1200   |  32|          2|   32|         64|
    |mux_case_9312987_i_i_i_reg_1008   |  32|          2|   32|         64|
    |v_cache_local_0_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_0_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_0_i_i_we0           |   1|          2|    1|          2|
    |v_cache_local_1_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_1_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_1_i_i_we0           |   1|          2|    1|          2|
    |v_cache_local_2_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_2_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_2_i_i_we0           |   1|          2|    1|          2|
    |v_cache_local_3_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_3_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_3_i_i_we0           |   1|          2|    1|          2|
    |v_cache_local_4_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_4_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_4_i_i_we0           |   1|          2|    1|          2|
    |v_cache_local_5_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_5_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_5_i_i_we0           |   1|          2|    1|          2|
    |v_cache_local_6_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_6_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_6_i_i_we0           |   1|          2|    1|          2|
    |v_cache_local_7_i_i_address0      |  16|          3|   12|         36|
    |v_cache_local_7_i_i_ce0           |   1|          3|    1|          3|
    |v_cache_local_7_i_i_we0           |   1|          2|    1|          2|
    |value_cache_blk_n                 |   1|          2|    1|          2|
    |xb_0_address1                     |   8|          3|    6|         18|
    |xb_0_ce1                          |   1|          3|    1|          3|
    |xb_0_d1                           |  32|          3|   32|         96|
    |xb_0_we1                          |   1|          3|    1|          3|
    |xb_10_address1                    |   8|          3|    6|         18|
    |xb_10_ce1                         |   1|          3|    1|          3|
    |xb_10_d1                          |  32|          3|   32|         96|
    |xb_10_we1                         |   1|          3|    1|          3|
    |xb_11_address1                    |   8|          3|    6|         18|
    |xb_11_ce1                         |   1|          3|    1|          3|
    |xb_11_d1                          |  32|          3|   32|         96|
    |xb_11_we1                         |   1|          3|    1|          3|
    |xb_12_address1                    |   8|          3|    6|         18|
    |xb_12_ce1                         |   1|          3|    1|          3|
    |xb_12_d1                          |  32|          3|   32|         96|
    |xb_12_we1                         |   1|          3|    1|          3|
    |xb_13_address1                    |   8|          3|    6|         18|
    |xb_13_ce1                         |   1|          3|    1|          3|
    |xb_13_d1                          |  32|          3|   32|         96|
    |xb_13_we1                         |   1|          3|    1|          3|
    |xb_14_address1                    |   8|          3|    6|         18|
    |xb_14_ce1                         |   1|          3|    1|          3|
    |xb_14_d1                          |  32|          3|   32|         96|
    |xb_14_we1                         |   1|          3|    1|          3|
    |xb_15_address1                    |   8|          3|    6|         18|
    |xb_15_ce1                         |   1|          3|    1|          3|
    |xb_15_d1                          |  32|          3|   32|         96|
    |xb_15_we1                         |   1|          3|    1|          3|
    |xb_1_address1                     |   8|          3|    6|         18|
    |xb_1_ce1                          |   1|          3|    1|          3|
    |xb_1_d1                           |  32|          3|   32|         96|
    |xb_1_we1                          |   1|          3|    1|          3|
    |xb_2_address1                     |   8|          3|    6|         18|
    |xb_2_ce1                          |   1|          3|    1|          3|
    |xb_2_d1                           |  32|          3|   32|         96|
    |xb_2_we1                          |   1|          3|    1|          3|
    |xb_3_address1                     |   8|          3|    6|         18|
    |xb_3_ce1                          |   1|          3|    1|          3|
    |xb_3_d1                           |  32|          3|   32|         96|
    |xb_3_we1                          |   1|          3|    1|          3|
    |xb_4_address1                     |   8|          3|    6|         18|
    |xb_4_ce1                          |   1|          3|    1|          3|
    |xb_4_d1                           |  32|          3|   32|         96|
    |xb_4_we1                          |   1|          3|    1|          3|
    |xb_5_address1                     |   8|          3|    6|         18|
    |xb_5_ce1                          |   1|          3|    1|          3|
    |xb_5_d1                           |  32|          3|   32|         96|
    |xb_5_we1                          |   1|          3|    1|          3|
    |xb_6_address1                     |   8|          3|    6|         18|
    |xb_6_ce1                          |   1|          3|    1|          3|
    |xb_6_d1                           |  32|          3|   32|         96|
    |xb_6_we1                          |   1|          3|    1|          3|
    |xb_7_address1                     |   8|          3|    6|         18|
    |xb_7_ce1                          |   1|          3|    1|          3|
    |xb_7_d1                           |  32|          3|   32|         96|
    |xb_7_we1                          |   1|          3|    1|          3|
    |xb_8_address1                     |   8|          3|    6|         18|
    |xb_8_ce1                          |   1|          3|    1|          3|
    |xb_8_d1                           |  32|          3|   32|         96|
    |xb_8_we1                          |   1|          3|    1|          3|
    |xb_9_address1                     |   8|          3|    6|         18|
    |xb_9_ce1                          |   1|          3|    1|          3|
    |xb_9_d1                           |  32|          3|   32|         96|
    |xb_9_we1                          |   1|          3|    1|          3|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |2879|        399| 2807|       6365|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln123_reg_2328                                                                        |   4|   0|    4|          0|
    |add_ln125_reg_2336                                                                        |  33|   0|   33|          0|
    |ap_CS_fsm                                                                                 |   8|   0|    8|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391_ap_start_reg                |   1|   0|    1|          0|
    |grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272_ap_start_reg  |   1|   0|    1|          0|
    |grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289_ap_start_reg         |   1|   0|    1|          0|
    |grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236_ap_start_reg                        |   1|   0|    1|          0|
    |h_1_reg_2323                                                                              |   4|   0|    4|          0|
    |h_fu_152                                                                                  |   4|   0|    4|          0|
    |mux_case_0288951_i_i_i_reg_1224                                                           |  32|   0|   32|          0|
    |mux_case_103321019_i_i_i_reg_816                                                          |  32|   0|   32|          0|
    |mux_case_113521051_i_i_i_reg_624                                                          |  32|   0|   32|          0|
    |mux_case_12294957_i_i_i_reg_1188                                                          |  32|   0|   32|          0|
    |mux_case_1308983_i_i_i_reg_1032                                                           |  32|   0|   32|          0|
    |mux_case_13314989_i_i_i_reg_996                                                           |  32|   0|   32|          0|
    |mux_case_143341021_i_i_i_reg_804                                                          |  32|   0|   32|          0|
    |mux_case_153541053_i_i_i_reg_612                                                          |  32|   0|   32|          0|
    |mux_case_16959_i_i_i_reg_1176                                                             |  32|   0|   32|          0|
    |mux_case_17991_i_i_i_reg_984                                                              |  32|   0|   32|          0|
    |mux_case_181023_i_i_i_reg_792                                                             |  32|   0|   32|          0|
    |mux_case_191055_i_i_i_reg_600                                                             |  32|   0|   32|          0|
    |mux_case_20961_i_i_i_reg_1164                                                             |  32|   0|   32|          0|
    |mux_case_21993_i_i_i_reg_972                                                              |  32|   0|   32|          0|
    |mux_case_221025_i_i_i_reg_780                                                             |  32|   0|   32|          0|
    |mux_case_231057_i_i_i_reg_588                                                             |  32|   0|   32|          0|
    |mux_case_23281015_i_i_i_reg_840                                                           |  32|   0|   32|          0|
    |mux_case_24963_i_i_i_reg_1152                                                             |  32|   0|   32|          0|
    |mux_case_25995_i_i_i_reg_960                                                              |  32|   0|   32|          0|
    |mux_case_261027_i_i_i_reg_768                                                             |  32|   0|   32|          0|
    |mux_case_271059_i_i_i_reg_576                                                             |  32|   0|   32|          0|
    |mux_case_28965_i_i_i_reg_1140                                                             |  32|   0|   32|          0|
    |mux_case_29997_i_i_i_reg_948                                                              |  32|   0|   32|          0|
    |mux_case_301029_i_i_i_reg_756                                                             |  32|   0|   32|          0|
    |mux_case_311061_i_i_i_reg_564                                                             |  32|   0|   32|          0|
    |mux_case_32967_i_i_i_reg_1128                                                             |  32|   0|   32|          0|
    |mux_case_33481047_i_i_i_reg_648                                                           |  32|   0|   32|          0|
    |mux_case_33999_i_i_i_reg_936                                                              |  32|   0|   32|          0|
    |mux_case_341031_i_i_i_reg_744                                                             |  32|   0|   32|          0|
    |mux_case_351063_i_i_i_reg_552                                                             |  32|   0|   32|          0|
    |mux_case_36969_i_i_i_reg_1116                                                             |  32|   0|   32|          0|
    |mux_case_371001_i_i_i_reg_924                                                             |  32|   0|   32|          0|
    |mux_case_381033_i_i_i_reg_732                                                             |  32|   0|   32|          0|
    |mux_case_391065_i_i_i_reg_540                                                             |  32|   0|   32|          0|
    |mux_case_40971_i_i_i_reg_1104                                                             |  32|   0|   32|          0|
    |mux_case_411003_i_i_i_reg_912                                                             |  32|   0|   32|          0|
    |mux_case_421035_i_i_i_reg_720                                                             |  32|   0|   32|          0|
    |mux_case_4290953_i_i_i_reg_1212                                                           |  32|   0|   32|          0|
    |mux_case_431067_i_i_i_reg_528                                                             |  32|   0|   32|          0|
    |mux_case_44973_i_i_i_reg_1092                                                             |  32|   0|   32|          0|
    |mux_case_451005_i_i_i_reg_900                                                             |  32|   0|   32|          0|
    |mux_case_461037_i_i_i_reg_708                                                             |  32|   0|   32|          0|
    |mux_case_471069_i_i_i_reg_516                                                             |  32|   0|   32|          0|
    |mux_case_48975_i_i_i_reg_1080                                                             |  32|   0|   32|          0|
    |mux_case_491007_i_i_i_reg_888                                                             |  32|   0|   32|          0|
    |mux_case_501039_i_i_i_reg_696                                                             |  32|   0|   32|          0|
    |mux_case_511071_i_i_i_reg_504                                                             |  32|   0|   32|          0|
    |mux_case_52977_i_i_i_reg_1068                                                             |  32|   0|   32|          0|
    |mux_case_531009_i_i_i_reg_876                                                             |  32|   0|   32|          0|
    |mux_case_5310985_i_i_i_reg_1020                                                           |  32|   0|   32|          0|
    |mux_case_541041_i_i_i_reg_684                                                             |  32|   0|   32|          0|
    |mux_case_551073_i_i_i_reg_492                                                             |  32|   0|   32|          0|
    |mux_case_56979_i_i_i_reg_1056                                                             |  32|   0|   32|          0|
    |mux_case_571011_i_i_i_reg_864                                                             |  32|   0|   32|          0|
    |mux_case_581043_i_i_i_reg_672                                                             |  32|   0|   32|          0|
    |mux_case_591075_i_i_i_reg_480                                                             |  32|   0|   32|          0|
    |mux_case_60981_i_i_i_reg_1044                                                             |  32|   0|   32|          0|
    |mux_case_611013_i_i_i_reg_852                                                             |  32|   0|   32|          0|
    |mux_case_621045_i_i_i_reg_660                                                             |  32|   0|   32|          0|
    |mux_case_631077_i_i_i_reg_468                                                             |  32|   0|   32|          0|
    |mux_case_63301017_i_i_i_reg_828                                                           |  32|   0|   32|          0|
    |mux_case_73501049_i_i_i_reg_636                                                           |  32|   0|   32|          0|
    |mux_case_8292955_i_i_i_reg_1200                                                           |  32|   0|   32|          0|
    |mux_case_9312987_i_i_i_reg_1008                                                           |  32|   0|   32|          0|
    |sext_ln69_reg_2304                                                                        |  33|   0|   33|          0|
    |tmp_24_reg_2318                                                                           |  33|   0|   37|          4|
    |tmp_reg_2309                                                                              |   1|   0|    1|          0|
    |tmp_s_reg_2313                                                                            |  33|   0|   39|          6|
    |value_cache_read_reg_2299                                                                 |  64|   0|   64|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     |2270|   0| 2280|         10|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Block_entry_xb_0_wr_proc|  return value|
|p_read                      |   in|   32|     ap_none|                    p_read|        scalar|
|p_read1                     |   in|   33|     ap_none|                   p_read1|        scalar|
|xb_15_address1              |  out|    6|   ap_memory|                     xb_15|         array|
|xb_15_ce1                   |  out|    1|   ap_memory|                     xb_15|         array|
|xb_15_we1                   |  out|    1|   ap_memory|                     xb_15|         array|
|xb_15_d1                    |  out|   32|   ap_memory|                     xb_15|         array|
|xb_14_address1              |  out|    6|   ap_memory|                     xb_14|         array|
|xb_14_ce1                   |  out|    1|   ap_memory|                     xb_14|         array|
|xb_14_we1                   |  out|    1|   ap_memory|                     xb_14|         array|
|xb_14_d1                    |  out|   32|   ap_memory|                     xb_14|         array|
|xb_13_address1              |  out|    6|   ap_memory|                     xb_13|         array|
|xb_13_ce1                   |  out|    1|   ap_memory|                     xb_13|         array|
|xb_13_we1                   |  out|    1|   ap_memory|                     xb_13|         array|
|xb_13_d1                    |  out|   32|   ap_memory|                     xb_13|         array|
|xb_12_address1              |  out|    6|   ap_memory|                     xb_12|         array|
|xb_12_ce1                   |  out|    1|   ap_memory|                     xb_12|         array|
|xb_12_we1                   |  out|    1|   ap_memory|                     xb_12|         array|
|xb_12_d1                    |  out|   32|   ap_memory|                     xb_12|         array|
|xb_11_address1              |  out|    6|   ap_memory|                     xb_11|         array|
|xb_11_ce1                   |  out|    1|   ap_memory|                     xb_11|         array|
|xb_11_we1                   |  out|    1|   ap_memory|                     xb_11|         array|
|xb_11_d1                    |  out|   32|   ap_memory|                     xb_11|         array|
|xb_10_address1              |  out|    6|   ap_memory|                     xb_10|         array|
|xb_10_ce1                   |  out|    1|   ap_memory|                     xb_10|         array|
|xb_10_we1                   |  out|    1|   ap_memory|                     xb_10|         array|
|xb_10_d1                    |  out|   32|   ap_memory|                     xb_10|         array|
|xb_9_address1               |  out|    6|   ap_memory|                      xb_9|         array|
|xb_9_ce1                    |  out|    1|   ap_memory|                      xb_9|         array|
|xb_9_we1                    |  out|    1|   ap_memory|                      xb_9|         array|
|xb_9_d1                     |  out|   32|   ap_memory|                      xb_9|         array|
|xb_8_address1               |  out|    6|   ap_memory|                      xb_8|         array|
|xb_8_ce1                    |  out|    1|   ap_memory|                      xb_8|         array|
|xb_8_we1                    |  out|    1|   ap_memory|                      xb_8|         array|
|xb_8_d1                     |  out|   32|   ap_memory|                      xb_8|         array|
|xb_7_address1               |  out|    6|   ap_memory|                      xb_7|         array|
|xb_7_ce1                    |  out|    1|   ap_memory|                      xb_7|         array|
|xb_7_we1                    |  out|    1|   ap_memory|                      xb_7|         array|
|xb_7_d1                     |  out|   32|   ap_memory|                      xb_7|         array|
|xb_6_address1               |  out|    6|   ap_memory|                      xb_6|         array|
|xb_6_ce1                    |  out|    1|   ap_memory|                      xb_6|         array|
|xb_6_we1                    |  out|    1|   ap_memory|                      xb_6|         array|
|xb_6_d1                     |  out|   32|   ap_memory|                      xb_6|         array|
|xb_5_address1               |  out|    6|   ap_memory|                      xb_5|         array|
|xb_5_ce1                    |  out|    1|   ap_memory|                      xb_5|         array|
|xb_5_we1                    |  out|    1|   ap_memory|                      xb_5|         array|
|xb_5_d1                     |  out|   32|   ap_memory|                      xb_5|         array|
|xb_4_address1               |  out|    6|   ap_memory|                      xb_4|         array|
|xb_4_ce1                    |  out|    1|   ap_memory|                      xb_4|         array|
|xb_4_we1                    |  out|    1|   ap_memory|                      xb_4|         array|
|xb_4_d1                     |  out|   32|   ap_memory|                      xb_4|         array|
|xb_3_address1               |  out|    6|   ap_memory|                      xb_3|         array|
|xb_3_ce1                    |  out|    1|   ap_memory|                      xb_3|         array|
|xb_3_we1                    |  out|    1|   ap_memory|                      xb_3|         array|
|xb_3_d1                     |  out|   32|   ap_memory|                      xb_3|         array|
|xb_2_address1               |  out|    6|   ap_memory|                      xb_2|         array|
|xb_2_ce1                    |  out|    1|   ap_memory|                      xb_2|         array|
|xb_2_we1                    |  out|    1|   ap_memory|                      xb_2|         array|
|xb_2_d1                     |  out|   32|   ap_memory|                      xb_2|         array|
|xb_1_address1               |  out|    6|   ap_memory|                      xb_1|         array|
|xb_1_ce1                    |  out|    1|   ap_memory|                      xb_1|         array|
|xb_1_we1                    |  out|    1|   ap_memory|                      xb_1|         array|
|xb_1_d1                     |  out|   32|   ap_memory|                      xb_1|         array|
|xb_0_address1               |  out|    6|   ap_memory|                      xb_0|         array|
|xb_0_ce1                    |  out|    1|   ap_memory|                      xb_0|         array|
|xb_0_we1                    |  out|    1|   ap_memory|                      xb_0|         array|
|xb_0_d1                     |  out|   32|   ap_memory|                      xb_0|         array|
|p_read2                     |   in|   32|     ap_none|                   p_read2|        scalar|
|att_0_address0              |  out|    9|   ap_memory|                     att_0|         array|
|att_0_ce0                   |  out|    1|   ap_memory|                     att_0|         array|
|att_0_q0                    |   in|   32|   ap_memory|                     att_0|         array|
|att_1_address0              |  out|    9|   ap_memory|                     att_1|         array|
|att_1_ce0                   |  out|    1|   ap_memory|                     att_1|         array|
|att_1_q0                    |   in|   32|   ap_memory|                     att_1|         array|
|att_2_address0              |  out|    9|   ap_memory|                     att_2|         array|
|att_2_ce0                   |  out|    1|   ap_memory|                     att_2|         array|
|att_2_q0                    |   in|   32|   ap_memory|                     att_2|         array|
|att_3_address0              |  out|    9|   ap_memory|                     att_3|         array|
|att_3_ce0                   |  out|    1|   ap_memory|                     att_3|         array|
|att_3_q0                    |   in|   32|   ap_memory|                     att_3|         array|
|att_4_address0              |  out|    9|   ap_memory|                     att_4|         array|
|att_4_ce0                   |  out|    1|   ap_memory|                     att_4|         array|
|att_4_q0                    |   in|   32|   ap_memory|                     att_4|         array|
|att_5_address0              |  out|    9|   ap_memory|                     att_5|         array|
|att_5_ce0                   |  out|    1|   ap_memory|                     att_5|         array|
|att_5_q0                    |   in|   32|   ap_memory|                     att_5|         array|
|att_6_address0              |  out|    9|   ap_memory|                     att_6|         array|
|att_6_ce0                   |  out|    1|   ap_memory|                     att_6|         array|
|att_6_q0                    |   in|   32|   ap_memory|                     att_6|         array|
|att_7_address0              |  out|    9|   ap_memory|                     att_7|         array|
|att_7_ce0                   |  out|    1|   ap_memory|                     att_7|         array|
|att_7_q0                    |   in|   32|   ap_memory|                     att_7|         array|
|att_8_address0              |  out|    9|   ap_memory|                     att_8|         array|
|att_8_ce0                   |  out|    1|   ap_memory|                     att_8|         array|
|att_8_q0                    |   in|   32|   ap_memory|                     att_8|         array|
|att_9_address0              |  out|    9|   ap_memory|                     att_9|         array|
|att_9_ce0                   |  out|    1|   ap_memory|                     att_9|         array|
|att_9_q0                    |   in|   32|   ap_memory|                     att_9|         array|
|att_10_address0             |  out|    9|   ap_memory|                    att_10|         array|
|att_10_ce0                  |  out|    1|   ap_memory|                    att_10|         array|
|att_10_q0                   |   in|   32|   ap_memory|                    att_10|         array|
|att_11_address0             |  out|    9|   ap_memory|                    att_11|         array|
|att_11_ce0                  |  out|    1|   ap_memory|                    att_11|         array|
|att_11_q0                   |   in|   32|   ap_memory|                    att_11|         array|
|value_cache_dout            |   in|   64|     ap_fifo|               value_cache|       pointer|
|value_cache_empty_n         |   in|    1|     ap_fifo|               value_cache|       pointer|
|value_cache_read            |  out|    1|     ap_fifo|               value_cache|       pointer|
|value_cache_num_data_valid  |   in|    3|     ap_fifo|               value_cache|       pointer|
|value_cache_fifo_cap        |   in|    3|     ap_fifo|               value_cache|       pointer|
|m_axi_gmem3_0_AWVALID       |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWREADY       |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWADDR        |  out|   64|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWID          |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWLEN         |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWSIZE        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWBURST       |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWLOCK        |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWCACHE       |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWPROT        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWQOS         |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWREGION      |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_AWUSER        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_WVALID        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_WREADY        |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_WDATA         |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_WSTRB         |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_WLAST         |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_WID           |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_WUSER         |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARVALID       |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARREADY       |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARADDR        |  out|   64|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARID          |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARLEN         |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARSIZE        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARBURST       |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARLOCK        |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARCACHE       |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARPROT        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARQOS         |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARREGION      |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_ARUSER        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RVALID        |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RREADY        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RDATA         |   in|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RLAST         |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RID           |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RFIFONUM      |   in|   13|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RUSER         |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_RRESP         |   in|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_BVALID        |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_BREADY        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_BRESP         |   in|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_BID           |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_0_BUSER         |   in|    1|       m_axi|                     gmem3|       pointer|
+----------------------------+-----+-----+------------+--------------------------+--------------+

