<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>
time_elapsed: 0.004s
ram usage: 9604 KB
</pre>
<pre class="log">

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

PARSE_ERROR <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>::48 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting &#39;(&#39;)
bw_u1_scanlg_2x u_lat[SIZE-1:0] ( 
WARNING (3)::NETLIST_ERROR <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a>::36 This output is undriven (bw_efc_latch^q~0) and will be removed
output	[SIZE-1:0]	q ;	// output
WARNING (4)::NETLIST_ERROR Net bw_efc_latch^q~0 driving node bw_efc_latch^q~0 is itself undriven.
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/utd-sv/efc_lib.v.html" target="file-frame">third_party/tests/utd-sv/efc_lib.v</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	bw_efc_latch
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at  odin.blif
	Ran in 0.4ms
--------------------------------------------------------------------
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 9.4 MiB)

</pre>
</body>