# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Ident_Player_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is mikaj@DESKTOP-5EPU23T.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/mikaj/OneDrive - Juventus Schulen/Dokumente/Juventus/Diplom/Diplomarbeit/VHDL/VHDL_Ident-Player/Source/AES10_DATA_ENCODER.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:35:55 on Sep 13,2024
# vcom -reportprogress 300 -2008 -work work C:/Users/mikaj/OneDrive - Juventus Schulen/Dokumente/Juventus/Diplom/Diplomarbeit/VHDL/VHDL_Ident-Player/Source/AES10_DATA_ENCODER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AES10_DATA_ENCODER
# -- Compiling architecture BEH_AES10_DATA_ENCODER of AES10_DATA_ENCODER
# End time: 13:35:55 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/mikaj/OneDrive - Juventus Schulen/Dokumente/Juventus/Diplom/Diplomarbeit/VHDL/VHDL_Ident-Player/Source/AES10_DATA_MAPPER.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:35:55 on Sep 13,2024
# vcom -reportprogress 300 -2008 -work work C:/Users/mikaj/OneDrive - Juventus Schulen/Dokumente/Juventus/Diplom/Diplomarbeit/VHDL/VHDL_Ident-Player/Source/AES10_DATA_MAPPER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AES10_DATA_MAPPER
# -- Compiling architecture BEH_AES10_DATA_MAPPER of AES10_DATA_MAPPER
# -- Loading entity AES10_DATA_ENCODER
# End time: 13:35:55 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/mikaj/OneDrive - Juventus Schulen/Dokumente/Juventus/Diplom/Diplomarbeit/VHDL/VHDL_Ident-Player/Source/Ident_Player_TOP.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:35:55 on Sep 13,2024
# vcom -reportprogress 300 -2008 -work work C:/Users/mikaj/OneDrive - Juventus Schulen/Dokumente/Juventus/Diplom/Diplomarbeit/VHDL/VHDL_Ident-Player/Source/Ident_Player_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Ident_Player_TOP
# -- Compiling architecture BEH_Ident_Player_TOP of Ident_Player_TOP
# -- Loading entity AES10_DATA_MAPPER
# End time: 13:35:55 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do rtl_ENCODER.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is mikaj@DESKTOP-5EPU23T.
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:36:02 on Sep 13,2024
# vcom -reportprogress 300 -work work ../../AES10_DATA_ENCODER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AES10_DATA_ENCODER
# -- Compiling architecture BEH_AES10_DATA_ENCODER of AES10_DATA_ENCODER
# End time: 13:36:03 on Sep 13,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:36:03 on Sep 13,2024
# vcom -reportprogress 300 -work work TB_AES10_DATA_ENCODER.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AES10_DATA_ENCODER_vhd_tst
# -- Compiling architecture BEH_AES10_DATA_ENCODER_vhd_tst of AES10_DATA_ENCODER_vhd_tst
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity AES10_DATA_ENCODER
# ** Warning: TB_AES10_DATA_ENCODER.vht(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: TB_AES10_DATA_ENCODER.vht(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: TB_AES10_DATA_ENCODER.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: TB_AES10_DATA_ENCODER.vht(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:36:03 on Sep 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vsim -t 1ps -voptargs=""+acc"" -gui -msgmode both -displaymsgmode both work.AES10_DATA_ENCODER_vhd_tst 
# Start time: 13:36:03 on Sep 13,2024
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mikaj  Hostname: DESKTOP-5EPU23T  ProcessID: 12560
#           Attempting to use alternate WLF file "./wlftyys7e0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyys7e0
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aes10_data_encoder_vhd_tst(beh_aes10_data_encoder_vhd_tst)#1
# Loading work.aes10_data_encoder(beh_aes10_data_encoder)#1
# ** Note: 0000 ist Rengeschrieben
#    Time: 0 ps  Iteration: 0  Instance: /aes10_data_encoder_vhd_tst
# ** Note: 0011 ist Rengeschrieben
#    Time: 32 ns  Iteration: 0  Instance: /aes10_data_encoder_vhd_tst
# ** Note: Sync Symbol soll geschickt werden
#    Time: 80 ns  Iteration: 0  Instance: /aes10_data_encoder_vhd_tst
# ** Note: Sync Symbol soll nicht geschickt werden
#    Time: 160 ns  Iteration: 0  Instance: /aes10_data_encoder_vhd_tst
# End time: 13:38:21 on Sep 13,2024, Elapsed time: 0:02:18
# Errors: 0, Warnings: 3
