Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system.qsys --synthesis=VHDL --output-directory=/home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding finished_mutex [altera_avalon_mutex 20.1]
Progress: Parameterizing module finished_mutex
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding matches_mutex [altera_avalon_mutex 20.1]
Progress: Parameterizing module matches_mutex
Progress: Adding paper_mutex [altera_avalon_mutex 20.1]
Progress: Parameterizing module paper_mutex
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding smoker_with_matches [altera_nios2_gen2 20.1]
Progress: Parameterizing module smoker_with_matches
Progress: Adding smoker_with_paper [altera_nios2_gen2 20.1]
Progress: Parameterizing module smoker_with_paper
Progress: Adding smoker_with_tobacco [altera_nios2_gen2 20.1]
Progress: Parameterizing module smoker_with_tobacco
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Adding timer_2 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_2
Progress: Adding tobacco_mutex [altera_avalon_mutex 20.1]
Progress: Parameterizing module tobacco_mutex
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.finished_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.matches_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: soc_system.paper_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: soc_system.tobacco_mutex: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_008.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src2 and cmd_mux_004.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_005.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_006.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src5 and cmd_mux_007.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src6 and cmd_mux_008.sink2
Info: Inserting clock-crossing logic between cmd_demux_002.src8 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_008.sink3
Info: Inserting clock-crossing logic between cmd_demux_004.src1 and cmd_mux_008.sink4
Info: Inserting clock-crossing logic between cmd_demux_005.src0 and cmd_mux_008.sink5
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src2 and rsp_mux_002.sink2
Info: Inserting clock-crossing logic between rsp_demux_005.src2 and rsp_mux_002.sink3
Info: Inserting clock-crossing logic between rsp_demux_006.src2 and rsp_mux_002.sink4
Info: Inserting clock-crossing logic between rsp_demux_007.src2 and rsp_mux_002.sink5
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_002.sink6
Info: Inserting clock-crossing logic between rsp_demux_008.src3 and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_008.src4 and rsp_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_008.src5 and rsp_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux_002.sink8
Info: finished_mutex: Starting RTL generation for module 'soc_system_finished_mutex'
Info: finished_mutex:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=soc_system_finished_mutex --dir=/tmp/alt9490_7513314118233310963.dir/0002_finished_mutex_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9490_7513314118233310963.dir/0002_finished_mutex_gen//soc_system_finished_mutex_component_configuration.pl  --do_build_sim=0  ]
Info: finished_mutex: Done RTL generation for module 'soc_system_finished_mutex'
Info: finished_mutex: "soc_system" instantiated altera_avalon_mutex "finished_mutex"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=/tmp/alt9490_7513314118233310963.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9490_7513314118233310963.dir/0003_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sdram_controller_0: Starting RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_0 --dir=/tmp/alt9490_7513314118233310963.dir/0005_sdram_controller_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9490_7513314118233310963.dir/0005_sdram_controller_0_gen//soc_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: smoker_with_matches: "soc_system" instantiated altera_nios2_gen2 "smoker_with_matches"
Info: smoker_with_paper: "soc_system" instantiated altera_nios2_gen2 "smoker_with_paper"
Info: smoker_with_tobacco: "soc_system" instantiated altera_nios2_gen2 "smoker_with_tobacco"
Info: sysid: "soc_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'soc_system_timer_0'
Info: timer_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt9490_7513314118233310963.dir/0007_timer_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9490_7513314118233310963.dir/0007_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc_system_timer_0'
Info: timer_0: "soc_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "soc_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'soc_system_smoker_with_matches_cpu'
Info: cpu:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_system_smoker_with_matches_cpu --dir=/tmp/alt9490_7513314118233310963.dir/0012_cpu_gen/ --quartus_bindir=/home/nikola/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9490_7513314118233310963.dir/0012_cpu_gen//soc_system_smoker_with_matches_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.05.13 17:07:07 (*) Starting Nios II generation
Info: cpu: # 2023.05.13 17:07:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.05.13 17:07:07 (*)   Creating all objects for CPU
Info: cpu: # 2023.05.13 17:07:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.05.13 17:07:08 (*)   Creating plain-text RTL
Info: cpu: # 2023.05.13 17:07:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_smoker_with_matches_cpu'
Info: cpu: "smoker_with_matches" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'soc_system_smoker_with_paper_cpu'
Info: cpu:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_system_smoker_with_paper_cpu --dir=/tmp/alt9490_7513314118233310963.dir/0013_cpu_gen/ --quartus_bindir=/home/nikola/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9490_7513314118233310963.dir/0013_cpu_gen//soc_system_smoker_with_paper_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.05.13 17:07:08 (*) Starting Nios II generation
Info: cpu: # 2023.05.13 17:07:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.05.13 17:07:08 (*)   Creating all objects for CPU
Info: cpu: # 2023.05.13 17:07:08 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.05.13 17:07:08 (*)   Creating plain-text RTL
Info: cpu: # 2023.05.13 17:07:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_smoker_with_paper_cpu'
Info: cpu: "smoker_with_paper" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'soc_system_smoker_with_tobacco_cpu'
Info: cpu:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_system_smoker_with_tobacco_cpu --dir=/tmp/alt9490_7513314118233310963.dir/0014_cpu_gen/ --quartus_bindir=/home/nikola/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9490_7513314118233310963.dir/0014_cpu_gen//soc_system_smoker_with_tobacco_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.05.13 17:07:09 (*) Starting Nios II generation
Info: cpu: # 2023.05.13 17:07:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.05.13 17:07:09 (*)   Creating all objects for CPU
Info: cpu: # 2023.05.13 17:07:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.05.13 17:07:09 (*)   Creating plain-text RTL
Info: cpu: # 2023.05.13 17:07:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_smoker_with_tobacco_cpu'
Info: cpu: "smoker_with_tobacco" instantiated altera_nios2_gen2_unit "cpu"
Info: smoker_with_tobacco_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "smoker_with_tobacco_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: smoker_with_tobacco_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "smoker_with_tobacco_data_master_agent"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: router_017: "mm_interconnect_0" instantiated altera_merlin_router "router_017"
Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: router_019: "mm_interconnect_0" instantiated altera_merlin_router "router_019"
Info: router_020: "mm_interconnect_0" instantiated altera_merlin_router "router_020"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: tobacco_mutex_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "tobacco_mutex_s1_burst_adapter"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_006"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_006"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 66 modules, 157 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
