-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_144_W_hi_47_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_144_W_hi_47_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101000110000001111110001001", 
    1 => "00111101001111111111100101110111", 
    2 => "00111101000100010011001011111100", 
    3 => "00111101000001110001010001011111", 
    4 => "00111101011101110111111010001101", 
    5 => "00111110000100101000100100010111", 
    6 => "00111101111101000110010000001001", 
    7 => "00111101100011000101000100000101", 
    8 => "00111101011001100000110101111110", 
    9 => "00111101100001011101000100100100", 
    10 => "00111101000101101000011110011011", 
    11 => "00111101000100011111001011001111", 
    12 => "10111100001010000111101010111011", 
    13 => "00111101001100001010001101110001", 
    14 => "00111110100100000010100110111000", 
    15 => "00111111010101010100111001011000", 
    16 => "00111111010110000101010000010001", 
    17 => "00111101000101101101011110101100", 
    18 => "10111110000111111011110000110110", 
    19 => "00111101001000011000000001010111", 
    20 => "00111111010110000001111110100101", 
    21 => "00111101000110101000000100010111", 
    22 => "10111101001111000011001101110000", 
    23 => "00111100110110101101010100110111", 
    24 => "00111101011011100010100000011101", 
    25 => "00111110010111100011010101011010", 
    26 => "00111101000111110000111100011000", 
    27 => "00111101000111110001010011101111", 
    28 => "00111101000111010011100000010000", 
    29 => "00111110110110101100111000100101", 
    30 => "00111101010010101111111001101000", 
    31 => "00111101000101010100110011000110", 
    32 => "00111011011101010001011001011011", 
    33 => "00111101000100110011110001001001", 
    34 => "00111101100001000101010011111011", 
    35 => "00111101001110101011000111000111", 
    36 => "00111110101100000101001011100000", 
    37 => "00111101000101001000001100001110", 
    38 => "00111101001000111001100101100111", 
    39 => "00111100011001001000000111100010", 
    40 => "00111100011001001010110000001110", 
    41 => "00111101011100111011101101000001", 
    42 => "00111101001110101001000101100100", 
    43 => "00111101100001111111011000111100", 
    44 => "00111101011010110000100110110010", 
    45 => "00111101000010110111100111011100", 
    46 => "00111101011110101101010001010010", 
    47 => "00111101001111110011100111000100", 
    48 => "00111101000010100110001100101000", 
    49 => "00111101001010000011000000010000", 
    50 => "10111100000110111110100011011111", 
    51 => "00111101110111111010101011111010", 
    52 => "00111101000111100000010010111001", 
    53 => "00111101011100011011001100110100", 
    54 => "00111111010011000111001011011100", 
    55 => "00111101000111011110001100101110", 
    56 => "00111101011001101100100001101001", 
    57 => "00111101000110110110000011000001", 
    58 => "00111101100000000101010100111010", 
    59 => "00111100010111101011000100001101", 
    60 => "00111101011101011101001110100011", 
    61 => "00111101001100100011111001010010", 
    62 => "00111101000111000011100110010111", 
    63 => "00111101011110000100010000001101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_144_W_hi_47 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_144_W_hi_47 is
    component krnl_lstm_readVec2Stream_float_4u_144_W_hi_47_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_144_W_hi_47_rom_U :  component krnl_lstm_readVec2Stream_float_4u_144_W_hi_47_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


