# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 5
attribute \dynports 1
attribute \src "dut.sv:52.5-57.7"
module $paramod\sub_module\DATA_WIDTH=s32'00000000000000000000000000100000\ADDR_WIDTH=s32'00000000000000000000000000010000\COUNTER_WIDTH=s32'00000000000000000000000000000101
  parameter \ADDR_WIDTH 16
  parameter \DATA_WIDTH 32
  parameter \COUNTER_WIDTH 5
  attribute \src "dut.sv:77.5-97.8"
  wire width 5 $0\counter[4:0]
  wire width 64 $auto$rtlil.cc:3017:Add$4
  attribute \src "dut.sv:78.13-78.19"
  wire $logic_not$dut.sv:78.13-78.19$3_Y
  attribute \src "dut.sv:65.38-65.41"
  wire input 1 \clk
  attribute \src "dut.sv:75.31-75.38"
  wire width 5 \counter
  attribute \src "dut.sv:67.38-67.45"
  wire width 50 input 3 \data_in
  attribute \src "dut.sv:68.38-68.46"
  wire width 50 output 4 \data_out
  attribute \src "dut.sv:66.38-66.43"
  wire input 2 \rst_n
  cell $add $auto$expression.cpp:308:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \counter
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$rtlil.cc:3017:Add$4
  end
  attribute \src "dut.sv:78.13-78.19"
  cell $logic_not $logic_not$dut.sv:78.13-78.19$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:78.13-78.19$3_Y
  end
  attribute \always_ff 1
  attribute \src "dut.sv:77.5-97.8"
  process $proc$dut.sv:77$1
    assign $0\counter[4:0] \counter
    attribute \src "dut.sv:78.9-96.12"
    switch $logic_not$dut.sv:78.13-78.19$3_Y
      attribute \src "dut.sv:78.13-78.19"
      case 1'1
        assign $0\counter[4:0] 5'00000
      attribute \src "dut.sv:84.18-96.12"
      case 
        assign $0\counter[4:0] $auto$rtlil.cc:3017:Add$4 [4:0]
    end
    sync posedge \clk
      update \counter $0\counter[4:0]
    sync negedge \rst_n
      update \counter $0\counter[4:0]
  end
end
attribute \dynports 1
attribute \src "dut.sv:25.1-59.10"
module \simple_package
  parameter \ADDR_WIDTH 16
  parameter \DATA_WIDTH 32
  attribute \src "dut.sv:38.5-49.8"
  wire width 50 $0\bus_out[49:0]
  attribute \src "dut.sv:39.13-39.19"
  wire $logic_not$dut.sv:39.13-39.19$2_Y
  attribute \src "dut.sv:30.38-30.44"
  wire width 50 input 3 \bus_in
  attribute \src "dut.sv:31.38-31.45"
  wire width 50 output 4 \bus_out
  attribute \src "dut.sv:28.38-28.41"
  wire input 1 \clk
  attribute \src "dut.sv:35.23-35.35"
  wire width 50 \internal_bus
  attribute \src "dut.sv:29.38-29.43"
  wire input 2 \rst_n
  attribute \src "dut.sv:39.13-39.19"
  cell $logic_not $logic_not$dut.sv:39.13-39.19$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:39.13-39.19$2_Y
  end
  cell $paramod\sub_module\DATA_WIDTH=s32'00000000000000000000000000100000\ADDR_WIDTH=s32'00000000000000000000000000010000\COUNTER_WIDTH=s32'00000000000000000000000000000101 \sub_inst
    connect \clk \clk
    connect \data_in \internal_bus
    connect \data_out \bus_out
    connect \rst_n \rst_n
  end
  attribute \always_ff 1
  attribute \src "dut.sv:38.5-49.8"
  process $proc$dut.sv:38$1
    assign $0\bus_out[49:0] \bus_out
    attribute \src "dut.sv:39.9-48.12"
    switch $logic_not$dut.sv:39.13-39.19$2_Y
      attribute \src "dut.sv:39.13-39.19"
      case 1'1
        assign $0\bus_out[49:0] 50'00000000000000000000000000000000000000000000000000
      attribute \src "dut.sv:44.18-48.12"
      case 
        assign $0\bus_out[49:0] \bus_in
    end
    sync posedge \clk
      update \bus_out $0\bus_out[49:0]
    sync negedge \rst_n
      update \bus_out $0\bus_out[49:0]
  end
end
attribute \dynports 1
attribute \src "dut.sv:62.1-99.10"
module \sub_module
  parameter \ADDR_WIDTH 16
  parameter \DATA_WIDTH 32
  parameter \COUNTER_WIDTH 0'x
  attribute \src "dut.sv:77.5-97.8"
  wire width 5 $0\counter[4:0]
  wire width 64 $auto$rtlil.cc:3017:Add$2
  attribute \src "dut.sv:78.13-78.19"
  wire $logic_not$dut.sv:78.13-78.19$1_Y
  attribute \src "dut.sv:65.38-65.41"
  wire input 1 \clk
  attribute \src "dut.sv:75.31-75.38"
  wire width 5 \counter
  attribute \src "dut.sv:67.38-67.45"
  wire width 50 input 3 \data_in
  attribute \src "dut.sv:68.38-68.46"
  wire width 50 output 4 \data_out
  attribute \src "dut.sv:66.38-66.43"
  wire input 2 \rst_n
  cell $add $auto$expression.cpp:308:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \counter
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$rtlil.cc:3017:Add$2
  end
  attribute \src "dut.sv:78.13-78.19"
  cell $logic_not $logic_not$dut.sv:78.13-78.19$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:78.13-78.19$1_Y
  end
  attribute \always_ff 1
  attribute \src "dut.sv:77.5-97.8"
  process $proc$dut.sv:77$1
    assign $0\counter[4:0] \counter
    attribute \src "dut.sv:78.9-96.12"
    switch $logic_not$dut.sv:78.13-78.19$1_Y
      attribute \src "dut.sv:78.13-78.19"
      case 1'1
        assign $0\counter[4:0] 5'00000
      attribute \src "dut.sv:84.18-96.12"
      case 
        assign $0\counter[4:0] $auto$rtlil.cc:3017:Add$2 [4:0]
    end
    sync posedge \clk
      update \counter $0\counter[4:0]
    sync negedge \rst_n
      update \counter $0\counter[4:0]
  end
end
