<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::Register Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1Register.html">Register</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1Register-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::Register Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Wrapper class representing virtual and physical registers.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a228e680d10a53c933898d03cc834e5a0" id="r_a228e680d10a53c933898d03cc834e5a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a228e680d10a53c933898d03cc834e5a0">Register</a> (<a class="el" href="classunsigned.html">unsigned</a> Val=0)</td></tr>
<tr class="separator:a228e680d10a53c933898d03cc834e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c98da56d9b14f4dc39ca3b79cf1a6e3" id="r_a8c98da56d9b14f4dc39ca3b79cf1a6e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c98da56d9b14f4dc39ca3b79cf1a6e3">Register</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> Val)</td></tr>
<tr class="separator:a8c98da56d9b14f4dc39ca3b79cf1a6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebafd86dde59b5a05b22e8720e808a9d" id="r_aebafd86dde59b5a05b22e8720e808a9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebafd86dde59b5a05b22e8720e808a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <br /></td></tr>
<tr class="separator:aebafd86dde59b5a05b22e8720e808a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13bd3dae94013a7bf38afc9391c8fa8f" id="r_a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <br /></td></tr>
<tr class="separator:a13bd3dae94013a7bf38afc9391c8fa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f34bdaea90f8ee41a43a83a0c0e3b4c" id="r_a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f34bdaea90f8ee41a43a83a0c0e3b4c">virtRegIndex</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <br /></td></tr>
<tr class="separator:a5f34bdaea90f8ee41a43a83a0c0e3b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523e628055b7c11ff382d96d1c0eb180" id="r_a523e628055b7c11ff382d96d1c0eb180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a523e628055b7c11ff382d96d1c0eb180">operator unsigned</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a523e628055b7c11ff382d96d1c0eb180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488b598369bef536fa5ee42d3527ec45" id="r_a488b598369bef536fa5ee42d3527ec45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a488b598369bef536fa5ee42d3527ec45">id</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a488b598369bef536fa5ee42d3527ec45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978d593d9f5d4ff1e9d1218c06a7c72c" id="r_a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a978d593d9f5d4ff1e9d1218c06a7c72c">operator MCRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a978d593d9f5d4ff1e9d1218c06a7c72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6966b99e305bd6f01fb17c645ae3da" id="r_a4a6966b99e305bd6f01fb17c645ae3da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a6966b99e305bd6f01fb17c645ae3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d084de4b1832ce294e0bd12095f7e7" id="r_a89d084de4b1832ce294e0bd12095f7e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89d084de4b1832ce294e0bd12095f7e7">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a89d084de4b1832ce294e0bd12095f7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons between register objects.  <br /></td></tr>
<tr class="separator:a89d084de4b1832ce294e0bd12095f7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abf9edbda985733f11428605b6a6edc" id="r_a1abf9edbda985733f11428605b6a6edc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1abf9edbda985733f11428605b6a6edc">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1abf9edbda985733f11428605b6a6edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b367743d6b4a6239f3a18b1277431ca" id="r_a7b367743d6b4a6239f3a18b1277431ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b367743d6b4a6239f3a18b1277431ca">operator==</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7b367743d6b4a6239f3a18b1277431ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98495d337d0ccad2663eb9f5ac566b87" id="r_a98495d337d0ccad2663eb9f5ac566b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98495d337d0ccad2663eb9f5ac566b87">operator!=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;<a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a98495d337d0ccad2663eb9f5ac566b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459ea78f9e16567a2178468246d4b5c4" id="r_a459ea78f9e16567a2178468246d4b5c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a459ea78f9e16567a2178468246d4b5c4">operator==</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a459ea78f9e16567a2178468246d4b5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparisons against register constants.  <br /></td></tr>
<tr class="separator:a459ea78f9e16567a2178468246d4b5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55fd603c8609d5a2fca97d53f631d3c" id="r_ae55fd603c8609d5a2fca97d53f631d3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae55fd603c8609d5a2fca97d53f631d3c">operator!=</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae55fd603c8609d5a2fca97d53f631d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6172593944c8b13fffab6cb9892a984e" id="r_a6172593944c8b13fffab6cb9892a984e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6172593944c8b13fffab6cb9892a984e">operator==</a> (int <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6172593944c8b13fffab6cb9892a984e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8443720762957a6c6a25ffab02ff3805" id="r_a8443720762957a6c6a25ffab02ff3805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8443720762957a6c6a25ffab02ff3805">operator!=</a> (int <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8443720762957a6c6a25ffab02ff3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca94b010f1cb9bef67545ef55a11333" id="r_a9ca94b010f1cb9bef67545ef55a11333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ca94b010f1cb9bef67545ef55a11333">operator==</a> (<a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ca94b010f1cb9bef67545ef55a11333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af92e3306cabaf08ed69ccf534e8e3839" id="r_af92e3306cabaf08ed69ccf534e8e3839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af92e3306cabaf08ed69ccf534e8e3839">operator!=</a> (<a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af92e3306cabaf08ed69ccf534e8e3839"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1b164a8c57e21c6b879b8bdcc55c5f28" id="r_a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b164a8c57e21c6b879b8bdcc55c5f28">isStackSlot</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register.  <br /></td></tr>
<tr class="separator:a1b164a8c57e21c6b879b8bdcc55c5f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2b0721d797d2f873d3e5590f4adbb1" id="r_a3f2b0721d797d2f873d3e5590f4adbb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f2b0721d797d2f873d3e5590f4adbb1">stackSlot2Index</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a3f2b0721d797d2f873d3e5590f4adbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the frame index from a register value representing a stack slot.  <br /></td></tr>
<tr class="separator:a3f2b0721d797d2f873d3e5590f4adbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ceddff75dc8dd0f952041069d669bf" id="r_a61ceddff75dc8dd0f952041069d669bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61ceddff75dc8dd0f952041069d669bf">index2StackSlot</a> (int FI)</td></tr>
<tr class="memdesc:a61ceddff75dc8dd0f952041069d669bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a non-negative frame index to a stack slot register value.  <br /></td></tr>
<tr class="separator:a61ceddff75dc8dd0f952041069d669bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aef3aa547629015801993f9d393109" id="r_af4aef3aa547629015801993f9d393109"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4aef3aa547629015801993f9d393109">isPhysicalRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:af4aef3aa547629015801993f9d393109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the physical register namespace.  <br /></td></tr>
<tr class="separator:af4aef3aa547629015801993f9d393109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94ac0eb79655589fb116359f862886c" id="r_ab94ac0eb79655589fb116359f862886c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab94ac0eb79655589fb116359f862886c">isVirtualRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:ab94ac0eb79655589fb116359f862886c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register number is in the virtual register namespace.  <br /></td></tr>
<tr class="separator:ab94ac0eb79655589fb116359f862886c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3e1acc360431fd8f8ae3a14777eef8" id="r_a4c3e1acc360431fd8f8ae3a14777eef8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c3e1acc360431fd8f8ae3a14777eef8">virtReg2Index</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr class="memdesc:a4c3e1acc360431fd8f8ae3a14777eef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a virtual register number to a 0-based index.  <br /></td></tr>
<tr class="separator:a4c3e1acc360431fd8f8ae3a14777eef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214d41566573f1f0035d941485fe6900" id="r_a214d41566573f1f0035d941485fe6900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a214d41566573f1f0035d941485fe6900">index2VirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Index)</td></tr>
<tr class="memdesc:a214d41566573f1f0035d941485fe6900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a 0-based index to a virtual register number.  <br /></td></tr>
<tr class="separator:a214d41566573f1f0035d941485fe6900"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Wrapper class representing virtual and physical registers. </p>
<p>Should be passed by value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00019">19</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a228e680d10a53c933898d03cc834e5a0" name="a228e680d10a53c933898d03cc834e5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228e680d10a53c933898d03cc834e5a0">&#9670;&#160;</a></span>Register() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Val</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00023">23</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRYamlMapping_8h_source.html#l00200">llvm::yaml::MachineFunctionLiveIn::operator==()</a>, and <a class="el" href="MachineLocation_8h_source.html#l00039">llvm::MachineLocation::operator==()</a>.</p>

</div>
</div>
<a id="a8c98da56d9b14f4dc39ca3b79cf1a6e3" name="a8c98da56d9b14f4dc39ca3b79cf1a6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c98da56d9b14f4dc39ca3b79cf1a6e3">&#9670;&#160;</a></span>Register() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> llvm::Register::Register </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00024">24</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a488b598369bef536fa5ee42d3527ec45" name="a488b598369bef536fa5ee42d3527ec45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488b598369bef536fa5ee42d3527ec45">&#9670;&#160;</a></span>id()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::Register::id </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00112">112</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Register_8h_source.html#l00147">llvm::DenseMapInfo&lt; Register &gt;::getHashValue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="Register_8h_source.html#l00150">llvm::DenseMapInfo&lt; Register &gt;::isEqual()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00897">llvm::MachineRegisterInfo::isReserved()</a>.</p>

</div>
</div>
<a id="a61ceddff75dc8dd0f952041069d669bf" name="a61ceddff75dc8dd0f952041069d669bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ceddff75dc8dd0f952041069d669bf">&#9670;&#160;</a></span>index2StackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::Register::index2StackSlot </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a non-negative frame index to a stack slot register value. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00058">58</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegister_8h_source.html#l00042">llvm::MCRegister::FirstStackSlot</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveStacks_8cpp_source.html#l00057">llvm::LiveStacks::getOrCreateInterval()</a>, and <a class="el" href="RDFRegisters_8h_source.html#l00105">llvm::rdf::PhysicalRegisterInfo::getRegMaskId()</a>.</p>

</div>
</div>
<a id="a214d41566573f1f0035d941485fe6900" name="a214d41566573f1f0035d941485fe6900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214d41566573f1f0035d941485fe6900">&#9670;&#160;</a></span>index2VirtReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::Register::index2VirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Index</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a 0-based index to a virtual register number. </p>
<p>This is the inverse operation of <a class="el" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> below. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00085">85</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MCRegister_8h_source.html#l00043">llvm::MCRegister::VirtualRegFlag</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00692">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00814">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00290">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">llvm::MachineRegisterInfo::createIncompleteVirtualRegister()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00211">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00277">llvm::getLiveRegs()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00322">isSSA()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00152">llvm::LiveIntervals::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00137">llvm::VirtRegMap::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00500">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00106">llvm::LiveIntervals::releaseMemory()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00067">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00894">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">llvm::MachineRegisterInfo::verifyUseLists()</a>.</p>

</div>
</div>
<a id="a13bd3dae94013a7bf38afc9391c8fa8f" name="a13bd3dae94013a7bf38afc9391c8fa8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13bd3dae94013a7bf38afc9391c8fa8f">&#9670;&#160;</a></span>isPhysical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isPhysical </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00098">98</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00065">isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00167">llvm::canReplaceReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01770">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02531">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00316">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02460">llvm::AMDGPULegalizerInfo::loadInputValue()</a>.</p>

</div>
</div>
<a id="af4aef3aa547629015801993f9d393109" name="af4aef3aa547629015801993f9d393109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aef3aa547629015801993f9d393109">&#9670;&#160;</a></span>isPhysicalRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::Register::isPhysicalRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the physical register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00065">65</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00059">llvm::MCRegister::isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01069">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00099">llvm::DwarfExpression::addMachineReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01899">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01968">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01820">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02595">AddSubReg()</a>, <a class="el" href="HexagonSubtarget_8cpp_source.html#l00191">llvm::HexagonSubtarget::CallMutation::apply()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00083">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05254">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00727">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00232">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00435">canFoldCopy()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01187">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01886">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00158">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00090">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00099">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09433">llvm::SelectionDAGBuilder::CopyValueToVirtualRegister()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00062">countOperands()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l01227">definesFullReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08283">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l01797">findHoistingInsertPosAndDeps()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01028">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00514">llvm::CoalescerPair::flip()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02531">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03475">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05396">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00176">llvm::RegScavenger::forward()</a>, <a class="el" href="RDFRegisters_8cpp_source.html#l00101">llvm::rdf::PhysicalRegisterInfo::getAliasSet()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00651">getDataDeps()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00517">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00112">llvm::RegisterClassInfo::getLastCalleeSavedAlias()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00210">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00101">llvm::RegisterBankInfo::getMinimalPhysRegClass()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04217">llvm::HexagonInstrInfo::getOperandLatency()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00714">llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00113">llvm::HexagonEvaluator::getPhysRegBitWidth()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00076">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="MIParser_8cpp_source.html#l01163">getRegisterName()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00496">llvm::getRegState()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05123">llvm::X86InstrInfo::getUndefRegClearance()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00110">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00648">interpretValues()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00445">llvm::TargetRegisterInfo::isCalleeSavedPhysReg()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00364">llvm::PPCRegisterInfo::isCallerPreservedPhysReg()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00523">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02115">llvm::HexagonInstrInfo::isDependent()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03658">isLocalCopy()</a>, <a class="el" href="Register_8h_source.html#l00098">isPhysical()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00118">llvm::MachineOperand::isRenamable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03489">isSubRegOf()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02735">llvm::SMSchedule::isValidSchedule()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10821">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01322">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00106">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03167">loadRegPairFromStackSlot()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00502">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00966">llvm::rdf::DataFlowGraph::makeRegRef()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l01617">MIIsInTerminatorSequence()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05154">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00724">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00209">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00275">llvm::recomputeLivenessFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03300">llvm::GenericScheduler::reschedulePhysReg()</a>, <a class="el" href="RDFLiveness_8cpp_source.html#l00857">llvm::rdf::Liveness::resetKills()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00136">llvm::MachineOperand::setIsRenamable()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00426">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00337">llvm::SystemZRegisterInfo::shouldCoalesce()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00894">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00080">llvm::LivePhysRegs::stepForward()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03015">storeRegPairToStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00078">llvm::Thumb1InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01175">llvm::MachineInstr::substituteRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01089">UpdateOperandRegClass()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00893">updatePhysDepsUpwards()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03499">llvm::SIInstrInfo::verifyInstruction()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a1b164a8c57e21c6b879b8bdcc55c5f28" name="a1b164a8c57e21c6b879b8bdcc55c5f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b164a8c57e21c6b879b8bdcc55c5f28">&#9670;&#160;</a></span>isStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::Register::isStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register. </p>
<p><a class="el" href="#a1b164a8c57e21c6b879b8bdcc55c5f28" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> returns true if Reg is in the range used for stack slots.</p>
<p>Note that <a class="el" href="#ab94ac0eb79655589fb116359f862886c" title="Return true if the specified register number is in the virtual register namespace.">isVirtualRegister()</a> and <a class="el" href="#af4aef3aa547629015801993f9d393109" title="Return true if the specified register number is in the physical register namespace.">isPhysicalRegister()</a> cannot handle stack slots, so if a variable may contains a stack slot, always check <a class="el" href="#a1b164a8c57e21c6b879b8bdcc55c5f28" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> first. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00047">47</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00052">llvm::MCRegister::isStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8h_source.html#l00101">llvm::rdf::PhysicalRegisterInfo::isRegMaskId()</a>, <a class="el" href="Register_8h_source.html#l00071">isVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00109">llvm::printReg()</a>, and <a class="el" href="Register_8h_source.html#l00052">stackSlot2Index()</a>.</p>

</div>
</div>
<a id="a4a6966b99e305bd6f01fb17c645ae3da" name="a4a6966b99e305bd6f01fb17c645ae3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6966b99e305bd6f01fb17c645ae3da">&#9670;&#160;</a></span>isValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isValid </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00118">118</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="MCRegister_8h_source.html#l00040">llvm::MCRegister::NoRegister</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00698">copySubReg()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00101">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="MachineInstr_8h_source.html#l01161">llvm::MachineInstr::isUndefDebugValue()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l05346">llvm::LegalizerHelper::lowerReadWriteRegister()</a>.</p>

</div>
</div>
<a id="aebafd86dde59b5a05b22e8720e808a9d" name="aebafd86dde59b5a05b22e8720e808a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebafd86dde59b5a05b22e8720e808a9d">&#9670;&#160;</a></span>isVirtual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::isVirtual </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00092">92</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00071">isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GISelKnownBits_8cpp_source.html#l00098">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00402">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00429">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00103">llvm::ThumbRegisterInfo::emitLoadConstPool()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01770">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02531">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07108">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00811">llvm::MachineRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00802">llvm::MachineRegisterInfo::getSimpleHint()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00101">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="MVEVPTOptimisationsPass_8cpp_source.html#l00130">IsWritingToVCCR()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02460">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01367">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">llvm::MachineRegisterInfo::setRegAllocationHint()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="ab94ac0eb79655589fb116359f862886c" name="ab94ac0eb79655589fb116359f862886c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94ac0eb79655589fb116359f862886c">&#9670;&#160;</a></span>isVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::Register::isVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified register number is in the virtual register namespace. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00071">71</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Register_8h_source.html#l00047">isStackSlot()</a>, and <a class="el" href="MCRegister_8h_source.html#l00043">llvm::MCRegister::VirtualRegFlag</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00949">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00771">llvm::MachineRegisterInfo::addRegAllocationHint()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10942">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00599">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00405">llvm::GCNDownwardRPTracker::advanceToNext()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00727">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgEntityHistoryCalculator_8cpp_source.html#l00232">llvm::calculateDbgEntityHistory()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03900">canCombine()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00435">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00459">canFoldIntoCSel()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00111">CheckForPhysRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01187">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00232">collectVirtualRegUses()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00931">llvm::ScheduleDAGMILive::collectVRegUses()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01318">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01619">computeLiveOuts()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00647">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00429">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00142">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01376">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00056">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00758">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="FastISel_8cpp_source.html#l02286">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01900">llvm::SIScheduleDAGMI::fillVgprSgprCost()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00379">findSurvivorBackwards()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02656">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02531">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03475">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00991">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04400">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04553">genMaddR()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00806">llvm::RegsForValue::getCopyFromRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00200">getDefRegMask()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00339">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02013">llvm::MachineInstrExpressionTrait::getHashValue()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00421">getLanesWithProperty()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00237">getLiveRange()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00499">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00155">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04145">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05193">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04816">llvm::X86InstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00212">getUsedRegMask()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06962">llvm::getVRegSubRegDef()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00110">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00673">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00359">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00585">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04251">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00096">llvm::R600InstrInfo::isLegalToSplitMBBAt()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00182">isPhysicalRegCopy()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00097">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l04371">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="Register_8h_source.html#l00092">isVirtual()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04851">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03192">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02713">MatchingStackOffset()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04438">MatchingStackOffset()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00201">llvm::BitTracker::RegisterCell::meet()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05154">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05461">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02552">llvm::SMSchedule::orderDependence()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00724">llvm::MachineOperand::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00109">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00163">llvm::printVRegOrUnit()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01797">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01177">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00375">llvm::BitTracker::MachineEvaluator::putCell()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00238">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00780">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00313">llvm::GCNUpwardRPTracker::recede()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00763">llvm::RegPressureTracker::recede()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00950">regIsPICBase()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00069">llvm::WebAssemblyAsmPrinter::regToString()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00446">removeCopies()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00689">llvm::LiveVariables::removeVirtualRegistersKilled()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01629">llvm::LiveIntervals::repairIntervalsInRange()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00473">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00067">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00678">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00535">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00426">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00444">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00551">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00894">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03038">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01233">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00883">stripValuesNotDefiningMask()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00981">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05204">updateOperandRegConstraints()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01098">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00367">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03408">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03499">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="Register_8h_source.html#l00078">virtReg2Index()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a978d593d9f5d4ff1e9d1218c06a7c72c" name="a978d593d9f5d4ff1e9d1218c06a7c72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978d593d9f5d4ff1e9d1218c06a7c72c">&#9670;&#160;</a></span>operator MCRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::Register::operator <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00114">114</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a523e628055b7c11ff382d96d1c0eb180" name="a523e628055b7c11ff382d96d1c0eb180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523e628055b7c11ff382d96d1c0eb180">&#9670;&#160;</a></span>operator unsigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> llvm::Register::operator <a class="el" href="classunsigned.html">unsigned</a> </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00108">108</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

</div>
</div>
<a id="a98495d337d0ccad2663eb9f5ac566b87" name="a98495d337d0ccad2663eb9f5ac566b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98495d337d0ccad2663eb9f5ac566b87">&#9670;&#160;</a></span>operator!=() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00124">124</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a1abf9edbda985733f11428605b6a6edc" name="a1abf9edbda985733f11428605b6a6edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abf9edbda985733f11428605b6a6edc">&#9670;&#160;</a></span>operator!=() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00122">122</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a8443720762957a6c6a25ffab02ff3805" name="a8443720762957a6c6a25ffab02ff3805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8443720762957a6c6a25ffab02ff3805">&#9670;&#160;</a></span>operator!=() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00133">133</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="af92e3306cabaf08ed69ccf534e8e3839" name="af92e3306cabaf08ed69ccf534e8e3839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af92e3306cabaf08ed69ccf534e8e3839">&#9670;&#160;</a></span>operator!=() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00136">136</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="ae55fd603c8609d5a2fca97d53f631d3c" name="ae55fd603c8609d5a2fca97d53f631d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55fd603c8609d5a2fca97d53f631d3c">&#9670;&#160;</a></span>operator!=() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00131">131</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a7b367743d6b4a6239f3a18b1277431ca" name="a7b367743d6b4a6239f3a18b1277431ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b367743d6b4a6239f3a18b1277431ca">&#9670;&#160;</a></span>operator==() <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00123">123</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a89d084de4b1832ce294e0bd12095f7e7" name="a89d084de4b1832ce294e0bd12095f7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d084de4b1832ce294e0bd12095f7e7">&#9670;&#160;</a></span>operator==() <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons between register objects. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00121">121</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a6172593944c8b13fffab6cb9892a984e" name="a6172593944c8b13fffab6cb9892a984e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6172593944c8b13fffab6cb9892a984e">&#9670;&#160;</a></span>operator==() <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00132">132</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a9ca94b010f1cb9bef67545ef55a11333" name="a9ca94b010f1cb9bef67545ef55a11333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca94b010f1cb9bef67545ef55a11333">&#9670;&#160;</a></span>operator==() <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00135">135</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a459ea78f9e16567a2178468246d4b5c4" name="a459ea78f9e16567a2178468246d4b5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459ea78f9e16567a2178468246d4b5c4">&#9670;&#160;</a></span>operator==() <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::Register::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Other</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Comparisons against register constants. </p>
<p>E.g.</p><ul>
<li>R == AArch64::WZR</li>
<li>R == 0</li>
<li>R == <a class="el" href="classllvm_1_1VirtRegMap.html#a698480942ba535dbd768646eeedde538aab877a74a89011039705db71e457e4dc">VirtRegMap::NO_PHYS_REG</a> </li>
</ul>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00130">130</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

</div>
</div>
<a id="a3f2b0721d797d2f873d3e5590f4adbb1" name="a3f2b0721d797d2f873d3e5590f4adbb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f2b0721d797d2f873d3e5590f4adbb1">&#9670;&#160;</a></span>stackSlot2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int llvm::Register::stackSlot2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the frame index from a register value representing a stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00052">52</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegister_8h_source.html#l00042">llvm::MCRegister::FirstStackSlot</a>, and <a class="el" href="Register_8h_source.html#l00047">isStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFRegisters_8h_source.html#l00127">llvm::rdf::PhysicalRegisterInfo::getMaskUnits()</a>, <a class="el" href="RDFRegisters_8h_source.html#l00109">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00109">llvm::printReg()</a>.</p>

</div>
</div>
<a id="a4c3e1acc360431fd8f8ae3a14777eef8" name="a4c3e1acc360431fd8f8ae3a14777eef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3e1acc360431fd8f8ae3a14777eef8">&#9670;&#160;</a></span>virtReg2Index()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::Register::virtReg2Index </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00078">78</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00071">isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00060">llvm::VReg2SUnit::getSparseSetIndex()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00140">llvm::WebAssemblyFunctionInfo::getWAReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00126">llvm::WebAssemblyFunctionInfo::isVRegStackified()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01150">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00109">llvm::printReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00163">llvm::printVRegOrUnit()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00678">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00134">llvm::WebAssemblyFunctionInfo::setWAReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00114">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00121">llvm::WebAssemblyFunctionInfo::unstackifyVReg()</a>, and <a class="el" href="Register_8h_source.html#l00104">virtRegIndex()</a>.</p>

</div>
</div>
<a id="a5f34bdaea90f8ee41a43a83a0c0e3b4c" name="a5f34bdaea90f8ee41a43a83a0c0e3b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f34bdaea90f8ee41a43a83a0c0e3b4c">&#9670;&#160;</a></span>virtRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::Register::virtRegIndex </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p class="definition">Definition at line <a class="el" href="Register_8h_source.html#l00104">104</a> of file <a class="el" href="Register_8h_source.html">Register.h</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00078">virtReg2Index()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/llvm/CodeGen/<a class="el" href="Register_8h_source.html">Register.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:03:31 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
