library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity fulladder_1b is
	Port ( inA : in STD_LOGIC;
			 inB : in STD_LOGIC;
			 Cin : in STD_LOGIC;
			 Cout: in STD_LOGIC;
			 Sum1: in STD_LOGIC;)
end fulladder_1b;

architecture Behavioral of fulladder_1b is

begin

	Sum1 <= inA XOR inB XOR Cin;
	Cout <= (inA AND inB) OR (Cin AND inA) OR (Cin AND inB);

end Behavioral;