# Computer Architecture 2017 Project

## Project 1

### Requirement

#### Instruction Set

- [x] lw
- [x] sw
- [x] beq
- [x] j

#### Pipelining

- [ ] ​

#### Hazard Handling

- [x] Data Hazard
- [x] Control Hazard

#### Report

- [x] Members & Teamwork(分工)
- [x] How do we implement Pipelined CPU
- [x] Explain the implementation of each module
- [x] Problems and solution of this project

#### Modules

- [x] PC
- [x] IF_ID
- [x] ID_EX
- [x] EX_MEM
- [x] MEM_WB
- [x] MUX32
- [x] MUX5
- [x] ADDER
- [x] EQ
- [x] FW
- [x] ALU
- [x] ALU_control
- [x] Control
- [x] HD
- [x] Data_memory
- [x] Shift_left
- [x] Registers
- [x] Sign_extend
- [x] Instruction_memory

## Project 2

### Modules have beeen modified

- [ ] CPU.v
- [ ] Data Memory.v
- [ ] EXMEM.v
- [ ] IDEX.v
- [ ] IFID.v(stall_i)
- [ ] MEMWB.v(stall_i)
- [ ] Instruction_Memory (256 -> 512)
- [ ] PC.v
- [ ] Registers.v (windows)

### New modules

- [ ] dcache_data_sram.v
- [ ] dcache_tag_sram.v
- [ ] dcache_top.v

### Report

- [ ] Members & Team work
- [ ] How do you implement this project(only modified and new modules)
- [ ] Cache Controller in detail
- [ ] Problems and solution