{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712979125881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712979125882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 10:32:04 2024 " "Processing started: Sat Apr 13 10:32:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712979125882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979125882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979125882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712979126477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712979126478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeffs " "Found entity 1: coeffs" {  } { { "coeffs.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/coeffs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137299 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_tb " "Found entity 2: multiplier_tb" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equalizer " "Found entity 1: Equalizer" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tb " "Found entity 1: mac_tb" {  } { { "mac_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter_tb " "Found entity 1: FIR_filter_tb" {  } { { "FIR_filter_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979137306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979137306 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(10) " "Verilog HDL Parameter Declaration warning at counter.v(10): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712979137308 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(11) " "Verilog HDL Parameter Declaration warning at counter.v(11): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712979137309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Equalizer " "Elaborating entity \"Equalizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712979137371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_gain Equalizer.v(19) " "Verilog HDL or VHDL warning at Equalizer.v(19): object \"temp_gain\" assigned a value but never read" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712979137377 "|Equalizer"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "temp_gain Equalizer.v(20) " "Verilog HDL warning at Equalizer.v(20): initial value for variable temp_gain should be constant" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1712979137378 "|Equalizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "Equalizer.v" "counter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712979137415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(21) " "Verilog HDL assignment warning at counter.v(21): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712979137417 "|FIR_filter|counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(26) " "Verilog HDL assignment warning at counter.v(26): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712979137417 "|FIR_filter|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_filter FIR_filter:filter_block\[0\].filter " "Elaborating entity \"FIR_filter\" for hierarchy \"FIR_filter:filter_block\[0\].filter\"" {  } { { "Equalizer.v" "filter_block\[0\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712979137419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeffs FIR_filter:filter_block\[0\].filter\|coeffs:coeffs " "Elaborating entity \"coeffs\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|coeffs:coeffs\"" {  } { { "FIR_filter.v" "coeffs" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712979137420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay FIR_filter:filter_block\[0\].filter\|delay:delay " "Elaborating entity \"delay\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|delay:delay\"" {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712979137423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac FIR_filter:filter_block\[0\].filter\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|mac:mac\"" {  } { { "FIR_filter.v" "mac" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712979137428 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_filter:filter_block\[6\].filter\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_filter:filter_block\[6\].filter\|mac:mac\|Mult0\"" {  } { { "mac.v" "Mult0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979140737 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712979140737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_filter:filter_block\[6\].filter\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_filter:filter_block\[6\].filter\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712979140815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_filter:filter_block\[6\].filter\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_filter:filter_block\[6\].filter\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712979140816 ""}  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712979140816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712979140870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979140870 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712979141262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712979141631 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712979143860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712979144280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712979144280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "248 " "Design contains 248 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[8\] " "No output dependent on input pin \"gain\[8\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[9\] " "No output dependent on input pin \"gain\[9\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[10\] " "No output dependent on input pin \"gain\[10\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[11\] " "No output dependent on input pin \"gain\[11\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[12\] " "No output dependent on input pin \"gain\[12\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[13\] " "No output dependent on input pin \"gain\[13\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[14\] " "No output dependent on input pin \"gain\[14\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[15\] " "No output dependent on input pin \"gain\[15\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[16\] " "No output dependent on input pin \"gain\[16\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[17\] " "No output dependent on input pin \"gain\[17\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[18\] " "No output dependent on input pin \"gain\[18\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[19\] " "No output dependent on input pin \"gain\[19\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[20\] " "No output dependent on input pin \"gain\[20\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[21\] " "No output dependent on input pin \"gain\[21\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[22\] " "No output dependent on input pin \"gain\[22\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[23\] " "No output dependent on input pin \"gain\[23\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[24\] " "No output dependent on input pin \"gain\[24\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[25\] " "No output dependent on input pin \"gain\[25\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[26\] " "No output dependent on input pin \"gain\[26\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[27\] " "No output dependent on input pin \"gain\[27\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[28\] " "No output dependent on input pin \"gain\[28\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[29\] " "No output dependent on input pin \"gain\[29\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[30\] " "No output dependent on input pin \"gain\[30\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[31\] " "No output dependent on input pin \"gain\[31\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[32\] " "No output dependent on input pin \"gain\[32\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[33\] " "No output dependent on input pin \"gain\[33\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[34\] " "No output dependent on input pin \"gain\[34\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[35\] " "No output dependent on input pin \"gain\[35\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[36\] " "No output dependent on input pin \"gain\[36\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[37\] " "No output dependent on input pin \"gain\[37\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[38\] " "No output dependent on input pin \"gain\[38\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[39\] " "No output dependent on input pin \"gain\[39\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[40\] " "No output dependent on input pin \"gain\[40\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[41\] " "No output dependent on input pin \"gain\[41\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[42\] " "No output dependent on input pin \"gain\[42\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[43\] " "No output dependent on input pin \"gain\[43\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[44\] " "No output dependent on input pin \"gain\[44\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[45\] " "No output dependent on input pin \"gain\[45\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[46\] " "No output dependent on input pin \"gain\[46\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[47\] " "No output dependent on input pin \"gain\[47\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[48\] " "No output dependent on input pin \"gain\[48\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[49\] " "No output dependent on input pin \"gain\[49\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[50\] " "No output dependent on input pin \"gain\[50\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[51\] " "No output dependent on input pin \"gain\[51\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[52\] " "No output dependent on input pin \"gain\[52\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[53\] " "No output dependent on input pin \"gain\[53\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[54\] " "No output dependent on input pin \"gain\[54\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[55\] " "No output dependent on input pin \"gain\[55\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[56\] " "No output dependent on input pin \"gain\[56\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[57\] " "No output dependent on input pin \"gain\[57\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[58\] " "No output dependent on input pin \"gain\[58\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[59\] " "No output dependent on input pin \"gain\[59\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[60\] " "No output dependent on input pin \"gain\[60\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[61\] " "No output dependent on input pin \"gain\[61\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[62\] " "No output dependent on input pin \"gain\[62\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[63\] " "No output dependent on input pin \"gain\[63\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[64\] " "No output dependent on input pin \"gain\[64\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[65\] " "No output dependent on input pin \"gain\[65\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[65]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[66\] " "No output dependent on input pin \"gain\[66\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[66]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[67\] " "No output dependent on input pin \"gain\[67\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[67]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[68\] " "No output dependent on input pin \"gain\[68\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[68]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[69\] " "No output dependent on input pin \"gain\[69\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[69]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[70\] " "No output dependent on input pin \"gain\[70\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[70]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[71\] " "No output dependent on input pin \"gain\[71\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[71]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[72\] " "No output dependent on input pin \"gain\[72\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[72]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[73\] " "No output dependent on input pin \"gain\[73\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[73]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[74\] " "No output dependent on input pin \"gain\[74\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[74]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[75\] " "No output dependent on input pin \"gain\[75\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[75]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[76\] " "No output dependent on input pin \"gain\[76\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[76]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[77\] " "No output dependent on input pin \"gain\[77\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[77]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[78\] " "No output dependent on input pin \"gain\[78\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[78]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[79\] " "No output dependent on input pin \"gain\[79\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[79]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[80\] " "No output dependent on input pin \"gain\[80\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[80]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[81\] " "No output dependent on input pin \"gain\[81\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[81]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[82\] " "No output dependent on input pin \"gain\[82\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[82]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[83\] " "No output dependent on input pin \"gain\[83\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[83]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[84\] " "No output dependent on input pin \"gain\[84\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[84]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[85\] " "No output dependent on input pin \"gain\[85\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[85]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[86\] " "No output dependent on input pin \"gain\[86\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[86]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[87\] " "No output dependent on input pin \"gain\[87\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[87]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[88\] " "No output dependent on input pin \"gain\[88\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[88]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[89\] " "No output dependent on input pin \"gain\[89\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[89]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[90\] " "No output dependent on input pin \"gain\[90\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[90]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[91\] " "No output dependent on input pin \"gain\[91\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[91]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[92\] " "No output dependent on input pin \"gain\[92\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[92]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[93\] " "No output dependent on input pin \"gain\[93\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[93]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[94\] " "No output dependent on input pin \"gain\[94\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[94]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[95\] " "No output dependent on input pin \"gain\[95\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[95]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[96\] " "No output dependent on input pin \"gain\[96\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[96]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[97\] " "No output dependent on input pin \"gain\[97\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[97]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[98\] " "No output dependent on input pin \"gain\[98\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[98]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[99\] " "No output dependent on input pin \"gain\[99\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[99]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[100\] " "No output dependent on input pin \"gain\[100\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[100]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[101\] " "No output dependent on input pin \"gain\[101\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[101]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[102\] " "No output dependent on input pin \"gain\[102\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[102]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[103\] " "No output dependent on input pin \"gain\[103\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[103]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[104\] " "No output dependent on input pin \"gain\[104\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[104]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[105\] " "No output dependent on input pin \"gain\[105\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[105]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[106\] " "No output dependent on input pin \"gain\[106\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[106]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[107\] " "No output dependent on input pin \"gain\[107\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[107]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[108\] " "No output dependent on input pin \"gain\[108\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[108]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[109\] " "No output dependent on input pin \"gain\[109\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[109]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[110\] " "No output dependent on input pin \"gain\[110\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[110]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[111\] " "No output dependent on input pin \"gain\[111\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[111]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[112\] " "No output dependent on input pin \"gain\[112\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[112]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[113\] " "No output dependent on input pin \"gain\[113\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[113]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[114\] " "No output dependent on input pin \"gain\[114\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[114]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[115\] " "No output dependent on input pin \"gain\[115\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[115]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[116\] " "No output dependent on input pin \"gain\[116\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[116]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[117\] " "No output dependent on input pin \"gain\[117\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[117]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[118\] " "No output dependent on input pin \"gain\[118\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[118]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[119\] " "No output dependent on input pin \"gain\[119\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[119]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[120\] " "No output dependent on input pin \"gain\[120\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[120]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[121\] " "No output dependent on input pin \"gain\[121\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[121]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[122\] " "No output dependent on input pin \"gain\[122\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[122]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[123\] " "No output dependent on input pin \"gain\[123\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[123]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[124\] " "No output dependent on input pin \"gain\[124\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[124]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[125\] " "No output dependent on input pin \"gain\[125\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[125]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[126\] " "No output dependent on input pin \"gain\[126\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[126]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[127\] " "No output dependent on input pin \"gain\[127\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[127]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[128\] " "No output dependent on input pin \"gain\[128\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[128]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[129\] " "No output dependent on input pin \"gain\[129\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[129]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[130\] " "No output dependent on input pin \"gain\[130\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[130]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[131\] " "No output dependent on input pin \"gain\[131\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[131]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[132\] " "No output dependent on input pin \"gain\[132\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[132]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[133\] " "No output dependent on input pin \"gain\[133\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[133]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[134\] " "No output dependent on input pin \"gain\[134\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[134]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[135\] " "No output dependent on input pin \"gain\[135\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[135]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[136\] " "No output dependent on input pin \"gain\[136\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[136]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[137\] " "No output dependent on input pin \"gain\[137\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[137]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[138\] " "No output dependent on input pin \"gain\[138\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[138]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[139\] " "No output dependent on input pin \"gain\[139\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[139]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[140\] " "No output dependent on input pin \"gain\[140\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[140]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[141\] " "No output dependent on input pin \"gain\[141\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[141]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[142\] " "No output dependent on input pin \"gain\[142\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[142]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[143\] " "No output dependent on input pin \"gain\[143\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[143]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[144\] " "No output dependent on input pin \"gain\[144\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[144]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[145\] " "No output dependent on input pin \"gain\[145\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[145]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[146\] " "No output dependent on input pin \"gain\[146\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[146]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[147\] " "No output dependent on input pin \"gain\[147\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[147]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[148\] " "No output dependent on input pin \"gain\[148\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[148]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[149\] " "No output dependent on input pin \"gain\[149\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[149]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[150\] " "No output dependent on input pin \"gain\[150\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[150]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[151\] " "No output dependent on input pin \"gain\[151\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[151]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[152\] " "No output dependent on input pin \"gain\[152\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[152]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[153\] " "No output dependent on input pin \"gain\[153\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[153]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[154\] " "No output dependent on input pin \"gain\[154\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[154]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[155\] " "No output dependent on input pin \"gain\[155\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[155]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[156\] " "No output dependent on input pin \"gain\[156\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[156]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[157\] " "No output dependent on input pin \"gain\[157\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[157]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[158\] " "No output dependent on input pin \"gain\[158\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[158]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[159\] " "No output dependent on input pin \"gain\[159\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[159]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[160\] " "No output dependent on input pin \"gain\[160\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[160]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[161\] " "No output dependent on input pin \"gain\[161\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[161]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[162\] " "No output dependent on input pin \"gain\[162\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[162]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[163\] " "No output dependent on input pin \"gain\[163\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[163]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[164\] " "No output dependent on input pin \"gain\[164\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[164]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[165\] " "No output dependent on input pin \"gain\[165\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[165]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[166\] " "No output dependent on input pin \"gain\[166\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[166]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[167\] " "No output dependent on input pin \"gain\[167\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[167]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[168\] " "No output dependent on input pin \"gain\[168\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[168]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[169\] " "No output dependent on input pin \"gain\[169\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[169]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[170\] " "No output dependent on input pin \"gain\[170\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[170]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[171\] " "No output dependent on input pin \"gain\[171\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[171]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[172\] " "No output dependent on input pin \"gain\[172\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[172]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[173\] " "No output dependent on input pin \"gain\[173\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[173]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[174\] " "No output dependent on input pin \"gain\[174\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[174]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[175\] " "No output dependent on input pin \"gain\[175\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[175]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[176\] " "No output dependent on input pin \"gain\[176\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[176]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[177\] " "No output dependent on input pin \"gain\[177\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[177]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[178\] " "No output dependent on input pin \"gain\[178\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[178]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[179\] " "No output dependent on input pin \"gain\[179\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[179]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[180\] " "No output dependent on input pin \"gain\[180\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[180]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[181\] " "No output dependent on input pin \"gain\[181\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[181]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[182\] " "No output dependent on input pin \"gain\[182\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[182]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[183\] " "No output dependent on input pin \"gain\[183\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[183]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[184\] " "No output dependent on input pin \"gain\[184\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[184]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[185\] " "No output dependent on input pin \"gain\[185\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[185]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[186\] " "No output dependent on input pin \"gain\[186\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[186]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[187\] " "No output dependent on input pin \"gain\[187\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[187]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[188\] " "No output dependent on input pin \"gain\[188\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[188]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[189\] " "No output dependent on input pin \"gain\[189\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[189]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[190\] " "No output dependent on input pin \"gain\[190\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[190]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[191\] " "No output dependent on input pin \"gain\[191\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[191]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[192\] " "No output dependent on input pin \"gain\[192\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[192]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[193\] " "No output dependent on input pin \"gain\[193\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[193]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[194\] " "No output dependent on input pin \"gain\[194\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[194]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[195\] " "No output dependent on input pin \"gain\[195\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[195]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[196\] " "No output dependent on input pin \"gain\[196\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[196]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[197\] " "No output dependent on input pin \"gain\[197\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[197]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[198\] " "No output dependent on input pin \"gain\[198\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[198]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[199\] " "No output dependent on input pin \"gain\[199\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[199]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[200\] " "No output dependent on input pin \"gain\[200\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[200]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[201\] " "No output dependent on input pin \"gain\[201\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[201]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[202\] " "No output dependent on input pin \"gain\[202\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[202]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[203\] " "No output dependent on input pin \"gain\[203\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[203]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[204\] " "No output dependent on input pin \"gain\[204\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[204]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[205\] " "No output dependent on input pin \"gain\[205\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[205]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[206\] " "No output dependent on input pin \"gain\[206\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[206]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[207\] " "No output dependent on input pin \"gain\[207\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[207]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[208\] " "No output dependent on input pin \"gain\[208\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[208]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[209\] " "No output dependent on input pin \"gain\[209\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[209]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[210\] " "No output dependent on input pin \"gain\[210\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[210]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[211\] " "No output dependent on input pin \"gain\[211\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[211]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[212\] " "No output dependent on input pin \"gain\[212\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[212]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[213\] " "No output dependent on input pin \"gain\[213\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[213]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[214\] " "No output dependent on input pin \"gain\[214\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[214]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[215\] " "No output dependent on input pin \"gain\[215\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[215]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[216\] " "No output dependent on input pin \"gain\[216\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[216]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[217\] " "No output dependent on input pin \"gain\[217\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[217]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[218\] " "No output dependent on input pin \"gain\[218\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[218]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[219\] " "No output dependent on input pin \"gain\[219\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[219]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[220\] " "No output dependent on input pin \"gain\[220\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[220]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[221\] " "No output dependent on input pin \"gain\[221\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[221]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[222\] " "No output dependent on input pin \"gain\[222\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[222]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[223\] " "No output dependent on input pin \"gain\[223\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[223]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[224\] " "No output dependent on input pin \"gain\[224\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[224]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[225\] " "No output dependent on input pin \"gain\[225\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[225]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[226\] " "No output dependent on input pin \"gain\[226\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[226]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[227\] " "No output dependent on input pin \"gain\[227\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[227]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[228\] " "No output dependent on input pin \"gain\[228\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[228]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[229\] " "No output dependent on input pin \"gain\[229\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[229]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[230\] " "No output dependent on input pin \"gain\[230\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[230]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[231\] " "No output dependent on input pin \"gain\[231\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[231]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[232\] " "No output dependent on input pin \"gain\[232\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[232]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[233\] " "No output dependent on input pin \"gain\[233\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[233]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[234\] " "No output dependent on input pin \"gain\[234\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[234]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[235\] " "No output dependent on input pin \"gain\[235\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[235]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[236\] " "No output dependent on input pin \"gain\[236\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[236]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[237\] " "No output dependent on input pin \"gain\[237\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[237]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[238\] " "No output dependent on input pin \"gain\[238\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[238]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[239\] " "No output dependent on input pin \"gain\[239\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[239]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[240\] " "No output dependent on input pin \"gain\[240\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[240]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[241\] " "No output dependent on input pin \"gain\[241\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[241]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[242\] " "No output dependent on input pin \"gain\[242\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[242]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[243\] " "No output dependent on input pin \"gain\[243\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[243]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[244\] " "No output dependent on input pin \"gain\[244\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[244]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[245\] " "No output dependent on input pin \"gain\[245\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[245]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[246\] " "No output dependent on input pin \"gain\[246\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[246]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[247\] " "No output dependent on input pin \"gain\[247\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[247]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[248\] " "No output dependent on input pin \"gain\[248\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[248]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[249\] " "No output dependent on input pin \"gain\[249\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[249]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[250\] " "No output dependent on input pin \"gain\[250\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[250]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[251\] " "No output dependent on input pin \"gain\[251\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[251]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[252\] " "No output dependent on input pin \"gain\[252\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[252]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[253\] " "No output dependent on input pin \"gain\[253\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[253]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[254\] " "No output dependent on input pin \"gain\[254\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[254]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[255\] " "No output dependent on input pin \"gain\[255\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712979144606 "|Equalizer|gain[255]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712979144606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2329 " "Implemented 2329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "274 " "Implemented 274 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712979144614 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712979144614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2037 " "Implemented 2037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712979144614 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712979144614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712979144614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 257 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712979144649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 10:32:24 2024 " "Processing ended: Sat Apr 13 10:32:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712979144649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712979144649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712979144649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712979144649 ""}
