
; PIC18F4550 Configuration Bit Settings

; Assembly source line config statements

#include "p18f4550.inc"

; CONFIG1L
  CONFIG  PLLDIV = 1            ; PLL Prescaler Selection bits (No prescale (4 MHz oscillator input drives PLL directly))
  CONFIG  CPUDIV = OSC1_PLL2    ; System Clock Postscaler Selection bits ([Primary Oscillator Src: /1][96 MHz PLL Src: /2])
  CONFIG  USBDIV = 1            ; USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes directly from the primary oscillator block with no postscale)

; CONFIG1H
  CONFIG  FOSC = XT_XT          ; Oscillator Selection bits (XT oscillator (XT))
  CONFIG  FCMEN = OFF           ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
  CONFIG  IESO = OFF            ; Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)

; CONFIG2L
  CONFIG  PWRT = OFF            ; Power-up Timer Enable bit (PWRT disabled)
  CONFIG  BOR = ON              ; Brown-out Reset Enable bits (Brown-out Reset enabled in hardware only (SBOREN is disabled))
  CONFIG  BORV = 3              ; Brown-out Reset Voltage bits (Minimum setting 2.05V)
  CONFIG  VREGEN = OFF          ; USB Voltage Regulator Enable bit (USB voltage regulator disabled)

; CONFIG2H
  CONFIG  WDT = OFF             ; Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
  CONFIG  WDTPS = 32768         ; Watchdog Timer Postscale Select bits (1:32768)

; CONFIG3H
  CONFIG  CCP2MX = ON           ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
  CONFIG  PBADEN = ON          ; PORTB A/D Enable bit (PORTB<4:0> pins are configured as analog input channels on Reset)
  CONFIG  LPT1OSC = OFF         ; Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
  CONFIG  MCLRE = ON            ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)

; CONFIG4L
  CONFIG  STVREN = ON           ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)
  CONFIG  LVP = OFF             ; Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
  CONFIG  ICPRT = OFF           ; Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit (ICPORT disabled)
  CONFIG  XINST = OFF           ; Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))

; CONFIG5L
  CONFIG  CP0 = OFF             ; Code Protection bit (Block 0 (000800-001FFFh) is not code-protected)
  CONFIG  CP1 = OFF             ; Code Protection bit (Block 1 (002000-003FFFh) is not code-protected)
  CONFIG  CP2 = OFF             ; Code Protection bit (Block 2 (004000-005FFFh) is not code-protected)
  CONFIG  CP3 = OFF             ; Code Protection bit (Block 3 (006000-007FFFh) is not code-protected)

; CONFIG5H
  CONFIG  CPB = OFF             ; Boot Block Code Protection bit (Boot block (000000-0007FFh) is not code-protected)
  CONFIG  CPD = OFF             ; Data EEPROM Code Protection bit (Data EEPROM is not code-protected)

; CONFIG6L
  CONFIG  WRT0 = OFF            ; Write Protection bit (Block 0 (000800-001FFFh) is not write-protected)
  CONFIG  WRT1 = OFF            ; Write Protection bit (Block 1 (002000-003FFFh) is not write-protected)
  CONFIG  WRT2 = OFF            ; Write Protection bit (Block 2 (004000-005FFFh) is not write-protected)
  CONFIG  WRT3 = OFF            ; Write Protection bit (Block 3 (006000-007FFFh) is not write-protected)

; CONFIG6H
  CONFIG  WRTC = OFF            ; Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) are not write-protected)
  CONFIG  WRTB = OFF            ; Boot Block Write Protection bit (Boot block (000000-0007FFh) is not write-protected)
  CONFIG  WRTD = OFF            ; Data EEPROM Write Protection bit (Data EEPROM is not write-protected)

; CONFIG7L
  CONFIG  EBTR0 = OFF           ; Table Read Protection bit (Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR1 = OFF           ; Table Read Protection bit (Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR2 = OFF           ; Table Read Protection bit (Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR3 = OFF           ; Table Read Protection bit (Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks)

; CONFIG7H
  CONFIG  EBTRB = OFF           ; Boot Block Table Read Protection bit (Boot block (000000-0007FFh) is not protected from table reads executed in other blocks)
TEMP1 equ 0x02    ; Variável TEMP1 (Atraso)
TEMP2 equ 0x03
var UDATA_ACS 0X20
minutos res 1 
RES_VECT  CODE    0x0000            ; processor reset vector
    GOTO    START                   ; go to beginning of program

; TODO ADD INTERRUPTS HERE IF USED

MAIN_PROG CODE                      ; let linker place main program

START 
clrf TRISD;setando como saida todos os D
bsf TRISC, RC0; setando como entrada
bsf TRISC, RC1;	setando como entrada
movlw 0x3c ;move o valor pra w 3c = 60
;DAW 
movwf minutos;
movwf PORTD; imprime nos displays
loop
BTFSC PORTC,RC0; testa se o botao ta mandando 1 se tiver chama soma
call soma; linha 102 
BTFSS PORTC,RC1; testa se o botao ta mandando 1 se tiver pula pra contagem
bra loop 
contagem
DCFSNZ minutos,0; decrementa minutos e manda pro w se for 0 ele vai pro ending
bra BUZZER;linha 110
;DAW 
movwf minutos;
movwf PORTD; imprime nos displays
CALL ATRASO_1m 
bra contagem
;******************************************************************* 
soma
movlw 0x0a ;move o valor pra w
ADDWF minutos,0
;DAW 
movwf minutos;
movwf PORTD; imprime nos displays
return 
;******************************************************************* 
BUZZER
 nop
 nop
 nop
;******************************************************************* 
ATRASO_1m    
    call ATRASO_1s ;1
    call ATRASO_1s ;2
    call ATRASO_1s ;3
    call ATRASO_1s ;4
    call ATRASO_1s ;5
    call ATRASO_1s ;6
    call ATRASO_1s ;7
    call ATRASO_1s ;8
    call ATRASO_1s ;9
    call ATRASO_1s ;10
    call ATRASO_1s ;11
    call ATRASO_1s ;12
    call ATRASO_1s ;13
    call ATRASO_1s ;14
    call ATRASO_1s ;15
    call ATRASO_1s ;16
    call ATRASO_1s ;17
    call ATRASO_1s ;18
    call ATRASO_1s ;19
    call ATRASO_1s ;20
    call ATRASO_1s ;21
    call ATRASO_1s ;22
    call ATRASO_1s ;23
    call ATRASO_1s ;24
    call ATRASO_1s ;25
    call ATRASO_1s ;26
    call ATRASO_1s ;27
    call ATRASO_1s ;28
    call ATRASO_1s ;29
    call ATRASO_1s ;30
    call ATRASO_1s ;31
    call ATRASO_1s ;32
    call ATRASO_1s ;33
    call ATRASO_1s ;34
    call ATRASO_1s ;35
    call ATRASO_1s ;36
    call ATRASO_1s ;37
    call ATRASO_1s ;38
    call ATRASO_1s ;39
    call ATRASO_1s ;40
    call ATRASO_1s ;41
    call ATRASO_1s ;42
    call ATRASO_1s ;43
    call ATRASO_1s ;44
    call ATRASO_1s ;45
    call ATRASO_1s ;46
    call ATRASO_1s ;47
    call ATRASO_1s ;48
    call ATRASO_1s ;49
    call ATRASO_1s ;50
    call ATRASO_1s ;51
    call ATRASO_1s ;52
    call ATRASO_1s ;53
    call ATRASO_1s ;54
    call ATRASO_1s ;55
    call ATRASO_1s ;56
    call ATRASO_1s ;57
    call ATRASO_1s ;58
    call ATRASO_1s ;59
    call ATRASO_1s ;60
    return     ; loop forever
    
 ;*******************************************************************************
; Rotina ATRASO_1s
; Gera um atraso correspondente a 1 segundo
; para o microcontrolador operando a um clock
; de 4MHz    
;*******************************************************************************
 
ATRASO_1s
    MOVLW .200 
    MOVWF TEMP2
L1
    RCALL ATRASO_1ms
    RCALL ATRASO_1ms
    RCALL ATRASO_1ms
    RCALL ATRASO_1ms
    RCALL ATRASO_1ms
    DECFSZ TEMP2
    BRA L1
    RETURN
    
;*******************************************************************************
; Rotina ATRASO
; Gera um atraso correspondente a 1 ms
; para o microcontrolador operando a um clock
; de 4MHz    
;*******************************************************************************   

ATRASO_1ms
    MOVLW .100  ; Executa 
    MOVWF TEMP1
LOOP2
    NOP               
    NOP
    NOP
    NOP
    NOP
    DECFSZ TEMP1
    BRA LOOP2
    RETURN
ending
    nop
    nop
bra START    
    END