-- A DUT entity is used to wrap your design.
--  This example shows how you can do this for the
--  Full-adder.

library ieee;
use ieee.std_logic_1164.all;

entity DUT is
   port(input_vector: in std_logic_vector(8 downto 0);
       	output_vector: out std_logic_vector(4 downto 0));
end entity;

architecture DutWrap of DUT is
	-- Instantiate your own top Module component in place of ALU_1
	
component half is
port(b4,b3,b2,b1,  a4,a3,a2,a1,mode : in std_logic; y4,y3,y2,y1,carry: out std_logic);
end component;

begin

   -- input/output vector element ordering is critical,
   -- and must match the ordering in the trace file!
   add_instance: half port map (a4 => input_vector(8),a3 => input_vector(7), a2 => input_vector(6),a1 => input_vector(5),
											b4 => input_vector(4), b3 => input_vector(3), b2 => input_vector(2), b1 => input_vector(1), mode => input_vector(0),
											y4 => output_vector(3),y3 => output_vector(2),y2 => output_vector(1), y1 => output_vector(0), carry => output_vector(4) );

end DutWrap;

