// Seed: 1716029323
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri1 void id_5
);
  logic id_7;
  ;
  assign module_1.id_13 = 0;
  assign id_7 = 1'b0;
  assign id_5 = id_7;
  assign id_2 = id_4;
  logic id_8;
  assign id_7 = 1;
  wire id_9, id_10;
  always $unsigned(72);
  ;
  wire id_11;
  assign id_7 = -1;
  wire id_12[1 'b0 -  -1 : -1], id_13;
  wire id_14;
endmodule
module module_1 #(
    parameter id_12 = 32'd63,
    parameter id_14 = 32'd87
) (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3[id_14 : -1 'b0],
    output uwire id_4,
    input wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8[id_12 : 1 'b0],
    output supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri _id_12,
    output wire id_13,
    input wire _id_14,
    output tri1 id_15
);
  xor primCall (id_9, id_8, id_11, id_2, id_0, id_6, id_10, id_7, id_5, id_3);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_13,
      id_9,
      id_5,
      id_9
  );
endmodule
