

================================================================
== Vitis HLS Report for 'deQAM_Pipeline_VITIS_LOOP_77_3'
================================================================
* Date:           Mon Dec  5 17:17:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.449 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_3  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.6>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 6 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_V_0 = alloca i32 1"   --->   Operation 7 'alloca' 'v_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln77_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln77"   --->   Operation 8 'read' 'select_ln77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%read_in_real_V_2_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %read_in_real_V_2"   --->   Operation 9 'read' 'read_in_real_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%op2_assign_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %op2_assign"   --->   Operation 10 'read' 'op2_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln1827_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln1827_1"   --->   Operation 11 'read' 'or_ln1827_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln70_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln70_cast"   --->   Operation 12 'read' 'select_ln70_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln77_cast = sext i3 %select_ln77_read"   --->   Operation 13 'sext' 'select_ln77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln70_cast_cast = sext i2 %select_ln70_cast_read"   --->   Operation 14 'sext' 'select_ln70_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %select_ln70_cast_cast, i4 %v_V_0"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 2, i4 %i_V"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_V_3 = load i4 %i_V"   --->   Operation 18 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln592 = zext i4 %i_V_3"   --->   Operation 19 'zext' 'zext_ln592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (10.6ns)   --->   "%conv_i_i = uitodp i32 %zext_ln592"   --->   Operation 20 'uitodp' 'conv_i_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 21 [1/2] (10.6ns)   --->   "%conv_i_i = uitodp i32 %zext_ln592"   --->   Operation 21 'uitodp' 'conv_i_i' <Predicate = true> <Delay = 10.6> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 10.6> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.4>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln1827 = bitcast i64 %conv_i_i"   --->   Operation 23 'bitcast' 'bitcast_ln1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1827, i32 52, i32 62"   --->   Operation 24 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1827 = trunc i64 %bitcast_ln1827"   --->   Operation 25 'trunc' 'trunc_ln1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.94ns)   --->   "%icmp_ln1827 = icmp_ne  i11 %tmp_7, i11 2047"   --->   Operation 26 'icmp' 'icmp_ln1827' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%icmp_ln1827_1 = icmp_eq  i52 %trunc_ln1827, i52 0"   --->   Operation 27 'icmp' 'icmp_ln1827_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln1827_1)   --->   "%or_ln1827 = or i1 %icmp_ln1827_1, i1 %icmp_ln1827"   --->   Operation 28 'or' 'or_ln1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (11.7ns)   --->   "%tmp_s = fcmp_olt  i64 %conv_i_i, i64 %op2_assign_read"   --->   Operation 29 'dcmp' 'tmp_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln1827_1)   --->   "%and_ln1827 = and i1 %tmp_s, i1 %or_ln1827_1_read"   --->   Operation 30 'and' 'and_ln1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln1827_1 = and i1 %and_ln1827, i1 %or_ln1827"   --->   Operation 31 'and' 'and_ln1827_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln1827_1, void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.exitStub, void %_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333" [../deQAM.cpp:77]   --->   Operation 32 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%v_V_0_load = load i4 %v_V_0"   --->   Operation 33 'load' 'v_V_0_load' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln702 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 34 'specloopname' 'specloopname_ln702' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i4.i15, i4 %i_V_3, i15 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1549 = zext i19 %shl_ln"   --->   Operation 36 'zext' 'zext_ln1549' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.06ns)   --->   "%icmp_ln1549 = icmp_slt  i22 %read_in_real_V_2_read, i22 %zext_ln1549"   --->   Operation 37 'icmp' 'icmp_ln1549' <Predicate = (and_ln1827_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%xor_ln1549 = xor i1 %icmp_ln1549, i1 1"   --->   Operation 38 'xor' 'xor_ln1549' <Predicate = (and_ln1827_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln70 = add i4 %v_V_0_load, i4 %select_ln77_cast"   --->   Operation 39 'add' 'add_ln70' <Predicate = (and_ln1827_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %xor_ln1549, i4 %add_ln70, i4 %v_V_0_load" [../deQAM.cpp:78]   --->   Operation 40 'select' 'select_ln78' <Predicate = (and_ln1827_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.79ns)   --->   "%i_V_4 = add i4 %i_V_3, i4 2"   --->   Operation 41 'add' 'i_V_4' <Predicate = (and_ln1827_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 %select_ln78, i4 %v_V_0" [../deQAM.cpp:77]   --->   Operation 42 'store' 'store_ln77' <Predicate = (and_ln1827_1)> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 %i_V_4, i4 %i_V" [../deQAM.cpp:77]   --->   Operation 43 'store' 'store_ln77' <Predicate = (and_ln1827_1)> <Delay = 0.42>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln77 = br void" [../deQAM.cpp:77]   --->   Operation 44 'br' 'br_ln77' <Predicate = (and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%v_V_0_load_1 = load i4 %v_V_0"   --->   Operation 45 'load' 'v_V_0_load_1' <Predicate = (!and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %v_V_0_out, i4 %v_V_0_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (!and_ln1827_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (!and_ln1827_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 10.6ns
The critical path consists of the following:
	'alloca' operation ('i.V') [7]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [20]  (0 ns)
	'uitodp' operation ('conv_i_i') [23]  (10.6 ns)

 <State 2>: 10.6ns
The critical path consists of the following:
	'uitodp' operation ('conv_i_i') [23]  (10.6 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s') [30]  (11.7 ns)
	'and' operation ('and_ln1827') [31]  (0 ns)
	'and' operation ('and_ln1827_1') [32]  (0.287 ns)
	blocking operation 0.427 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
