ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"6180a1.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text._V1_DisplayOff,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	_V1_DisplayOff:
  25              	.LFB164:
  26              		.file 1 "dev/BSP/6180A1/6180a1.c"
   1:dev/BSP/6180A1/6180a1.c **** /*******************************************************************************
   2:dev/BSP/6180A1/6180a1.c **** Copyright Â© 2019, STMicroelectronics International N.V.
   3:dev/BSP/6180A1/6180a1.c **** All rights reserved.
   4:dev/BSP/6180A1/6180a1.c **** 
   5:dev/BSP/6180A1/6180a1.c **** Redistribution and use in source and binary forms, with or without
   6:dev/BSP/6180A1/6180a1.c **** modification, are permitted provided that the following conditions are met:
   7:dev/BSP/6180A1/6180a1.c ****     * Redistributions of source code must retain the above copyright
   8:dev/BSP/6180A1/6180a1.c ****       notice, this list of conditions and the following disclaimer.
   9:dev/BSP/6180A1/6180a1.c ****     * Redistributions in binary form must reproduce the above copyright
  10:dev/BSP/6180A1/6180a1.c ****       notice, this list of conditions and the following disclaimer in the
  11:dev/BSP/6180A1/6180a1.c ****       documentation and/or other materials provided with the distribution.
  12:dev/BSP/6180A1/6180a1.c ****     * Neither the name of STMicroelectronics nor the
  13:dev/BSP/6180A1/6180a1.c ****       names of its contributors may be used to endorse or promote products
  14:dev/BSP/6180A1/6180a1.c ****       derived from this software without specific prior written permission.
  15:dev/BSP/6180A1/6180a1.c **** 
  16:dev/BSP/6180A1/6180a1.c **** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  17:dev/BSP/6180A1/6180a1.c **** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  18:dev/BSP/6180A1/6180a1.c **** WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND
  19:dev/BSP/6180A1/6180a1.c **** NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS ARE DISCLAIMED.
  20:dev/BSP/6180A1/6180a1.c **** IN NO EVENT SHALL STMICROELECTRONICS INTERNATIONAL N.V. BE LIABLE FOR ANY
  21:dev/BSP/6180A1/6180a1.c **** DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  22:dev/BSP/6180A1/6180a1.c **** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  23:dev/BSP/6180A1/6180a1.c **** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  24:dev/BSP/6180A1/6180a1.c **** ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  25:dev/BSP/6180A1/6180a1.c **** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  26:dev/BSP/6180A1/6180a1.c **** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  27:dev/BSP/6180A1/6180a1.c **** ********************************************************************************/
  28:dev/BSP/6180A1/6180a1.c **** 
  29:dev/BSP/6180A1/6180a1.c **** #include <string.h>
  30:dev/BSP/6180A1/6180a1.c **** 
  31:dev/BSP/6180A1/6180a1.c **** /** Configure VL6180 pins  to Output */
  32:dev/BSP/6180A1/6180a1.c **** #include "stm32f7xx_hal.h"
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 2


  33:dev/BSP/6180A1/6180a1.c **** #ifndef HAL_I2C_MODULE_ENABLED
  34:dev/BSP/6180A1/6180a1.c **** #define HAL_I2C_MODULE_ENABLED
  35:dev/BSP/6180A1/6180a1.c **** #pragma message("hal conf should enable i2c")
  36:dev/BSP/6180A1/6180a1.c **** #endif
  37:dev/BSP/6180A1/6180a1.c **** 
  38:dev/BSP/6180A1/6180a1.c **** #include "6180a1.h"
  39:dev/BSP/6180A1/6180a1.c **** 
  40:dev/BSP/6180A1/6180a1.c **** #define V1_CHIP_SWITCH_PORT GPIOA
  41:dev/BSP/6180A1/6180a1.c **** #define V1_CHIP_SWITCH_PIN  GPIO_PIN_7
  42:dev/BSP/6180A1/6180a1.c **** #define V1_CHIP_ENABLE_PORT GPIOA
  43:dev/BSP/6180A1/6180a1.c **** #define V1_CHIP_ENABLE_PIN  GPIO_PIN_5
  44:dev/BSP/6180A1/6180a1.c **** 
  45:dev/BSP/6180A1/6180a1.c **** #define V1_IRQ_PIN          GPIO_PIN_6
  46:dev/BSP/6180A1/6180a1.c **** #define V2_IRQ_PIN          GPIO_PIN_0
  47:dev/BSP/6180A1/6180a1.c **** 
  48:dev/BSP/6180A1/6180a1.c **** #ifdef __STM32F4xx_HAL_H 
  49:dev/BSP/6180A1/6180a1.c ****     #define V1_IRQ EXTI9_5_IRQn
  50:dev/BSP/6180A1/6180a1.c ****     #define V2_IRQ EXTI0_IRQn
  51:dev/BSP/6180A1/6180a1.c **** #else 
  52:dev/BSP/6180A1/6180a1.c **** #ifdef STM32L4xx_HAL_H
  53:dev/BSP/6180A1/6180a1.c ****     #define V1_IRQ EXTI9_5_IRQn
  54:dev/BSP/6180A1/6180a1.c ****     #define V2_IRQ EXTI0_IRQn
  55:dev/BSP/6180A1/6180a1.c **** #else
  56:dev/BSP/6180A1/6180a1.c ****     #define V1_IRQ EXTI9_5_IRQn
  57:dev/BSP/6180A1/6180a1.c ****     #define V2_IRQ EXTI0_IRQn
  58:dev/BSP/6180A1/6180a1.c **** #endif
  59:dev/BSP/6180A1/6180a1.c **** #endif
  60:dev/BSP/6180A1/6180a1.c **** 
  61:dev/BSP/6180A1/6180a1.c **** 
  62:dev/BSP/6180A1/6180a1.c **** 
  63:dev/BSP/6180A1/6180a1.c **** /* local private prototypes */
  64:dev/BSP/6180A1/6180a1.c **** static void _V1_GPIO_Init(void);
  65:dev/BSP/6180A1/6180a1.c **** static void _V1_Set7SegmentDP( int dp);
  66:dev/BSP/6180A1/6180a1.c **** static void _V1_Set7Segment(uint8_t value);
  67:dev/BSP/6180A1/6180a1.c **** static void _V1_DisplayOff(void);
  68:dev/BSP/6180A1/6180a1.c **** 
  69:dev/BSP/6180A1/6180a1.c **** 
  70:dev/BSP/6180A1/6180a1.c **** static void _V2_GPIO_Init(void);
  71:dev/BSP/6180A1/6180a1.c **** static int _V2_GetSwicth(void);
  72:dev/BSP/6180A1/6180a1.c **** 
  73:dev/BSP/6180A1/6180a1.c **** 
  74:dev/BSP/6180A1/6180a1.c **** #define EXPANDER_I2C_ADDRESS    (0x42*2)
  75:dev/BSP/6180A1/6180a1.c **** #define GPMR    0x10
  76:dev/BSP/6180A1/6180a1.c **** #define GPSR    0x12
  77:dev/BSP/6180A1/6180a1.c **** #define GPDR    0x14
  78:dev/BSP/6180A1/6180a1.c **** 
  79:dev/BSP/6180A1/6180a1.c **** 
  80:dev/BSP/6180A1/6180a1.c **** 
  81:dev/BSP/6180A1/6180a1.c **** #define V2_D1       (1<<7)
  82:dev/BSP/6180A1/6180a1.c **** // second byte or word MSB
  83:dev/BSP/6180A1/6180a1.c **** #define V2_D2       (1<<8)
  84:dev/BSP/6180A1/6180a1.c **** #define V2_D3       (1<<9)
  85:dev/BSP/6180A1/6180a1.c **** #define V2_D4       (1<<10)
  86:dev/BSP/6180A1/6180a1.c **** #define V2_DISP_SEL (1<<11)
  87:dev/BSP/6180A1/6180a1.c **** #define V2_CHIPEN   (1<<12)
  88:dev/BSP/6180A1/6180a1.c **** #define V2_CHIPEN_B (1<<13)
  89:dev/BSP/6180A1/6180a1.c **** #define V2_CHIPEN_L (1<<14)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 3


  90:dev/BSP/6180A1/6180a1.c **** #define V2_CHIPEN_R (1<<15)
  91:dev/BSP/6180A1/6180a1.c **** 
  92:dev/BSP/6180A1/6180a1.c **** static int IsV2=0;
  93:dev/BSP/6180A1/6180a1.c **** I2C_HandleTypeDef *_hi2c;
  94:dev/BSP/6180A1/6180a1.c **** uint16_t _V2PadVal; /* gpio SR value caching to avoid reading on each new bit set */
  95:dev/BSP/6180A1/6180a1.c **** static int I2cExpAddr=EXPANDER_I2C_ADDRESS;
  96:dev/BSP/6180A1/6180a1.c **** 
  97:dev/BSP/6180A1/6180a1.c **** static int _err=0;
  98:dev/BSP/6180A1/6180a1.c **** 
  99:dev/BSP/6180A1/6180a1.c **** static void _V2_DisplayOff(void);
 100:dev/BSP/6180A1/6180a1.c **** static void _V2_SetChipEn( int No, int state );
 101:dev/BSP/6180A1/6180a1.c **** 
 102:dev/BSP/6180A1/6180a1.c **** 
 103:dev/BSP/6180A1/6180a1.c **** 
 104:dev/BSP/6180A1/6180a1.c **** int XNUCLEO6180XA1_IsV2(void){
 105:dev/BSP/6180A1/6180a1.c **** 		return IsV2; 
 106:dev/BSP/6180A1/6180a1.c **** }
 107:dev/BSP/6180A1/6180a1.c **** 
 108:dev/BSP/6180A1/6180a1.c **** 
 109:dev/BSP/6180A1/6180a1.c **** 
 110:dev/BSP/6180A1/6180a1.c **** int XNUCLEO6180XA1_EXTI_CallBackHandle(uint16_t GPIO_Pin){
 111:dev/BSP/6180A1/6180a1.c ****     int IsVL6180XIntPin = IsV2 ?  GPIO_Pin == V2_IRQ_PIN : GPIO_Pin == V1_IRQ_PIN;
 112:dev/BSP/6180A1/6180a1.c ****     if( IsVL6180XIntPin){
 113:dev/BSP/6180A1/6180a1.c ****         XNUCLEO6180XA1_UserIntHandler();
 114:dev/BSP/6180A1/6180a1.c ****     }
 115:dev/BSP/6180A1/6180a1.c ****     return IsVL6180XIntPin;
 116:dev/BSP/6180A1/6180a1.c **** }
 117:dev/BSP/6180A1/6180a1.c **** 
 118:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_Reset(int state){
 119:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 120:dev/BSP/6180A1/6180a1.c ****         HAL_GPIO_WritePin(V1_CHIP_ENABLE_PORT, V1_CHIP_ENABLE_PIN , (GPIO_PinState)state);
 121:dev/BSP/6180A1/6180a1.c ****     else{
 122:dev/BSP/6180A1/6180a1.c ****         _V2_SetChipEn(0, state);
 123:dev/BSP/6180A1/6180a1.c ****     }
 124:dev/BSP/6180A1/6180a1.c **** }
 125:dev/BSP/6180A1/6180a1.c **** 
 126:dev/BSP/6180A1/6180a1.c **** 
 127:dev/BSP/6180A1/6180a1.c **** int XNUCLEO6180XA1_ResetId(int state, int id)
 128:dev/BSP/6180A1/6180a1.c **** {
 129:dev/BSP/6180A1/6180a1.c ****     int status;
 130:dev/BSP/6180A1/6180a1.c ****     if( IsV2 && id>=0 && id<4){
 131:dev/BSP/6180A1/6180a1.c ****         _V2_SetChipEn(id, state);
 132:dev/BSP/6180A1/6180a1.c ****         status=0;
 133:dev/BSP/6180A1/6180a1.c ****     }
 134:dev/BSP/6180A1/6180a1.c ****     else{
 135:dev/BSP/6180A1/6180a1.c ****     /* Error case */
 136:dev/BSP/6180A1/6180a1.c ****         status=-1;
 137:dev/BSP/6180A1/6180a1.c ****     }
 138:dev/BSP/6180A1/6180a1.c ****     return status;
 139:dev/BSP/6180A1/6180a1.c **** }
 140:dev/BSP/6180A1/6180a1.c **** 
 141:dev/BSP/6180A1/6180a1.c **** int XNUCLEO6180XA1_GetSwitch(void){
 142:dev/BSP/6180A1/6180a1.c ****     GPIO_PinState state ;
 143:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 144:dev/BSP/6180A1/6180a1.c ****         state = HAL_GPIO_ReadPin(V1_CHIP_SWITCH_PORT, V1_CHIP_SWITCH_PIN);
 145:dev/BSP/6180A1/6180a1.c ****     else{
 146:dev/BSP/6180A1/6180a1.c ****         state= _V2_GetSwicth() ? GPIO_PIN_SET : GPIO_PIN_RESET ;
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 4


 147:dev/BSP/6180A1/6180a1.c ****     }
 148:dev/BSP/6180A1/6180a1.c ****     return state;
 149:dev/BSP/6180A1/6180a1.c **** }
 150:dev/BSP/6180A1/6180a1.c **** 
 151:dev/BSP/6180A1/6180a1.c **** /* public API */
 152:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_GPIO_Init(void) {
 153:dev/BSP/6180A1/6180a1.c **** //    this must be done after i2c init _V1_GPIO_Init();
 154:dev/BSP/6180A1/6180a1.c **** }
 155:dev/BSP/6180A1/6180a1.c **** 
 156:dev/BSP/6180A1/6180a1.c **** 
 157:dev/BSP/6180A1/6180a1.c **** 
 158:dev/BSP/6180A1/6180a1.c **** int V2_ExpanderRd(int  index,  uint8_t *data, int n_data){
 159:dev/BSP/6180A1/6180a1.c **** 
 160:dev/BSP/6180A1/6180a1.c ****     int status;
 161:dev/BSP/6180A1/6180a1.c ****     uint8_t RegAddr;
 162:dev/BSP/6180A1/6180a1.c ****     RegAddr=index;
 163:dev/BSP/6180A1/6180a1.c **** 
 164:dev/BSP/6180A1/6180a1.c ****     do{
 165:dev/BSP/6180A1/6180a1.c ****         status=HAL_I2C_Master_Transmit(_hi2c, I2cExpAddr, &RegAddr, 1, 100);
 166:dev/BSP/6180A1/6180a1.c ****         if( status )
 167:dev/BSP/6180A1/6180a1.c ****             break;
 168:dev/BSP/6180A1/6180a1.c ****         status =HAL_I2C_Master_Receive(_hi2c, I2cExpAddr, data, n_data, n_data*100);
 169:dev/BSP/6180A1/6180a1.c ****     }while(0);
 170:dev/BSP/6180A1/6180a1.c ****     return status;
 171:dev/BSP/6180A1/6180a1.c **** }
 172:dev/BSP/6180A1/6180a1.c **** 
 173:dev/BSP/6180A1/6180a1.c **** int V2_ExpanderWR( int index,  uint8_t *data, int n_data){
 174:dev/BSP/6180A1/6180a1.c **** 
 175:dev/BSP/6180A1/6180a1.c ****     int status;
 176:dev/BSP/6180A1/6180a1.c ****     uint8_t RegAddr[0x10];
 177:dev/BSP/6180A1/6180a1.c ****     RegAddr[0]=index;
 178:dev/BSP/6180A1/6180a1.c ****     memcpy(RegAddr+1, data, n_data);
 179:dev/BSP/6180A1/6180a1.c ****     status=HAL_I2C_Master_Transmit(_hi2c, I2cExpAddr, RegAddr, n_data+1, 100);
 180:dev/BSP/6180A1/6180a1.c ****     return status;
 181:dev/BSP/6180A1/6180a1.c **** }
 182:dev/BSP/6180A1/6180a1.c **** 
 183:dev/BSP/6180A1/6180a1.c **** 
 184:dev/BSP/6180A1/6180a1.c **** /**
 185:dev/BSP/6180A1/6180a1.c ****  *
 186:dev/BSP/6180A1/6180a1.c ****  * @param No    0= top , 1= Left, 2=Bottom 3=Right
 187:dev/BSP/6180A1/6180a1.c ****  * @param state
 188:dev/BSP/6180A1/6180a1.c ****  */
 189:dev/BSP/6180A1/6180a1.c **** static void _V2_SetChipEn( int No, int state ){
 190:dev/BSP/6180A1/6180a1.c ****     //int mask = V2_CHIPEN << No;
 191:dev/BSP/6180A1/6180a1.c ****     int mask = (No==3) ? V2_CHIPEN_R : ((No==2) ? V2_CHIPEN_B : ((No==1) ? V2_CHIPEN_L : V2_CHIPEN)
 192:dev/BSP/6180A1/6180a1.c ****     if( state)
 193:dev/BSP/6180A1/6180a1.c ****         _V2PadVal|=mask ;
 194:dev/BSP/6180A1/6180a1.c ****     else
 195:dev/BSP/6180A1/6180a1.c ****         _V2PadVal&=~mask;
 196:dev/BSP/6180A1/6180a1.c **** 
 197:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal,2);
 198:dev/BSP/6180A1/6180a1.c **** }
 199:dev/BSP/6180A1/6180a1.c **** 
 200:dev/BSP/6180A1/6180a1.c **** int _V2_GetSwicth(){
 201:dev/BSP/6180A1/6180a1.c ****     int status;
 202:dev/BSP/6180A1/6180a1.c ****     uint16_t Value;
 203:dev/BSP/6180A1/6180a1.c ****     status=V2_ExpanderRd(GPMR, (uint8_t*)&Value,2);
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 5


 204:dev/BSP/6180A1/6180a1.c **** 
 205:dev/BSP/6180A1/6180a1.c ****     if(status ==0 ){
 206:dev/BSP/6180A1/6180a1.c ****         Value&=V2_DISP_SEL;
 207:dev/BSP/6180A1/6180a1.c ****     }
 208:dev/BSP/6180A1/6180a1.c ****     else{
 209:dev/BSP/6180A1/6180a1.c ****         //TODO ("VL6180x Expander rd fail");
 210:dev/BSP/6180A1/6180a1.c ****         _err++;
 211:dev/BSP/6180A1/6180a1.c ****         Value=0;
 212:dev/BSP/6180A1/6180a1.c ****     }
 213:dev/BSP/6180A1/6180a1.c ****     return Value;
 214:dev/BSP/6180A1/6180a1.c **** }
 215:dev/BSP/6180A1/6180a1.c **** 
 216:dev/BSP/6180A1/6180a1.c **** static void _I2cFailRecover(){
 217:dev/BSP/6180A1/6180a1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 218:dev/BSP/6180A1/6180a1.c ****     int i, nRetry=0;
 219:dev/BSP/6180A1/6180a1.c **** 
 220:dev/BSP/6180A1/6180a1.c **** 
 221:dev/BSP/6180A1/6180a1.c ****     // We may get reset after in middle of an i2c access (h/w reset button use or debug load)
 222:dev/BSP/6180A1/6180a1.c ****     // hence some agent on bus may be in middle of a a transaction and will create issue or even pr
 223:dev/BSP/6180A1/6180a1.c ****     // We can't assume bus state based on SDA and SCL state (we may be in a data or NAk bit so SCL=
 224:dev/BSP/6180A1/6180a1.c ****     // by setting SDA high and toggling SCL at least 10 time we ensure whatever agent and state
 225:dev/BSP/6180A1/6180a1.c ****     // all agent will end up seeing a "stop" end bus we back to an known idle i2c  bus state
 226:dev/BSP/6180A1/6180a1.c **** 
 227:dev/BSP/6180A1/6180a1.c ****     // Enable I/O
 228:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 229:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 230:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 231:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9 ;
 232:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 233:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 234:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 235:dev/BSP/6180A1/6180a1.c ****     //TODO we could do this faster by not using HAL delay 1ms for clk timing
 236:dev/BSP/6180A1/6180a1.c ****     do{
 237:dev/BSP/6180A1/6180a1.c ****         for( i=0; i<10; i++){
 238:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 239:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(1);
 240:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 241:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(1);
 242:dev/BSP/6180A1/6180a1.c ****         }
 243:dev/BSP/6180A1/6180a1.c **** //        if( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 ){
 244:dev/BSP/6180A1/6180a1.c **** //            static int RetryRecover;
 245:dev/BSP/6180A1/6180a1.c **** //            RetryRecover++;
 246:dev/BSP/6180A1/6180a1.c **** //        }
 247:dev/BSP/6180A1/6180a1.c ****     }while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 && nRetry++<7);
 248:dev/BSP/6180A1/6180a1.c **** 
 249:dev/BSP/6180A1/6180a1.c ****     if( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 ){
 250:dev/BSP/6180A1/6180a1.c ****         __GPIOA_CLK_ENABLE();
 251:dev/BSP/6180A1/6180a1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 252:dev/BSP/6180A1/6180a1.c ****         GPIO_InitStruct.Pin = GPIO_PIN_5 ;
 253:dev/BSP/6180A1/6180a1.c ****         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 254:dev/BSP/6180A1/6180a1.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 255:dev/BSP/6180A1/6180a1.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256:dev/BSP/6180A1/6180a1.c ****         do{
 257:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 258:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33);
 259:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 260:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33);
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 6


 261:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 262:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33);
 263:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 264:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33*20);
 265:dev/BSP/6180A1/6180a1.c ****         }while(1);
 266:dev/BSP/6180A1/6180a1.c ****     }
 267:dev/BSP/6180A1/6180a1.c **** }
 268:dev/BSP/6180A1/6180a1.c **** 
 269:dev/BSP/6180A1/6180a1.c **** /**
 270:dev/BSP/6180A1/6180a1.c ****  * F401 valid may not work for over device
 271:dev/BSP/6180A1/6180a1.c ****  */
 272:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_I2C1_Init(I2C_HandleTypeDef *hi2c1) {
 273:dev/BSP/6180A1/6180a1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 274:dev/BSP/6180A1/6180a1.c ****     uint8_t ExpanderID[2];
 275:dev/BSP/6180A1/6180a1.c **** 
 276:dev/BSP/6180A1/6180a1.c ****     int status;
 277:dev/BSP/6180A1/6180a1.c **** 
 278:dev/BSP/6180A1/6180a1.c ****     _I2cFailRecover();
 279:dev/BSP/6180A1/6180a1.c ****     /* Peripheral clock enable */
 280:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 281:dev/BSP/6180A1/6180a1.c ****     __I2C1_CLK_ENABLE();
 282:dev/BSP/6180A1/6180a1.c ****     /**I2C1 GPIO Configuration
 283:dev/BSP/6180A1/6180a1.c ****      PB8     ------> I2C1_SCL
 284:dev/BSP/6180A1/6180a1.c ****      PB9     ------> I2C1_SDA
 285:dev/BSP/6180A1/6180a1.c ****      */
 286:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 287:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 288:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 289:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 290:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 291:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 292:dev/BSP/6180A1/6180a1.c **** 
 293:dev/BSP/6180A1/6180a1.c ****     hi2c1->Instance = I2C1;
 294:dev/BSP/6180A1/6180a1.c **** #ifdef __STM32F4xx_HAL_H
 295:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.ClockSpeed = 400000;
 296:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.DutyCycle = I2C_DUTYCYCLE_2;
 297:dev/BSP/6180A1/6180a1.c **** #else 
 298:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.Timing = 0x00300F38; /* set 400KHz fast mode i2c*/
 299:dev/BSP/6180A1/6180a1.c **** #endif
 300:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.OwnAddress1 = 0;
 301:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 302:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 303:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.OwnAddress2 = 0;
 304:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 305:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 306:dev/BSP/6180A1/6180a1.c ****     
 307:dev/BSP/6180A1/6180a1.c ****     HAL_I2C_Init(hi2c1);
 308:dev/BSP/6180A1/6180a1.c ****     
 309:dev/BSP/6180A1/6180a1.c ****     
 310:dev/BSP/6180A1/6180a1.c ****     /* try to detect v1 v2 by reading i2c expander register
 311:dev/BSP/6180A1/6180a1.c ****      *  if rd i2c fail assume it is a v1 shield it may be a v2 with an i2c bus hangs (happen some t
 312:dev/BSP/6180A1/6180a1.c ****     _hi2c=hi2c1;
 313:dev/BSP/6180A1/6180a1.c ****     status = V2_ExpanderRd( 0, ExpanderID, 2);
 314:dev/BSP/6180A1/6180a1.c ****     if( status == 0 && ExpanderID[0]==0 && ExpanderID[1]==0x16){
 315:dev/BSP/6180A1/6180a1.c ****         IsV2=1;
 316:dev/BSP/6180A1/6180a1.c ****         _V2_GPIO_Init();
 317:dev/BSP/6180A1/6180a1.c ****     }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 7


 318:dev/BSP/6180A1/6180a1.c ****     else{
 319:dev/BSP/6180A1/6180a1.c ****         _V1_GPIO_Init();
 320:dev/BSP/6180A1/6180a1.c ****     }
 321:dev/BSP/6180A1/6180a1.c **** }
 322:dev/BSP/6180A1/6180a1.c **** 
 323:dev/BSP/6180A1/6180a1.c **** /**
 324:dev/BSP/6180A1/6180a1.c ****  * @brief Default  do nothing interrupt callback
 325:dev/BSP/6180A1/6180a1.c ****  */
 326:dev/BSP/6180A1/6180a1.c **** #pragma weak XNUCLEO6180XA1_UserIntHandler
 327:dev/BSP/6180A1/6180a1.c **** void  XNUCLEO6180XA1_UserIntHandler(void)  {
 328:dev/BSP/6180A1/6180a1.c **** }
 329:dev/BSP/6180A1/6180a1.c **** 
 330:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_ClearInterrupt(void){
 331:dev/BSP/6180A1/6180a1.c ****     if( !IsV2 )
 332:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 333:dev/BSP/6180A1/6180a1.c ****     else
 334:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V2_IRQ);
 335:dev/BSP/6180A1/6180a1.c **** }
 336:dev/BSP/6180A1/6180a1.c **** 
 337:dev/BSP/6180A1/6180a1.c **** 
 338:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_DisableInterrupt(void){
 339:dev/BSP/6180A1/6180a1.c ****     if( !IsV2){
 340:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_DisableIRQ(V1_IRQ);
 341:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V1_IRQ_PIN);
 342:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 343:dev/BSP/6180A1/6180a1.c ****     }
 344:dev/BSP/6180A1/6180a1.c ****     else{
 345:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_DisableIRQ(V2_IRQ);
 346:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V2_IRQ_PIN);
 347:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V2_IRQ);
 348:dev/BSP/6180A1/6180a1.c ****     }
 349:dev/BSP/6180A1/6180a1.c **** 
 350:dev/BSP/6180A1/6180a1.c **** }
 351:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_EnableInterrupt(void){
 352:dev/BSP/6180A1/6180a1.c ****     if( !IsV2 ){
 353:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V1_IRQ_PIN);
 354:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 355:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_EnableIRQ(V1_IRQ);
 356:dev/BSP/6180A1/6180a1.c ****     }
 357:dev/BSP/6180A1/6180a1.c ****     else{
 358:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V2_IRQ_PIN);
 359:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V2_IRQ);
 360:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_EnableIRQ(V2_IRQ);
 361:dev/BSP/6180A1/6180a1.c ****     }
 362:dev/BSP/6180A1/6180a1.c **** 
 363:dev/BSP/6180A1/6180a1.c **** }
 364:dev/BSP/6180A1/6180a1.c **** 
 365:dev/BSP/6180A1/6180a1.c **** /**
 366:dev/BSP/6180A1/6180a1.c ****  * Display digit enable pad/pin LUT
 367:dev/BSP/6180A1/6180a1.c ****  * D1 is left most digit  (ms nibble) on the display
 368:dev/BSP/6180A1/6180a1.c ****  * D3 is right most digit (ls nibble) on the display
 369:dev/BSP/6180A1/6180a1.c ****  */
 370:dev/BSP/6180A1/6180a1.c **** #define PA  0
 371:dev/BSP/6180A1/6180a1.c **** #define PB  1
 372:dev/BSP/6180A1/6180a1.c **** #define PC  2
 373:dev/BSP/6180A1/6180a1.c **** #define MAKE_PAD(port, pin)  (((port)<<4)|pin)
 374:dev/BSP/6180A1/6180a1.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 8


 375:dev/BSP/6180A1/6180a1.c **** /* digit enable pad/pin LUT  */
 376:dev/BSP/6180A1/6180a1.c **** static uint8_t DisplayEn[] = {
 377:dev/BSP/6180A1/6180a1.c ****     MAKE_PAD( PB, 0), /* D1 0 */
 378:dev/BSP/6180A1/6180a1.c ****     MAKE_PAD( PA, 4), /* D2 1 */
 379:dev/BSP/6180A1/6180a1.c ****     MAKE_PAD( PA, 1), /* D3 2 */
 380:dev/BSP/6180A1/6180a1.c ****     MAKE_PAD( PA, 0), /* D4 3 */
 381:dev/BSP/6180A1/6180a1.c **** };
 382:dev/BSP/6180A1/6180a1.c **** 
 383:dev/BSP/6180A1/6180a1.c **** /* 7 segment code to pad/pin LUT  */
 384:dev/BSP/6180A1/6180a1.c **** static uint8_t DisplaySeg[] = {
 385:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PB, 6 ), /* 0 A  */
 386:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PC, 7 ), /* 1 B  */
 387:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PA, 9 ), /* 2 C  */
 388:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PA, 8 ), /* 3 D  */
 389:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PB, 10), /* 4 E  */
 390:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PB, 4 ), /* 5 F  */
 391:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PB, 5 ), /* 6 G  */
 392:dev/BSP/6180A1/6180a1.c ****         MAKE_PAD( PB, 3 ), /* 7 DP */
 393:dev/BSP/6180A1/6180a1.c ****         /* Note that PB3 these is conflicting wit jtag/SWO used for trace
 394:dev/BSP/6180A1/6180a1.c ****          * activating PB3 as ooutput will prevent trace to work  */
 395:dev/BSP/6180A1/6180a1.c **** };
 396:dev/BSP/6180A1/6180a1.c **** #undef MAKE_PAD
 397:dev/BSP/6180A1/6180a1.c **** #undef PA
 398:dev/BSP/6180A1/6180a1.c **** #undef PB
 399:dev/BSP/6180A1/6180a1.c **** #undef PC
 400:dev/BSP/6180A1/6180a1.c **** 
 401:dev/BSP/6180A1/6180a1.c **** #define pad_write(pad, state)   HAL_GPIO_WritePin( (void*)((char*)GPIOA + (pad>>4)*((char*)GPIOB-(c
 402:dev/BSP/6180A1/6180a1.c **** 
 403:dev/BSP/6180A1/6180a1.c **** /*
 404:dev/BSP/6180A1/6180a1.c ****    --s0--
 405:dev/BSP/6180A1/6180a1.c ****    s    s
 406:dev/BSP/6180A1/6180a1.c ****    5    1
 407:dev/BSP/6180A1/6180a1.c ****    --s6--
 408:dev/BSP/6180A1/6180a1.c ****    s    s
 409:dev/BSP/6180A1/6180a1.c ****    4    2
 410:dev/BSP/6180A1/6180a1.c ****    --s3-- s7
 411:dev/BSP/6180A1/6180a1.c **** 
 412:dev/BSP/6180A1/6180a1.c ****  */
 413:dev/BSP/6180A1/6180a1.c **** 
 414:dev/BSP/6180A1/6180a1.c **** #define DP  (1<<7)
 415:dev/BSP/6180A1/6180a1.c **** #define NOT_7_NO_DP( ... ) (uint8_t) ~( __VA_ARGS__ + DP )
 416:dev/BSP/6180A1/6180a1.c **** #define S0 (1<<0)
 417:dev/BSP/6180A1/6180a1.c **** #define S1 (1<<1)
 418:dev/BSP/6180A1/6180a1.c **** #define S2 (1<<2)
 419:dev/BSP/6180A1/6180a1.c **** #define S3 (1<<3)
 420:dev/BSP/6180A1/6180a1.c **** #define S4 (1<<4)
 421:dev/BSP/6180A1/6180a1.c **** #define S5 (1<<5)
 422:dev/BSP/6180A1/6180a1.c **** #define S6 (1<<6)
 423:dev/BSP/6180A1/6180a1.c **** 
 424:dev/BSP/6180A1/6180a1.c **** /* refer to http://www.twyman.org.uk/Fonts/ */
 425:dev/BSP/6180A1/6180a1.c **** static const uint8_t ascii_to_display_lut[256]={
 426:dev/BSP/6180A1/6180a1.c ****       [' ']=           0,
 427:dev/BSP/6180A1/6180a1.c ****       ['-']=           S6,
 428:dev/BSP/6180A1/6180a1.c ****       ['_']=           S3,
 429:dev/BSP/6180A1/6180a1.c ****       ['=']=           S3+S6,
 430:dev/BSP/6180A1/6180a1.c ****       ['~']=           S0+S3+S6, /* 3 h bar */
 431:dev/BSP/6180A1/6180a1.c ****       ['^']=           S0, /* use as top bar */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 9


 432:dev/BSP/6180A1/6180a1.c **** 
 433:dev/BSP/6180A1/6180a1.c ****       ['?']=           NOT_7_NO_DP(S5+S3+S2),
 434:dev/BSP/6180A1/6180a1.c ****       ['*']=           NOT_7_NO_DP(),
 435:dev/BSP/6180A1/6180a1.c ****       ['[']=           S0+S3+S4+S5,
 436:dev/BSP/6180A1/6180a1.c ****       [']']=           S0+S3+S2+S1,
 437:dev/BSP/6180A1/6180a1.c ****       ['@']=           S0+S3,
 438:dev/BSP/6180A1/6180a1.c **** 
 439:dev/BSP/6180A1/6180a1.c ****       ['0']=           NOT_7_NO_DP(S6),
 440:dev/BSP/6180A1/6180a1.c ****       ['1']=           S1+S2,
 441:dev/BSP/6180A1/6180a1.c ****       ['2']=           S0+S1+S6+S4+S3,
 442:dev/BSP/6180A1/6180a1.c ****       ['3']=           NOT_7_NO_DP(S4+S5),
 443:dev/BSP/6180A1/6180a1.c ****       ['4']=           S5+S1+S6+S2,
 444:dev/BSP/6180A1/6180a1.c ****       ['5']=           NOT_7_NO_DP(S1+S4),
 445:dev/BSP/6180A1/6180a1.c ****       ['6']=           NOT_7_NO_DP(S1),
 446:dev/BSP/6180A1/6180a1.c ****       ['7']=           S0+S1+S2,
 447:dev/BSP/6180A1/6180a1.c ****       ['8']=           NOT_7_NO_DP(0),
 448:dev/BSP/6180A1/6180a1.c ****       ['9']=           NOT_7_NO_DP(S4),
 449:dev/BSP/6180A1/6180a1.c ****     
 450:dev/BSP/6180A1/6180a1.c ****       ['a']=           S2+ S3+ S4+ S6 ,
 451:dev/BSP/6180A1/6180a1.c ****       ['b']=           NOT_7_NO_DP(S0+S1),
 452:dev/BSP/6180A1/6180a1.c ****       ['c']=           S6+S4+S3,
 453:dev/BSP/6180A1/6180a1.c ****       ['d']=           NOT_7_NO_DP(S0+S5),
 454:dev/BSP/6180A1/6180a1.c ****       ['e']=           NOT_7_NO_DP(S2),
 455:dev/BSP/6180A1/6180a1.c ****       ['f']=           S6+S5+S4+S0, /* same as F */
 456:dev/BSP/6180A1/6180a1.c ****       ['g']=           NOT_7_NO_DP(S4), /* same as 9 */
 457:dev/BSP/6180A1/6180a1.c ****       ['h']=           S6+S5+S4+S2,
 458:dev/BSP/6180A1/6180a1.c ****       ['i']=           S4,
 459:dev/BSP/6180A1/6180a1.c ****       ['j']=           S1+S2+S3+S4,
 460:dev/BSP/6180A1/6180a1.c ****       ['k']=           S6+S5+S4+S2, /* a h */
 461:dev/BSP/6180A1/6180a1.c ****       ['l']=           S3+S4,
 462:dev/BSP/6180A1/6180a1.c ****       ['m']=           S0+S4+S2, /* same as  */
 463:dev/BSP/6180A1/6180a1.c ****       ['n']=           S2+S4+S6,
 464:dev/BSP/6180A1/6180a1.c ****       ['o']=           S6+S4+S3+S2,
 465:dev/BSP/6180A1/6180a1.c ****       ['p']=           NOT_7_NO_DP(S3+S2), // same as P
 466:dev/BSP/6180A1/6180a1.c ****       ['q']=           S0+S1+S2+S5+S6,
 467:dev/BSP/6180A1/6180a1.c ****       ['r']=           S4+S6,
 468:dev/BSP/6180A1/6180a1.c ****       ['s']=           NOT_7_NO_DP(S1+S4),
 469:dev/BSP/6180A1/6180a1.c ****       ['t']=           NOT_7_NO_DP(S0+S1+S2),
 470:dev/BSP/6180A1/6180a1.c ****       ['u']=           S4+S3+S2+S5+S1, // U
 471:dev/BSP/6180A1/6180a1.c ****       ['v']=           S4+S3+S2, // is u but u use U
 472:dev/BSP/6180A1/6180a1.c ****       ['w']=           S1+S3+S5,
 473:dev/BSP/6180A1/6180a1.c ****       ['x']=           NOT_7_NO_DP(S0+S3), // similar to H
 474:dev/BSP/6180A1/6180a1.c ****       ['y']=           NOT_7_NO_DP(S0+S4),
 475:dev/BSP/6180A1/6180a1.c ****       ['z']=           S0+S1+S6+S4+S3, // same as 2
 476:dev/BSP/6180A1/6180a1.c ****       
 477:dev/BSP/6180A1/6180a1.c ****       ['A']=           NOT_7_NO_DP(S3),
 478:dev/BSP/6180A1/6180a1.c ****       ['B']=           NOT_7_NO_DP(S0+S1), /* as b  */
 479:dev/BSP/6180A1/6180a1.c ****       ['C']=           S0+S3+S4+S5, // same as [
 480:dev/BSP/6180A1/6180a1.c ****       ['E']=           NOT_7_NO_DP(S1+S2),
 481:dev/BSP/6180A1/6180a1.c ****       ['F']=           S6+S5+S4+S0,
 482:dev/BSP/6180A1/6180a1.c ****       ['G']=           NOT_7_NO_DP(S4), /* same as 9 */
 483:dev/BSP/6180A1/6180a1.c ****       ['H']=           NOT_7_NO_DP(S0+S3),
 484:dev/BSP/6180A1/6180a1.c ****       ['I']=           S1+S2,
 485:dev/BSP/6180A1/6180a1.c ****       ['J']=           S1+S2+S3+S4,
 486:dev/BSP/6180A1/6180a1.c ****       ['K']=           NOT_7_NO_DP(S0+S3), /* same as H */
 487:dev/BSP/6180A1/6180a1.c ****       ['L']=           S3+S4+S5,
 488:dev/BSP/6180A1/6180a1.c ****       ['M']=           S0+S4+S2, /* same as  m*/
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 10


 489:dev/BSP/6180A1/6180a1.c ****       ['N']=           S2+S4+S6, /* same as n*/
 490:dev/BSP/6180A1/6180a1.c ****       ['O']=           NOT_7_NO_DP(S6),
 491:dev/BSP/6180A1/6180a1.c ****       ['P']=           S0+S1+S2+S5+S6, // sames as 'q'
 492:dev/BSP/6180A1/6180a1.c ****       ['Q']=           NOT_7_NO_DP(S3+S2),
 493:dev/BSP/6180A1/6180a1.c ****       ['R']=           S4+S6,
 494:dev/BSP/6180A1/6180a1.c ****       ['S']=           NOT_7_NO_DP(S1+S4), /* sasme as 5 */
 495:dev/BSP/6180A1/6180a1.c ****       ['T']=           NOT_7_NO_DP(S0+S1+S2), /* sasme as t */
 496:dev/BSP/6180A1/6180a1.c ****       ['U']=           NOT_7_NO_DP(S6+S0),
 497:dev/BSP/6180A1/6180a1.c ****       ['V']=           S4+S3+S2, // is u but u use U
 498:dev/BSP/6180A1/6180a1.c ****       ['W']=           S1+S3+S5,
 499:dev/BSP/6180A1/6180a1.c ****       ['X']=           NOT_7_NO_DP(S0+S3), // similar to H
 500:dev/BSP/6180A1/6180a1.c ****       ['Y']=           NOT_7_NO_DP(S0+S4),
 501:dev/BSP/6180A1/6180a1.c ****       ['Z']=           S0+S1+S6+S4+S3, // same as 2
 502:dev/BSP/6180A1/6180a1.c **** 
 503:dev/BSP/6180A1/6180a1.c **** 
 504:dev/BSP/6180A1/6180a1.c **** };
 505:dev/BSP/6180A1/6180a1.c **** 
 506:dev/BSP/6180A1/6180a1.c **** #undef S0
 507:dev/BSP/6180A1/6180a1.c **** #undef S1
 508:dev/BSP/6180A1/6180a1.c **** #undef S2
 509:dev/BSP/6180A1/6180a1.c **** #undef S3
 510:dev/BSP/6180A1/6180a1.c **** #undef S4
 511:dev/BSP/6180A1/6180a1.c **** #undef S5
 512:dev/BSP/6180A1/6180a1.c **** #undef S6
 513:dev/BSP/6180A1/6180a1.c **** #undef DP
 514:dev/BSP/6180A1/6180a1.c **** 
 515:dev/BSP/6180A1/6180a1.c **** 
 516:dev/BSP/6180A1/6180a1.c **** static void _V1_DisplayString(const char *str, int SegDelayMs){
 517:dev/BSP/6180A1/6180a1.c ****     int i;
 518:dev/BSP/6180A1/6180a1.c ****     const char *pc;
 519:dev/BSP/6180A1/6180a1.c ****     for( i=0, pc=str; i<4 && *pc!=0 ; i++, pc++){
 520:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 521:dev/BSP/6180A1/6180a1.c ****         if( *(pc+1)== '.'){
 522:dev/BSP/6180A1/6180a1.c ****             _V1_Set7SegmentDP(1);
 523:dev/BSP/6180A1/6180a1.c ****             pc++;
 524:dev/BSP/6180A1/6180a1.c ****         }
 525:dev/BSP/6180A1/6180a1.c ****         /* digit on */
 526:dev/BSP/6180A1/6180a1.c ****         pad_write(DisplayEn[i], GPIO_PIN_RESET); /* activate led */
 527:dev/BSP/6180A1/6180a1.c ****         XNUCLEO6180XA1_WaitMilliSec(SegDelayMs);
 528:dev/BSP/6180A1/6180a1.c ****         /* digit off */
 529:dev/BSP/6180A1/6180a1.c ****         pad_write(DisplayEn[i], GPIO_PIN_SET); /* turn off led */
 530:dev/BSP/6180A1/6180a1.c ****     }
 531:dev/BSP/6180A1/6180a1.c **** }
 532:dev/BSP/6180A1/6180a1.c **** 
 533:dev/BSP/6180A1/6180a1.c **** static  void _V2_Set7Segment( int Leds, int digit ){
 534:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= 0x7F; /* clear 7 seg bits */
 535:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= V2_D1|V2_D2|V2_D3|V2_D4; /* all segment off */
 536:dev/BSP/6180A1/6180a1.c ****     _V2PadVal &= ~(V2_D1<<digit);         /* digit on */
 537:dev/BSP/6180A1/6180a1.c ****     _V2PadVal &= ~(Leds&0x7F);
 538:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal, 2);
 539:dev/BSP/6180A1/6180a1.c **** }
 540:dev/BSP/6180A1/6180a1.c **** 
 541:dev/BSP/6180A1/6180a1.c **** 
 542:dev/BSP/6180A1/6180a1.c **** static  void _V2_DisplayString(const char *str, int SegDelayMs){
 543:dev/BSP/6180A1/6180a1.c ****     int i;
 544:dev/BSP/6180A1/6180a1.c ****     const char *pc;
 545:dev/BSP/6180A1/6180a1.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 11


 546:dev/BSP/6180A1/6180a1.c ****     for( i=0, pc=str; i<4 && *pc!=0 ; i++, pc++){
 547:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 548:dev/BSP/6180A1/6180a1.c ****         if( *(pc+1)== '.'){
 549:dev/BSP/6180A1/6180a1.c ****             pc++;
 550:dev/BSP/6180A1/6180a1.c ****         }
 551:dev/BSP/6180A1/6180a1.c ****         XNUCLEO6180XA1_WaitMilliSec(SegDelayMs);
 552:dev/BSP/6180A1/6180a1.c ****         _V2_DisplayOff();
 553:dev/BSP/6180A1/6180a1.c ****     }
 554:dev/BSP/6180A1/6180a1.c **** }
 555:dev/BSP/6180A1/6180a1.c **** 
 556:dev/BSP/6180A1/6180a1.c **** /**
 557:dev/BSP/6180A1/6180a1.c ****  * accept . on any digit
 558:dev/BSP/6180A1/6180a1.c ****  */
 559:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_DisplayString(const char *str, int SegDelayMs){
 560:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 561:dev/BSP/6180A1/6180a1.c ****         _V1_DisplayString(str, SegDelayMs);
 562:dev/BSP/6180A1/6180a1.c ****     else
 563:dev/BSP/6180A1/6180a1.c ****         _V2_DisplayString(str, SegDelayMs);
 564:dev/BSP/6180A1/6180a1.c ****  }
 565:dev/BSP/6180A1/6180a1.c **** 
 566:dev/BSP/6180A1/6180a1.c **** 
 567:dev/BSP/6180A1/6180a1.c **** 
 568:dev/BSP/6180A1/6180a1.c **** 
 569:dev/BSP/6180A1/6180a1.c **** static void _V1_GPIO_Init(void) {
 570:dev/BSP/6180A1/6180a1.c **** 
 571:dev/BSP/6180A1/6180a1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 572:dev/BSP/6180A1/6180a1.c **** 
 573:dev/BSP/6180A1/6180a1.c ****     /* GPIO Ports Clock Enable */
 574:dev/BSP/6180A1/6180a1.c ****     __GPIOC_CLK_ENABLE();
 575:dev/BSP/6180A1/6180a1.c ****     __GPIOH_CLK_ENABLE();
 576:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 577:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 578:dev/BSP/6180A1/6180a1.c **** 
 579:dev/BSP/6180A1/6180a1.c **** 
 580:dev/BSP/6180A1/6180a1.c ****     /*Configure GPIO pins : PA0 PA1 PA4 PA5 PA8 PA9 */
 581:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN
 582:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 583:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 584:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 585:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 586:dev/BSP/6180A1/6180a1.c **** 
 587:dev/BSP/6180A1/6180a1.c ****     /*Configure GPIO pins : PA7 select  */
 588:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 589:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 590:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 591:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 592:dev/BSP/6180A1/6180a1.c **** 
 593:dev/BSP/6180A1/6180a1.c **** 
 594:dev/BSP/6180A1/6180a1.c ****     /*Configure GPIO pins : PA6 interrupt */
 595:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 596:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 597:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 598:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 599:dev/BSP/6180A1/6180a1.c **** 
 600:dev/BSP/6180A1/6180a1.c ****     /*Configure GPIO pins : PB0 PB10 PB3 PB4 PB5  PB6 */
 601:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_10 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6;
 602:dev/BSP/6180A1/6180a1.c **** #ifndef OS_USE_TRACE_ITM
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 12


 603:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin |=  GPIO_PIN_3;
 604:dev/BSP/6180A1/6180a1.c **** #endif
 605:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 606:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 608:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 609:dev/BSP/6180A1/6180a1.c **** 
 610:dev/BSP/6180A1/6180a1.c **** 
 611:dev/BSP/6180A1/6180a1.c **** 
 612:dev/BSP/6180A1/6180a1.c ****     /*Configure GPIO pin : PC7 7 segment  B */
 613:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 614:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 615:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 616:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 617:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 618:dev/BSP/6180A1/6180a1.c ****     /* turn off all 7 seg digit */
 619:dev/BSP/6180A1/6180a1.c ****     _V1_DisplayOff();
 620:dev/BSP/6180A1/6180a1.c **** }
 621:dev/BSP/6180A1/6180a1.c **** 
 622:dev/BSP/6180A1/6180a1.c **** 
 623:dev/BSP/6180A1/6180a1.c **** 
 624:dev/BSP/6180A1/6180a1.c **** static void _V2_GPIO_Init(){
 625:dev/BSP/6180A1/6180a1.c ****     uint16_t PadDir;
 626:dev/BSP/6180A1/6180a1.c **** 
 627:dev/BSP/6180A1/6180a1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 628:dev/BSP/6180A1/6180a1.c **** 
 629:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 630:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 631:dev/BSP/6180A1/6180a1.c ****     
 632:dev/BSP/6180A1/6180a1.c ****     /*Configure GPIO pins interrupt PA4 = INTB , PA5 = INTL, pA10 = INTR */
 633:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 |GPIO_PIN_10 ;
 634:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 635:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 636:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 637:dev/BSP/6180A1/6180a1.c **** 
 638:dev/BSP/6180A1/6180a1.c **** 
 639:dev/BSP/6180A1/6180a1.c ****     /* PB0 = INT */
 640:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 641:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 642:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 643:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 644:dev/BSP/6180A1/6180a1.c **** 
 645:dev/BSP/6180A1/6180a1.c ****     /* expender config */
 646:dev/BSP/6180A1/6180a1.c ****     PadDir=~V2_DISP_SEL;
 647:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPDR, (uint8_t*)&PadDir, 2);
 648:dev/BSP/6180A1/6180a1.c **** 
 649:dev/BSP/6180A1/6180a1.c ****     _V2_DisplayOff();
 650:dev/BSP/6180A1/6180a1.c **** 
 651:dev/BSP/6180A1/6180a1.c **** }
 652:dev/BSP/6180A1/6180a1.c **** 
 653:dev/BSP/6180A1/6180a1.c **** static void _V2_DisplayOff() {
 654:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= (V2_D1|V2_D2|V2_D3| V2_D4); /* segment en off */
 655:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal, 2);
 656:dev/BSP/6180A1/6180a1.c **** }
 657:dev/BSP/6180A1/6180a1.c **** 
 658:dev/BSP/6180A1/6180a1.c **** static void _V1_DisplayOff() {
  27              		.loc 1 658 30 view -0
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 13


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
 659:dev/BSP/6180A1/6180a1.c ****     int i;
  36              		.loc 1 659 5 view .LVU1
 660:dev/BSP/6180A1/6180a1.c ****     for( i=0; i<4; i++ ){
  37              		.loc 1 660 5 view .LVU2
  38              	.LVL0:
  39              		.loc 1 660 11 is_stmt 0 view .LVU3
  40 0002 0024     		movs	r4, #0
  41              		.loc 1 660 5 view .LVU4
  42 0004 0EE0     		b	.L2
  43              	.LVL1:
  44              	.L3:
 661:dev/BSP/6180A1/6180a1.c ****         pad_write(DisplayEn[i], GPIO_PIN_SET); /* turn off led */
  45              		.loc 1 661 9 is_stmt 1 discriminator 3 view .LVU5
  46 0006 094B     		ldr	r3, .L5
  47 0008 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
  48 000a 0809     		lsrs	r0, r1, #4
  49 000c 01F00F01 		and	r1, r1, #15
  50 0010 0122     		movs	r2, #1
  51 0012 02FA01F1 		lsl	r1, r2, r1
  52 0016 89B2     		uxth	r1, r1
  53 0018 054B     		ldr	r3, .L5+4
  54 001a 03EB8020 		add	r0, r3, r0, lsl #10
  55 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
  56              	.LVL2:
  57              		.loc 1 661 46 discriminator 3 view .LVU6
 660:dev/BSP/6180A1/6180a1.c ****     for( i=0; i<4; i++ ){
  58              		.loc 1 660 20 discriminator 3 view .LVU7
 660:dev/BSP/6180A1/6180a1.c ****     for( i=0; i<4; i++ ){
  59              		.loc 1 660 21 is_stmt 0 discriminator 3 view .LVU8
  60 0022 0134     		adds	r4, r4, #1
  61              	.LVL3:
  62              	.L2:
 660:dev/BSP/6180A1/6180a1.c ****     for( i=0; i<4; i++ ){
  63              		.loc 1 660 15 is_stmt 1 discriminator 1 view .LVU9
 660:dev/BSP/6180A1/6180a1.c ****     for( i=0; i<4; i++ ){
  64              		.loc 1 660 5 is_stmt 0 discriminator 1 view .LVU10
  65 0024 032C     		cmp	r4, #3
  66 0026 EEDD     		ble	.L3
 662:dev/BSP/6180A1/6180a1.c ****     }
 663:dev/BSP/6180A1/6180a1.c **** }
  67              		.loc 1 663 1 view .LVU11
  68 0028 10BD     		pop	{r4, pc}
  69              	.LVL4:
  70              	.L6:
  71              		.loc 1 663 1 view .LVU12
  72 002a 00BF     		.align	2
  73              	.L5:
  74 002c 00000000 		.word	.LANCHOR0
  75 0030 00000240 		.word	1073872896
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 14


  76              		.cfi_endproc
  77              	.LFE164:
  79              		.section	.text._V1_Set7Segment,"ax",%progbits
  80              		.align	1
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu fpv5-d16
  86              	_V1_Set7Segment:
  87              	.LVL5:
  88              	.LFB165:
 664:dev/BSP/6180A1/6180a1.c **** 
 665:dev/BSP/6180A1/6180a1.c **** /* set 7 segment bus to display decode "value" */
 666:dev/BSP/6180A1/6180a1.c **** static void _V1_Set7Segment(const uint8_t value) {
  89              		.loc 1 666 50 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 666 50 is_stmt 0 view .LVU14
  94 0000 38B5     		push	{r3, r4, r5, lr}
  95              	.LCFI1:
  96              		.cfi_def_cfa_offset 16
  97              		.cfi_offset 3, -16
  98              		.cfi_offset 4, -12
  99              		.cfi_offset 5, -8
 100              		.cfi_offset 14, -4
 101 0002 0546     		mov	r5, r0
 667:dev/BSP/6180A1/6180a1.c ****     int i;
 102              		.loc 1 667 5 is_stmt 1 view .LVU15
 668:dev/BSP/6180A1/6180a1.c ****     GPIO_PinState state;
 103              		.loc 1 668 5 view .LVU16
 669:dev/BSP/6180A1/6180a1.c ****     for (i = 0; i < sizeof(DisplaySeg)/sizeof(DisplaySeg[0]); i++) {
 104              		.loc 1 669 5 view .LVU17
 105              	.LVL6:
 106              		.loc 1 669 12 is_stmt 0 view .LVU18
 107 0004 0024     		movs	r4, #0
 108              		.loc 1 669 5 view .LVU19
 109 0006 15E0     		b	.L8
 110              	.LVL7:
 111              	.L9:
 112              	.LBB14:
 670:dev/BSP/6180A1/6180a1.c ****         int cur_bit;
 113              		.loc 1 670 9 is_stmt 1 discriminator 3 view .LVU20
 671:dev/BSP/6180A1/6180a1.c ****         cur_bit = value & (1 << i);
 114              		.loc 1 671 9 discriminator 3 view .LVU21
 115              		.loc 1 671 30 is_stmt 0 discriminator 3 view .LVU22
 116 0008 0121     		movs	r1, #1
 117 000a 01FA04F3 		lsl	r3, r1, r4
 118              	.LVL8:
 672:dev/BSP/6180A1/6180a1.c ****         state = cur_bit ?  GPIO_PIN_RESET: GPIO_PIN_SET; /* port clear= segment on */
 119              		.loc 1 672 9 is_stmt 1 discriminator 3 view .LVU23
 120              		.loc 1 672 42 is_stmt 0 discriminator 3 view .LVU24
 121 000e 1D42     		tst	r5, r3
 122              	.LVL9:
 673:dev/BSP/6180A1/6180a1.c ****         pad_write(DisplaySeg[i], state);
 123              		.loc 1 673 9 is_stmt 1 discriminator 3 view .LVU25
 124 0010 0A4B     		ldr	r3, .L11
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 15


 125              	.LVL10:
 126              		.loc 1 673 9 is_stmt 0 discriminator 3 view .LVU26
 127 0012 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 128 0014 4FEA1310 		lsr	r0, r3, #4
 129 0018 03F00F03 		and	r3, r3, #15
 130 001c 01FA03F1 		lsl	r1, r1, r3
 131              	.LVL11:
 132              		.loc 1 673 9 discriminator 3 view .LVU27
 133 0020 0CBF     		ite	eq
 134 0022 0122     		moveq	r2, #1
 135 0024 0022     		movne	r2, #0
 136 0026 89B2     		uxth	r1, r1
 137 0028 054B     		ldr	r3, .L11+4
 138 002a 03EB8020 		add	r0, r3, r0, lsl #10
 139 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 140              	.LVL12:
 141              		.loc 1 673 40 is_stmt 1 discriminator 3 view .LVU28
 142              	.LBE14:
 669:dev/BSP/6180A1/6180a1.c ****         int cur_bit;
 143              		.loc 1 669 63 discriminator 3 view .LVU29
 669:dev/BSP/6180A1/6180a1.c ****         int cur_bit;
 144              		.loc 1 669 64 is_stmt 0 discriminator 3 view .LVU30
 145 0032 0134     		adds	r4, r4, #1
 146              	.LVL13:
 147              	.L8:
 669:dev/BSP/6180A1/6180a1.c ****         int cur_bit;
 148              		.loc 1 669 17 is_stmt 1 discriminator 1 view .LVU31
 669:dev/BSP/6180A1/6180a1.c ****         int cur_bit;
 149              		.loc 1 669 5 is_stmt 0 discriminator 1 view .LVU32
 150 0034 072C     		cmp	r4, #7
 151 0036 E7D9     		bls	.L9
 674:dev/BSP/6180A1/6180a1.c ****     }
 675:dev/BSP/6180A1/6180a1.c **** }
 152              		.loc 1 675 1 view .LVU33
 153 0038 38BD     		pop	{r3, r4, r5, pc}
 154              	.LVL14:
 155              	.L12:
 156              		.loc 1 675 1 view .LVU34
 157 003a 00BF     		.align	2
 158              	.L11:
 159 003c 00000000 		.word	.LANCHOR1
 160 0040 00000240 		.word	1073872896
 161              		.cfi_endproc
 162              	.LFE165:
 164              		.section	.text._V1_Set7SegmentDP,"ax",%progbits
 165              		.align	1
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv5-d16
 171              	_V1_Set7SegmentDP:
 172              	.LVL15:
 173              	.LFB166:
 676:dev/BSP/6180A1/6180a1.c **** 
 677:dev/BSP/6180A1/6180a1.c **** /* set state of decimal point on 7 segment bus */
 678:dev/BSP/6180A1/6180a1.c **** static void _V1_Set7SegmentDP( int dp_state) {
 174              		.loc 1 678 46 is_stmt 1 view -0
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 16


 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		.loc 1 678 46 is_stmt 0 view .LVU36
 179 0000 08B5     		push	{r3, lr}
 180              	.LCFI2:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 3, -8
 183              		.cfi_offset 14, -4
 679:dev/BSP/6180A1/6180a1.c ****     GPIO_PinState state;
 184              		.loc 1 679 5 is_stmt 1 view .LVU37
 680:dev/BSP/6180A1/6180a1.c **** 
 681:dev/BSP/6180A1/6180a1.c **** 
 682:dev/BSP/6180A1/6180a1.c ****     state = dp_state ?  GPIO_PIN_RESET: GPIO_PIN_SET; // port clear= segment on
 185              		.loc 1 682 5 view .LVU38
 186              	.LVL16:
 683:dev/BSP/6180A1/6180a1.c ****     pad_write(DisplaySeg[7], state);
 187              		.loc 1 683 5 view .LVU39
 188 0002 B0FA80F2 		clz	r2, r0
 189 0006 5209     		lsrs	r2, r2, #5
 190 0008 0821     		movs	r1, #8
 191 000a 0248     		ldr	r0, .L15
 192              	.LVL17:
 193              		.loc 1 683 5 is_stmt 0 view .LVU40
 194 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 195              	.LVL18:
 196              		.loc 1 683 36 is_stmt 1 view .LVU41
 684:dev/BSP/6180A1/6180a1.c ****     //HAL_GPIO_WritePin((void*)GPIOA + DisplaySeg[7].port*((void*)GPIOB-(void*)GPIOA), 1<<DisplaySe
 685:dev/BSP/6180A1/6180a1.c **** }
 197              		.loc 1 685 1 is_stmt 0 view .LVU42
 198 0010 08BD     		pop	{r3, pc}
 199              	.L16:
 200 0012 00BF     		.align	2
 201              	.L15:
 202 0014 00040240 		.word	1073873920
 203              		.cfi_endproc
 204              	.LFE166:
 206              		.section	.text._V1_GPIO_Init,"ax",%progbits
 207              		.align	1
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu fpv5-d16
 213              	_V1_GPIO_Init:
 214              	.LFB161:
 569:dev/BSP/6180A1/6180a1.c **** 
 215              		.loc 1 569 33 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 40
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 220              	.LCFI3:
 221              		.cfi_def_cfa_offset 20
 222              		.cfi_offset 4, -20
 223              		.cfi_offset 5, -16
 224              		.cfi_offset 6, -12
 225              		.cfi_offset 7, -8
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 17


 226              		.cfi_offset 14, -4
 227 0002 8BB0     		sub	sp, sp, #44
 228              	.LCFI4:
 229              		.cfi_def_cfa_offset 64
 571:dev/BSP/6180A1/6180a1.c **** 
 230              		.loc 1 571 5 view .LVU44
 574:dev/BSP/6180A1/6180a1.c ****     __GPIOH_CLK_ENABLE();
 231              		.loc 1 574 5 view .LVU45
 232              	.LBB15:
 574:dev/BSP/6180A1/6180a1.c ****     __GPIOH_CLK_ENABLE();
 233              		.loc 1 574 5 view .LVU46
 574:dev/BSP/6180A1/6180a1.c ****     __GPIOH_CLK_ENABLE();
 234              		.loc 1 574 5 view .LVU47
 235 0004 2C4B     		ldr	r3, .L19
 236 0006 1A6B     		ldr	r2, [r3, #48]
 237 0008 42F00402 		orr	r2, r2, #4
 238 000c 1A63     		str	r2, [r3, #48]
 574:dev/BSP/6180A1/6180a1.c ****     __GPIOH_CLK_ENABLE();
 239              		.loc 1 574 5 view .LVU48
 240 000e 1A6B     		ldr	r2, [r3, #48]
 241 0010 02F00402 		and	r2, r2, #4
 242 0014 0192     		str	r2, [sp, #4]
 574:dev/BSP/6180A1/6180a1.c ****     __GPIOH_CLK_ENABLE();
 243              		.loc 1 574 5 view .LVU49
 244 0016 019A     		ldr	r2, [sp, #4]
 245              	.LBE15:
 574:dev/BSP/6180A1/6180a1.c ****     __GPIOH_CLK_ENABLE();
 246              		.loc 1 574 5 view .LVU50
 575:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 247              		.loc 1 575 5 view .LVU51
 248              	.LBB16:
 575:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 249              		.loc 1 575 5 view .LVU52
 575:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 250              		.loc 1 575 5 view .LVU53
 251 0018 1A6B     		ldr	r2, [r3, #48]
 252 001a 42F08002 		orr	r2, r2, #128
 253 001e 1A63     		str	r2, [r3, #48]
 575:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 254              		.loc 1 575 5 view .LVU54
 255 0020 1A6B     		ldr	r2, [r3, #48]
 256 0022 02F08002 		and	r2, r2, #128
 257 0026 0292     		str	r2, [sp, #8]
 575:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 258              		.loc 1 575 5 view .LVU55
 259 0028 029A     		ldr	r2, [sp, #8]
 260              	.LBE16:
 575:dev/BSP/6180A1/6180a1.c ****     __GPIOA_CLK_ENABLE();
 261              		.loc 1 575 5 view .LVU56
 576:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 262              		.loc 1 576 5 view .LVU57
 263              	.LBB17:
 576:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 264              		.loc 1 576 5 view .LVU58
 576:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 265              		.loc 1 576 5 view .LVU59
 266 002a 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 18


 267 002c 42F00102 		orr	r2, r2, #1
 268 0030 1A63     		str	r2, [r3, #48]
 576:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 269              		.loc 1 576 5 view .LVU60
 270 0032 1A6B     		ldr	r2, [r3, #48]
 271 0034 02F00102 		and	r2, r2, #1
 272 0038 0392     		str	r2, [sp, #12]
 576:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 273              		.loc 1 576 5 view .LVU61
 274 003a 039A     		ldr	r2, [sp, #12]
 275              	.LBE17:
 576:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 276              		.loc 1 576 5 view .LVU62
 577:dev/BSP/6180A1/6180a1.c **** 
 277              		.loc 1 577 5 view .LVU63
 278              	.LBB18:
 577:dev/BSP/6180A1/6180a1.c **** 
 279              		.loc 1 577 5 view .LVU64
 577:dev/BSP/6180A1/6180a1.c **** 
 280              		.loc 1 577 5 view .LVU65
 281 003c 1A6B     		ldr	r2, [r3, #48]
 282 003e 42F00202 		orr	r2, r2, #2
 283 0042 1A63     		str	r2, [r3, #48]
 577:dev/BSP/6180A1/6180a1.c **** 
 284              		.loc 1 577 5 view .LVU66
 285 0044 1B6B     		ldr	r3, [r3, #48]
 286 0046 03F00203 		and	r3, r3, #2
 287 004a 0493     		str	r3, [sp, #16]
 577:dev/BSP/6180A1/6180a1.c **** 
 288              		.loc 1 577 5 view .LVU67
 289 004c 049B     		ldr	r3, [sp, #16]
 290              	.LBE18:
 577:dev/BSP/6180A1/6180a1.c **** 
 291              		.loc 1 577 5 view .LVU68
 581:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 292              		.loc 1 581 5 view .LVU69
 581:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 293              		.loc 1 581 25 is_stmt 0 view .LVU70
 294 004e 40F23333 		movw	r3, #819
 295 0052 0593     		str	r3, [sp, #20]
 582:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 582 5 is_stmt 1 view .LVU71
 582:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 582 26 is_stmt 0 view .LVU72
 298 0054 0125     		movs	r5, #1
 299 0056 0695     		str	r5, [sp, #24]
 583:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 300              		.loc 1 583 5 is_stmt 1 view .LVU73
 583:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 301              		.loc 1 583 26 is_stmt 0 view .LVU74
 302 0058 0024     		movs	r4, #0
 303 005a 0794     		str	r4, [sp, #28]
 584:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 304              		.loc 1 584 5 is_stmt 1 view .LVU75
 584:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 305              		.loc 1 584 27 is_stmt 0 view .LVU76
 306 005c 0894     		str	r4, [sp, #32]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 19


 585:dev/BSP/6180A1/6180a1.c **** 
 307              		.loc 1 585 5 is_stmt 1 view .LVU77
 308 005e 174E     		ldr	r6, .L19+4
 309 0060 05A9     		add	r1, sp, #20
 310 0062 3046     		mov	r0, r6
 311 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL19:
 588:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 313              		.loc 1 588 5 view .LVU78
 588:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 314              		.loc 1 588 25 is_stmt 0 view .LVU79
 315 0068 8027     		movs	r7, #128
 316 006a 0597     		str	r7, [sp, #20]
 589:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 317              		.loc 1 589 5 is_stmt 1 view .LVU80
 589:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 589 26 is_stmt 0 view .LVU81
 319 006c 0694     		str	r4, [sp, #24]
 590:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 320              		.loc 1 590 5 is_stmt 1 view .LVU82
 590:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 321              		.loc 1 590 26 is_stmt 0 view .LVU83
 322 006e 0794     		str	r4, [sp, #28]
 591:dev/BSP/6180A1/6180a1.c **** 
 323              		.loc 1 591 5 is_stmt 1 view .LVU84
 324 0070 05A9     		add	r1, sp, #20
 325 0072 3046     		mov	r0, r6
 326 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 327              	.LVL20:
 595:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 328              		.loc 1 595 5 view .LVU85
 595:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 329              		.loc 1 595 25 is_stmt 0 view .LVU86
 330 0078 4023     		movs	r3, #64
 331 007a 0593     		str	r3, [sp, #20]
 596:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 596 5 is_stmt 1 view .LVU87
 596:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 596 26 is_stmt 0 view .LVU88
 334 007c 104B     		ldr	r3, .L19+8
 335 007e 0693     		str	r3, [sp, #24]
 597:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 336              		.loc 1 597 5 is_stmt 1 view .LVU89
 597:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 337              		.loc 1 597 26 is_stmt 0 view .LVU90
 338 0080 0794     		str	r4, [sp, #28]
 598:dev/BSP/6180A1/6180a1.c **** 
 339              		.loc 1 598 5 is_stmt 1 view .LVU91
 340 0082 05A9     		add	r1, sp, #20
 341 0084 3046     		mov	r0, r6
 342 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 343              	.LVL21:
 601:dev/BSP/6180A1/6180a1.c **** #ifndef OS_USE_TRACE_ITM
 344              		.loc 1 601 5 view .LVU92
 603:dev/BSP/6180A1/6180a1.c **** #endif
 345              		.loc 1 603 5 view .LVU93
 603:dev/BSP/6180A1/6180a1.c **** #endif
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 20


 346              		.loc 1 603 25 is_stmt 0 view .LVU94
 347 008a 40F27943 		movw	r3, #1145
 348 008e 0593     		str	r3, [sp, #20]
 605:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 605 5 is_stmt 1 view .LVU95
 605:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 350              		.loc 1 605 26 is_stmt 0 view .LVU96
 351 0090 0695     		str	r5, [sp, #24]
 606:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 352              		.loc 1 606 5 is_stmt 1 view .LVU97
 606:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 353              		.loc 1 606 26 is_stmt 0 view .LVU98
 354 0092 0794     		str	r4, [sp, #28]
 607:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 355              		.loc 1 607 5 is_stmt 1 view .LVU99
 607:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 356              		.loc 1 607 27 is_stmt 0 view .LVU100
 357 0094 0894     		str	r4, [sp, #32]
 608:dev/BSP/6180A1/6180a1.c **** 
 358              		.loc 1 608 5 is_stmt 1 view .LVU101
 359 0096 05A9     		add	r1, sp, #20
 360 0098 0A48     		ldr	r0, .L19+12
 361 009a FFF7FEFF 		bl	HAL_GPIO_Init
 362              	.LVL22:
 613:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 363              		.loc 1 613 5 view .LVU102
 613:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 364              		.loc 1 613 25 is_stmt 0 view .LVU103
 365 009e 0597     		str	r7, [sp, #20]
 614:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 366              		.loc 1 614 5 is_stmt 1 view .LVU104
 614:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 367              		.loc 1 614 26 is_stmt 0 view .LVU105
 368 00a0 0695     		str	r5, [sp, #24]
 615:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 369              		.loc 1 615 5 is_stmt 1 view .LVU106
 615:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 370              		.loc 1 615 26 is_stmt 0 view .LVU107
 371 00a2 0794     		str	r4, [sp, #28]
 616:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 372              		.loc 1 616 5 is_stmt 1 view .LVU108
 616:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 373              		.loc 1 616 27 is_stmt 0 view .LVU109
 374 00a4 0894     		str	r4, [sp, #32]
 617:dev/BSP/6180A1/6180a1.c ****     /* turn off all 7 seg digit */
 375              		.loc 1 617 5 is_stmt 1 view .LVU110
 376 00a6 05A9     		add	r1, sp, #20
 377 00a8 0748     		ldr	r0, .L19+16
 378 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL23:
 619:dev/BSP/6180A1/6180a1.c **** }
 380              		.loc 1 619 5 view .LVU111
 381 00ae FFF7FEFF 		bl	_V1_DisplayOff
 382              	.LVL24:
 620:dev/BSP/6180A1/6180a1.c **** 
 383              		.loc 1 620 1 is_stmt 0 view .LVU112
 384 00b2 0BB0     		add	sp, sp, #44
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 21


 385              	.LCFI5:
 386              		.cfi_def_cfa_offset 20
 387              		@ sp needed
 388 00b4 F0BD     		pop	{r4, r5, r6, r7, pc}
 389              	.L20:
 390 00b6 00BF     		.align	2
 391              	.L19:
 392 00b8 00380240 		.word	1073887232
 393 00bc 00000240 		.word	1073872896
 394 00c0 00001110 		.word	269549568
 395 00c4 00040240 		.word	1073873920
 396 00c8 00080240 		.word	1073874944
 397              		.cfi_endproc
 398              	.LFE161:
 400              		.section	.text._I2cFailRecover,"ax",%progbits
 401              		.align	1
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv5-d16
 407              	_I2cFailRecover:
 408              	.LFB151:
 216:dev/BSP/6180A1/6180a1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 409              		.loc 1 216 30 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 32
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413 0000 70B5     		push	{r4, r5, r6, lr}
 414              	.LCFI6:
 415              		.cfi_def_cfa_offset 16
 416              		.cfi_offset 4, -16
 417              		.cfi_offset 5, -12
 418              		.cfi_offset 6, -8
 419              		.cfi_offset 14, -4
 420 0002 88B0     		sub	sp, sp, #32
 421              	.LCFI7:
 422              		.cfi_def_cfa_offset 48
 217:dev/BSP/6180A1/6180a1.c ****     int i, nRetry=0;
 423              		.loc 1 217 5 view .LVU114
 218:dev/BSP/6180A1/6180a1.c **** 
 424              		.loc 1 218 5 view .LVU115
 425              	.LVL25:
 228:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 426              		.loc 1 228 5 view .LVU116
 427              	.LBB19:
 228:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 428              		.loc 1 228 5 view .LVU117
 228:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 429              		.loc 1 228 5 view .LVU118
 430 0004 424B     		ldr	r3, .L31
 431 0006 1A6B     		ldr	r2, [r3, #48]
 432 0008 42F00202 		orr	r2, r2, #2
 433 000c 1A63     		str	r2, [r3, #48]
 228:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 434              		.loc 1 228 5 view .LVU119
 435 000e 1B6B     		ldr	r3, [r3, #48]
 436 0010 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 22


 437 0014 0193     		str	r3, [sp, #4]
 228:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 438              		.loc 1 228 5 view .LVU120
 439 0016 019B     		ldr	r3, [sp, #4]
 440              	.LBE19:
 228:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 441              		.loc 1 228 5 view .LVU121
 229:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 442              		.loc 1 229 5 view .LVU122
 443 0018 3E4C     		ldr	r4, .L31+4
 444 001a 0122     		movs	r2, #1
 445 001c 4FF48071 		mov	r1, #256
 446 0020 2046     		mov	r0, r4
 447 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 448              	.LVL26:
 230:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9 ;
 449              		.loc 1 230 5 view .LVU123
 450 0026 0122     		movs	r2, #1
 451 0028 4FF40071 		mov	r1, #512
 452 002c 2046     		mov	r0, r4
 453 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 454              	.LVL27:
 231:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 455              		.loc 1 231 5 view .LVU124
 231:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 456              		.loc 1 231 25 is_stmt 0 view .LVU125
 457 0032 4FF44073 		mov	r3, #768
 458 0036 0393     		str	r3, [sp, #12]
 232:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 459              		.loc 1 232 5 is_stmt 1 view .LVU126
 232:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 460              		.loc 1 232 26 is_stmt 0 view .LVU127
 461 0038 1123     		movs	r3, #17
 462 003a 0493     		str	r3, [sp, #16]
 233:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 463              		.loc 1 233 5 is_stmt 1 view .LVU128
 233:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 464              		.loc 1 233 26 is_stmt 0 view .LVU129
 465 003c 0123     		movs	r3, #1
 466 003e 0593     		str	r3, [sp, #20]
 234:dev/BSP/6180A1/6180a1.c ****     //TODO we could do this faster by not using HAL delay 1ms for clk timing
 467              		.loc 1 234 5 is_stmt 1 view .LVU130
 468 0040 03A9     		add	r1, sp, #12
 469 0042 2046     		mov	r0, r4
 470 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 471              	.LVL28:
 218:dev/BSP/6180A1/6180a1.c **** 
 472              		.loc 1 218 12 is_stmt 0 view .LVU131
 473 0048 0026     		movs	r6, #0
 474 004a 1FE0     		b	.L25
 475              	.LVL29:
 476              	.L23:
 238:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(1);
 477              		.loc 1 238 13 is_stmt 1 discriminator 3 view .LVU132
 478 004c 314D     		ldr	r5, .L31+4
 479 004e 0022     		movs	r2, #0
 480 0050 4FF48071 		mov	r1, #256
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 23


 481 0054 2846     		mov	r0, r5
 482 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 483              	.LVL30:
 239:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 484              		.loc 1 239 13 discriminator 3 view .LVU133
 485 005a 0120     		movs	r0, #1
 486 005c FFF7FEFF 		bl	HAL_Delay
 487              	.LVL31:
 240:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(1);
 488              		.loc 1 240 13 discriminator 3 view .LVU134
 489 0060 0122     		movs	r2, #1
 490 0062 4FF48071 		mov	r1, #256
 491 0066 2846     		mov	r0, r5
 492 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 493              	.LVL32:
 241:dev/BSP/6180A1/6180a1.c ****         }
 494              		.loc 1 241 13 discriminator 3 view .LVU135
 495 006c 0120     		movs	r0, #1
 496 006e FFF7FEFF 		bl	HAL_Delay
 497              	.LVL33:
 237:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 498              		.loc 1 237 25 discriminator 3 view .LVU136
 237:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 499              		.loc 1 237 26 is_stmt 0 discriminator 3 view .LVU137
 500 0072 0134     		adds	r4, r4, #1
 501              	.LVL34:
 502              	.L22:
 237:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 503              		.loc 1 237 19 is_stmt 1 discriminator 1 view .LVU138
 237:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 504              		.loc 1 237 9 is_stmt 0 discriminator 1 view .LVU139
 505 0074 092C     		cmp	r4, #9
 506 0076 E9DD     		ble	.L23
 247:dev/BSP/6180A1/6180a1.c **** 
 507              		.loc 1 247 11 is_stmt 1 view .LVU140
 247:dev/BSP/6180A1/6180a1.c **** 
 508              		.loc 1 247 12 is_stmt 0 view .LVU141
 509 0078 4FF40071 		mov	r1, #512
 510 007c 2548     		ldr	r0, .L31+4
 511 007e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 512              	.LVL35:
 247:dev/BSP/6180A1/6180a1.c **** 
 513              		.loc 1 247 5 view .LVU142
 514 0082 28B9     		cbnz	r0, .L24
 247:dev/BSP/6180A1/6180a1.c **** 
 515              		.loc 1 247 62 discriminator 1 view .LVU143
 516 0084 731C     		adds	r3, r6, #1
 517              	.LVL36:
 247:dev/BSP/6180A1/6180a1.c **** 
 518              		.loc 1 247 53 discriminator 1 view .LVU144
 519 0086 062E     		cmp	r6, #6
 520 0088 02DC     		bgt	.L24
 247:dev/BSP/6180A1/6180a1.c **** 
 521              		.loc 1 247 62 view .LVU145
 522 008a 1E46     		mov	r6, r3
 523              	.LVL37:
 524              	.L25:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 24


 236:dev/BSP/6180A1/6180a1.c ****         for( i=0; i<10; i++){
 525              		.loc 1 236 5 is_stmt 1 view .LVU146
 237:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 526              		.loc 1 237 9 view .LVU147
 237:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 527              		.loc 1 237 15 is_stmt 0 view .LVU148
 528 008c 0024     		movs	r4, #0
 237:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 529              		.loc 1 237 9 view .LVU149
 530 008e F1E7     		b	.L22
 531              	.LVL38:
 532              	.L24:
 249:dev/BSP/6180A1/6180a1.c ****         __GPIOA_CLK_ENABLE();
 533              		.loc 1 249 5 is_stmt 1 view .LVU150
 249:dev/BSP/6180A1/6180a1.c ****         __GPIOA_CLK_ENABLE();
 534              		.loc 1 249 9 is_stmt 0 view .LVU151
 535 0090 4FF40071 		mov	r1, #512
 536 0094 1F48     		ldr	r0, .L31+4
 537 0096 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 538              	.LVL39:
 249:dev/BSP/6180A1/6180a1.c ****         __GPIOA_CLK_ENABLE();
 539              		.loc 1 249 7 view .LVU152
 540 009a 08B1     		cbz	r0, .L30
 267:dev/BSP/6180A1/6180a1.c **** 
 541              		.loc 1 267 1 view .LVU153
 542 009c 08B0     		add	sp, sp, #32
 543              	.LCFI8:
 544              		.cfi_remember_state
 545              		.cfi_def_cfa_offset 16
 546              		@ sp needed
 547 009e 70BD     		pop	{r4, r5, r6, pc}
 548              	.LVL40:
 549              	.L30:
 550              	.LCFI9:
 551              		.cfi_restore_state
 250:dev/BSP/6180A1/6180a1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 552              		.loc 1 250 9 is_stmt 1 view .LVU154
 553              	.LBB20:
 250:dev/BSP/6180A1/6180a1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 554              		.loc 1 250 9 view .LVU155
 250:dev/BSP/6180A1/6180a1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 555              		.loc 1 250 9 view .LVU156
 556 00a0 1B4B     		ldr	r3, .L31
 557 00a2 1A6B     		ldr	r2, [r3, #48]
 558 00a4 42F00102 		orr	r2, r2, #1
 559 00a8 1A63     		str	r2, [r3, #48]
 250:dev/BSP/6180A1/6180a1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 560              		.loc 1 250 9 view .LVU157
 561 00aa 1B6B     		ldr	r3, [r3, #48]
 562 00ac 03F00103 		and	r3, r3, #1
 563 00b0 0293     		str	r3, [sp, #8]
 250:dev/BSP/6180A1/6180a1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 564              		.loc 1 250 9 view .LVU158
 565 00b2 029B     		ldr	r3, [sp, #8]
 566              	.LBE20:
 250:dev/BSP/6180A1/6180a1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 567              		.loc 1 250 9 view .LVU159
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 25


 252:dev/BSP/6180A1/6180a1.c ****         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 568              		.loc 1 252 9 view .LVU160
 252:dev/BSP/6180A1/6180a1.c ****         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 569              		.loc 1 252 29 is_stmt 0 view .LVU161
 570 00b4 2023     		movs	r3, #32
 571 00b6 0393     		str	r3, [sp, #12]
 253:dev/BSP/6180A1/6180a1.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 572              		.loc 1 253 9 is_stmt 1 view .LVU162
 253:dev/BSP/6180A1/6180a1.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 573              		.loc 1 253 30 is_stmt 0 view .LVU163
 574 00b8 0123     		movs	r3, #1
 575 00ba 0493     		str	r3, [sp, #16]
 254:dev/BSP/6180A1/6180a1.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 576              		.loc 1 254 9 is_stmt 1 view .LVU164
 254:dev/BSP/6180A1/6180a1.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 577              		.loc 1 254 30 is_stmt 0 view .LVU165
 578 00bc 0023     		movs	r3, #0
 579 00be 0593     		str	r3, [sp, #20]
 255:dev/BSP/6180A1/6180a1.c ****         do{
 580              		.loc 1 255 9 is_stmt 1 view .LVU166
 581 00c0 03A9     		add	r1, sp, #12
 582 00c2 1548     		ldr	r0, .L31+8
 583 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 584              	.LVL41:
 585              	.L27:
 256:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 586              		.loc 1 256 9 discriminator 1 view .LVU167
 257:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33);
 587              		.loc 1 257 13 discriminator 1 view .LVU168
 588 00c8 134C     		ldr	r4, .L31+8
 589 00ca 0122     		movs	r2, #1
 590 00cc 2021     		movs	r1, #32
 591 00ce 2046     		mov	r0, r4
 592 00d0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 593              	.LVL42:
 258:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 594              		.loc 1 258 13 discriminator 1 view .LVU169
 595 00d4 2120     		movs	r0, #33
 596 00d6 FFF7FEFF 		bl	HAL_Delay
 597              	.LVL43:
 259:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33);
 598              		.loc 1 259 13 discriminator 1 view .LVU170
 599 00da 0022     		movs	r2, #0
 600 00dc 2021     		movs	r1, #32
 601 00de 2046     		mov	r0, r4
 602 00e0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 603              	.LVL44:
 260:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 604              		.loc 1 260 13 discriminator 1 view .LVU171
 605 00e4 2120     		movs	r0, #33
 606 00e6 FFF7FEFF 		bl	HAL_Delay
 607              	.LVL45:
 261:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33);
 608              		.loc 1 261 13 discriminator 1 view .LVU172
 609 00ea 0122     		movs	r2, #1
 610 00ec 2021     		movs	r1, #32
 611 00ee 2046     		mov	r0, r4
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 26


 612 00f0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 613              	.LVL46:
 262:dev/BSP/6180A1/6180a1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 614              		.loc 1 262 13 discriminator 1 view .LVU173
 615 00f4 2120     		movs	r0, #33
 616 00f6 FFF7FEFF 		bl	HAL_Delay
 617              	.LVL47:
 263:dev/BSP/6180A1/6180a1.c ****             HAL_Delay(33*20);
 618              		.loc 1 263 13 discriminator 1 view .LVU174
 619 00fa 0022     		movs	r2, #0
 620 00fc 2021     		movs	r1, #32
 621 00fe 2046     		mov	r0, r4
 622 0100 FFF7FEFF 		bl	HAL_GPIO_WritePin
 623              	.LVL48:
 264:dev/BSP/6180A1/6180a1.c ****         }while(1);
 624              		.loc 1 264 13 discriminator 1 view .LVU175
 625 0104 4FF42570 		mov	r0, #660
 626 0108 FFF7FEFF 		bl	HAL_Delay
 627              	.LVL49:
 265:dev/BSP/6180A1/6180a1.c ****     }
 628              		.loc 1 265 15 discriminator 1 view .LVU176
 629 010c DCE7     		b	.L27
 630              	.L32:
 631 010e 00BF     		.align	2
 632              	.L31:
 633 0110 00380240 		.word	1073887232
 634 0114 00040240 		.word	1073873920
 635 0118 00000240 		.word	1073872896
 636              		.cfi_endproc
 637              	.LFE151:
 639              		.section	.text._V1_DisplayString,"ax",%progbits
 640              		.align	1
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 644              		.fpu fpv5-d16
 646              	_V1_DisplayString:
 647              	.LVL50:
 648              	.LFB157:
 516:dev/BSP/6180A1/6180a1.c ****     int i;
 649              		.loc 1 516 63 view -0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 516:dev/BSP/6180A1/6180a1.c ****     int i;
 653              		.loc 1 516 63 is_stmt 0 view .LVU178
 654 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 655              	.LCFI10:
 656              		.cfi_def_cfa_offset 32
 657              		.cfi_offset 3, -32
 658              		.cfi_offset 4, -28
 659              		.cfi_offset 5, -24
 660              		.cfi_offset 6, -20
 661              		.cfi_offset 7, -16
 662              		.cfi_offset 8, -12
 663              		.cfi_offset 9, -8
 664              		.cfi_offset 14, -4
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 27


 665 0004 0546     		mov	r5, r0
 666 0006 8846     		mov	r8, r1
 517:dev/BSP/6180A1/6180a1.c ****     const char *pc;
 667              		.loc 1 517 5 is_stmt 1 view .LVU179
 518:dev/BSP/6180A1/6180a1.c ****     for( i=0, pc=str; i<4 && *pc!=0 ; i++, pc++){
 668              		.loc 1 518 5 view .LVU180
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 669              		.loc 1 519 5 view .LVU181
 670              	.LVL51:
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 671              		.loc 1 519 11 is_stmt 0 view .LVU182
 672 0008 0027     		movs	r7, #0
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 673              		.loc 1 519 5 view .LVU183
 674 000a 1FE0     		b	.L34
 675              	.LVL52:
 676              	.L39:
 522:dev/BSP/6180A1/6180a1.c ****             pc++;
 677              		.loc 1 522 13 is_stmt 1 view .LVU184
 678 000c 0120     		movs	r0, #1
 679 000e FFF7FEFF 		bl	_V1_Set7SegmentDP
 680              	.LVL53:
 523:dev/BSP/6180A1/6180a1.c ****         }
 681              		.loc 1 523 13 view .LVU185
 523:dev/BSP/6180A1/6180a1.c ****         }
 682              		.loc 1 523 15 is_stmt 0 view .LVU186
 683 0012 0135     		adds	r5, r5, #1
 684              	.LVL54:
 685              	.L35:
 526:dev/BSP/6180A1/6180a1.c ****         XNUCLEO6180XA1_WaitMilliSec(SegDelayMs);
 686              		.loc 1 526 9 is_stmt 1 discriminator 2 view .LVU187
 687 0014 144B     		ldr	r3, .L40
 688 0016 DC5D     		ldrb	r4, [r3, r7]	@ zero_extendqisi2
 689 0018 2309     		lsrs	r3, r4, #4
 690 001a 144E     		ldr	r6, .L40+4
 691 001c 06EB8326 		add	r6, r6, r3, lsl #10
 692 0020 04F00F04 		and	r4, r4, #15
 693 0024 4FF00109 		mov	r9, #1
 694 0028 09FA04F4 		lsl	r4, r9, r4
 695 002c A4B2     		uxth	r4, r4
 696 002e 0022     		movs	r2, #0
 697 0030 2146     		mov	r1, r4
 698 0032 3046     		mov	r0, r6
 699 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 700              	.LVL55:
 526:dev/BSP/6180A1/6180a1.c ****         XNUCLEO6180XA1_WaitMilliSec(SegDelayMs);
 701              		.loc 1 526 48 discriminator 2 view .LVU188
 527:dev/BSP/6180A1/6180a1.c ****         /* digit off */
 702              		.loc 1 527 9 discriminator 2 view .LVU189
 703 0038 4046     		mov	r0, r8
 704 003a FFF7FEFF 		bl	XNUCLEO6180XA1_WaitMilliSec
 705              	.LVL56:
 529:dev/BSP/6180A1/6180a1.c ****     }
 706              		.loc 1 529 9 discriminator 2 view .LVU190
 707 003e 4A46     		mov	r2, r9
 708 0040 2146     		mov	r1, r4
 709 0042 3046     		mov	r0, r6
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 28


 710 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 711              	.LVL57:
 529:dev/BSP/6180A1/6180a1.c ****     }
 712              		.loc 1 529 46 discriminator 2 view .LVU191
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 713              		.loc 1 519 39 discriminator 2 view .LVU192
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 714              		.loc 1 519 40 is_stmt 0 discriminator 2 view .LVU193
 715 0048 4F44     		add	r7, r7, r9
 716              	.LVL58:
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 717              		.loc 1 519 46 discriminator 2 view .LVU194
 718 004a 4D44     		add	r5, r5, r9
 719              	.LVL59:
 720              	.L34:
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 721              		.loc 1 519 23 is_stmt 1 discriminator 1 view .LVU195
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 722              		.loc 1 519 5 is_stmt 0 discriminator 1 view .LVU196
 723 004c 032F     		cmp	r7, #3
 724 004e 09DC     		bgt	.L33
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 725              		.loc 1 519 30 discriminator 3 view .LVU197
 726 0050 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 519:dev/BSP/6180A1/6180a1.c ****         _V1_Set7Segment( ascii_to_display_lut[(uint8_t)*pc]);
 727              		.loc 1 519 27 discriminator 3 view .LVU198
 728 0052 3BB1     		cbz	r3, .L33
 520:dev/BSP/6180A1/6180a1.c ****         if( *(pc+1)== '.'){
 729              		.loc 1 520 9 is_stmt 1 view .LVU199
 730 0054 064A     		ldr	r2, .L40+8
 731 0056 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 732 0058 FFF7FEFF 		bl	_V1_Set7Segment
 733              	.LVL60:
 521:dev/BSP/6180A1/6180a1.c ****             _V1_Set7SegmentDP(1);
 734              		.loc 1 521 9 view .LVU200
 521:dev/BSP/6180A1/6180a1.c ****             _V1_Set7SegmentDP(1);
 735              		.loc 1 521 13 is_stmt 0 view .LVU201
 736 005c 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 521:dev/BSP/6180A1/6180a1.c ****             _V1_Set7SegmentDP(1);
 737              		.loc 1 521 11 view .LVU202
 738 005e 2E2B     		cmp	r3, #46
 739 0060 D8D1     		bne	.L35
 740 0062 D3E7     		b	.L39
 741              	.L33:
 531:dev/BSP/6180A1/6180a1.c **** 
 742              		.loc 1 531 1 view .LVU203
 743 0064 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 744              	.LVL61:
 745              	.L41:
 531:dev/BSP/6180A1/6180a1.c **** 
 746              		.loc 1 531 1 view .LVU204
 747              		.align	2
 748              	.L40:
 749 0068 00000000 		.word	.LANCHOR0
 750 006c 00000240 		.word	1073872896
 751 0070 00000000 		.word	.LANCHOR2
 752              		.cfi_endproc
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 29


 753              	.LFE157:
 755              		.section	.text.XNUCLEO6180XA1_IsV2,"ax",%progbits
 756              		.align	1
 757              		.global	XNUCLEO6180XA1_IsV2
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 761              		.fpu fpv5-d16
 763              	XNUCLEO6180XA1_IsV2:
 764              	.LFB141:
 104:dev/BSP/6180A1/6180a1.c **** 		return IsV2; 
 765              		.loc 1 104 30 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		@ link register save eliminated.
 105:dev/BSP/6180A1/6180a1.c **** }
 770              		.loc 1 105 3 view .LVU206
 106:dev/BSP/6180A1/6180a1.c **** 
 771              		.loc 1 106 1 is_stmt 0 view .LVU207
 772 0000 014B     		ldr	r3, .L43
 773 0002 1868     		ldr	r0, [r3]
 774 0004 7047     		bx	lr
 775              	.L44:
 776 0006 00BF     		.align	2
 777              	.L43:
 778 0008 00000000 		.word	.LANCHOR3
 779              		.cfi_endproc
 780              	.LFE141:
 782              		.section	.text.XNUCLEO6180XA1_GPIO_Init,"ax",%progbits
 783              		.align	1
 784              		.global	XNUCLEO6180XA1_GPIO_Init
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 788              		.fpu fpv5-d16
 790              	XNUCLEO6180XA1_GPIO_Init:
 791              	.LFB146:
 152:dev/BSP/6180A1/6180a1.c **** //    this must be done after i2c init _V1_GPIO_Init();
 792              		.loc 1 152 37 is_stmt 1 view -0
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 0
 795              		@ frame_needed = 0, uses_anonymous_args = 0
 796              		@ link register save eliminated.
 154:dev/BSP/6180A1/6180a1.c **** 
 797              		.loc 1 154 1 view .LVU209
 798 0000 7047     		bx	lr
 799              		.cfi_endproc
 800              	.LFE146:
 802              		.section	.text.V2_ExpanderRd,"ax",%progbits
 803              		.align	1
 804              		.global	V2_ExpanderRd
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 808              		.fpu fpv5-d16
 810              	V2_ExpanderRd:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 30


 811              	.LVL62:
 812              	.LFB147:
 158:dev/BSP/6180A1/6180a1.c **** 
 813              		.loc 1 158 58 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 8
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 158:dev/BSP/6180A1/6180a1.c **** 
 817              		.loc 1 158 58 is_stmt 0 view .LVU211
 818 0000 30B5     		push	{r4, r5, lr}
 819              	.LCFI11:
 820              		.cfi_def_cfa_offset 12
 821              		.cfi_offset 4, -12
 822              		.cfi_offset 5, -8
 823              		.cfi_offset 14, -4
 824 0002 85B0     		sub	sp, sp, #20
 825              	.LCFI12:
 826              		.cfi_def_cfa_offset 32
 827 0004 0C46     		mov	r4, r1
 828 0006 1546     		mov	r5, r2
 160:dev/BSP/6180A1/6180a1.c ****     uint8_t RegAddr;
 829              		.loc 1 160 5 is_stmt 1 view .LVU212
 161:dev/BSP/6180A1/6180a1.c ****     RegAddr=index;
 830              		.loc 1 161 5 view .LVU213
 162:dev/BSP/6180A1/6180a1.c **** 
 831              		.loc 1 162 5 view .LVU214
 162:dev/BSP/6180A1/6180a1.c **** 
 832              		.loc 1 162 12 is_stmt 0 view .LVU215
 833 0008 8DF80F00 		strb	r0, [sp, #15]
 164:dev/BSP/6180A1/6180a1.c ****         status=HAL_I2C_Master_Transmit(_hi2c, I2cExpAddr, &RegAddr, 1, 100);
 834              		.loc 1 164 5 is_stmt 1 view .LVU216
 165:dev/BSP/6180A1/6180a1.c ****         if( status )
 835              		.loc 1 165 9 view .LVU217
 165:dev/BSP/6180A1/6180a1.c ****         if( status )
 836              		.loc 1 165 16 is_stmt 0 view .LVU218
 837 000c 6423     		movs	r3, #100
 838 000e 0093     		str	r3, [sp]
 839 0010 0123     		movs	r3, #1
 840 0012 0DF10F02 		add	r2, sp, #15
 841              	.LVL63:
 165:dev/BSP/6180A1/6180a1.c ****         if( status )
 842              		.loc 1 165 16 view .LVU219
 843 0016 8421     		movs	r1, #132
 844              	.LVL64:
 165:dev/BSP/6180A1/6180a1.c ****         if( status )
 845              		.loc 1 165 16 view .LVU220
 846 0018 0948     		ldr	r0, .L50
 847              	.LVL65:
 165:dev/BSP/6180A1/6180a1.c ****         if( status )
 848              		.loc 1 165 16 view .LVU221
 849 001a 0068     		ldr	r0, [r0]
 850 001c FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 851              	.LVL66:
 166:dev/BSP/6180A1/6180a1.c ****             break;
 852              		.loc 1 166 9 is_stmt 1 view .LVU222
 166:dev/BSP/6180A1/6180a1.c ****             break;
 853              		.loc 1 166 11 is_stmt 0 view .LVU223
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 31


 854 0020 08B1     		cbz	r0, .L49
 855              	.LVL67:
 856              	.L46:
 171:dev/BSP/6180A1/6180a1.c **** 
 857              		.loc 1 171 1 view .LVU224
 858 0022 05B0     		add	sp, sp, #20
 859              	.LCFI13:
 860              		.cfi_remember_state
 861              		.cfi_def_cfa_offset 12
 862              		@ sp needed
 863 0024 30BD     		pop	{r4, r5, pc}
 864              	.LVL68:
 865              	.L49:
 866              	.LCFI14:
 867              		.cfi_restore_state
 168:dev/BSP/6180A1/6180a1.c ****     }while(0);
 868              		.loc 1 168 9 is_stmt 1 view .LVU225
 168:dev/BSP/6180A1/6180a1.c ****     }while(0);
 869              		.loc 1 168 79 is_stmt 0 view .LVU226
 870 0026 6423     		movs	r3, #100
 871 0028 03FB05F3 		mul	r3, r3, r5
 168:dev/BSP/6180A1/6180a1.c ****     }while(0);
 872              		.loc 1 168 17 view .LVU227
 873 002c 0093     		str	r3, [sp]
 874 002e ABB2     		uxth	r3, r5
 875 0030 2246     		mov	r2, r4
 876 0032 8421     		movs	r1, #132
 877 0034 0248     		ldr	r0, .L50
 878 0036 0068     		ldr	r0, [r0]
 879 0038 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 880              	.LVL69:
 169:dev/BSP/6180A1/6180a1.c ****     return status;
 881              		.loc 1 169 11 is_stmt 1 view .LVU228
 170:dev/BSP/6180A1/6180a1.c **** }
 882              		.loc 1 170 5 view .LVU229
 170:dev/BSP/6180A1/6180a1.c **** }
 883              		.loc 1 170 12 is_stmt 0 view .LVU230
 884 003c F1E7     		b	.L46
 885              	.L51:
 886 003e 00BF     		.align	2
 887              	.L50:
 888 0040 00000000 		.word	_hi2c
 889              		.cfi_endproc
 890              	.LFE147:
 892              		.section	.text._V2_GetSwicth,"ax",%progbits
 893              		.align	1
 894              		.syntax unified
 895              		.thumb
 896              		.thumb_func
 897              		.fpu fpv5-d16
 899              	_V2_GetSwicth:
 900              	.LFB150:
 200:dev/BSP/6180A1/6180a1.c ****     int status;
 901              		.loc 1 200 20 is_stmt 1 view -0
 902              		.cfi_startproc
 903              		@ args = 0, pretend = 0, frame = 8
 904              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 32


 905 0000 00B5     		push	{lr}
 906              	.LCFI15:
 907              		.cfi_def_cfa_offset 4
 908              		.cfi_offset 14, -4
 909 0002 83B0     		sub	sp, sp, #12
 910              	.LCFI16:
 911              		.cfi_def_cfa_offset 16
 201:dev/BSP/6180A1/6180a1.c ****     uint16_t Value;
 912              		.loc 1 201 5 view .LVU232
 202:dev/BSP/6180A1/6180a1.c ****     status=V2_ExpanderRd(GPMR, (uint8_t*)&Value,2);
 913              		.loc 1 202 5 view .LVU233
 203:dev/BSP/6180A1/6180a1.c **** 
 914              		.loc 1 203 5 view .LVU234
 203:dev/BSP/6180A1/6180a1.c **** 
 915              		.loc 1 203 12 is_stmt 0 view .LVU235
 916 0004 0222     		movs	r2, #2
 917 0006 0DF10601 		add	r1, sp, #6
 918 000a 1020     		movs	r0, #16
 919 000c FFF7FEFF 		bl	V2_ExpanderRd
 920              	.LVL70:
 205:dev/BSP/6180A1/6180a1.c ****         Value&=V2_DISP_SEL;
 921              		.loc 1 205 5 is_stmt 1 view .LVU236
 205:dev/BSP/6180A1/6180a1.c ****         Value&=V2_DISP_SEL;
 922              		.loc 1 205 7 is_stmt 0 view .LVU237
 923 0010 50B9     		cbnz	r0, .L53
 206:dev/BSP/6180A1/6180a1.c ****     }
 924              		.loc 1 206 9 is_stmt 1 view .LVU238
 206:dev/BSP/6180A1/6180a1.c ****     }
 925              		.loc 1 206 14 is_stmt 0 view .LVU239
 926 0012 BDF80630 		ldrh	r3, [sp, #6]
 927 0016 03F40063 		and	r3, r3, #2048
 928 001a ADF80630 		strh	r3, [sp, #6]	@ movhi
 929              	.L54:
 213:dev/BSP/6180A1/6180a1.c **** }
 930              		.loc 1 213 5 is_stmt 1 view .LVU240
 214:dev/BSP/6180A1/6180a1.c **** 
 931              		.loc 1 214 1 is_stmt 0 view .LVU241
 932 001e BDF80600 		ldrh	r0, [sp, #6]
 933              	.LVL71:
 214:dev/BSP/6180A1/6180a1.c **** 
 934              		.loc 1 214 1 view .LVU242
 935 0022 03B0     		add	sp, sp, #12
 936              	.LCFI17:
 937              		.cfi_remember_state
 938              		.cfi_def_cfa_offset 4
 939              		@ sp needed
 940 0024 5DF804FB 		ldr	pc, [sp], #4
 941              	.LVL72:
 942              	.L53:
 943              	.LCFI18:
 944              		.cfi_restore_state
 210:dev/BSP/6180A1/6180a1.c ****         Value=0;
 945              		.loc 1 210 9 is_stmt 1 view .LVU243
 210:dev/BSP/6180A1/6180a1.c ****         Value=0;
 946              		.loc 1 210 13 is_stmt 0 view .LVU244
 947 0028 034A     		ldr	r2, .L56
 948 002a 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 33


 949 002c 0133     		adds	r3, r3, #1
 950 002e 1360     		str	r3, [r2]
 211:dev/BSP/6180A1/6180a1.c ****     }
 951              		.loc 1 211 9 is_stmt 1 view .LVU245
 211:dev/BSP/6180A1/6180a1.c ****     }
 952              		.loc 1 211 14 is_stmt 0 view .LVU246
 953 0030 0023     		movs	r3, #0
 954 0032 ADF80630 		strh	r3, [sp, #6]	@ movhi
 955 0036 F2E7     		b	.L54
 956              	.L57:
 957              		.align	2
 958              	.L56:
 959 0038 00000000 		.word	.LANCHOR4
 960              		.cfi_endproc
 961              	.LFE150:
 963              		.section	.text.XNUCLEO6180XA1_GetSwitch,"ax",%progbits
 964              		.align	1
 965              		.global	XNUCLEO6180XA1_GetSwitch
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 969              		.fpu fpv5-d16
 971              	XNUCLEO6180XA1_GetSwitch:
 972              	.LFB145:
 141:dev/BSP/6180A1/6180a1.c ****     GPIO_PinState state ;
 973              		.loc 1 141 35 is_stmt 1 view -0
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 0
 976              		@ frame_needed = 0, uses_anonymous_args = 0
 977 0000 08B5     		push	{r3, lr}
 978              	.LCFI19:
 979              		.cfi_def_cfa_offset 8
 980              		.cfi_offset 3, -8
 981              		.cfi_offset 14, -4
 142:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 982              		.loc 1 142 5 view .LVU248
 143:dev/BSP/6180A1/6180a1.c ****         state = HAL_GPIO_ReadPin(V1_CHIP_SWITCH_PORT, V1_CHIP_SWITCH_PIN);
 983              		.loc 1 143 5 view .LVU249
 143:dev/BSP/6180A1/6180a1.c ****         state = HAL_GPIO_ReadPin(V1_CHIP_SWITCH_PORT, V1_CHIP_SWITCH_PIN);
 984              		.loc 1 143 9 is_stmt 0 view .LVU250
 985 0002 074B     		ldr	r3, .L62
 986 0004 1B68     		ldr	r3, [r3]
 143:dev/BSP/6180A1/6180a1.c ****         state = HAL_GPIO_ReadPin(V1_CHIP_SWITCH_PORT, V1_CHIP_SWITCH_PIN);
 987              		.loc 1 143 7 view .LVU251
 988 0006 23B9     		cbnz	r3, .L59
 144:dev/BSP/6180A1/6180a1.c ****     else{
 989              		.loc 1 144 9 is_stmt 1 view .LVU252
 144:dev/BSP/6180A1/6180a1.c ****     else{
 990              		.loc 1 144 17 is_stmt 0 view .LVU253
 991 0008 8021     		movs	r1, #128
 992 000a 0648     		ldr	r0, .L62+4
 993 000c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 994              	.LVL73:
 995              	.L60:
 148:dev/BSP/6180A1/6180a1.c **** }
 996              		.loc 1 148 5 is_stmt 1 view .LVU254
 149:dev/BSP/6180A1/6180a1.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 34


 997              		.loc 1 149 1 is_stmt 0 view .LVU255
 998 0010 08BD     		pop	{r3, pc}
 999              	.LVL74:
 1000              	.L59:
 146:dev/BSP/6180A1/6180a1.c ****     }
 1001              		.loc 1 146 9 is_stmt 1 view .LVU256
 146:dev/BSP/6180A1/6180a1.c ****     }
 1002              		.loc 1 146 16 is_stmt 0 view .LVU257
 1003 0012 FFF7FEFF 		bl	_V2_GetSwicth
 1004              	.LVL75:
 146:dev/BSP/6180A1/6180a1.c ****     }
 1005              		.loc 1 146 47 view .LVU258
 1006 0016 0038     		subs	r0, r0, #0
 1007 0018 18BF     		it	ne
 1008 001a 0120     		movne	r0, #1
 1009              	.LVL76:
 146:dev/BSP/6180A1/6180a1.c ****     }
 1010              		.loc 1 146 47 view .LVU259
 1011 001c F8E7     		b	.L60
 1012              	.L63:
 1013 001e 00BF     		.align	2
 1014              	.L62:
 1015 0020 00000000 		.word	.LANCHOR3
 1016 0024 00000240 		.word	1073872896
 1017              		.cfi_endproc
 1018              	.LFE145:
 1020              		.section	.text.V2_ExpanderWR,"ax",%progbits
 1021              		.align	1
 1022              		.global	V2_ExpanderWR
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1026              		.fpu fpv5-d16
 1028              	V2_ExpanderWR:
 1029              	.LVL77:
 1030              	.LFB148:
 173:dev/BSP/6180A1/6180a1.c **** 
 1031              		.loc 1 173 58 is_stmt 1 view -0
 1032              		.cfi_startproc
 1033              		@ args = 0, pretend = 0, frame = 16
 1034              		@ frame_needed = 0, uses_anonymous_args = 0
 173:dev/BSP/6180A1/6180a1.c **** 
 1035              		.loc 1 173 58 is_stmt 0 view .LVU261
 1036 0000 10B5     		push	{r4, lr}
 1037              	.LCFI20:
 1038              		.cfi_def_cfa_offset 8
 1039              		.cfi_offset 4, -8
 1040              		.cfi_offset 14, -4
 1041 0002 86B0     		sub	sp, sp, #24
 1042              	.LCFI21:
 1043              		.cfi_def_cfa_offset 32
 1044 0004 1446     		mov	r4, r2
 175:dev/BSP/6180A1/6180a1.c ****     uint8_t RegAddr[0x10];
 1045              		.loc 1 175 5 is_stmt 1 view .LVU262
 176:dev/BSP/6180A1/6180a1.c ****     RegAddr[0]=index;
 1046              		.loc 1 176 5 view .LVU263
 177:dev/BSP/6180A1/6180a1.c ****     memcpy(RegAddr+1, data, n_data);
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 35


 1047              		.loc 1 177 5 view .LVU264
 177:dev/BSP/6180A1/6180a1.c ****     memcpy(RegAddr+1, data, n_data);
 1048              		.loc 1 177 15 is_stmt 0 view .LVU265
 1049 0006 8DF80800 		strb	r0, [sp, #8]
 178:dev/BSP/6180A1/6180a1.c ****     status=HAL_I2C_Master_Transmit(_hi2c, I2cExpAddr, RegAddr, n_data+1, 100);
 1050              		.loc 1 178 5 is_stmt 1 view .LVU266
 1051 000a 0DF10900 		add	r0, sp, #9
 1052              	.LVL78:
 178:dev/BSP/6180A1/6180a1.c ****     status=HAL_I2C_Master_Transmit(_hi2c, I2cExpAddr, RegAddr, n_data+1, 100);
 1053              		.loc 1 178 5 is_stmt 0 view .LVU267
 1054 000e FFF7FEFF 		bl	memcpy
 1055              	.LVL79:
 179:dev/BSP/6180A1/6180a1.c ****     return status;
 1056              		.loc 1 179 5 is_stmt 1 view .LVU268
 179:dev/BSP/6180A1/6180a1.c ****     return status;
 1057              		.loc 1 179 12 is_stmt 0 view .LVU269
 1058 0012 631C     		adds	r3, r4, #1
 1059 0014 6422     		movs	r2, #100
 1060 0016 0092     		str	r2, [sp]
 1061 0018 9BB2     		uxth	r3, r3
 1062 001a 02AA     		add	r2, sp, #8
 1063 001c 8421     		movs	r1, #132
 1064 001e 0348     		ldr	r0, .L66
 1065 0020 0068     		ldr	r0, [r0]
 1066 0022 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1067              	.LVL80:
 180:dev/BSP/6180A1/6180a1.c **** }
 1068              		.loc 1 180 5 is_stmt 1 view .LVU270
 181:dev/BSP/6180A1/6180a1.c **** 
 1069              		.loc 1 181 1 is_stmt 0 view .LVU271
 1070 0026 06B0     		add	sp, sp, #24
 1071              	.LCFI22:
 1072              		.cfi_def_cfa_offset 8
 1073              		@ sp needed
 1074 0028 10BD     		pop	{r4, pc}
 1075              	.LVL81:
 1076              	.L67:
 181:dev/BSP/6180A1/6180a1.c **** 
 1077              		.loc 1 181 1 view .LVU272
 1078 002a 00BF     		.align	2
 1079              	.L66:
 1080 002c 00000000 		.word	_hi2c
 1081              		.cfi_endproc
 1082              	.LFE148:
 1084              		.section	.text._V2_SetChipEn,"ax",%progbits
 1085              		.align	1
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu fpv5-d16
 1091              	_V2_SetChipEn:
 1092              	.LVL82:
 1093              	.LFB149:
 189:dev/BSP/6180A1/6180a1.c ****     //int mask = V2_CHIPEN << No;
 1094              		.loc 1 189 47 is_stmt 1 view -0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 36


 1097              		@ frame_needed = 0, uses_anonymous_args = 0
 189:dev/BSP/6180A1/6180a1.c ****     //int mask = V2_CHIPEN << No;
 1098              		.loc 1 189 47 is_stmt 0 view .LVU274
 1099 0000 08B5     		push	{r3, lr}
 1100              	.LCFI23:
 1101              		.cfi_def_cfa_offset 8
 1102              		.cfi_offset 3, -8
 1103              		.cfi_offset 14, -4
 191:dev/BSP/6180A1/6180a1.c ****     if( state)
 1104              		.loc 1 191 5 is_stmt 1 view .LVU275
 191:dev/BSP/6180A1/6180a1.c ****     if( state)
 1105              		.loc 1 191 38 is_stmt 0 view .LVU276
 1106 0002 0328     		cmp	r0, #3
 1107 0004 09D0     		beq	.L72
 191:dev/BSP/6180A1/6180a1.c ****     if( state)
 1108              		.loc 1 191 63 discriminator 1 view .LVU277
 1109 0006 0228     		cmp	r0, #2
 1110 0008 14D0     		beq	.L73
 191:dev/BSP/6180A1/6180a1.c ****     if( state)
 1111              		.loc 1 191 88 discriminator 3 view .LVU278
 1112 000a 0128     		cmp	r0, #1
 1113 000c 02D0     		beq	.L76
 191:dev/BSP/6180A1/6180a1.c ****     if( state)
 1114              		.loc 1 191 88 view .LVU279
 1115 000e 4FF48053 		mov	r3, #4096
 1116 0012 04E0     		b	.L69
 1117              	.L76:
 1118 0014 4FF48043 		mov	r3, #16384
 1119 0018 01E0     		b	.L69
 1120              	.L72:
 191:dev/BSP/6180A1/6180a1.c ****     if( state)
 1121              		.loc 1 191 38 view .LVU280
 1122 001a 4FF40043 		mov	r3, #32768
 1123              	.L69:
 1124              	.LVL83:
 192:dev/BSP/6180A1/6180a1.c ****         _V2PadVal|=mask ;
 1125              		.loc 1 192 5 is_stmt 1 discriminator 12 view .LVU281
 192:dev/BSP/6180A1/6180a1.c ****         _V2PadVal|=mask ;
 1126              		.loc 1 192 7 is_stmt 0 discriminator 12 view .LVU282
 1127 001e 61B1     		cbz	r1, .L70
 193:dev/BSP/6180A1/6180a1.c ****     else
 1128              		.loc 1 193 9 is_stmt 1 view .LVU283
 193:dev/BSP/6180A1/6180a1.c ****     else
 1129              		.loc 1 193 18 is_stmt 0 view .LVU284
 1130 0020 094A     		ldr	r2, .L77
 1131 0022 1188     		ldrh	r1, [r2]
 1132              	.LVL84:
 193:dev/BSP/6180A1/6180a1.c ****     else
 1133              		.loc 1 193 18 view .LVU285
 1134 0024 0B43     		orrs	r3, r3, r1
 1135              	.LVL85:
 193:dev/BSP/6180A1/6180a1.c ****     else
 1136              		.loc 1 193 18 view .LVU286
 1137 0026 1380     		strh	r3, [r2]	@ movhi
 1138              	.L71:
 197:dev/BSP/6180A1/6180a1.c **** }
 1139              		.loc 1 197 5 is_stmt 1 view .LVU287
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 37


 1140 0028 0222     		movs	r2, #2
 1141 002a 0749     		ldr	r1, .L77
 1142 002c 1220     		movs	r0, #18
 1143              	.LVL86:
 197:dev/BSP/6180A1/6180a1.c **** }
 1144              		.loc 1 197 5 is_stmt 0 view .LVU288
 1145 002e FFF7FEFF 		bl	V2_ExpanderWR
 1146              	.LVL87:
 198:dev/BSP/6180A1/6180a1.c **** 
 1147              		.loc 1 198 1 view .LVU289
 1148 0032 08BD     		pop	{r3, pc}
 1149              	.LVL88:
 1150              	.L73:
 191:dev/BSP/6180A1/6180a1.c ****     if( state)
 1151              		.loc 1 191 63 view .LVU290
 1152 0034 4FF40053 		mov	r3, #8192
 1153 0038 F1E7     		b	.L69
 1154              	.LVL89:
 1155              	.L70:
 195:dev/BSP/6180A1/6180a1.c **** 
 1156              		.loc 1 195 9 is_stmt 1 view .LVU291
 195:dev/BSP/6180A1/6180a1.c **** 
 1157              		.loc 1 195 18 is_stmt 0 view .LVU292
 1158 003a 0349     		ldr	r1, .L77
 1159              	.LVL90:
 195:dev/BSP/6180A1/6180a1.c **** 
 1160              		.loc 1 195 18 view .LVU293
 1161 003c 0A88     		ldrh	r2, [r1]
 1162 003e 22EA0303 		bic	r3, r2, r3
 1163              	.LVL91:
 195:dev/BSP/6180A1/6180a1.c **** 
 1164              		.loc 1 195 18 view .LVU294
 1165 0042 0B80     		strh	r3, [r1]	@ movhi
 1166 0044 F0E7     		b	.L71
 1167              	.L78:
 1168 0046 00BF     		.align	2
 1169              	.L77:
 1170 0048 00000000 		.word	_V2PadVal
 1171              		.cfi_endproc
 1172              	.LFE149:
 1174              		.section	.text.XNUCLEO6180XA1_Reset,"ax",%progbits
 1175              		.align	1
 1176              		.global	XNUCLEO6180XA1_Reset
 1177              		.syntax unified
 1178              		.thumb
 1179              		.thumb_func
 1180              		.fpu fpv5-d16
 1182              	XNUCLEO6180XA1_Reset:
 1183              	.LVL92:
 1184              	.LFB143:
 118:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 1185              		.loc 1 118 37 is_stmt 1 view -0
 1186              		.cfi_startproc
 1187              		@ args = 0, pretend = 0, frame = 0
 1188              		@ frame_needed = 0, uses_anonymous_args = 0
 118:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 1189              		.loc 1 118 37 is_stmt 0 view .LVU296
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 38


 1190 0000 08B5     		push	{r3, lr}
 1191              	.LCFI24:
 1192              		.cfi_def_cfa_offset 8
 1193              		.cfi_offset 3, -8
 1194              		.cfi_offset 14, -4
 1195 0002 0146     		mov	r1, r0
 119:dev/BSP/6180A1/6180a1.c ****         HAL_GPIO_WritePin(V1_CHIP_ENABLE_PORT, V1_CHIP_ENABLE_PIN , (GPIO_PinState)state);
 1196              		.loc 1 119 5 is_stmt 1 view .LVU297
 119:dev/BSP/6180A1/6180a1.c ****         HAL_GPIO_WritePin(V1_CHIP_ENABLE_PORT, V1_CHIP_ENABLE_PIN , (GPIO_PinState)state);
 1197              		.loc 1 119 9 is_stmt 0 view .LVU298
 1198 0004 064B     		ldr	r3, .L83
 1199 0006 1B68     		ldr	r3, [r3]
 119:dev/BSP/6180A1/6180a1.c ****         HAL_GPIO_WritePin(V1_CHIP_ENABLE_PORT, V1_CHIP_ENABLE_PIN , (GPIO_PinState)state);
 1200              		.loc 1 119 7 view .LVU299
 1201 0008 2BB9     		cbnz	r3, .L80
 120:dev/BSP/6180A1/6180a1.c ****     else{
 1202              		.loc 1 120 9 is_stmt 1 view .LVU300
 1203 000a C2B2     		uxtb	r2, r0
 1204 000c 2021     		movs	r1, #32
 1205 000e 0548     		ldr	r0, .L83+4
 1206              	.LVL93:
 120:dev/BSP/6180A1/6180a1.c ****     else{
 1207              		.loc 1 120 9 is_stmt 0 view .LVU301
 1208 0010 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1209              	.LVL94:
 1210              	.L79:
 124:dev/BSP/6180A1/6180a1.c **** 
 1211              		.loc 1 124 1 view .LVU302
 1212 0014 08BD     		pop	{r3, pc}
 1213              	.LVL95:
 1214              	.L80:
 122:dev/BSP/6180A1/6180a1.c ****     }
 1215              		.loc 1 122 9 is_stmt 1 view .LVU303
 1216 0016 0020     		movs	r0, #0
 1217              	.LVL96:
 122:dev/BSP/6180A1/6180a1.c ****     }
 1218              		.loc 1 122 9 is_stmt 0 view .LVU304
 1219 0018 FFF7FEFF 		bl	_V2_SetChipEn
 1220              	.LVL97:
 124:dev/BSP/6180A1/6180a1.c **** 
 1221              		.loc 1 124 1 view .LVU305
 1222 001c FAE7     		b	.L79
 1223              	.L84:
 1224 001e 00BF     		.align	2
 1225              	.L83:
 1226 0020 00000000 		.word	.LANCHOR3
 1227 0024 00000240 		.word	1073872896
 1228              		.cfi_endproc
 1229              	.LFE143:
 1231              		.section	.text.XNUCLEO6180XA1_ResetId,"ax",%progbits
 1232              		.align	1
 1233              		.global	XNUCLEO6180XA1_ResetId
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1237              		.fpu fpv5-d16
 1239              	XNUCLEO6180XA1_ResetId:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 39


 1240              	.LVL98:
 1241              	.LFB144:
 128:dev/BSP/6180A1/6180a1.c ****     int status;
 1242              		.loc 1 128 1 is_stmt 1 view -0
 1243              		.cfi_startproc
 1244              		@ args = 0, pretend = 0, frame = 0
 1245              		@ frame_needed = 0, uses_anonymous_args = 0
 129:dev/BSP/6180A1/6180a1.c ****     if( IsV2 && id>=0 && id<4){
 1246              		.loc 1 129 5 view .LVU307
 130:dev/BSP/6180A1/6180a1.c ****         _V2_SetChipEn(id, state);
 1247              		.loc 1 130 5 view .LVU308
 130:dev/BSP/6180A1/6180a1.c ****         _V2_SetChipEn(id, state);
 1248              		.loc 1 130 9 is_stmt 0 view .LVU309
 1249 0000 094A     		ldr	r2, .L93
 1250 0002 1268     		ldr	r2, [r2]
 130:dev/BSP/6180A1/6180a1.c ****         _V2_SetChipEn(id, state);
 1251              		.loc 1 130 7 view .LVU310
 1252 0004 4AB1     		cbz	r2, .L87
 128:dev/BSP/6180A1/6180a1.c ****     int status;
 1253              		.loc 1 128 1 discriminator 1 view .LVU311
 1254 0006 08B5     		push	{r3, lr}
 1255              	.LCFI25:
 1256              		.cfi_def_cfa_offset 8
 1257              		.cfi_offset 3, -8
 1258              		.cfi_offset 14, -4
 1259 0008 0346     		mov	r3, r0
 1260 000a 0846     		mov	r0, r1
 1261              	.LVL99:
 130:dev/BSP/6180A1/6180a1.c ****         _V2_SetChipEn(id, state);
 1262              		.loc 1 130 23 discriminator 1 view .LVU312
 1263 000c 0329     		cmp	r1, #3
 1264 000e 07D8     		bhi	.L88
 131:dev/BSP/6180A1/6180a1.c ****         status=0;
 1265              		.loc 1 131 9 is_stmt 1 view .LVU313
 1266 0010 1946     		mov	r1, r3
 1267              	.LVL100:
 131:dev/BSP/6180A1/6180a1.c ****         status=0;
 1268              		.loc 1 131 9 is_stmt 0 view .LVU314
 1269 0012 FFF7FEFF 		bl	_V2_SetChipEn
 1270              	.LVL101:
 132:dev/BSP/6180A1/6180a1.c ****     }
 1271              		.loc 1 132 9 is_stmt 1 view .LVU315
 132:dev/BSP/6180A1/6180a1.c ****     }
 1272              		.loc 1 132 15 is_stmt 0 view .LVU316
 1273 0016 0020     		movs	r0, #0
 1274              	.LVL102:
 1275              	.L85:
 139:dev/BSP/6180A1/6180a1.c **** 
 1276              		.loc 1 139 1 view .LVU317
 1277 0018 08BD     		pop	{r3, pc}
 1278              	.LVL103:
 1279              	.L87:
 1280              	.LCFI26:
 1281              		.cfi_def_cfa_offset 0
 1282              		.cfi_restore 3
 1283              		.cfi_restore 14
 136:dev/BSP/6180A1/6180a1.c ****     }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 40


 1284              		.loc 1 136 15 view .LVU318
 1285 001a 4FF0FF30 		mov	r0, #-1
 1286              	.LVL104:
 139:dev/BSP/6180A1/6180a1.c **** 
 1287              		.loc 1 139 1 view .LVU319
 1288 001e 7047     		bx	lr
 1289              	.LVL105:
 1290              	.L88:
 1291              	.LCFI27:
 1292              		.cfi_def_cfa_offset 8
 1293              		.cfi_offset 3, -8
 1294              		.cfi_offset 14, -4
 136:dev/BSP/6180A1/6180a1.c ****     }
 1295              		.loc 1 136 15 view .LVU320
 1296 0020 4FF0FF30 		mov	r0, #-1
 1297              	.LVL106:
 138:dev/BSP/6180A1/6180a1.c **** }
 1298              		.loc 1 138 5 is_stmt 1 view .LVU321
 138:dev/BSP/6180A1/6180a1.c **** }
 1299              		.loc 1 138 12 is_stmt 0 view .LVU322
 1300 0024 F8E7     		b	.L85
 1301              	.L94:
 1302 0026 00BF     		.align	2
 1303              	.L93:
 1304 0028 00000000 		.word	.LANCHOR3
 1305              		.cfi_endproc
 1306              	.LFE144:
 1308              		.section	.text._V2_DisplayOff,"ax",%progbits
 1309              		.align	1
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
 1313              		.fpu fpv5-d16
 1315              	_V2_DisplayOff:
 1316              	.LFB163:
 653:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= (V2_D1|V2_D2|V2_D3| V2_D4); /* segment en off */
 1317              		.loc 1 653 30 is_stmt 1 view -0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321 0000 08B5     		push	{r3, lr}
 1322              	.LCFI28:
 1323              		.cfi_def_cfa_offset 8
 1324              		.cfi_offset 3, -8
 1325              		.cfi_offset 14, -4
 654:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal, 2);
 1326              		.loc 1 654 5 view .LVU324
 654:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal, 2);
 1327              		.loc 1 654 15 is_stmt 0 view .LVU325
 1328 0002 0549     		ldr	r1, .L97
 1329 0004 0B88     		ldrh	r3, [r1]
 1330 0006 43F4F063 		orr	r3, r3, #1920
 1331 000a 0B80     		strh	r3, [r1]	@ movhi
 655:dev/BSP/6180A1/6180a1.c **** }
 1332              		.loc 1 655 5 is_stmt 1 view .LVU326
 1333 000c 0222     		movs	r2, #2
 1334 000e 1220     		movs	r0, #18
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 41


 1335 0010 FFF7FEFF 		bl	V2_ExpanderWR
 1336              	.LVL107:
 656:dev/BSP/6180A1/6180a1.c **** 
 1337              		.loc 1 656 1 is_stmt 0 view .LVU327
 1338 0014 08BD     		pop	{r3, pc}
 1339              	.L98:
 1340 0016 00BF     		.align	2
 1341              	.L97:
 1342 0018 00000000 		.word	_V2PadVal
 1343              		.cfi_endproc
 1344              	.LFE163:
 1346              		.section	.text._V2_GPIO_Init,"ax",%progbits
 1347              		.align	1
 1348              		.syntax unified
 1349              		.thumb
 1350              		.thumb_func
 1351              		.fpu fpv5-d16
 1353              	_V2_GPIO_Init:
 1354              	.LFB162:
 624:dev/BSP/6180A1/6180a1.c ****     uint16_t PadDir;
 1355              		.loc 1 624 28 is_stmt 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 32
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359 0000 30B5     		push	{r4, r5, lr}
 1360              	.LCFI29:
 1361              		.cfi_def_cfa_offset 12
 1362              		.cfi_offset 4, -12
 1363              		.cfi_offset 5, -8
 1364              		.cfi_offset 14, -4
 1365 0002 89B0     		sub	sp, sp, #36
 1366              	.LCFI30:
 1367              		.cfi_def_cfa_offset 48
 625:dev/BSP/6180A1/6180a1.c **** 
 1368              		.loc 1 625 5 view .LVU329
 627:dev/BSP/6180A1/6180a1.c **** 
 1369              		.loc 1 627 5 view .LVU330
 629:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 1370              		.loc 1 629 5 view .LVU331
 1371              	.LBB21:
 629:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 1372              		.loc 1 629 5 view .LVU332
 629:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 1373              		.loc 1 629 5 view .LVU333
 1374 0004 194B     		ldr	r3, .L101
 1375 0006 1A6B     		ldr	r2, [r3, #48]
 1376 0008 42F00102 		orr	r2, r2, #1
 1377 000c 1A63     		str	r2, [r3, #48]
 629:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 1378              		.loc 1 629 5 view .LVU334
 1379 000e 1A6B     		ldr	r2, [r3, #48]
 1380 0010 02F00102 		and	r2, r2, #1
 1381 0014 0092     		str	r2, [sp]
 629:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 1382              		.loc 1 629 5 view .LVU335
 1383 0016 009A     		ldr	r2, [sp]
 1384              	.LBE21:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 42


 629:dev/BSP/6180A1/6180a1.c ****     __GPIOB_CLK_ENABLE();
 1385              		.loc 1 629 5 view .LVU336
 630:dev/BSP/6180A1/6180a1.c ****     
 1386              		.loc 1 630 5 view .LVU337
 1387              	.LBB22:
 630:dev/BSP/6180A1/6180a1.c ****     
 1388              		.loc 1 630 5 view .LVU338
 630:dev/BSP/6180A1/6180a1.c ****     
 1389              		.loc 1 630 5 view .LVU339
 1390 0018 1A6B     		ldr	r2, [r3, #48]
 1391 001a 42F00202 		orr	r2, r2, #2
 1392 001e 1A63     		str	r2, [r3, #48]
 630:dev/BSP/6180A1/6180a1.c ****     
 1393              		.loc 1 630 5 view .LVU340
 1394 0020 1B6B     		ldr	r3, [r3, #48]
 1395 0022 03F00203 		and	r3, r3, #2
 1396 0026 0193     		str	r3, [sp, #4]
 630:dev/BSP/6180A1/6180a1.c ****     
 1397              		.loc 1 630 5 view .LVU341
 1398 0028 019B     		ldr	r3, [sp, #4]
 1399              	.LBE22:
 630:dev/BSP/6180A1/6180a1.c ****     
 1400              		.loc 1 630 5 view .LVU342
 633:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1401              		.loc 1 633 5 view .LVU343
 633:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1402              		.loc 1 633 25 is_stmt 0 view .LVU344
 1403 002a 4FF48663 		mov	r3, #1072
 1404 002e 0293     		str	r3, [sp, #8]
 634:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1405              		.loc 1 634 5 is_stmt 1 view .LVU345
 634:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1406              		.loc 1 634 26 is_stmt 0 view .LVU346
 1407 0030 0F4D     		ldr	r5, .L101+4
 1408 0032 0395     		str	r5, [sp, #12]
 635:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1409              		.loc 1 635 5 is_stmt 1 view .LVU347
 635:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1410              		.loc 1 635 26 is_stmt 0 view .LVU348
 1411 0034 0024     		movs	r4, #0
 1412 0036 0494     		str	r4, [sp, #16]
 636:dev/BSP/6180A1/6180a1.c **** 
 1413              		.loc 1 636 5 is_stmt 1 view .LVU349
 1414 0038 02A9     		add	r1, sp, #8
 1415 003a 0E48     		ldr	r0, .L101+8
 1416 003c FFF7FEFF 		bl	HAL_GPIO_Init
 1417              	.LVL108:
 640:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1418              		.loc 1 640 5 view .LVU350
 640:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1419              		.loc 1 640 25 is_stmt 0 view .LVU351
 1420 0040 0123     		movs	r3, #1
 1421 0042 0293     		str	r3, [sp, #8]
 641:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1422              		.loc 1 641 5 is_stmt 1 view .LVU352
 641:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1423              		.loc 1 641 26 is_stmt 0 view .LVU353
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 43


 1424 0044 0395     		str	r5, [sp, #12]
 642:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1425              		.loc 1 642 5 is_stmt 1 view .LVU354
 642:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1426              		.loc 1 642 26 is_stmt 0 view .LVU355
 1427 0046 0494     		str	r4, [sp, #16]
 643:dev/BSP/6180A1/6180a1.c **** 
 1428              		.loc 1 643 5 is_stmt 1 view .LVU356
 1429 0048 02A9     		add	r1, sp, #8
 1430 004a 0B48     		ldr	r0, .L101+12
 1431 004c FFF7FEFF 		bl	HAL_GPIO_Init
 1432              	.LVL109:
 646:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPDR, (uint8_t*)&PadDir, 2);
 1433              		.loc 1 646 5 view .LVU357
 646:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPDR, (uint8_t*)&PadDir, 2);
 1434              		.loc 1 646 11 is_stmt 0 view .LVU358
 1435 0050 4FF2FF73 		movw	r3, #63487
 1436 0054 ADF81E30 		strh	r3, [sp, #30]	@ movhi
 647:dev/BSP/6180A1/6180a1.c **** 
 1437              		.loc 1 647 5 is_stmt 1 view .LVU359
 1438 0058 0222     		movs	r2, #2
 1439 005a 0DF11E01 		add	r1, sp, #30
 1440 005e 1420     		movs	r0, #20
 1441 0060 FFF7FEFF 		bl	V2_ExpanderWR
 1442              	.LVL110:
 649:dev/BSP/6180A1/6180a1.c **** 
 1443              		.loc 1 649 5 view .LVU360
 1444 0064 FFF7FEFF 		bl	_V2_DisplayOff
 1445              	.LVL111:
 651:dev/BSP/6180A1/6180a1.c **** 
 1446              		.loc 1 651 1 is_stmt 0 view .LVU361
 1447 0068 09B0     		add	sp, sp, #36
 1448              	.LCFI31:
 1449              		.cfi_def_cfa_offset 12
 1450              		@ sp needed
 1451 006a 30BD     		pop	{r4, r5, pc}
 1452              	.L102:
 1453              		.align	2
 1454              	.L101:
 1455 006c 00380240 		.word	1073887232
 1456 0070 00001110 		.word	269549568
 1457 0074 00000240 		.word	1073872896
 1458 0078 00040240 		.word	1073873920
 1459              		.cfi_endproc
 1460              	.LFE162:
 1462              		.section	.text._V2_Set7Segment,"ax",%progbits
 1463              		.align	1
 1464              		.syntax unified
 1465              		.thumb
 1466              		.thumb_func
 1467              		.fpu fpv5-d16
 1469              	_V2_Set7Segment:
 1470              	.LVL112:
 1471              	.LFB158:
 533:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= 0x7F; /* clear 7 seg bits */
 1472              		.loc 1 533 52 is_stmt 1 view -0
 1473              		.cfi_startproc
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 44


 1474              		@ args = 0, pretend = 0, frame = 0
 1475              		@ frame_needed = 0, uses_anonymous_args = 0
 533:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= 0x7F; /* clear 7 seg bits */
 1476              		.loc 1 533 52 is_stmt 0 view .LVU363
 1477 0000 10B5     		push	{r4, lr}
 1478              	.LCFI32:
 1479              		.cfi_def_cfa_offset 8
 1480              		.cfi_offset 4, -8
 1481              		.cfi_offset 14, -4
 534:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= V2_D1|V2_D2|V2_D3|V2_D4; /* all segment off */
 1482              		.loc 1 534 5 is_stmt 1 view .LVU364
 534:dev/BSP/6180A1/6180a1.c ****     _V2PadVal |= V2_D1|V2_D2|V2_D3|V2_D4; /* all segment off */
 1483              		.loc 1 534 15 is_stmt 0 view .LVU365
 1484 0002 0B4C     		ldr	r4, .L105
 1485 0004 2388     		ldrh	r3, [r4]
 1486 0006 43F07F03 		orr	r3, r3, #127
 1487 000a 9BB2     		uxth	r3, r3
 535:dev/BSP/6180A1/6180a1.c ****     _V2PadVal &= ~(V2_D1<<digit);         /* digit on */
 1488              		.loc 1 535 5 is_stmt 1 view .LVU366
 535:dev/BSP/6180A1/6180a1.c ****     _V2PadVal &= ~(V2_D1<<digit);         /* digit on */
 1489              		.loc 1 535 15 is_stmt 0 view .LVU367
 1490 000c 43F4F063 		orr	r3, r3, #1920
 536:dev/BSP/6180A1/6180a1.c ****     _V2PadVal &= ~(Leds&0x7F);
 1491              		.loc 1 536 5 is_stmt 1 view .LVU368
 536:dev/BSP/6180A1/6180a1.c ****     _V2PadVal &= ~(Leds&0x7F);
 1492              		.loc 1 536 25 is_stmt 0 view .LVU369
 1493 0010 8022     		movs	r2, #128
 1494 0012 8A40     		lsls	r2, r2, r1
 536:dev/BSP/6180A1/6180a1.c ****     _V2PadVal &= ~(Leds&0x7F);
 1495              		.loc 1 536 15 view .LVU370
 1496 0014 23EA0203 		bic	r3, r3, r2
 1497 0018 1BB2     		sxth	r3, r3
 537:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal, 2);
 1498              		.loc 1 537 5 is_stmt 1 view .LVU371
 537:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal, 2);
 1499              		.loc 1 537 24 is_stmt 0 view .LVU372
 1500 001a 00F07F00 		and	r0, r0, #127
 1501              	.LVL113:
 537:dev/BSP/6180A1/6180a1.c ****     V2_ExpanderWR(GPSR, (uint8_t*)&_V2PadVal, 2);
 1502              		.loc 1 537 15 view .LVU373
 1503 001e 23EA0003 		bic	r3, r3, r0
 1504 0022 2380     		strh	r3, [r4]	@ movhi
 538:dev/BSP/6180A1/6180a1.c **** }
 1505              		.loc 1 538 5 is_stmt 1 view .LVU374
 1506 0024 0222     		movs	r2, #2
 1507 0026 2146     		mov	r1, r4
 1508              	.LVL114:
 538:dev/BSP/6180A1/6180a1.c **** }
 1509              		.loc 1 538 5 is_stmt 0 view .LVU375
 1510 0028 1220     		movs	r0, #18
 1511 002a FFF7FEFF 		bl	V2_ExpanderWR
 1512              	.LVL115:
 539:dev/BSP/6180A1/6180a1.c **** 
 1513              		.loc 1 539 1 view .LVU376
 1514 002e 10BD     		pop	{r4, pc}
 1515              	.L106:
 1516              		.align	2
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 45


 1517              	.L105:
 1518 0030 00000000 		.word	_V2PadVal
 1519              		.cfi_endproc
 1520              	.LFE158:
 1522              		.section	.text._V2_DisplayString,"ax",%progbits
 1523              		.align	1
 1524              		.syntax unified
 1525              		.thumb
 1526              		.thumb_func
 1527              		.fpu fpv5-d16
 1529              	_V2_DisplayString:
 1530              	.LVL116:
 1531              	.LFB159:
 542:dev/BSP/6180A1/6180a1.c ****     int i;
 1532              		.loc 1 542 64 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 542:dev/BSP/6180A1/6180a1.c ****     int i;
 1536              		.loc 1 542 64 is_stmt 0 view .LVU378
 1537 0000 70B5     		push	{r4, r5, r6, lr}
 1538              	.LCFI33:
 1539              		.cfi_def_cfa_offset 16
 1540              		.cfi_offset 4, -16
 1541              		.cfi_offset 5, -12
 1542              		.cfi_offset 6, -8
 1543              		.cfi_offset 14, -4
 1544 0002 0446     		mov	r4, r0
 1545 0004 0E46     		mov	r6, r1
 543:dev/BSP/6180A1/6180a1.c ****     const char *pc;
 1546              		.loc 1 543 5 is_stmt 1 view .LVU379
 544:dev/BSP/6180A1/6180a1.c **** 
 1547              		.loc 1 544 5 view .LVU380
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1548              		.loc 1 546 5 view .LVU381
 1549              	.LVL117:
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1550              		.loc 1 546 11 is_stmt 0 view .LVU382
 1551 0006 0025     		movs	r5, #0
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1552              		.loc 1 546 5 view .LVU383
 1553 0008 06E0     		b	.L108
 1554              	.LVL118:
 1555              	.L109:
 551:dev/BSP/6180A1/6180a1.c ****         _V2_DisplayOff();
 1556              		.loc 1 551 9 is_stmt 1 discriminator 2 view .LVU384
 1557 000a 3046     		mov	r0, r6
 1558 000c FFF7FEFF 		bl	XNUCLEO6180XA1_WaitMilliSec
 1559              	.LVL119:
 552:dev/BSP/6180A1/6180a1.c ****     }
 1560              		.loc 1 552 9 discriminator 2 view .LVU385
 1561 0010 FFF7FEFF 		bl	_V2_DisplayOff
 1562              	.LVL120:
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1563              		.loc 1 546 39 discriminator 2 view .LVU386
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1564              		.loc 1 546 40 is_stmt 0 discriminator 2 view .LVU387
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 46


 1565 0014 0135     		adds	r5, r5, #1
 1566              	.LVL121:
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1567              		.loc 1 546 46 discriminator 2 view .LVU388
 1568 0016 0134     		adds	r4, r4, #1
 1569              	.LVL122:
 1570              	.L108:
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1571              		.loc 1 546 23 is_stmt 1 discriminator 1 view .LVU389
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1572              		.loc 1 546 5 is_stmt 0 discriminator 1 view .LVU390
 1573 0018 032D     		cmp	r5, #3
 1574 001a 0BDC     		bgt	.L107
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1575              		.loc 1 546 30 discriminator 3 view .LVU391
 1576 001c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 546:dev/BSP/6180A1/6180a1.c ****         _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 1577              		.loc 1 546 27 discriminator 3 view .LVU392
 1578 001e 4BB1     		cbz	r3, .L107
 547:dev/BSP/6180A1/6180a1.c ****         if( *(pc+1)== '.'){
 1579              		.loc 1 547 9 is_stmt 1 view .LVU393
 1580 0020 2946     		mov	r1, r5
 1581 0022 054A     		ldr	r2, .L113
 1582 0024 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 1583 0026 FFF7FEFF 		bl	_V2_Set7Segment
 1584              	.LVL123:
 548:dev/BSP/6180A1/6180a1.c ****             pc++;
 1585              		.loc 1 548 9 view .LVU394
 548:dev/BSP/6180A1/6180a1.c ****             pc++;
 1586              		.loc 1 548 13 is_stmt 0 view .LVU395
 1587 002a 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 548:dev/BSP/6180A1/6180a1.c ****             pc++;
 1588              		.loc 1 548 11 view .LVU396
 1589 002c 2E2B     		cmp	r3, #46
 1590 002e ECD1     		bne	.L109
 549:dev/BSP/6180A1/6180a1.c ****         }
 1591              		.loc 1 549 13 is_stmt 1 view .LVU397
 549:dev/BSP/6180A1/6180a1.c ****         }
 1592              		.loc 1 549 15 is_stmt 0 view .LVU398
 1593 0030 0134     		adds	r4, r4, #1
 1594              	.LVL124:
 549:dev/BSP/6180A1/6180a1.c ****         }
 1595              		.loc 1 549 15 view .LVU399
 1596 0032 EAE7     		b	.L109
 1597              	.L107:
 554:dev/BSP/6180A1/6180a1.c **** 
 1598              		.loc 1 554 1 view .LVU400
 1599 0034 70BD     		pop	{r4, r5, r6, pc}
 1600              	.LVL125:
 1601              	.L114:
 554:dev/BSP/6180A1/6180a1.c **** 
 1602              		.loc 1 554 1 view .LVU401
 1603 0036 00BF     		.align	2
 1604              	.L113:
 1605 0038 00000000 		.word	.LANCHOR2
 1606              		.cfi_endproc
 1607              	.LFE159:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 47


 1609              		.section	.text.XNUCLEO6180XA1_I2C1_Init,"ax",%progbits
 1610              		.align	1
 1611              		.global	XNUCLEO6180XA1_I2C1_Init
 1612              		.syntax unified
 1613              		.thumb
 1614              		.thumb_func
 1615              		.fpu fpv5-d16
 1617              	XNUCLEO6180XA1_I2C1_Init:
 1618              	.LVL126:
 1619              	.LFB152:
 272:dev/BSP/6180A1/6180a1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 1620              		.loc 1 272 57 is_stmt 1 view -0
 1621              		.cfi_startproc
 1622              		@ args = 0, pretend = 0, frame = 32
 1623              		@ frame_needed = 0, uses_anonymous_args = 0
 272:dev/BSP/6180A1/6180a1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 1624              		.loc 1 272 57 is_stmt 0 view .LVU403
 1625 0000 70B5     		push	{r4, r5, r6, lr}
 1626              	.LCFI34:
 1627              		.cfi_def_cfa_offset 16
 1628              		.cfi_offset 4, -16
 1629              		.cfi_offset 5, -12
 1630              		.cfi_offset 6, -8
 1631              		.cfi_offset 14, -4
 1632 0002 88B0     		sub	sp, sp, #32
 1633              	.LCFI35:
 1634              		.cfi_def_cfa_offset 48
 1635 0004 0446     		mov	r4, r0
 273:dev/BSP/6180A1/6180a1.c ****     uint8_t ExpanderID[2];
 1636              		.loc 1 273 5 is_stmt 1 view .LVU404
 274:dev/BSP/6180A1/6180a1.c **** 
 1637              		.loc 1 274 5 view .LVU405
 276:dev/BSP/6180A1/6180a1.c **** 
 1638              		.loc 1 276 5 view .LVU406
 278:dev/BSP/6180A1/6180a1.c ****     /* Peripheral clock enable */
 1639              		.loc 1 278 5 view .LVU407
 1640 0006 FFF7FEFF 		bl	_I2cFailRecover
 1641              	.LVL127:
 280:dev/BSP/6180A1/6180a1.c ****     __I2C1_CLK_ENABLE();
 1642              		.loc 1 280 5 view .LVU408
 1643              	.LBB23:
 280:dev/BSP/6180A1/6180a1.c ****     __I2C1_CLK_ENABLE();
 1644              		.loc 1 280 5 view .LVU409
 280:dev/BSP/6180A1/6180a1.c ****     __I2C1_CLK_ENABLE();
 1645              		.loc 1 280 5 view .LVU410
 1646 000a 234B     		ldr	r3, .L120
 1647 000c 1A6B     		ldr	r2, [r3, #48]
 1648 000e 42F00202 		orr	r2, r2, #2
 1649 0012 1A63     		str	r2, [r3, #48]
 280:dev/BSP/6180A1/6180a1.c ****     __I2C1_CLK_ENABLE();
 1650              		.loc 1 280 5 view .LVU411
 1651 0014 1A6B     		ldr	r2, [r3, #48]
 1652 0016 02F00202 		and	r2, r2, #2
 1653 001a 0092     		str	r2, [sp]
 280:dev/BSP/6180A1/6180a1.c ****     __I2C1_CLK_ENABLE();
 1654              		.loc 1 280 5 view .LVU412
 1655 001c 009A     		ldr	r2, [sp]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 48


 1656              	.LBE23:
 280:dev/BSP/6180A1/6180a1.c ****     __I2C1_CLK_ENABLE();
 1657              		.loc 1 280 5 view .LVU413
 281:dev/BSP/6180A1/6180a1.c ****     /**I2C1 GPIO Configuration
 1658              		.loc 1 281 5 view .LVU414
 1659              	.LBB24:
 281:dev/BSP/6180A1/6180a1.c ****     /**I2C1 GPIO Configuration
 1660              		.loc 1 281 5 view .LVU415
 281:dev/BSP/6180A1/6180a1.c ****     /**I2C1 GPIO Configuration
 1661              		.loc 1 281 5 view .LVU416
 1662 001e 1A6C     		ldr	r2, [r3, #64]
 1663 0020 42F40012 		orr	r2, r2, #2097152
 1664 0024 1A64     		str	r2, [r3, #64]
 281:dev/BSP/6180A1/6180a1.c ****     /**I2C1 GPIO Configuration
 1665              		.loc 1 281 5 view .LVU417
 1666 0026 1B6C     		ldr	r3, [r3, #64]
 1667 0028 03F40013 		and	r3, r3, #2097152
 1668 002c 0193     		str	r3, [sp, #4]
 281:dev/BSP/6180A1/6180a1.c ****     /**I2C1 GPIO Configuration
 1669              		.loc 1 281 5 view .LVU418
 1670 002e 019B     		ldr	r3, [sp, #4]
 1671              	.LBE24:
 281:dev/BSP/6180A1/6180a1.c ****     /**I2C1 GPIO Configuration
 1672              		.loc 1 281 5 view .LVU419
 286:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1673              		.loc 1 286 5 view .LVU420
 286:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1674              		.loc 1 286 25 is_stmt 0 view .LVU421
 1675 0030 4FF44073 		mov	r3, #768
 1676 0034 0393     		str	r3, [sp, #12]
 287:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1677              		.loc 1 287 5 is_stmt 1 view .LVU422
 287:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1678              		.loc 1 287 26 is_stmt 0 view .LVU423
 1679 0036 1223     		movs	r3, #18
 1680 0038 0493     		str	r3, [sp, #16]
 288:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 1681              		.loc 1 288 5 is_stmt 1 view .LVU424
 288:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 1682              		.loc 1 288 26 is_stmt 0 view .LVU425
 1683 003a 0126     		movs	r6, #1
 1684 003c 0596     		str	r6, [sp, #20]
 289:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 1685              		.loc 1 289 5 is_stmt 1 view .LVU426
 289:dev/BSP/6180A1/6180a1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 1686              		.loc 1 289 27 is_stmt 0 view .LVU427
 1687 003e 0025     		movs	r5, #0
 1688 0040 0695     		str	r5, [sp, #24]
 290:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1689              		.loc 1 290 5 is_stmt 1 view .LVU428
 290:dev/BSP/6180A1/6180a1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1690              		.loc 1 290 31 is_stmt 0 view .LVU429
 1691 0042 0423     		movs	r3, #4
 1692 0044 0793     		str	r3, [sp, #28]
 291:dev/BSP/6180A1/6180a1.c **** 
 1693              		.loc 1 291 5 is_stmt 1 view .LVU430
 1694 0046 03A9     		add	r1, sp, #12
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 49


 1695 0048 1448     		ldr	r0, .L120+4
 1696 004a FFF7FEFF 		bl	HAL_GPIO_Init
 1697              	.LVL128:
 293:dev/BSP/6180A1/6180a1.c **** #ifdef __STM32F4xx_HAL_H
 1698              		.loc 1 293 5 view .LVU431
 293:dev/BSP/6180A1/6180a1.c **** #ifdef __STM32F4xx_HAL_H
 1699              		.loc 1 293 21 is_stmt 0 view .LVU432
 1700 004e 144B     		ldr	r3, .L120+8
 1701 0050 2360     		str	r3, [r4]
 298:dev/BSP/6180A1/6180a1.c **** #endif
 1702              		.loc 1 298 5 is_stmt 1 view .LVU433
 298:dev/BSP/6180A1/6180a1.c **** #endif
 1703              		.loc 1 298 24 is_stmt 0 view .LVU434
 1704 0052 144B     		ldr	r3, .L120+12
 1705 0054 6360     		str	r3, [r4, #4]
 300:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1706              		.loc 1 300 5 is_stmt 1 view .LVU435
 300:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1707              		.loc 1 300 29 is_stmt 0 view .LVU436
 1708 0056 A560     		str	r5, [r4, #8]
 301:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 1709              		.loc 1 301 5 is_stmt 1 view .LVU437
 301:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 1710              		.loc 1 301 32 is_stmt 0 view .LVU438
 1711 0058 E660     		str	r6, [r4, #12]
 302:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.OwnAddress2 = 0;
 1712              		.loc 1 302 5 is_stmt 1 view .LVU439
 302:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.OwnAddress2 = 0;
 1713              		.loc 1 302 33 is_stmt 0 view .LVU440
 1714 005a 2561     		str	r5, [r4, #16]
 303:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 1715              		.loc 1 303 5 is_stmt 1 view .LVU441
 303:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 1716              		.loc 1 303 29 is_stmt 0 view .LVU442
 1717 005c 6561     		str	r5, [r4, #20]
 304:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 1718              		.loc 1 304 5 is_stmt 1 view .LVU443
 304:dev/BSP/6180A1/6180a1.c ****     hi2c1->Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 1719              		.loc 1 304 33 is_stmt 0 view .LVU444
 1720 005e E561     		str	r5, [r4, #28]
 305:dev/BSP/6180A1/6180a1.c ****     
 1721              		.loc 1 305 5 is_stmt 1 view .LVU445
 305:dev/BSP/6180A1/6180a1.c ****     
 1722              		.loc 1 305 31 is_stmt 0 view .LVU446
 1723 0060 2562     		str	r5, [r4, #32]
 307:dev/BSP/6180A1/6180a1.c ****     
 1724              		.loc 1 307 5 is_stmt 1 view .LVU447
 1725 0062 2046     		mov	r0, r4
 1726 0064 FFF7FEFF 		bl	HAL_I2C_Init
 1727              	.LVL129:
 312:dev/BSP/6180A1/6180a1.c ****     status = V2_ExpanderRd( 0, ExpanderID, 2);
 1728              		.loc 1 312 5 view .LVU448
 312:dev/BSP/6180A1/6180a1.c ****     status = V2_ExpanderRd( 0, ExpanderID, 2);
 1729              		.loc 1 312 10 is_stmt 0 view .LVU449
 1730 0068 0F4B     		ldr	r3, .L120+16
 1731 006a 1C60     		str	r4, [r3]
 313:dev/BSP/6180A1/6180a1.c ****     if( status == 0 && ExpanderID[0]==0 && ExpanderID[1]==0x16){
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 50


 1732              		.loc 1 313 5 is_stmt 1 view .LVU450
 313:dev/BSP/6180A1/6180a1.c ****     if( status == 0 && ExpanderID[0]==0 && ExpanderID[1]==0x16){
 1733              		.loc 1 313 14 is_stmt 0 view .LVU451
 1734 006c 0222     		movs	r2, #2
 1735 006e 02A9     		add	r1, sp, #8
 1736 0070 2846     		mov	r0, r5
 1737 0072 FFF7FEFF 		bl	V2_ExpanderRd
 1738              	.LVL130:
 314:dev/BSP/6180A1/6180a1.c ****         IsV2=1;
 1739              		.loc 1 314 5 is_stmt 1 view .LVU452
 314:dev/BSP/6180A1/6180a1.c ****         IsV2=1;
 1740              		.loc 1 314 7 is_stmt 0 view .LVU453
 1741 0076 30B9     		cbnz	r0, .L116
 314:dev/BSP/6180A1/6180a1.c ****         IsV2=1;
 1742              		.loc 1 314 34 discriminator 1 view .LVU454
 1743 0078 9DF80830 		ldrb	r3, [sp, #8]	@ zero_extendqisi2
 314:dev/BSP/6180A1/6180a1.c ****         IsV2=1;
 1744              		.loc 1 314 21 discriminator 1 view .LVU455
 1745 007c 1BB9     		cbnz	r3, .L116
 314:dev/BSP/6180A1/6180a1.c ****         IsV2=1;
 1746              		.loc 1 314 54 discriminator 2 view .LVU456
 1747 007e 9DF80930 		ldrb	r3, [sp, #9]	@ zero_extendqisi2
 314:dev/BSP/6180A1/6180a1.c ****         IsV2=1;
 1748              		.loc 1 314 41 discriminator 2 view .LVU457
 1749 0082 162B     		cmp	r3, #22
 1750 0084 03D0     		beq	.L119
 1751              	.L116:
 319:dev/BSP/6180A1/6180a1.c ****     }
 1752              		.loc 1 319 9 is_stmt 1 view .LVU458
 1753 0086 FFF7FEFF 		bl	_V1_GPIO_Init
 1754              	.LVL131:
 1755              	.L115:
 321:dev/BSP/6180A1/6180a1.c **** 
 1756              		.loc 1 321 1 is_stmt 0 view .LVU459
 1757 008a 08B0     		add	sp, sp, #32
 1758              	.LCFI36:
 1759              		.cfi_remember_state
 1760              		.cfi_def_cfa_offset 16
 1761              		@ sp needed
 1762 008c 70BD     		pop	{r4, r5, r6, pc}
 1763              	.LVL132:
 1764              	.L119:
 1765              	.LCFI37:
 1766              		.cfi_restore_state
 315:dev/BSP/6180A1/6180a1.c ****         _V2_GPIO_Init();
 1767              		.loc 1 315 9 is_stmt 1 view .LVU460
 315:dev/BSP/6180A1/6180a1.c ****         _V2_GPIO_Init();
 1768              		.loc 1 315 13 is_stmt 0 view .LVU461
 1769 008e 074B     		ldr	r3, .L120+20
 1770 0090 1E60     		str	r6, [r3]
 316:dev/BSP/6180A1/6180a1.c ****     }
 1771              		.loc 1 316 9 is_stmt 1 view .LVU462
 1772 0092 FFF7FEFF 		bl	_V2_GPIO_Init
 1773              	.LVL133:
 316:dev/BSP/6180A1/6180a1.c ****     }
 1774              		.loc 1 316 9 is_stmt 0 view .LVU463
 1775 0096 F8E7     		b	.L115
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 51


 1776              	.L121:
 1777              		.align	2
 1778              	.L120:
 1779 0098 00380240 		.word	1073887232
 1780 009c 00040240 		.word	1073873920
 1781 00a0 00540040 		.word	1073763328
 1782 00a4 380F3000 		.word	3149624
 1783 00a8 00000000 		.word	_hi2c
 1784 00ac 00000000 		.word	.LANCHOR3
 1785              		.cfi_endproc
 1786              	.LFE152:
 1788              		.section	.text.XNUCLEO6180XA1_UserIntHandler,"ax",%progbits
 1789              		.align	1
 1790              		.weak	XNUCLEO6180XA1_UserIntHandler
 1791              		.syntax unified
 1792              		.thumb
 1793              		.thumb_func
 1794              		.fpu fpv5-d16
 1796              	XNUCLEO6180XA1_UserIntHandler:
 1797              	.LFB153:
 327:dev/BSP/6180A1/6180a1.c **** }
 1798              		.loc 1 327 44 is_stmt 1 view -0
 1799              		.cfi_startproc
 1800              		@ args = 0, pretend = 0, frame = 0
 1801              		@ frame_needed = 0, uses_anonymous_args = 0
 1802              		@ link register save eliminated.
 328:dev/BSP/6180A1/6180a1.c **** 
 1803              		.loc 1 328 1 view .LVU465
 1804 0000 7047     		bx	lr
 1805              		.cfi_endproc
 1806              	.LFE153:
 1808              		.section	.text.XNUCLEO6180XA1_EXTI_CallBackHandle,"ax",%progbits
 1809              		.align	1
 1810              		.global	XNUCLEO6180XA1_EXTI_CallBackHandle
 1811              		.syntax unified
 1812              		.thumb
 1813              		.thumb_func
 1814              		.fpu fpv5-d16
 1816              	XNUCLEO6180XA1_EXTI_CallBackHandle:
 1817              	.LVL134:
 1818              	.LFB142:
 110:dev/BSP/6180A1/6180a1.c ****     int IsVL6180XIntPin = IsV2 ?  GPIO_Pin == V2_IRQ_PIN : GPIO_Pin == V1_IRQ_PIN;
 1819              		.loc 1 110 58 view -0
 1820              		.cfi_startproc
 1821              		@ args = 0, pretend = 0, frame = 0
 1822              		@ frame_needed = 0, uses_anonymous_args = 0
 110:dev/BSP/6180A1/6180a1.c ****     int IsVL6180XIntPin = IsV2 ?  GPIO_Pin == V2_IRQ_PIN : GPIO_Pin == V1_IRQ_PIN;
 1823              		.loc 1 110 58 is_stmt 0 view .LVU467
 1824 0000 10B5     		push	{r4, lr}
 1825              	.LCFI38:
 1826              		.cfi_def_cfa_offset 8
 1827              		.cfi_offset 4, -8
 1828              		.cfi_offset 14, -4
 111:dev/BSP/6180A1/6180a1.c ****     if( IsVL6180XIntPin){
 1829              		.loc 1 111 5 is_stmt 1 view .LVU468
 111:dev/BSP/6180A1/6180a1.c ****     if( IsVL6180XIntPin){
 1830              		.loc 1 111 32 is_stmt 0 view .LVU469
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 52


 1831 0002 094B     		ldr	r3, .L129
 1832 0004 1B68     		ldr	r3, [r3]
 111:dev/BSP/6180A1/6180a1.c ****     if( IsVL6180XIntPin){
 1833              		.loc 1 111 58 view .LVU470
 1834 0006 33B1     		cbz	r3, .L124
 111:dev/BSP/6180A1/6180a1.c ****     if( IsVL6180XIntPin){
 1835              		.loc 1 111 44 discriminator 1 view .LVU471
 1836 0008 0128     		cmp	r0, #1
 1837 000a 14BF     		ite	ne
 1838 000c 0024     		movne	r4, #0
 1839 000e 0124     		moveq	r4, #1
 1840              	.L125:
 1841              	.LVL135:
 112:dev/BSP/6180A1/6180a1.c ****         XNUCLEO6180XA1_UserIntHandler();
 1842              		.loc 1 112 5 is_stmt 1 discriminator 4 view .LVU472
 112:dev/BSP/6180A1/6180a1.c ****         XNUCLEO6180XA1_UserIntHandler();
 1843              		.loc 1 112 7 is_stmt 0 discriminator 4 view .LVU473
 1844 0010 34B9     		cbnz	r4, .L128
 1845              	.LVL136:
 1846              	.L123:
 116:dev/BSP/6180A1/6180a1.c **** 
 1847              		.loc 1 116 1 view .LVU474
 1848 0012 2046     		mov	r0, r4
 1849 0014 10BD     		pop	{r4, pc}
 1850              	.LVL137:
 1851              	.L124:
 111:dev/BSP/6180A1/6180a1.c ****     if( IsVL6180XIntPin){
 1852              		.loc 1 111 69 discriminator 2 view .LVU475
 1853 0016 4028     		cmp	r0, #64
 1854 0018 14BF     		ite	ne
 1855 001a 0024     		movne	r4, #0
 1856 001c 0124     		moveq	r4, #1
 1857 001e F7E7     		b	.L125
 1858              	.LVL138:
 1859              	.L128:
 113:dev/BSP/6180A1/6180a1.c ****     }
 1860              		.loc 1 113 9 is_stmt 1 view .LVU476
 1861 0020 FFF7FEFF 		bl	XNUCLEO6180XA1_UserIntHandler
 1862              	.LVL139:
 115:dev/BSP/6180A1/6180a1.c **** }
 1863              		.loc 1 115 5 view .LVU477
 115:dev/BSP/6180A1/6180a1.c **** }
 1864              		.loc 1 115 12 is_stmt 0 view .LVU478
 1865 0024 F5E7     		b	.L123
 1866              	.L130:
 1867 0026 00BF     		.align	2
 1868              	.L129:
 1869 0028 00000000 		.word	.LANCHOR3
 1870              		.cfi_endproc
 1871              	.LFE142:
 1873              		.section	.text.XNUCLEO6180XA1_ClearInterrupt,"ax",%progbits
 1874              		.align	1
 1875              		.global	XNUCLEO6180XA1_ClearInterrupt
 1876              		.syntax unified
 1877              		.thumb
 1878              		.thumb_func
 1879              		.fpu fpv5-d16
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 53


 1881              	XNUCLEO6180XA1_ClearInterrupt:
 1882              	.LFB154:
 330:dev/BSP/6180A1/6180a1.c ****     if( !IsV2 )
 1883              		.loc 1 330 41 is_stmt 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 0
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887              		@ link register save eliminated.
 331:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 1888              		.loc 1 331 5 view .LVU480
 331:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 1889              		.loc 1 331 9 is_stmt 0 view .LVU481
 1890 0000 064B     		ldr	r3, .L134
 1891 0002 1B68     		ldr	r3, [r3]
 331:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 1892              		.loc 1 331 7 view .LVU482
 1893 0004 2BB9     		cbnz	r3, .L132
 332:dev/BSP/6180A1/6180a1.c ****     else
 1894              		.loc 1 332 9 is_stmt 1 view .LVU483
 1895              	.LVL140:
 1896              	.LBB25:
 1897              	.LBI25:
 1898              		.file 2 "dev/CMSIS/Include/core_cm7.h"
   1:dev/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:dev/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:dev/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:dev/CMSIS/Include/core_cm7.h ****  * @version  V5.0.8
   5:dev/CMSIS/Include/core_cm7.h ****  * @date     04. June 2018
   6:dev/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:dev/CMSIS/Include/core_cm7.h **** /*
   8:dev/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:dev/CMSIS/Include/core_cm7.h ****  *
  10:dev/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:dev/CMSIS/Include/core_cm7.h ****  *
  12:dev/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:dev/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:dev/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:dev/CMSIS/Include/core_cm7.h ****  *
  16:dev/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:dev/CMSIS/Include/core_cm7.h ****  *
  18:dev/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:dev/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:dev/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:dev/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:dev/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:dev/CMSIS/Include/core_cm7.h ****  */
  24:dev/CMSIS/Include/core_cm7.h **** 
  25:dev/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:dev/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:dev/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:dev/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:dev/CMSIS/Include/core_cm7.h **** #endif
  30:dev/CMSIS/Include/core_cm7.h **** 
  31:dev/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:dev/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:dev/CMSIS/Include/core_cm7.h **** 
  34:dev/CMSIS/Include/core_cm7.h **** #include <stdint.h>
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 54


  35:dev/CMSIS/Include/core_cm7.h **** 
  36:dev/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:dev/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:dev/CMSIS/Include/core_cm7.h **** #endif
  39:dev/CMSIS/Include/core_cm7.h **** 
  40:dev/CMSIS/Include/core_cm7.h **** /**
  41:dev/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:dev/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:dev/CMSIS/Include/core_cm7.h **** 
  44:dev/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:dev/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:dev/CMSIS/Include/core_cm7.h **** 
  47:dev/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:dev/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:dev/CMSIS/Include/core_cm7.h **** 
  50:dev/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:dev/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:dev/CMSIS/Include/core_cm7.h ****  */
  53:dev/CMSIS/Include/core_cm7.h **** 
  54:dev/CMSIS/Include/core_cm7.h **** 
  55:dev/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:dev/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:dev/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:dev/CMSIS/Include/core_cm7.h **** /**
  59:dev/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:dev/CMSIS/Include/core_cm7.h ****   @{
  61:dev/CMSIS/Include/core_cm7.h ****  */
  62:dev/CMSIS/Include/core_cm7.h **** 
  63:dev/CMSIS/Include/core_cm7.h **** #include "cmsis_version.h"
  64:dev/CMSIS/Include/core_cm7.h **** 
  65:dev/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:dev/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:dev/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:dev/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:dev/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:dev/CMSIS/Include/core_cm7.h **** 
  71:dev/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:dev/CMSIS/Include/core_cm7.h **** 
  73:dev/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:dev/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:dev/CMSIS/Include/core_cm7.h **** */
  76:dev/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:dev/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:dev/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:dev/CMSIS/Include/core_cm7.h ****     #else
  81:dev/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:dev/CMSIS/Include/core_cm7.h ****     #endif
  84:dev/CMSIS/Include/core_cm7.h ****   #else
  85:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:dev/CMSIS/Include/core_cm7.h ****   #endif
  87:dev/CMSIS/Include/core_cm7.h **** 
  88:dev/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:dev/CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
  90:dev/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 55


  92:dev/CMSIS/Include/core_cm7.h ****     #else
  93:dev/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:dev/CMSIS/Include/core_cm7.h ****     #endif
  96:dev/CMSIS/Include/core_cm7.h ****   #else
  97:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:dev/CMSIS/Include/core_cm7.h ****   #endif
  99:dev/CMSIS/Include/core_cm7.h **** 
 100:dev/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:dev/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:dev/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:dev/CMSIS/Include/core_cm7.h ****     #else
 105:dev/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:dev/CMSIS/Include/core_cm7.h ****     #endif
 108:dev/CMSIS/Include/core_cm7.h ****   #else
 109:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:dev/CMSIS/Include/core_cm7.h ****   #endif
 111:dev/CMSIS/Include/core_cm7.h **** 
 112:dev/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:dev/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:dev/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:dev/CMSIS/Include/core_cm7.h ****     #else
 117:dev/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:dev/CMSIS/Include/core_cm7.h ****     #endif
 120:dev/CMSIS/Include/core_cm7.h ****   #else
 121:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:dev/CMSIS/Include/core_cm7.h ****   #endif
 123:dev/CMSIS/Include/core_cm7.h **** 
 124:dev/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:dev/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:dev/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:dev/CMSIS/Include/core_cm7.h ****     #else
 129:dev/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:dev/CMSIS/Include/core_cm7.h ****     #endif
 132:dev/CMSIS/Include/core_cm7.h ****   #else
 133:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:dev/CMSIS/Include/core_cm7.h ****   #endif
 135:dev/CMSIS/Include/core_cm7.h **** 
 136:dev/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:dev/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:dev/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:dev/CMSIS/Include/core_cm7.h ****     #else
 141:dev/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:dev/CMSIS/Include/core_cm7.h ****     #endif
 144:dev/CMSIS/Include/core_cm7.h ****   #else
 145:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:dev/CMSIS/Include/core_cm7.h ****   #endif
 147:dev/CMSIS/Include/core_cm7.h **** 
 148:dev/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 56


 149:dev/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:dev/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:dev/CMSIS/Include/core_cm7.h ****     #else
 153:dev/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:dev/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:dev/CMSIS/Include/core_cm7.h ****     #endif
 156:dev/CMSIS/Include/core_cm7.h ****   #else
 157:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:dev/CMSIS/Include/core_cm7.h ****   #endif
 159:dev/CMSIS/Include/core_cm7.h **** 
 160:dev/CMSIS/Include/core_cm7.h **** #endif
 161:dev/CMSIS/Include/core_cm7.h **** 
 162:dev/CMSIS/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:dev/CMSIS/Include/core_cm7.h **** 
 164:dev/CMSIS/Include/core_cm7.h **** 
 165:dev/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:dev/CMSIS/Include/core_cm7.h **** }
 167:dev/CMSIS/Include/core_cm7.h **** #endif
 168:dev/CMSIS/Include/core_cm7.h **** 
 169:dev/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:dev/CMSIS/Include/core_cm7.h **** 
 171:dev/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:dev/CMSIS/Include/core_cm7.h **** 
 173:dev/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:dev/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:dev/CMSIS/Include/core_cm7.h **** 
 176:dev/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:dev/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:dev/CMSIS/Include/core_cm7.h **** #endif
 179:dev/CMSIS/Include/core_cm7.h **** 
 180:dev/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:dev/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:dev/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:dev/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:dev/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:dev/CMSIS/Include/core_cm7.h ****   #endif
 186:dev/CMSIS/Include/core_cm7.h **** 
 187:dev/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:dev/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:dev/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:dev/CMSIS/Include/core_cm7.h ****   #endif
 191:dev/CMSIS/Include/core_cm7.h **** 
 192:dev/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:dev/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:dev/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:dev/CMSIS/Include/core_cm7.h ****   #endif
 196:dev/CMSIS/Include/core_cm7.h **** 
 197:dev/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:dev/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:dev/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:dev/CMSIS/Include/core_cm7.h ****   #endif
 201:dev/CMSIS/Include/core_cm7.h **** 
 202:dev/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:dev/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:dev/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:dev/CMSIS/Include/core_cm7.h ****   #endif
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 57


 206:dev/CMSIS/Include/core_cm7.h **** 
 207:dev/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:dev/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:dev/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:dev/CMSIS/Include/core_cm7.h ****   #endif
 211:dev/CMSIS/Include/core_cm7.h **** 
 212:dev/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:dev/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:dev/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:dev/CMSIS/Include/core_cm7.h ****   #endif
 216:dev/CMSIS/Include/core_cm7.h **** 
 217:dev/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:dev/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:dev/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:dev/CMSIS/Include/core_cm7.h ****   #endif
 221:dev/CMSIS/Include/core_cm7.h **** #endif
 222:dev/CMSIS/Include/core_cm7.h **** 
 223:dev/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:dev/CMSIS/Include/core_cm7.h **** /**
 225:dev/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:dev/CMSIS/Include/core_cm7.h **** 
 227:dev/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:dev/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:dev/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:dev/CMSIS/Include/core_cm7.h **** */
 231:dev/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:dev/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:dev/CMSIS/Include/core_cm7.h **** #else
 234:dev/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:dev/CMSIS/Include/core_cm7.h **** #endif
 236:dev/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:dev/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:dev/CMSIS/Include/core_cm7.h **** 
 239:dev/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:dev/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:dev/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:dev/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:dev/CMSIS/Include/core_cm7.h **** 
 244:dev/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:dev/CMSIS/Include/core_cm7.h **** 
 246:dev/CMSIS/Include/core_cm7.h **** 
 247:dev/CMSIS/Include/core_cm7.h **** 
 248:dev/CMSIS/Include/core_cm7.h **** /*******************************************************************************
 249:dev/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:dev/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:dev/CMSIS/Include/core_cm7.h ****   - Core Register
 252:dev/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:dev/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:dev/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:dev/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:dev/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:dev/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:dev/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:dev/CMSIS/Include/core_cm7.h **** /**
 260:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:dev/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:dev/CMSIS/Include/core_cm7.h **** */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 58


 263:dev/CMSIS/Include/core_cm7.h **** 
 264:dev/CMSIS/Include/core_cm7.h **** /**
 265:dev/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:dev/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:dev/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:dev/CMSIS/Include/core_cm7.h ****   @{
 269:dev/CMSIS/Include/core_cm7.h ****  */
 270:dev/CMSIS/Include/core_cm7.h **** 
 271:dev/CMSIS/Include/core_cm7.h **** /**
 272:dev/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:dev/CMSIS/Include/core_cm7.h ****  */
 274:dev/CMSIS/Include/core_cm7.h **** typedef union
 275:dev/CMSIS/Include/core_cm7.h **** {
 276:dev/CMSIS/Include/core_cm7.h ****   struct
 277:dev/CMSIS/Include/core_cm7.h ****   {
 278:dev/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:dev/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:dev/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:dev/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:dev/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:dev/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:dev/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:dev/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:dev/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:dev/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:dev/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:dev/CMSIS/Include/core_cm7.h **** 
 290:dev/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:dev/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:dev/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:dev/CMSIS/Include/core_cm7.h **** 
 294:dev/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:dev/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:dev/CMSIS/Include/core_cm7.h **** 
 297:dev/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:dev/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:dev/CMSIS/Include/core_cm7.h **** 
 300:dev/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:dev/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:dev/CMSIS/Include/core_cm7.h **** 
 303:dev/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:dev/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:dev/CMSIS/Include/core_cm7.h **** 
 306:dev/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:dev/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:dev/CMSIS/Include/core_cm7.h **** 
 309:dev/CMSIS/Include/core_cm7.h **** 
 310:dev/CMSIS/Include/core_cm7.h **** /**
 311:dev/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:dev/CMSIS/Include/core_cm7.h ****  */
 313:dev/CMSIS/Include/core_cm7.h **** typedef union
 314:dev/CMSIS/Include/core_cm7.h **** {
 315:dev/CMSIS/Include/core_cm7.h ****   struct
 316:dev/CMSIS/Include/core_cm7.h ****   {
 317:dev/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:dev/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:dev/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 59


 320:dev/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:dev/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:dev/CMSIS/Include/core_cm7.h **** 
 323:dev/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:dev/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:dev/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:dev/CMSIS/Include/core_cm7.h **** 
 327:dev/CMSIS/Include/core_cm7.h **** 
 328:dev/CMSIS/Include/core_cm7.h **** /**
 329:dev/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:dev/CMSIS/Include/core_cm7.h ****  */
 331:dev/CMSIS/Include/core_cm7.h **** typedef union
 332:dev/CMSIS/Include/core_cm7.h **** {
 333:dev/CMSIS/Include/core_cm7.h ****   struct
 334:dev/CMSIS/Include/core_cm7.h ****   {
 335:dev/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:dev/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:dev/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:dev/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:dev/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:dev/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:dev/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:dev/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:dev/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:dev/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:dev/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:dev/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:dev/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:dev/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:dev/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:dev/CMSIS/Include/core_cm7.h **** 
 351:dev/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:dev/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:dev/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:dev/CMSIS/Include/core_cm7.h **** 
 355:dev/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:dev/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:dev/CMSIS/Include/core_cm7.h **** 
 358:dev/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:dev/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:dev/CMSIS/Include/core_cm7.h **** 
 361:dev/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:dev/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:dev/CMSIS/Include/core_cm7.h **** 
 364:dev/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:dev/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:dev/CMSIS/Include/core_cm7.h **** 
 367:dev/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:dev/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:dev/CMSIS/Include/core_cm7.h **** 
 370:dev/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:dev/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:dev/CMSIS/Include/core_cm7.h **** 
 373:dev/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:dev/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:dev/CMSIS/Include/core_cm7.h **** 
 376:dev/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 60


 377:dev/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:dev/CMSIS/Include/core_cm7.h **** 
 379:dev/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:dev/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:dev/CMSIS/Include/core_cm7.h **** 
 382:dev/CMSIS/Include/core_cm7.h **** 
 383:dev/CMSIS/Include/core_cm7.h **** /**
 384:dev/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:dev/CMSIS/Include/core_cm7.h ****  */
 386:dev/CMSIS/Include/core_cm7.h **** typedef union
 387:dev/CMSIS/Include/core_cm7.h **** {
 388:dev/CMSIS/Include/core_cm7.h ****   struct
 389:dev/CMSIS/Include/core_cm7.h ****   {
 390:dev/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:dev/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:dev/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:dev/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:dev/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:dev/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:dev/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:dev/CMSIS/Include/core_cm7.h **** 
 398:dev/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:dev/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:dev/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:dev/CMSIS/Include/core_cm7.h **** 
 402:dev/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:dev/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:dev/CMSIS/Include/core_cm7.h **** 
 405:dev/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:dev/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:dev/CMSIS/Include/core_cm7.h **** 
 408:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:dev/CMSIS/Include/core_cm7.h **** 
 410:dev/CMSIS/Include/core_cm7.h **** 
 411:dev/CMSIS/Include/core_cm7.h **** /**
 412:dev/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:dev/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:dev/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:dev/CMSIS/Include/core_cm7.h ****   @{
 416:dev/CMSIS/Include/core_cm7.h ****  */
 417:dev/CMSIS/Include/core_cm7.h **** 
 418:dev/CMSIS/Include/core_cm7.h **** /**
 419:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:dev/CMSIS/Include/core_cm7.h ****  */
 421:dev/CMSIS/Include/core_cm7.h **** typedef struct
 422:dev/CMSIS/Include/core_cm7.h **** {
 423:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:dev/CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 427:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:dev/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 61


 434:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:dev/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:dev/CMSIS/Include/core_cm7.h **** 
 438:dev/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:dev/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:dev/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:dev/CMSIS/Include/core_cm7.h **** 
 442:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:dev/CMSIS/Include/core_cm7.h **** 
 444:dev/CMSIS/Include/core_cm7.h **** 
 445:dev/CMSIS/Include/core_cm7.h **** /**
 446:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:dev/CMSIS/Include/core_cm7.h ****   @{
 450:dev/CMSIS/Include/core_cm7.h ****  */
 451:dev/CMSIS/Include/core_cm7.h **** 
 452:dev/CMSIS/Include/core_cm7.h **** /**
 453:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:dev/CMSIS/Include/core_cm7.h ****  */
 455:dev/CMSIS/Include/core_cm7.h **** typedef struct
 456:dev/CMSIS/Include/core_cm7.h **** {
 457:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:dev/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 62


 491:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:dev/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:dev/CMSIS/Include/core_cm7.h **** 
 509:dev/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:dev/CMSIS/Include/core_cm7.h **** 
 513:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:dev/CMSIS/Include/core_cm7.h **** 
 516:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:dev/CMSIS/Include/core_cm7.h **** 
 519:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:dev/CMSIS/Include/core_cm7.h **** 
 522:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:dev/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:dev/CMSIS/Include/core_cm7.h **** 
 525:dev/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:dev/CMSIS/Include/core_cm7.h **** 
 529:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:dev/CMSIS/Include/core_cm7.h **** 
 532:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:dev/CMSIS/Include/core_cm7.h **** 
 535:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:dev/CMSIS/Include/core_cm7.h **** 
 538:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:dev/CMSIS/Include/core_cm7.h **** 
 541:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:dev/CMSIS/Include/core_cm7.h **** 
 544:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:dev/CMSIS/Include/core_cm7.h **** 
 547:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 63


 548:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:dev/CMSIS/Include/core_cm7.h **** 
 550:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:dev/CMSIS/Include/core_cm7.h **** 
 553:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:dev/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:dev/CMSIS/Include/core_cm7.h **** 
 556:dev/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:dev/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:dev/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:dev/CMSIS/Include/core_cm7.h **** 
 560:dev/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:dev/CMSIS/Include/core_cm7.h **** 
 564:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:dev/CMSIS/Include/core_cm7.h **** 
 567:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:dev/CMSIS/Include/core_cm7.h **** 
 570:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:dev/CMSIS/Include/core_cm7.h **** 
 573:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:dev/CMSIS/Include/core_cm7.h **** 
 576:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:dev/CMSIS/Include/core_cm7.h **** 
 579:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:dev/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:dev/CMSIS/Include/core_cm7.h **** 
 582:dev/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:dev/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:dev/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:dev/CMSIS/Include/core_cm7.h **** 
 586:dev/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:dev/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:dev/CMSIS/Include/core_cm7.h **** 
 589:dev/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:dev/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:dev/CMSIS/Include/core_cm7.h **** 
 592:dev/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:dev/CMSIS/Include/core_cm7.h **** 
 596:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:dev/CMSIS/Include/core_cm7.h **** 
 599:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:dev/CMSIS/Include/core_cm7.h **** 
 602:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:dev/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 64


 605:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:dev/CMSIS/Include/core_cm7.h **** 
 608:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:dev/CMSIS/Include/core_cm7.h **** 
 611:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:dev/CMSIS/Include/core_cm7.h **** 
 614:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:dev/CMSIS/Include/core_cm7.h **** 
 617:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:dev/CMSIS/Include/core_cm7.h **** 
 620:dev/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:dev/CMSIS/Include/core_cm7.h **** 
 624:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:dev/CMSIS/Include/core_cm7.h **** 
 627:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:dev/CMSIS/Include/core_cm7.h **** 
 630:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:dev/CMSIS/Include/core_cm7.h **** 
 633:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:dev/CMSIS/Include/core_cm7.h **** 
 636:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:dev/CMSIS/Include/core_cm7.h **** 
 639:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:dev/CMSIS/Include/core_cm7.h **** 
 642:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:dev/CMSIS/Include/core_cm7.h **** 
 645:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:dev/CMSIS/Include/core_cm7.h **** 
 648:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:dev/CMSIS/Include/core_cm7.h **** 
 651:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:dev/CMSIS/Include/core_cm7.h **** 
 654:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:dev/CMSIS/Include/core_cm7.h **** 
 657:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:dev/CMSIS/Include/core_cm7.h **** 
 660:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:dev/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 65


 662:dev/CMSIS/Include/core_cm7.h **** 
 663:dev/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:dev/CMSIS/Include/core_cm7.h **** 
 667:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:dev/CMSIS/Include/core_cm7.h **** 
 670:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:dev/CMSIS/Include/core_cm7.h **** 
 673:dev/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:dev/CMSIS/Include/core_cm7.h **** 
 677:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:dev/CMSIS/Include/core_cm7.h **** 
 680:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:dev/CMSIS/Include/core_cm7.h **** 
 683:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:dev/CMSIS/Include/core_cm7.h **** 
 686:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:dev/CMSIS/Include/core_cm7.h **** 
 689:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:dev/CMSIS/Include/core_cm7.h **** 
 692:dev/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:dev/CMSIS/Include/core_cm7.h **** 
 696:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:dev/CMSIS/Include/core_cm7.h **** 
 699:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:dev/CMSIS/Include/core_cm7.h **** 
 702:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:dev/CMSIS/Include/core_cm7.h **** 
 705:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:dev/CMSIS/Include/core_cm7.h **** 
 708:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:dev/CMSIS/Include/core_cm7.h **** 
 711:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:dev/CMSIS/Include/core_cm7.h **** 
 714:dev/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:dev/CMSIS/Include/core_cm7.h **** 
 718:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 66


 719:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:dev/CMSIS/Include/core_cm7.h **** 
 721:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:dev/CMSIS/Include/core_cm7.h **** 
 724:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:dev/CMSIS/Include/core_cm7.h **** 
 727:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:dev/CMSIS/Include/core_cm7.h **** 
 730:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:dev/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:dev/CMSIS/Include/core_cm7.h **** 
 733:dev/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:dev/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:dev/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:dev/CMSIS/Include/core_cm7.h **** 
 737:dev/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:dev/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:dev/CMSIS/Include/core_cm7.h **** 
 740:dev/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:dev/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:dev/CMSIS/Include/core_cm7.h **** 
 743:dev/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:dev/CMSIS/Include/core_cm7.h **** 
 747:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:dev/CMSIS/Include/core_cm7.h **** 
 750:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:dev/CMSIS/Include/core_cm7.h **** 
 753:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:dev/CMSIS/Include/core_cm7.h **** 
 756:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:dev/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:dev/CMSIS/Include/core_cm7.h **** 
 759:dev/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:dev/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:dev/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:dev/CMSIS/Include/core_cm7.h **** 
 763:dev/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:dev/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:dev/CMSIS/Include/core_cm7.h **** 
 766:dev/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:dev/CMSIS/Include/core_cm7.h **** 
 770:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:dev/CMSIS/Include/core_cm7.h **** 
 773:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:dev/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 67


 776:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:dev/CMSIS/Include/core_cm7.h **** 
 779:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:dev/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:dev/CMSIS/Include/core_cm7.h **** 
 782:dev/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:dev/CMSIS/Include/core_cm7.h **** 
 786:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:dev/CMSIS/Include/core_cm7.h **** 
 789:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:dev/CMSIS/Include/core_cm7.h **** 
 792:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:dev/CMSIS/Include/core_cm7.h **** 
 795:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:dev/CMSIS/Include/core_cm7.h **** 
 798:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:dev/CMSIS/Include/core_cm7.h **** 
 801:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:dev/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:dev/CMSIS/Include/core_cm7.h **** 
 804:dev/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:dev/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:dev/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:dev/CMSIS/Include/core_cm7.h **** 
 808:dev/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:dev/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:dev/CMSIS/Include/core_cm7.h **** 
 811:dev/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:dev/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:dev/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:dev/CMSIS/Include/core_cm7.h **** 
 815:dev/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:dev/CMSIS/Include/core_cm7.h **** 
 819:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:dev/CMSIS/Include/core_cm7.h **** 
 822:dev/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:dev/CMSIS/Include/core_cm7.h **** 
 826:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:dev/CMSIS/Include/core_cm7.h **** 
 829:dev/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:dev/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 68


 833:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:dev/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:dev/CMSIS/Include/core_cm7.h **** 
 836:dev/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:dev/CMSIS/Include/core_cm7.h **** 
 840:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:dev/CMSIS/Include/core_cm7.h **** 
 843:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:dev/CMSIS/Include/core_cm7.h **** 
 846:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:dev/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:dev/CMSIS/Include/core_cm7.h **** 
 849:dev/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:dev/CMSIS/Include/core_cm7.h **** 
 853:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:dev/CMSIS/Include/core_cm7.h **** 
 856:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:dev/CMSIS/Include/core_cm7.h **** 
 859:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:dev/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:dev/CMSIS/Include/core_cm7.h **** 
 862:dev/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:dev/CMSIS/Include/core_cm7.h **** 
 866:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:dev/CMSIS/Include/core_cm7.h **** 
 869:dev/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:dev/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:dev/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:dev/CMSIS/Include/core_cm7.h **** 
 873:dev/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:dev/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:dev/CMSIS/Include/core_cm7.h **** 
 876:dev/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:dev/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:dev/CMSIS/Include/core_cm7.h **** 
 879:dev/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:dev/CMSIS/Include/core_cm7.h **** 
 883:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:dev/CMSIS/Include/core_cm7.h **** 
 886:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:dev/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:dev/CMSIS/Include/core_cm7.h **** 
 889:dev/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 69


 890:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:dev/CMSIS/Include/core_cm7.h **** 
 893:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:dev/CMSIS/Include/core_cm7.h **** 
 896:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:dev/CMSIS/Include/core_cm7.h **** 
 899:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:dev/CMSIS/Include/core_cm7.h **** 
 902:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:dev/CMSIS/Include/core_cm7.h **** 
 905:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:dev/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:dev/CMSIS/Include/core_cm7.h **** 
 908:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:dev/CMSIS/Include/core_cm7.h **** 
 910:dev/CMSIS/Include/core_cm7.h **** 
 911:dev/CMSIS/Include/core_cm7.h **** /**
 912:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:dev/CMSIS/Include/core_cm7.h ****   @{
 916:dev/CMSIS/Include/core_cm7.h ****  */
 917:dev/CMSIS/Include/core_cm7.h **** 
 918:dev/CMSIS/Include/core_cm7.h **** /**
 919:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:dev/CMSIS/Include/core_cm7.h ****  */
 921:dev/CMSIS/Include/core_cm7.h **** typedef struct
 922:dev/CMSIS/Include/core_cm7.h **** {
 923:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:dev/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:dev/CMSIS/Include/core_cm7.h **** 
 928:dev/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:dev/CMSIS/Include/core_cm7.h **** 
 932:dev/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 934:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 935:dev/CMSIS/Include/core_cm7.h **** 
 936:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 937:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 938:dev/CMSIS/Include/core_cm7.h **** 
 939:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 940:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 941:dev/CMSIS/Include/core_cm7.h **** 
 942:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 943:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 944:dev/CMSIS/Include/core_cm7.h **** 
 945:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 946:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 70


 947:dev/CMSIS/Include/core_cm7.h **** 
 948:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 949:dev/CMSIS/Include/core_cm7.h **** 
 950:dev/CMSIS/Include/core_cm7.h **** 
 951:dev/CMSIS/Include/core_cm7.h **** /**
 952:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 953:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 954:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 955:dev/CMSIS/Include/core_cm7.h ****   @{
 956:dev/CMSIS/Include/core_cm7.h ****  */
 957:dev/CMSIS/Include/core_cm7.h **** 
 958:dev/CMSIS/Include/core_cm7.h **** /**
 959:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 960:dev/CMSIS/Include/core_cm7.h ****  */
 961:dev/CMSIS/Include/core_cm7.h **** typedef struct
 962:dev/CMSIS/Include/core_cm7.h **** {
 963:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 964:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 965:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 966:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 967:dev/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 968:dev/CMSIS/Include/core_cm7.h **** 
 969:dev/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 970:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 971:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 972:dev/CMSIS/Include/core_cm7.h **** 
 973:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 974:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 975:dev/CMSIS/Include/core_cm7.h **** 
 976:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 977:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 978:dev/CMSIS/Include/core_cm7.h **** 
 979:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 980:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 981:dev/CMSIS/Include/core_cm7.h **** 
 982:dev/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 983:dev/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 984:dev/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 985:dev/CMSIS/Include/core_cm7.h **** 
 986:dev/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 987:dev/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 988:dev/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 989:dev/CMSIS/Include/core_cm7.h **** 
 990:dev/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 991:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 992:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 993:dev/CMSIS/Include/core_cm7.h **** 
 994:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 995:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 996:dev/CMSIS/Include/core_cm7.h **** 
 997:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 998:dev/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 999:dev/CMSIS/Include/core_cm7.h **** 
1000:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1001:dev/CMSIS/Include/core_cm7.h **** 
1002:dev/CMSIS/Include/core_cm7.h **** 
1003:dev/CMSIS/Include/core_cm7.h **** /**
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 71


1004:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1005:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1006:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1007:dev/CMSIS/Include/core_cm7.h ****   @{
1008:dev/CMSIS/Include/core_cm7.h ****  */
1009:dev/CMSIS/Include/core_cm7.h **** 
1010:dev/CMSIS/Include/core_cm7.h **** /**
1011:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1012:dev/CMSIS/Include/core_cm7.h ****  */
1013:dev/CMSIS/Include/core_cm7.h **** typedef struct
1014:dev/CMSIS/Include/core_cm7.h **** {
1015:dev/CMSIS/Include/core_cm7.h ****   __OM  union
1016:dev/CMSIS/Include/core_cm7.h ****   {
1017:dev/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1018:dev/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1019:dev/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1020:dev/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1021:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1022:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1023:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1024:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1025:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1026:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1027:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1028:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1029:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1030:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1031:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1032:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1033:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1034:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1035:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1036:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1037:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1038:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1039:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1040:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1041:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1042:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1043:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1044:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1045:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1046:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1047:dev/CMSIS/Include/core_cm7.h **** } ITM_Type;
1048:dev/CMSIS/Include/core_cm7.h **** 
1049:dev/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1050:dev/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1051:dev/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1052:dev/CMSIS/Include/core_cm7.h **** 
1053:dev/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1054:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1055:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1056:dev/CMSIS/Include/core_cm7.h **** 
1057:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1058:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1059:dev/CMSIS/Include/core_cm7.h **** 
1060:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 72


1061:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1062:dev/CMSIS/Include/core_cm7.h **** 
1063:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1064:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1065:dev/CMSIS/Include/core_cm7.h **** 
1066:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1067:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1068:dev/CMSIS/Include/core_cm7.h **** 
1069:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1070:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1071:dev/CMSIS/Include/core_cm7.h **** 
1072:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1073:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1074:dev/CMSIS/Include/core_cm7.h **** 
1075:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1076:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1077:dev/CMSIS/Include/core_cm7.h **** 
1078:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1079:dev/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1080:dev/CMSIS/Include/core_cm7.h **** 
1081:dev/CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1082:dev/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1083:dev/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1084:dev/CMSIS/Include/core_cm7.h **** 
1085:dev/CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1086:dev/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1087:dev/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1088:dev/CMSIS/Include/core_cm7.h **** 
1089:dev/CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1090:dev/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1091:dev/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1092:dev/CMSIS/Include/core_cm7.h **** 
1093:dev/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1094:dev/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1095:dev/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1096:dev/CMSIS/Include/core_cm7.h **** 
1097:dev/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1098:dev/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1099:dev/CMSIS/Include/core_cm7.h **** 
1100:dev/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1101:dev/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1102:dev/CMSIS/Include/core_cm7.h **** 
1103:dev/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1104:dev/CMSIS/Include/core_cm7.h **** 
1105:dev/CMSIS/Include/core_cm7.h **** 
1106:dev/CMSIS/Include/core_cm7.h **** /**
1107:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1108:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1109:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1110:dev/CMSIS/Include/core_cm7.h ****   @{
1111:dev/CMSIS/Include/core_cm7.h ****  */
1112:dev/CMSIS/Include/core_cm7.h **** 
1113:dev/CMSIS/Include/core_cm7.h **** /**
1114:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1115:dev/CMSIS/Include/core_cm7.h ****  */
1116:dev/CMSIS/Include/core_cm7.h **** typedef struct
1117:dev/CMSIS/Include/core_cm7.h **** {
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 73


1118:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1119:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1120:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1121:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1122:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1123:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1124:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1125:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1126:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1127:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1128:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1129:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1130:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1131:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1132:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1133:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1134:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1135:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1136:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1137:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1138:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1139:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1140:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1141:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1142:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1143:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1144:dev/CMSIS/Include/core_cm7.h **** } DWT_Type;
1145:dev/CMSIS/Include/core_cm7.h **** 
1146:dev/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1147:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1148:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1149:dev/CMSIS/Include/core_cm7.h **** 
1150:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1151:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1152:dev/CMSIS/Include/core_cm7.h **** 
1153:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1154:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1155:dev/CMSIS/Include/core_cm7.h **** 
1156:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1157:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1158:dev/CMSIS/Include/core_cm7.h **** 
1159:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1160:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1161:dev/CMSIS/Include/core_cm7.h **** 
1162:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1163:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1164:dev/CMSIS/Include/core_cm7.h **** 
1165:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1166:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1167:dev/CMSIS/Include/core_cm7.h **** 
1168:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1169:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1170:dev/CMSIS/Include/core_cm7.h **** 
1171:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1172:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1173:dev/CMSIS/Include/core_cm7.h **** 
1174:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 74


1175:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1176:dev/CMSIS/Include/core_cm7.h **** 
1177:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1178:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1179:dev/CMSIS/Include/core_cm7.h **** 
1180:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1181:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1182:dev/CMSIS/Include/core_cm7.h **** 
1183:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1184:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1185:dev/CMSIS/Include/core_cm7.h **** 
1186:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1187:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1188:dev/CMSIS/Include/core_cm7.h **** 
1189:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1190:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1191:dev/CMSIS/Include/core_cm7.h **** 
1192:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1193:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1194:dev/CMSIS/Include/core_cm7.h **** 
1195:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1196:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1197:dev/CMSIS/Include/core_cm7.h **** 
1198:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1199:dev/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1200:dev/CMSIS/Include/core_cm7.h **** 
1201:dev/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1202:dev/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1203:dev/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1204:dev/CMSIS/Include/core_cm7.h **** 
1205:dev/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1206:dev/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1207:dev/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1208:dev/CMSIS/Include/core_cm7.h **** 
1209:dev/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1210:dev/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1211:dev/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1212:dev/CMSIS/Include/core_cm7.h **** 
1213:dev/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1214:dev/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1215:dev/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1216:dev/CMSIS/Include/core_cm7.h **** 
1217:dev/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1218:dev/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1219:dev/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1220:dev/CMSIS/Include/core_cm7.h **** 
1221:dev/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1222:dev/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1223:dev/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1224:dev/CMSIS/Include/core_cm7.h **** 
1225:dev/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1226:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1227:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1228:dev/CMSIS/Include/core_cm7.h **** 
1229:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1230:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1231:dev/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 75


1232:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1233:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1234:dev/CMSIS/Include/core_cm7.h **** 
1235:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1236:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1237:dev/CMSIS/Include/core_cm7.h **** 
1238:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1239:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1240:dev/CMSIS/Include/core_cm7.h **** 
1241:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1242:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1243:dev/CMSIS/Include/core_cm7.h **** 
1244:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1245:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1246:dev/CMSIS/Include/core_cm7.h **** 
1247:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1248:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1249:dev/CMSIS/Include/core_cm7.h **** 
1250:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1251:dev/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1252:dev/CMSIS/Include/core_cm7.h **** 
1253:dev/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1254:dev/CMSIS/Include/core_cm7.h **** 
1255:dev/CMSIS/Include/core_cm7.h **** 
1256:dev/CMSIS/Include/core_cm7.h **** /**
1257:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1258:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1259:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1260:dev/CMSIS/Include/core_cm7.h ****   @{
1261:dev/CMSIS/Include/core_cm7.h ****  */
1262:dev/CMSIS/Include/core_cm7.h **** 
1263:dev/CMSIS/Include/core_cm7.h **** /**
1264:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1265:dev/CMSIS/Include/core_cm7.h ****  */
1266:dev/CMSIS/Include/core_cm7.h **** typedef struct
1267:dev/CMSIS/Include/core_cm7.h **** {
1268:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1269:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1270:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1271:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1272:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1273:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1274:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1275:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1276:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1277:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1278:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1279:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1280:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1281:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1282:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1283:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1284:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1285:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1286:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1287:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1288:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 76


1289:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1290:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1291:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1292:dev/CMSIS/Include/core_cm7.h **** } TPI_Type;
1293:dev/CMSIS/Include/core_cm7.h **** 
1294:dev/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1295:dev/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1296:dev/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1297:dev/CMSIS/Include/core_cm7.h **** 
1298:dev/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1299:dev/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1300:dev/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1301:dev/CMSIS/Include/core_cm7.h **** 
1302:dev/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1303:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1304:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1305:dev/CMSIS/Include/core_cm7.h **** 
1306:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1307:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1308:dev/CMSIS/Include/core_cm7.h **** 
1309:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1310:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1311:dev/CMSIS/Include/core_cm7.h **** 
1312:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1313:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1314:dev/CMSIS/Include/core_cm7.h **** 
1315:dev/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1316:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1317:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1318:dev/CMSIS/Include/core_cm7.h **** 
1319:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1320:dev/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1321:dev/CMSIS/Include/core_cm7.h **** 
1322:dev/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1323:dev/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1324:dev/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1325:dev/CMSIS/Include/core_cm7.h **** 
1326:dev/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1327:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1328:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1329:dev/CMSIS/Include/core_cm7.h **** 
1330:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1331:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1332:dev/CMSIS/Include/core_cm7.h **** 
1333:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1334:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1335:dev/CMSIS/Include/core_cm7.h **** 
1336:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1337:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1338:dev/CMSIS/Include/core_cm7.h **** 
1339:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1340:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1341:dev/CMSIS/Include/core_cm7.h **** 
1342:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1343:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1344:dev/CMSIS/Include/core_cm7.h **** 
1345:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 77


1346:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1347:dev/CMSIS/Include/core_cm7.h **** 
1348:dev/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1349:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1350:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1351:dev/CMSIS/Include/core_cm7.h **** 
1352:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1353:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1354:dev/CMSIS/Include/core_cm7.h **** 
1355:dev/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1356:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1357:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1358:dev/CMSIS/Include/core_cm7.h **** 
1359:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1360:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1361:dev/CMSIS/Include/core_cm7.h **** 
1362:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1363:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1364:dev/CMSIS/Include/core_cm7.h **** 
1365:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1366:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1367:dev/CMSIS/Include/core_cm7.h **** 
1368:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1369:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1370:dev/CMSIS/Include/core_cm7.h **** 
1371:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1372:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1373:dev/CMSIS/Include/core_cm7.h **** 
1374:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1375:dev/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1376:dev/CMSIS/Include/core_cm7.h **** 
1377:dev/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1378:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1379:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1380:dev/CMSIS/Include/core_cm7.h **** 
1381:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1382:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1383:dev/CMSIS/Include/core_cm7.h **** 
1384:dev/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1385:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1386:dev/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1387:dev/CMSIS/Include/core_cm7.h **** 
1388:dev/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1389:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1390:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1391:dev/CMSIS/Include/core_cm7.h **** 
1392:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1393:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1394:dev/CMSIS/Include/core_cm7.h **** 
1395:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1396:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1397:dev/CMSIS/Include/core_cm7.h **** 
1398:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1399:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1400:dev/CMSIS/Include/core_cm7.h **** 
1401:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1402:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 78


1403:dev/CMSIS/Include/core_cm7.h **** 
1404:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1405:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1406:dev/CMSIS/Include/core_cm7.h **** 
1407:dev/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1408:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1409:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1410:dev/CMSIS/Include/core_cm7.h **** 
1411:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1412:dev/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1413:dev/CMSIS/Include/core_cm7.h **** 
1414:dev/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1415:dev/CMSIS/Include/core_cm7.h **** 
1416:dev/CMSIS/Include/core_cm7.h **** 
1417:dev/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1418:dev/CMSIS/Include/core_cm7.h **** /**
1419:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1420:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1421:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1422:dev/CMSIS/Include/core_cm7.h ****   @{
1423:dev/CMSIS/Include/core_cm7.h ****  */
1424:dev/CMSIS/Include/core_cm7.h **** 
1425:dev/CMSIS/Include/core_cm7.h **** /**
1426:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1427:dev/CMSIS/Include/core_cm7.h ****  */
1428:dev/CMSIS/Include/core_cm7.h **** typedef struct
1429:dev/CMSIS/Include/core_cm7.h **** {
1430:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1431:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1432:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1433:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1434:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1435:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1436:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1437:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1438:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1439:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1440:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1441:dev/CMSIS/Include/core_cm7.h **** } MPU_Type;
1442:dev/CMSIS/Include/core_cm7.h **** 
1443:dev/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1444:dev/CMSIS/Include/core_cm7.h **** 
1445:dev/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1446:dev/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1447:dev/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1448:dev/CMSIS/Include/core_cm7.h **** 
1449:dev/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1450:dev/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1451:dev/CMSIS/Include/core_cm7.h **** 
1452:dev/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1453:dev/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1454:dev/CMSIS/Include/core_cm7.h **** 
1455:dev/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1456:dev/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1457:dev/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1458:dev/CMSIS/Include/core_cm7.h **** 
1459:dev/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 79


1460:dev/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1461:dev/CMSIS/Include/core_cm7.h **** 
1462:dev/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1463:dev/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1464:dev/CMSIS/Include/core_cm7.h **** 
1465:dev/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1466:dev/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1467:dev/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1468:dev/CMSIS/Include/core_cm7.h **** 
1469:dev/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1470:dev/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1471:dev/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1472:dev/CMSIS/Include/core_cm7.h **** 
1473:dev/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1474:dev/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1475:dev/CMSIS/Include/core_cm7.h **** 
1476:dev/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1477:dev/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1478:dev/CMSIS/Include/core_cm7.h **** 
1479:dev/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1480:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1481:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1482:dev/CMSIS/Include/core_cm7.h **** 
1483:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1484:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1485:dev/CMSIS/Include/core_cm7.h **** 
1486:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1487:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1488:dev/CMSIS/Include/core_cm7.h **** 
1489:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1490:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1491:dev/CMSIS/Include/core_cm7.h **** 
1492:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1493:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1494:dev/CMSIS/Include/core_cm7.h **** 
1495:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1496:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1497:dev/CMSIS/Include/core_cm7.h **** 
1498:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1499:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1500:dev/CMSIS/Include/core_cm7.h **** 
1501:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1502:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1503:dev/CMSIS/Include/core_cm7.h **** 
1504:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1505:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1506:dev/CMSIS/Include/core_cm7.h **** 
1507:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1508:dev/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1509:dev/CMSIS/Include/core_cm7.h **** 
1510:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1511:dev/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1512:dev/CMSIS/Include/core_cm7.h **** 
1513:dev/CMSIS/Include/core_cm7.h **** 
1514:dev/CMSIS/Include/core_cm7.h **** /**
1515:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1516:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 80


1517:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1518:dev/CMSIS/Include/core_cm7.h ****   @{
1519:dev/CMSIS/Include/core_cm7.h ****  */
1520:dev/CMSIS/Include/core_cm7.h **** 
1521:dev/CMSIS/Include/core_cm7.h **** /**
1522:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1523:dev/CMSIS/Include/core_cm7.h ****  */
1524:dev/CMSIS/Include/core_cm7.h **** typedef struct
1525:dev/CMSIS/Include/core_cm7.h **** {
1526:dev/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1527:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1528:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1529:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1530:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1531:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1532:dev/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1533:dev/CMSIS/Include/core_cm7.h **** } FPU_Type;
1534:dev/CMSIS/Include/core_cm7.h **** 
1535:dev/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1536:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1537:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1538:dev/CMSIS/Include/core_cm7.h **** 
1539:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1540:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1541:dev/CMSIS/Include/core_cm7.h **** 
1542:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1543:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1544:dev/CMSIS/Include/core_cm7.h **** 
1545:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1546:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1547:dev/CMSIS/Include/core_cm7.h **** 
1548:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1549:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1550:dev/CMSIS/Include/core_cm7.h **** 
1551:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1552:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1553:dev/CMSIS/Include/core_cm7.h **** 
1554:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1555:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1556:dev/CMSIS/Include/core_cm7.h **** 
1557:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1558:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1559:dev/CMSIS/Include/core_cm7.h **** 
1560:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1561:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1562:dev/CMSIS/Include/core_cm7.h **** 
1563:dev/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1564:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1565:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1566:dev/CMSIS/Include/core_cm7.h **** 
1567:dev/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1568:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1569:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1570:dev/CMSIS/Include/core_cm7.h **** 
1571:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1572:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1573:dev/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 81


1574:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1575:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1576:dev/CMSIS/Include/core_cm7.h **** 
1577:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1578:dev/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1579:dev/CMSIS/Include/core_cm7.h **** 
1580:dev/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1581:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1582:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1583:dev/CMSIS/Include/core_cm7.h **** 
1584:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1585:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1586:dev/CMSIS/Include/core_cm7.h **** 
1587:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1588:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1589:dev/CMSIS/Include/core_cm7.h **** 
1590:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1591:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1592:dev/CMSIS/Include/core_cm7.h **** 
1593:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1594:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1595:dev/CMSIS/Include/core_cm7.h **** 
1596:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1597:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1598:dev/CMSIS/Include/core_cm7.h **** 
1599:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1600:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1601:dev/CMSIS/Include/core_cm7.h **** 
1602:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1603:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1604:dev/CMSIS/Include/core_cm7.h **** 
1605:dev/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1606:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1607:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1608:dev/CMSIS/Include/core_cm7.h **** 
1609:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1610:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1611:dev/CMSIS/Include/core_cm7.h **** 
1612:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1613:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1614:dev/CMSIS/Include/core_cm7.h **** 
1615:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1616:dev/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1617:dev/CMSIS/Include/core_cm7.h **** 
1618:dev/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1619:dev/CMSIS/Include/core_cm7.h **** 
1620:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1621:dev/CMSIS/Include/core_cm7.h **** 
1622:dev/CMSIS/Include/core_cm7.h **** 
1623:dev/CMSIS/Include/core_cm7.h **** /**
1624:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1625:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1626:dev/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1627:dev/CMSIS/Include/core_cm7.h ****   @{
1628:dev/CMSIS/Include/core_cm7.h ****  */
1629:dev/CMSIS/Include/core_cm7.h **** 
1630:dev/CMSIS/Include/core_cm7.h **** /**
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 82


1631:dev/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1632:dev/CMSIS/Include/core_cm7.h ****  */
1633:dev/CMSIS/Include/core_cm7.h **** typedef struct
1634:dev/CMSIS/Include/core_cm7.h **** {
1635:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1636:dev/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1637:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1638:dev/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1639:dev/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1640:dev/CMSIS/Include/core_cm7.h **** 
1641:dev/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1642:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1643:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1644:dev/CMSIS/Include/core_cm7.h **** 
1645:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1646:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1647:dev/CMSIS/Include/core_cm7.h **** 
1648:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1649:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1650:dev/CMSIS/Include/core_cm7.h **** 
1651:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1652:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1653:dev/CMSIS/Include/core_cm7.h **** 
1654:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1655:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1656:dev/CMSIS/Include/core_cm7.h **** 
1657:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1658:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1659:dev/CMSIS/Include/core_cm7.h **** 
1660:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1661:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1662:dev/CMSIS/Include/core_cm7.h **** 
1663:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1664:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1665:dev/CMSIS/Include/core_cm7.h **** 
1666:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1667:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1668:dev/CMSIS/Include/core_cm7.h **** 
1669:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1670:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1671:dev/CMSIS/Include/core_cm7.h **** 
1672:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1673:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1674:dev/CMSIS/Include/core_cm7.h **** 
1675:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1676:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1677:dev/CMSIS/Include/core_cm7.h **** 
1678:dev/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1679:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1680:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1681:dev/CMSIS/Include/core_cm7.h **** 
1682:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1683:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1684:dev/CMSIS/Include/core_cm7.h **** 
1685:dev/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1686:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1687:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 83


1688:dev/CMSIS/Include/core_cm7.h **** 
1689:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1690:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1691:dev/CMSIS/Include/core_cm7.h **** 
1692:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1693:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1694:dev/CMSIS/Include/core_cm7.h **** 
1695:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1696:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1697:dev/CMSIS/Include/core_cm7.h **** 
1698:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1699:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1700:dev/CMSIS/Include/core_cm7.h **** 
1701:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1702:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1703:dev/CMSIS/Include/core_cm7.h **** 
1704:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1705:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1706:dev/CMSIS/Include/core_cm7.h **** 
1707:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1708:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1709:dev/CMSIS/Include/core_cm7.h **** 
1710:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1711:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1712:dev/CMSIS/Include/core_cm7.h **** 
1713:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1714:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1715:dev/CMSIS/Include/core_cm7.h **** 
1716:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1717:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1718:dev/CMSIS/Include/core_cm7.h **** 
1719:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1720:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1721:dev/CMSIS/Include/core_cm7.h **** 
1722:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1723:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1724:dev/CMSIS/Include/core_cm7.h **** 
1725:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1726:dev/CMSIS/Include/core_cm7.h **** 
1727:dev/CMSIS/Include/core_cm7.h **** 
1728:dev/CMSIS/Include/core_cm7.h **** /**
1729:dev/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1730:dev/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1731:dev/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1732:dev/CMSIS/Include/core_cm7.h ****   @{
1733:dev/CMSIS/Include/core_cm7.h ****  */
1734:dev/CMSIS/Include/core_cm7.h **** 
1735:dev/CMSIS/Include/core_cm7.h **** /**
1736:dev/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1737:dev/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1738:dev/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1739:dev/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1740:dev/CMSIS/Include/core_cm7.h **** */
1741:dev/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1742:dev/CMSIS/Include/core_cm7.h **** 
1743:dev/CMSIS/Include/core_cm7.h **** /**
1744:dev/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 84


1745:dev/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1746:dev/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1747:dev/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1748:dev/CMSIS/Include/core_cm7.h **** */
1749:dev/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1750:dev/CMSIS/Include/core_cm7.h **** 
1751:dev/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1752:dev/CMSIS/Include/core_cm7.h **** 
1753:dev/CMSIS/Include/core_cm7.h **** 
1754:dev/CMSIS/Include/core_cm7.h **** /**
1755:dev/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1756:dev/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1757:dev/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1758:dev/CMSIS/Include/core_cm7.h ****   @{
1759:dev/CMSIS/Include/core_cm7.h ****  */
1760:dev/CMSIS/Include/core_cm7.h **** 
1761:dev/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1762:dev/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1763:dev/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1764:dev/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1765:dev/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1766:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1767:dev/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1768:dev/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1769:dev/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1770:dev/CMSIS/Include/core_cm7.h **** 
1771:dev/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1772:dev/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1773:dev/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1774:dev/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1775:dev/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1776:dev/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1777:dev/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1778:dev/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1779:dev/CMSIS/Include/core_cm7.h **** 
1780:dev/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1781:dev/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1782:dev/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1783:dev/CMSIS/Include/core_cm7.h **** #endif
1784:dev/CMSIS/Include/core_cm7.h **** 
1785:dev/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1786:dev/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1787:dev/CMSIS/Include/core_cm7.h **** 
1788:dev/CMSIS/Include/core_cm7.h **** /*@} */
1789:dev/CMSIS/Include/core_cm7.h **** 
1790:dev/CMSIS/Include/core_cm7.h **** 
1791:dev/CMSIS/Include/core_cm7.h **** 
1792:dev/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1793:dev/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1794:dev/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1795:dev/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1796:dev/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1797:dev/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1798:dev/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1799:dev/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1800:dev/CMSIS/Include/core_cm7.h **** /**
1801:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 85


1802:dev/CMSIS/Include/core_cm7.h **** */
1803:dev/CMSIS/Include/core_cm7.h **** 
1804:dev/CMSIS/Include/core_cm7.h **** 
1805:dev/CMSIS/Include/core_cm7.h **** 
1806:dev/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1807:dev/CMSIS/Include/core_cm7.h **** /**
1808:dev/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1809:dev/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1810:dev/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1811:dev/CMSIS/Include/core_cm7.h ****   @{
1812:dev/CMSIS/Include/core_cm7.h ****  */
1813:dev/CMSIS/Include/core_cm7.h **** 
1814:dev/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1815:dev/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1816:dev/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1817:dev/CMSIS/Include/core_cm7.h ****   #endif
1818:dev/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1819:dev/CMSIS/Include/core_cm7.h **** #else
1820:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1821:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1822:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1823:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1824:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1825:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1826:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1827:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1828:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1829:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1830:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1831:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1832:dev/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1833:dev/CMSIS/Include/core_cm7.h **** 
1834:dev/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1835:dev/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1836:dev/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1837:dev/CMSIS/Include/core_cm7.h ****   #endif
1838:dev/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1839:dev/CMSIS/Include/core_cm7.h **** #else
1840:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1841:dev/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1842:dev/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1843:dev/CMSIS/Include/core_cm7.h **** 
1844:dev/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1845:dev/CMSIS/Include/core_cm7.h **** 
1846:dev/CMSIS/Include/core_cm7.h **** 
1847:dev/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1848:dev/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1849:dev/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1850:dev/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1851:dev/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1852:dev/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1853:dev/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1854:dev/CMSIS/Include/core_cm7.h **** 
1855:dev/CMSIS/Include/core_cm7.h **** 
1856:dev/CMSIS/Include/core_cm7.h **** /**
1857:dev/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1858:dev/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 86


1859:dev/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1860:dev/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1861:dev/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1862:dev/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1863:dev/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1864:dev/CMSIS/Include/core_cm7.h ****  */
1865:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1866:dev/CMSIS/Include/core_cm7.h **** {
1867:dev/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1868:dev/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1869:dev/CMSIS/Include/core_cm7.h **** 
1870:dev/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1871:dev/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1872:dev/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1873:dev/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1874:dev/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1875:dev/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1876:dev/CMSIS/Include/core_cm7.h **** }
1877:dev/CMSIS/Include/core_cm7.h **** 
1878:dev/CMSIS/Include/core_cm7.h **** 
1879:dev/CMSIS/Include/core_cm7.h **** /**
1880:dev/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1881:dev/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1882:dev/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1883:dev/CMSIS/Include/core_cm7.h ****  */
1884:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1885:dev/CMSIS/Include/core_cm7.h **** {
1886:dev/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1887:dev/CMSIS/Include/core_cm7.h **** }
1888:dev/CMSIS/Include/core_cm7.h **** 
1889:dev/CMSIS/Include/core_cm7.h **** 
1890:dev/CMSIS/Include/core_cm7.h **** /**
1891:dev/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1892:dev/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1893:dev/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1894:dev/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1895:dev/CMSIS/Include/core_cm7.h ****  */
1896:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1897:dev/CMSIS/Include/core_cm7.h **** {
1898:dev/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1899:dev/CMSIS/Include/core_cm7.h ****   {
1900:dev/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1901:dev/CMSIS/Include/core_cm7.h ****   }
1902:dev/CMSIS/Include/core_cm7.h **** }
1903:dev/CMSIS/Include/core_cm7.h **** 
1904:dev/CMSIS/Include/core_cm7.h **** 
1905:dev/CMSIS/Include/core_cm7.h **** /**
1906:dev/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1907:dev/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1908:dev/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1909:dev/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1910:dev/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1911:dev/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1912:dev/CMSIS/Include/core_cm7.h ****  */
1913:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1914:dev/CMSIS/Include/core_cm7.h **** {
1915:dev/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 87


1916:dev/CMSIS/Include/core_cm7.h ****   {
1917:dev/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1918:dev/CMSIS/Include/core_cm7.h ****   }
1919:dev/CMSIS/Include/core_cm7.h ****   else
1920:dev/CMSIS/Include/core_cm7.h ****   {
1921:dev/CMSIS/Include/core_cm7.h ****     return(0U);
1922:dev/CMSIS/Include/core_cm7.h ****   }
1923:dev/CMSIS/Include/core_cm7.h **** }
1924:dev/CMSIS/Include/core_cm7.h **** 
1925:dev/CMSIS/Include/core_cm7.h **** 
1926:dev/CMSIS/Include/core_cm7.h **** /**
1927:dev/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1928:dev/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1929:dev/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1930:dev/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1931:dev/CMSIS/Include/core_cm7.h ****  */
1932:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1933:dev/CMSIS/Include/core_cm7.h **** {
1934:dev/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1935:dev/CMSIS/Include/core_cm7.h ****   {
1936:dev/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1937:dev/CMSIS/Include/core_cm7.h ****     __DSB();
1938:dev/CMSIS/Include/core_cm7.h ****     __ISB();
1939:dev/CMSIS/Include/core_cm7.h ****   }
1940:dev/CMSIS/Include/core_cm7.h **** }
1941:dev/CMSIS/Include/core_cm7.h **** 
1942:dev/CMSIS/Include/core_cm7.h **** 
1943:dev/CMSIS/Include/core_cm7.h **** /**
1944:dev/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1945:dev/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1946:dev/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1947:dev/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1948:dev/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1949:dev/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1950:dev/CMSIS/Include/core_cm7.h ****  */
1951:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1952:dev/CMSIS/Include/core_cm7.h **** {
1953:dev/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1954:dev/CMSIS/Include/core_cm7.h ****   {
1955:dev/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1956:dev/CMSIS/Include/core_cm7.h ****   }
1957:dev/CMSIS/Include/core_cm7.h ****   else
1958:dev/CMSIS/Include/core_cm7.h ****   {
1959:dev/CMSIS/Include/core_cm7.h ****     return(0U);
1960:dev/CMSIS/Include/core_cm7.h ****   }
1961:dev/CMSIS/Include/core_cm7.h **** }
1962:dev/CMSIS/Include/core_cm7.h **** 
1963:dev/CMSIS/Include/core_cm7.h **** 
1964:dev/CMSIS/Include/core_cm7.h **** /**
1965:dev/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1966:dev/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1967:dev/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1968:dev/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1969:dev/CMSIS/Include/core_cm7.h ****  */
1970:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1971:dev/CMSIS/Include/core_cm7.h **** {
1972:dev/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 88


1973:dev/CMSIS/Include/core_cm7.h ****   {
1974:dev/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1975:dev/CMSIS/Include/core_cm7.h ****   }
1976:dev/CMSIS/Include/core_cm7.h **** }
1977:dev/CMSIS/Include/core_cm7.h **** 
1978:dev/CMSIS/Include/core_cm7.h **** 
1979:dev/CMSIS/Include/core_cm7.h **** /**
1980:dev/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1981:dev/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1982:dev/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1983:dev/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1984:dev/CMSIS/Include/core_cm7.h ****  */
1985:dev/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 1899              		.loc 2 1985 22 view .LVU484
 1900              	.LBB26:
1986:dev/CMSIS/Include/core_cm7.h **** {
1987:dev/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
 1901              		.loc 2 1987 3 view .LVU485
1988:dev/CMSIS/Include/core_cm7.h ****   {
1989:dev/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1902              		.loc 2 1989 5 view .LVU486
 1903              		.loc 2 1989 43 is_stmt 0 view .LVU487
 1904 0006 064B     		ldr	r3, .L134+4
 1905 0008 4FF40002 		mov	r2, #8388608
 1906 000c C3F88021 		str	r2, [r3, #384]
1990:dev/CMSIS/Include/core_cm7.h ****   }
1991:dev/CMSIS/Include/core_cm7.h **** }
 1907              		.loc 2 1991 1 view .LVU488
 1908 0010 7047     		bx	lr
 1909              	.LVL141:
 1910              	.L132:
 1911              		.loc 2 1991 1 view .LVU489
 1912              	.LBE26:
 1913              	.LBE25:
 334:dev/BSP/6180A1/6180a1.c **** }
 1914              		.loc 1 334 9 is_stmt 1 view .LVU490
 1915              	.LBB27:
 1916              	.LBI27:
1985:dev/CMSIS/Include/core_cm7.h **** {
 1917              		.loc 2 1985 22 view .LVU491
 1918              	.LBB28:
1987:dev/CMSIS/Include/core_cm7.h ****   {
 1919              		.loc 2 1987 3 view .LVU492
1989:dev/CMSIS/Include/core_cm7.h ****   }
 1920              		.loc 2 1989 5 view .LVU493
1989:dev/CMSIS/Include/core_cm7.h ****   }
 1921              		.loc 2 1989 43 is_stmt 0 view .LVU494
 1922 0012 034B     		ldr	r3, .L134+4
 1923 0014 4022     		movs	r2, #64
 1924 0016 C3F88021 		str	r2, [r3, #384]
 1925              	.LVL142:
1989:dev/CMSIS/Include/core_cm7.h ****   }
 1926              		.loc 2 1989 43 view .LVU495
 1927              	.LBE28:
 1928              	.LBE27:
 335:dev/BSP/6180A1/6180a1.c **** 
 1929              		.loc 1 335 1 view .LVU496
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 89


 1930 001a 7047     		bx	lr
 1931              	.L135:
 1932              		.align	2
 1933              	.L134:
 1934 001c 00000000 		.word	.LANCHOR3
 1935 0020 00E100E0 		.word	-536813312
 1936              		.cfi_endproc
 1937              	.LFE154:
 1939              		.section	.text.XNUCLEO6180XA1_DisableInterrupt,"ax",%progbits
 1940              		.align	1
 1941              		.global	XNUCLEO6180XA1_DisableInterrupt
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1945              		.fpu fpv5-d16
 1947              	XNUCLEO6180XA1_DisableInterrupt:
 1948              	.LFB155:
 338:dev/BSP/6180A1/6180a1.c ****     if( !IsV2){
 1949              		.loc 1 338 43 is_stmt 1 view -0
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 1953 0000 08B5     		push	{r3, lr}
 1954              	.LCFI39:
 1955              		.cfi_def_cfa_offset 8
 1956              		.cfi_offset 3, -8
 1957              		.cfi_offset 14, -4
 339:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_DisableIRQ(V1_IRQ);
 1958              		.loc 1 339 5 view .LVU498
 339:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_DisableIRQ(V1_IRQ);
 1959              		.loc 1 339 9 is_stmt 0 view .LVU499
 1960 0002 0D4B     		ldr	r3, .L140
 1961 0004 1B68     		ldr	r3, [r3]
 339:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_DisableIRQ(V1_IRQ);
 1962              		.loc 1 339 7 view .LVU500
 1963 0006 5BB9     		cbnz	r3, .L137
 340:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V1_IRQ_PIN);
 1964              		.loc 1 340 9 is_stmt 1 view .LVU501
 1965 0008 1720     		movs	r0, #23
 1966 000a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1967              	.LVL143:
 341:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 1968              		.loc 1 341 9 view .LVU502
 1969 000e 0B4B     		ldr	r3, .L140+4
 1970 0010 4022     		movs	r2, #64
 1971 0012 5A61     		str	r2, [r3, #20]
 342:dev/BSP/6180A1/6180a1.c ****     }
 1972              		.loc 1 342 9 view .LVU503
 1973              	.LVL144:
 1974              	.LBB29:
 1975              	.LBI29:
1985:dev/CMSIS/Include/core_cm7.h **** {
 1976              		.loc 2 1985 22 view .LVU504
 1977              	.LBB30:
1987:dev/CMSIS/Include/core_cm7.h ****   {
 1978              		.loc 2 1987 3 view .LVU505
1989:dev/CMSIS/Include/core_cm7.h ****   }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 90


 1979              		.loc 2 1989 5 view .LVU506
1989:dev/CMSIS/Include/core_cm7.h ****   }
 1980              		.loc 2 1989 43 is_stmt 0 view .LVU507
 1981 0014 0A4B     		ldr	r3, .L140+8
 1982 0016 4FF40002 		mov	r2, #8388608
 1983 001a C3F88021 		str	r2, [r3, #384]
 1984              	.LVL145:
 1985              	.L136:
1989:dev/CMSIS/Include/core_cm7.h ****   }
 1986              		.loc 2 1989 43 view .LVU508
 1987              	.LBE30:
 1988              	.LBE29:
 350:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_EnableInterrupt(void){
 1989              		.loc 1 350 1 view .LVU509
 1990 001e 08BD     		pop	{r3, pc}
 1991              	.L137:
 345:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V2_IRQ_PIN);
 1992              		.loc 1 345 9 is_stmt 1 view .LVU510
 1993 0020 0620     		movs	r0, #6
 1994 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1995              	.LVL146:
 346:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V2_IRQ);
 1996              		.loc 1 346 9 view .LVU511
 1997 0026 054B     		ldr	r3, .L140+4
 1998 0028 0122     		movs	r2, #1
 1999 002a 5A61     		str	r2, [r3, #20]
 347:dev/BSP/6180A1/6180a1.c ****     }
 2000              		.loc 1 347 9 view .LVU512
 2001              	.LVL147:
 2002              	.LBB31:
 2003              	.LBI31:
1985:dev/CMSIS/Include/core_cm7.h **** {
 2004              		.loc 2 1985 22 view .LVU513
 2005              	.LBB32:
1987:dev/CMSIS/Include/core_cm7.h ****   {
 2006              		.loc 2 1987 3 view .LVU514
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2007              		.loc 2 1989 5 view .LVU515
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2008              		.loc 2 1989 43 is_stmt 0 view .LVU516
 2009 002c 044B     		ldr	r3, .L140+8
 2010 002e 4022     		movs	r2, #64
 2011 0030 C3F88021 		str	r2, [r3, #384]
 2012              	.LVL148:
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2013              		.loc 2 1989 43 view .LVU517
 2014              	.LBE32:
 2015              	.LBE31:
 350:dev/BSP/6180A1/6180a1.c **** void XNUCLEO6180XA1_EnableInterrupt(void){
 2016              		.loc 1 350 1 view .LVU518
 2017 0034 F3E7     		b	.L136
 2018              	.L141:
 2019 0036 00BF     		.align	2
 2020              	.L140:
 2021 0038 00000000 		.word	.LANCHOR3
 2022 003c 003C0140 		.word	1073822720
 2023 0040 00E100E0 		.word	-536813312
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 91


 2024              		.cfi_endproc
 2025              	.LFE155:
 2027              		.section	.text.XNUCLEO6180XA1_EnableInterrupt,"ax",%progbits
 2028              		.align	1
 2029              		.global	XNUCLEO6180XA1_EnableInterrupt
 2030              		.syntax unified
 2031              		.thumb
 2032              		.thumb_func
 2033              		.fpu fpv5-d16
 2035              	XNUCLEO6180XA1_EnableInterrupt:
 2036              	.LFB156:
 351:dev/BSP/6180A1/6180a1.c ****     if( !IsV2 ){
 2037              		.loc 1 351 42 is_stmt 1 view -0
 2038              		.cfi_startproc
 2039              		@ args = 0, pretend = 0, frame = 0
 2040              		@ frame_needed = 0, uses_anonymous_args = 0
 2041 0000 08B5     		push	{r3, lr}
 2042              	.LCFI40:
 2043              		.cfi_def_cfa_offset 8
 2044              		.cfi_offset 3, -8
 2045              		.cfi_offset 14, -4
 352:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V1_IRQ_PIN);
 2046              		.loc 1 352 5 view .LVU520
 352:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V1_IRQ_PIN);
 2047              		.loc 1 352 9 is_stmt 0 view .LVU521
 2048 0002 0D4B     		ldr	r3, .L146
 2049 0004 1B68     		ldr	r3, [r3]
 352:dev/BSP/6180A1/6180a1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(V1_IRQ_PIN);
 2050              		.loc 1 352 7 view .LVU522
 2051 0006 5BB9     		cbnz	r3, .L143
 353:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V1_IRQ);
 2052              		.loc 1 353 9 is_stmt 1 view .LVU523
 2053 0008 0C4B     		ldr	r3, .L146+4
 2054 000a 4022     		movs	r2, #64
 2055 000c 5A61     		str	r2, [r3, #20]
 354:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_EnableIRQ(V1_IRQ);
 2056              		.loc 1 354 9 view .LVU524
 2057              	.LVL149:
 2058              	.LBB33:
 2059              	.LBI33:
1985:dev/CMSIS/Include/core_cm7.h **** {
 2060              		.loc 2 1985 22 view .LVU525
 2061              	.LBB34:
1987:dev/CMSIS/Include/core_cm7.h ****   {
 2062              		.loc 2 1987 3 view .LVU526
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2063              		.loc 2 1989 5 view .LVU527
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2064              		.loc 2 1989 43 is_stmt 0 view .LVU528
 2065 000e 0C4B     		ldr	r3, .L146+8
 2066 0010 4FF40002 		mov	r2, #8388608
 2067 0014 C3F88021 		str	r2, [r3, #384]
 2068              	.LVL150:
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2069              		.loc 2 1989 43 view .LVU529
 2070              	.LBE34:
 2071              	.LBE33:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 92


 355:dev/BSP/6180A1/6180a1.c ****     }
 2072              		.loc 1 355 9 is_stmt 1 view .LVU530
 2073 0018 1720     		movs	r0, #23
 2074 001a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2075              	.LVL151:
 2076              	.L142:
 363:dev/BSP/6180A1/6180a1.c **** 
 2077              		.loc 1 363 1 is_stmt 0 view .LVU531
 2078 001e 08BD     		pop	{r3, pc}
 2079              	.L143:
 358:dev/BSP/6180A1/6180a1.c ****         NVIC_ClearPendingIRQ(V2_IRQ);
 2080              		.loc 1 358 9 is_stmt 1 view .LVU532
 2081 0020 064B     		ldr	r3, .L146+4
 2082 0022 0122     		movs	r2, #1
 2083 0024 5A61     		str	r2, [r3, #20]
 359:dev/BSP/6180A1/6180a1.c ****         HAL_NVIC_EnableIRQ(V2_IRQ);
 2084              		.loc 1 359 9 view .LVU533
 2085              	.LVL152:
 2086              	.LBB35:
 2087              	.LBI35:
1985:dev/CMSIS/Include/core_cm7.h **** {
 2088              		.loc 2 1985 22 view .LVU534
 2089              	.LBB36:
1987:dev/CMSIS/Include/core_cm7.h ****   {
 2090              		.loc 2 1987 3 view .LVU535
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2091              		.loc 2 1989 5 view .LVU536
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2092              		.loc 2 1989 43 is_stmt 0 view .LVU537
 2093 0026 064B     		ldr	r3, .L146+8
 2094 0028 4022     		movs	r2, #64
 2095 002a C3F88021 		str	r2, [r3, #384]
 2096              	.LVL153:
1989:dev/CMSIS/Include/core_cm7.h ****   }
 2097              		.loc 2 1989 43 view .LVU538
 2098              	.LBE36:
 2099              	.LBE35:
 360:dev/BSP/6180A1/6180a1.c ****     }
 2100              		.loc 1 360 9 is_stmt 1 view .LVU539
 2101 002e 0620     		movs	r0, #6
 2102 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2103              	.LVL154:
 363:dev/BSP/6180A1/6180a1.c **** 
 2104              		.loc 1 363 1 is_stmt 0 view .LVU540
 2105 0034 F3E7     		b	.L142
 2106              	.L147:
 2107 0036 00BF     		.align	2
 2108              	.L146:
 2109 0038 00000000 		.word	.LANCHOR3
 2110 003c 003C0140 		.word	1073822720
 2111 0040 00E100E0 		.word	-536813312
 2112              		.cfi_endproc
 2113              	.LFE156:
 2115              		.section	.text.XNUCLEO6180XA1_DisplayString,"ax",%progbits
 2116              		.align	1
 2117              		.global	XNUCLEO6180XA1_DisplayString
 2118              		.syntax unified
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 93


 2119              		.thumb
 2120              		.thumb_func
 2121              		.fpu fpv5-d16
 2123              	XNUCLEO6180XA1_DisplayString:
 2124              	.LVL155:
 2125              	.LFB160:
 559:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 2126              		.loc 1 559 67 is_stmt 1 view -0
 2127              		.cfi_startproc
 2128              		@ args = 0, pretend = 0, frame = 0
 2129              		@ frame_needed = 0, uses_anonymous_args = 0
 559:dev/BSP/6180A1/6180a1.c ****     if( !IsV2)
 2130              		.loc 1 559 67 is_stmt 0 view .LVU542
 2131 0000 08B5     		push	{r3, lr}
 2132              	.LCFI41:
 2133              		.cfi_def_cfa_offset 8
 2134              		.cfi_offset 3, -8
 2135              		.cfi_offset 14, -4
 560:dev/BSP/6180A1/6180a1.c ****         _V1_DisplayString(str, SegDelayMs);
 2136              		.loc 1 560 5 is_stmt 1 view .LVU543
 560:dev/BSP/6180A1/6180a1.c ****         _V1_DisplayString(str, SegDelayMs);
 2137              		.loc 1 560 9 is_stmt 0 view .LVU544
 2138 0002 044B     		ldr	r3, .L152
 2139 0004 1B68     		ldr	r3, [r3]
 560:dev/BSP/6180A1/6180a1.c ****         _V1_DisplayString(str, SegDelayMs);
 2140              		.loc 1 560 7 view .LVU545
 2141 0006 13B9     		cbnz	r3, .L149
 561:dev/BSP/6180A1/6180a1.c ****     else
 2142              		.loc 1 561 9 is_stmt 1 view .LVU546
 2143 0008 FFF7FEFF 		bl	_V1_DisplayString
 2144              	.LVL156:
 2145              	.L148:
 564:dev/BSP/6180A1/6180a1.c **** 
 2146              		.loc 1 564 2 is_stmt 0 view .LVU547
 2147 000c 08BD     		pop	{r3, pc}
 2148              	.LVL157:
 2149              	.L149:
 563:dev/BSP/6180A1/6180a1.c ****  }
 2150              		.loc 1 563 9 is_stmt 1 view .LVU548
 2151 000e FFF7FEFF 		bl	_V2_DisplayString
 2152              	.LVL158:
 564:dev/BSP/6180A1/6180a1.c **** 
 2153              		.loc 1 564 2 is_stmt 0 view .LVU549
 2154 0012 FBE7     		b	.L148
 2155              	.L153:
 2156              		.align	2
 2157              	.L152:
 2158 0014 00000000 		.word	.LANCHOR3
 2159              		.cfi_endproc
 2160              	.LFE160:
 2162              		.comm	_V2PadVal,2,2
 2163              		.comm	_hi2c,4,4
 2164              		.section	.bss.IsV2,"aw",%nobits
 2165              		.align	2
 2166              		.set	.LANCHOR3,. + 0
 2169              	IsV2:
 2170 0000 00000000 		.space	4
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 94


 2171              		.section	.bss._err,"aw",%nobits
 2172              		.align	2
 2173              		.set	.LANCHOR4,. + 0
 2176              	_err:
 2177 0000 00000000 		.space	4
 2178              		.section	.rodata.DisplayEn,"a"
 2179              		.align	2
 2180              		.set	.LANCHOR0,. + 0
 2183              	DisplayEn:
 2184 0000 10040100 		.ascii	"\020\004\001\000"
 2185              		.section	.rodata.DisplaySeg,"a"
 2186              		.align	2
 2187              		.set	.LANCHOR1,. + 0
 2190              	DisplaySeg:
 2191 0000 16270908 		.ascii	"\026'\011\010\032\024\025\023"
 2191      1A141513 
 2192              		.section	.rodata.ascii_to_display_lut,"a"
 2193              		.align	2
 2194              		.set	.LANCHOR2,. + 0
 2197              	ascii_to_display_lut:
 2198 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000\000\000\000\000"
 2198      00000000 
 2198      00000000 
 2198      00
 2199 000d 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000\000\000\000\000"
 2199      00000000 
 2199      00000000 
 2199      00
 2200 001a 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000\000\000\000\000"
 2200      00000000 
 2200      00000000 
 2200      00
 2201 0027 0000007F 		.ascii	"\000\000\000\177\000\000@\000\000?\006[Ofm}\007\177"
 2201      00004000 
 2201      003F065B 
 2201      4F666D7D 
 2201      077F
 2202 0039 6F000000 		.ascii	"o\000\000\000H\000S\011w|9\000yqov\006\036v8\025T?g"
 2202      48005309 
 2202      777C3900 
 2202      79716F76 
 2202      061E7638 
 2203 0051 73506D78 		.ascii	"sPmx>\034*vn[9\000\017\001\010\000\\|X^{qot\020\036"
 2203      3E1C2A76 
 2203      6E5B3900 
 2203      0F010800 
 2203      5C7C585E 
 2204 006b 74181554 		.ascii	"t\030\025T\\sgPmx>\034*vn[\000\000\000I\000"
 2204      5C736750 
 2204      6D783E1C 
 2204      2A766E5B 
 2204      00000049 
 2205 0080 00000000 		.space	128
 2205      00000000 
 2205      00000000 
 2205      00000000 
 2205      00000000 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 95


 2206              		.text
 2207              	.Letext0:
 2208              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none
 2209              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2210              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2211              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2212              		.file 7 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2213              		.file 8 "dev/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 2214              		.file 9 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2215              		.file 10 "dev/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 2216              		.file 11 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2217              		.file 12 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 2218              		.file 13 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 2219              		.file 14 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 2220              		.file 15 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 2221              		.file 16 "dev/BSP/6180A1/6180a1.h"
 2222              		.file 17 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 2223              		.file 18 "<built-in>"
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 96


DEFINED SYMBOLS
                            *ABS*:00000000 6180a1.c
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:17     .text._V1_DisplayOff:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:24     .text._V1_DisplayOff:00000000 _V1_DisplayOff
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:74     .text._V1_DisplayOff:0000002c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:80     .text._V1_Set7Segment:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:86     .text._V1_Set7Segment:00000000 _V1_Set7Segment
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:159    .text._V1_Set7Segment:0000003c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:165    .text._V1_Set7SegmentDP:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:171    .text._V1_Set7SegmentDP:00000000 _V1_Set7SegmentDP
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:202    .text._V1_Set7SegmentDP:00000014 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:207    .text._V1_GPIO_Init:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:213    .text._V1_GPIO_Init:00000000 _V1_GPIO_Init
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:392    .text._V1_GPIO_Init:000000b8 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:401    .text._I2cFailRecover:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:407    .text._I2cFailRecover:00000000 _I2cFailRecover
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:633    .text._I2cFailRecover:00000110 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:640    .text._V1_DisplayString:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:646    .text._V1_DisplayString:00000000 _V1_DisplayString
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:749    .text._V1_DisplayString:00000068 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:756    .text.XNUCLEO6180XA1_IsV2:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:763    .text.XNUCLEO6180XA1_IsV2:00000000 XNUCLEO6180XA1_IsV2
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:778    .text.XNUCLEO6180XA1_IsV2:00000008 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:783    .text.XNUCLEO6180XA1_GPIO_Init:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:790    .text.XNUCLEO6180XA1_GPIO_Init:00000000 XNUCLEO6180XA1_GPIO_Init
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:803    .text.V2_ExpanderRd:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:810    .text.V2_ExpanderRd:00000000 V2_ExpanderRd
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:888    .text.V2_ExpanderRd:00000040 $d
                            *COM*:00000004 _hi2c
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:893    .text._V2_GetSwicth:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:899    .text._V2_GetSwicth:00000000 _V2_GetSwicth
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:959    .text._V2_GetSwicth:00000038 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:964    .text.XNUCLEO6180XA1_GetSwitch:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:971    .text.XNUCLEO6180XA1_GetSwitch:00000000 XNUCLEO6180XA1_GetSwitch
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1015   .text.XNUCLEO6180XA1_GetSwitch:00000020 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1021   .text.V2_ExpanderWR:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1028   .text.V2_ExpanderWR:00000000 V2_ExpanderWR
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1080   .text.V2_ExpanderWR:0000002c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1085   .text._V2_SetChipEn:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1091   .text._V2_SetChipEn:00000000 _V2_SetChipEn
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1170   .text._V2_SetChipEn:00000048 $d
                            *COM*:00000002 _V2PadVal
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1175   .text.XNUCLEO6180XA1_Reset:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1182   .text.XNUCLEO6180XA1_Reset:00000000 XNUCLEO6180XA1_Reset
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1226   .text.XNUCLEO6180XA1_Reset:00000020 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1232   .text.XNUCLEO6180XA1_ResetId:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1239   .text.XNUCLEO6180XA1_ResetId:00000000 XNUCLEO6180XA1_ResetId
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1304   .text.XNUCLEO6180XA1_ResetId:00000028 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1309   .text._V2_DisplayOff:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1315   .text._V2_DisplayOff:00000000 _V2_DisplayOff
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1342   .text._V2_DisplayOff:00000018 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1347   .text._V2_GPIO_Init:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1353   .text._V2_GPIO_Init:00000000 _V2_GPIO_Init
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1455   .text._V2_GPIO_Init:0000006c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1463   .text._V2_Set7Segment:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1469   .text._V2_Set7Segment:00000000 _V2_Set7Segment
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1518   .text._V2_Set7Segment:00000030 $d
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s 			page 97


C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1523   .text._V2_DisplayString:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1529   .text._V2_DisplayString:00000000 _V2_DisplayString
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1605   .text._V2_DisplayString:00000038 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1610   .text.XNUCLEO6180XA1_I2C1_Init:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1617   .text.XNUCLEO6180XA1_I2C1_Init:00000000 XNUCLEO6180XA1_I2C1_Init
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1779   .text.XNUCLEO6180XA1_I2C1_Init:00000098 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1789   .text.XNUCLEO6180XA1_UserIntHandler:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1796   .text.XNUCLEO6180XA1_UserIntHandler:00000000 XNUCLEO6180XA1_UserIntHandler
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1809   .text.XNUCLEO6180XA1_EXTI_CallBackHandle:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1816   .text.XNUCLEO6180XA1_EXTI_CallBackHandle:00000000 XNUCLEO6180XA1_EXTI_CallBackHandle
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1869   .text.XNUCLEO6180XA1_EXTI_CallBackHandle:00000028 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1874   .text.XNUCLEO6180XA1_ClearInterrupt:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1881   .text.XNUCLEO6180XA1_ClearInterrupt:00000000 XNUCLEO6180XA1_ClearInterrupt
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1934   .text.XNUCLEO6180XA1_ClearInterrupt:0000001c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1940   .text.XNUCLEO6180XA1_DisableInterrupt:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:1947   .text.XNUCLEO6180XA1_DisableInterrupt:00000000 XNUCLEO6180XA1_DisableInterrupt
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2021   .text.XNUCLEO6180XA1_DisableInterrupt:00000038 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2028   .text.XNUCLEO6180XA1_EnableInterrupt:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2035   .text.XNUCLEO6180XA1_EnableInterrupt:00000000 XNUCLEO6180XA1_EnableInterrupt
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2109   .text.XNUCLEO6180XA1_EnableInterrupt:00000038 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2116   .text.XNUCLEO6180XA1_DisplayString:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2123   .text.XNUCLEO6180XA1_DisplayString:00000000 XNUCLEO6180XA1_DisplayString
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2158   .text.XNUCLEO6180XA1_DisplayString:00000014 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2165   .bss.IsV2:00000000 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2169   .bss.IsV2:00000000 IsV2
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2172   .bss._err:00000000 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2176   .bss._err:00000000 _err
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2179   .rodata.DisplayEn:00000000 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2183   .rodata.DisplayEn:00000000 DisplayEn
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2186   .rodata.DisplaySeg:00000000 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2190   .rodata.DisplaySeg:00000000 DisplaySeg
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2193   .rodata.ascii_to_display_lut:00000000 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccJH0jx6.s:2197   .rodata.ascii_to_display_lut:00000000 ascii_to_display_lut

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_Delay
HAL_GPIO_ReadPin
XNUCLEO6180XA1_WaitMilliSec
HAL_I2C_Master_Transmit
HAL_I2C_Master_Receive
memcpy
HAL_I2C_Init
HAL_NVIC_DisableIRQ
HAL_NVIC_EnableIRQ
