-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111011000011110011100000110010", 1 => "00111100100001001011000111011101", 2 => "10111100111100101110000011010000", 3 => "00111011111100100100001101110111", 
    4 => "00111011101001011111100000001110", 5 => "00111101000000011111001001000001", 6 => "00111011100100111001110011011001", 7 => "00111100010100100111001100101100", 
    8 => "00111100110000010011100011100000", 9 => "00111100110011110001011000111101", 10 => "00111100001001001011110100100000", 11 => "00111100010000010100001000110100", 
    12 => "00111100000010101101101010111010", 13 => "00111101000110111110111011110011", 14 => "10111100001011001100101011100100", 15 => "10111010100101101000000111011101", 
    16 => "10111011000101000110011100110110", 17 => "00111100100110100001010001001101", 18 => "00111100000011011010111010010100", 19 => "00111011111111000001010110010011", 
    20 => "00111100001101100010011110110010", 21 => "00111001100100010011110111100101", 22 => "00111011111001101000011000001110", 23 => "10111010110011011111010110110100", 
    24 => "10111011111100000010110110011110", 25 => "10111100110010110001101100011000", 26 => "10111100100001010000000000111110", 27 => "00111011010101111010111000011101", 
    28 => "10111011100111001110110010101110", 29 => "10111010111100100110001110011010", 30 => "10111100100010100101001100110011", 31 => "10111010001011001001000001010100", 
    32 => "10111010100100100000011010110001", 33 => "10111100110110000010100010000010", 34 => "10111011110101010010000001101101", 35 => "00111010010000011101110110001100", 
    36 => "00111100100000000100110100101101", 37 => "10111011100010101100011001010001", 38 => "00111011110100011001001111010011", 39 => "10111100100100011001000010111101", 
    40 => "10111100111000111011101010000110", 41 => "00111011010100111011010000001100", 42 => "00111011000101011000001011010100", 43 => "00111011000101100111101101010000", 
    44 => "10111011100000101001010000100111", 45 => "10111100010110010110011000111011", 46 => "00111011010101011110011001111111", 47 => "00111011110001110000001100101000", 
    48 => "00111100010110110111011100010101", 49 => "00111100000100001110101110011001", 50 => "00111011101010100101001000110011", 51 => "10111100000001010111111100000011", 
    52 => "10111010011110001111001111110101", 53 => "00111100101111010101010000011110", 54 => "10111010110100010010001010101001", 55 => "10111100000101010011100001110111", 
    56 => "10111100001100010110100101010001", 57 => "00111100010101010011110001100010", 58 => "10111100010110101111010100111101", 59 => "00111011101110111001111000010100", 
    60 => "10111100000011001101001000100101", 61 => "10111100110110011010100100000111", 62 => "00111100100000000110000000010101", 63 => "10111011011011011011011110010111", 
    64 => "00111100010000110000001101011000", 65 => "00111010101000010011100011011101", 66 => "10111100100011110001101110100001", 67 => "10111100101001001000100110000011", 
    68 => "00111100011111001101100011010010", 69 => "00111011100101111011110100111001", 70 => "10111011100000111001010111001011", 71 => "10111011001000110001011000101111", 
    72 => "10111100000111110101000110100100", 73 => "10111011010110010010000010110000", 74 => "00111010101010110100010101001101", 75 => "00111011001010110011111111110110", 
    76 => "00111100000110101000110100000101", 77 => "00111011000001101011111000110010", 78 => "00111100001111111000100001000001", 79 => "10111011100010001010000100001000", 
    80 => "10111010000000110001000010010100", 81 => "00111011110000010111100010101001", 82 => "10111100100001010110101111101100", 83 => "10111100010101000110000100001000", 
    84 => "10111100101111011101011010011101", 85 => "00111100111100011101011101000010", 86 => "00111011100010100100111010100101", 87 => "10111100010101010001100100111000", 
    88 => "00111011100100110000011100001110", 89 => "10111100101000111110100100100001", 90 => "10111011010010111100100100101110", 91 => "10111011101111100111011111000011", 
    92 => "10111100100010000010000001101100", 93 => "10111100010001010101100000111111", 94 => "10111011100000110101100001000111", 95 => "10111100100001101100011110001001", 
    96 => "00111100100011110010010001010000", 97 => "10111100101110000111011000011001", 98 => "10111100011101000111010100110110", 99 => "10111011110110100100101111111011");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

