/* Verilog module instantiation template generated by SCUBA Diamond (64-bit) 3.7.1.502 */
/* Module Version: 5.7 */
/* Thu Jan 19 16:06:39 2017 */

/* parameterized module instance */
Cpll2 __ (.CLK( ), .FINEDELB0( ), .FINEDELB1( ), .FINEDELB2( ), 
    .FINEDELB3( ), .DPHASE0( ), .DPHASE1( ), .DPHASE2( ), .DPHASE3( ), 
    .CLKOP( ), .CLKOS( ), .LOCK( ));
