// Seed: 2343758969
module module_0 #(
    parameter id_8 = 32'd36
) (
    output logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input logic id_7,
    input logic _id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input logic sample,
    output id_13,
    input logic id_14,
    input logic id_15,
    input id_16,
    output logic id_17,
    output logic id_18,
    input id_19,
    output logic id_20
);
  assign id_11 = id_19;
  assign id_18 = id_13;
  type_37 id_21 (
      .id_0(id_17),
      .id_1(1)
  );
  specify
    (posedge id_22 => (id_23 +: 0)) = (id_14  : id_6[id_8] : 1'b0, 1  : 1  : id_13);
    specparam id_24 = id_20;
  endspecify
endmodule
