-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101100011011100100001011100", 1 => "00111100100011111101000101011111", 2 => "00111100000111110110011111010010", 3 => "00111110001101001101010000110110", 
    4 => "10111011010010101110000011011000", 5 => "10111101100010011110001010011011", 6 => "10111100011011001010010000101001", 7 => "10111101110011110010110111000010", 
    8 => "00111101001111010011011111111111", 9 => "00111101011101110100011101100110", 10 => "10111101011100101000111011101101", 11 => "10111101100110001100000100110000", 
    12 => "00111101010011101010100111111110", 13 => "10111110001100100100100101010110", 14 => "00111110011110000010101100001010", 15 => "10111101011111001001110010001010", 
    16 => "10111101011000011111001010001001", 17 => "00111010111010010011010101111000", 18 => "10111101101000110011011111111001", 19 => "10111101110001100110110001011100", 
    20 => "00111101011010100001110111101100", 21 => "00111101100110111100011000111110", 22 => "10111110010000101100000100001010", 23 => "00111101110010111000010010100100", 
    24 => "00111011000010010001110110000000", 25 => "00111110011001011010010000111100", 26 => "00111110001011100011111001111010", 27 => "10111100101110100111111001110011", 
    28 => "10111010111101101110001000111100", 29 => "10111110010010001101110001101110", 30 => "10111101101011100010111010010000", 31 => "00111101111001101011001100000100", 
    32 => "00111101011011111000110011100000", 33 => "10111101000100111000101001101001", 34 => "10111101011000010010010001101001", 35 => "10111101010011111110101100000010", 
    36 => "00111110001001001011111111010110", 37 => "00111110001100110011001011101111", 38 => "10111101100010000010001101110011", 39 => "00111011000100001011001011110000", 
    40 => "10111101000100000011011100110010", 41 => "00111101000101001110101111100110", 42 => "00111101011011011001110010001001", 43 => "10111110000101100111111001101110", 
    44 => "10111101010110001010100010001111", 45 => "00111101100110100101010001011100", 46 => "10111011101011101001001111111100", 47 => "00111101011101000000111011110110", 
    48 => "10111100100011101001111101100100", 49 => "00111101011001011110011101010110", 50 => "10111101101010111100010010100100", 51 => "10111100110000101110000110011100", 
    52 => "10111101110101101101011001010110", 53 => "00111100111100100010011110100111", 54 => "00111101011001111001010010011100", 55 => "00111100100000001001101011001110", 
    56 => "00111110001110100000100111101101", 57 => "10111100101010001001011001111000", 58 => "00111101101100111000111110101000", 59 => "10111101100011100001000110111001", 
    60 => "00111101000111100100001100000010", 61 => "00111101011100100010111001101111", 62 => "10111100111101010010001111011101", 63 => "10111110000111010111101000000010", 
    64 => "10111100100100011110110110001001", 65 => "10111101100010010010111100000000", 66 => "10111101011100100100101000010100", 67 => "00111100111010101011010001011000", 
    68 => "00111101001111101000101011000111", 69 => "10111100111011110111011100010010", 70 => "10111110011110100000111110001111", 71 => "00111101111110101011000110010001", 
    72 => "10111011100010010101011001011100", 73 => "00111101011001101110001100011100", 74 => "00111110000011100111101111001110", 75 => "10111101011111111011110000100100", 
    76 => "10111101100100000101111100001000", 77 => "10111101101101010111111010110101", 78 => "10111100010001011011010100101101", 79 => "10111110000000000001011111110100", 
    80 => "10111110001111101000001110011010", 81 => "10111101100110000010111011111010", 82 => "00111101101001111111011011001111", 83 => "00111100001111001001110001001100", 
    84 => "10111101010010101011101000101000", 85 => "10111011101111100010101001101100", 86 => "00111011101100001101101011001100", 87 => "00111110010110100001101101100101", 
    88 => "10111100111001001000001000101100", 89 => "10111101111110001010011010110110", 90 => "10111101011011010001101001111100", 91 => "10111100010001001101001100000100", 
    92 => "10111011100000101000000000001010", 93 => "00111101101001111111111000101010", 94 => "00111101110010100010000001110110", 95 => "10111011111100011011010010101100", 
    96 => "10111110000100001100101111010100", 97 => "00111110000100000101100111111011", 98 => "00111100011101001011010011111000", 99 => "00111101101100101111111001011100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

