#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 28 21:16:47 2024
# Process ID: 5388
# Current directory: C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7600 C:\Users\tonyh\Documents\GitHub\CPU-ON-FPGA_huyan\8bitALU_orig01\8bitALU_orig01.xpr
# Log file: C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01/vivado.log
# Journal file: C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01/8bitALU_orig01.xpr
INFO: [Project 1-313] Project file moved from 'E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'synth_2' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/outputregister.v w ]
add_files C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/outputregister.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_writeback.v w ]
add_files C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/instruction_writeback.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_2 -jobs 8
[Sun Jan 28 21:34:38 2024] Launched synth_2...
Run output will be captured here: C:/Users/tonyh/Documents/GitHub/CPU-ON-FPGA_huyan/8bitALU_orig01/8bitALU_orig01.runs/synth_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 28 21:35:58 2024...
