 Timing Path to outRegS/Q_reg[31]/D 
  
 Path Start Point : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[31]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[31]/Q        DFF_X1        Fall  0.2120 0.0880 0.0070 0.661633 1.54936  2.21099           1       100      F             | 
|    inRegB/Q[31]                            Fall  0.2120 0.0000                                                                           | 
|    A32/B[31]                               Fall  0.2120 0.0000                                                                           | 
|    A32/i_0_525/A             INV_X1        Fall  0.2120 0.0000 0.0070          1.54936                                                   | 
|    A32/i_0_525/ZN            INV_X1        Rise  0.2300 0.0180 0.0120 0.563713 3.58569  4.1494            2       100                    | 
|    A32/i_0_196/B1            OAI21_X1      Rise  0.2300 0.0000 0.0120          1.66205                                                   | 
|    A32/i_0_196/ZN            OAI21_X1      Fall  0.2450 0.0150 0.0060 0.87034  0.894119 1.76446           1       100                    | 
|    A32/Sum[31]                             Fall  0.2450 0.0000                                                                           | 
|    outRegS/D[31]                           Fall  0.2450 0.0000                                                                           | 
|    outRegS/i_0_33/A2         AND2_X1       Fall  0.2450 0.0000 0.0060          0.894119                                                  | 
|    outRegS/i_0_33/ZN         AND2_X1       Fall  0.2740 0.0290 0.0060 0.654879 1.06234  1.71722           1       100                    | 
|    outRegS/Q_reg[31]/D       DFF_X1        Fall  0.2740 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[31]/CK               DFF_X1        Rise  0.1950 0.0000 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0110 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[29]/D 
  
 Path Start Point : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[29]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[29]/Q        DFF_X1        Rise  0.2230 0.0980 0.0120 0.735708 3.0532   3.78891           2       100      F             | 
|    inRegB/Q[29]                            Rise  0.2230 0.0000                                                                           | 
|    A32/B[29]                               Rise  0.2230 0.0000                                                                           | 
|    A32/i_0_291/A1            AOI22_X1      Rise  0.2230 0.0000 0.0120          1.68751                                                   | 
|    A32/i_0_291/ZN            AOI22_X1      Fall  0.2440 0.0210 0.0120 1.46314  2.99121  4.45435           2       100                    | 
|    A32/i_0_148/C1            OAI211_X1     Fall  0.2440 0.0000 0.0120          1.44185                                                   | 
|    A32/i_0_148/ZN            OAI211_X1     Rise  0.2760 0.0320 0.0130 1.03531  0.894119 1.92943           1       100                    | 
|    A32/Sum[29]                             Rise  0.2760 0.0000                                                                           | 
|    outRegS/D[29]                           Rise  0.2760 0.0000                                                                           | 
|    outRegS/i_0_31/A2         AND2_X1       Rise  0.2760 0.0000 0.0130          0.97463                                                   | 
|    outRegS/i_0_31/ZN         AND2_X1       Rise  0.3090 0.0330 0.0090 0.677773 1.06234  1.74011           1       100                    | 
|    outRegS/Q_reg[29]/D       DFF_X1        Rise  0.3090 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[29]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0220 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[30]/D 
  
 Path Start Point : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[30]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[30]/Q        DFF_X1        Rise  0.2250 0.1010 0.0160 0.912531 4.52313  5.43566           3       100      F             | 
|    inRegB/Q[30]                            Rise  0.2250 0.0000                                                                           | 
|    A32/B[30]                               Rise  0.2250 0.0000                                                                           | 
|    A32/i_0_656/A2            NOR2_X1       Rise  0.2250 0.0000 0.0160          1.65135                                                   | 
|    A32/i_0_656/ZN            NOR2_X1       Fall  0.2410 0.0160 0.0080 0.894447 3.0847   3.97915           2       100                    | 
|    A32/i_0_509/A             INV_X1        Fall  0.2410 0.0000 0.0080          1.54936                                                   | 
|    A32/i_0_509/ZN            INV_X1        Rise  0.2710 0.0300 0.0230 2.7927   6.02412  8.81681           4       100                    | 
|    A32/i_0_151/B1            AOI22_X1      Rise  0.2710 0.0000 0.0230          1.58401                                                   | 
|    A32/i_0_151/ZN            AOI22_X1      Fall  0.2930 0.0220 0.0080 0.849823 0.894119 1.74394           1       100                    | 
|    A32/Sum[30]                             Fall  0.2930 0.0000                                                                           | 
|    outRegS/D[30]                           Fall  0.2930 0.0000                                                                           | 
|    outRegS/i_0_32/A2         AND2_X1       Fall  0.2930 0.0000 0.0080          0.894119                                                  | 
|    outRegS/i_0_32/ZN         AND2_X1       Fall  0.3230 0.0300 0.0060 0.608718 1.06234  1.67106           1       100                    | 
|    outRegS/Q_reg[30]/D       DFF_X1        Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[30]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0110 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[28]/D 
  
 Path Start Point : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[28]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[28]/Q        DFF_X1        Rise  0.2360 0.1110 0.0250 2.42522  7.39215  9.81737           5       100      F             | 
|    inRegB/Q[28]                            Rise  0.2360 0.0000                                                                           | 
|    A32/B[28]                               Rise  0.2360 0.0000                                                                           | 
|    A32/i_0_289/A1            AOI22_X1      Rise  0.2360 0.0000 0.0250          1.68751                                                   | 
|    A32/i_0_289/ZN            AOI22_X1      Fall  0.2720 0.0360 0.0220 2.0863   7.48814  9.57444           5       100                    | 
|    A32/i_0_145/B1            OAI21_X1      Fall  0.2720 0.0000 0.0220          1.45983                                                   | 
|    A32/i_0_145/ZN            OAI21_X1      Rise  0.3050 0.0330 0.0110 0.974436 0.894119 1.86856           1       100                    | 
|    A32/Sum[28]                             Rise  0.3050 0.0000                                                                           | 
|    outRegS/D[28]                           Rise  0.3050 0.0000                                                                           | 
|    outRegS/i_0_30/A2         AND2_X1       Rise  0.3050 0.0000 0.0110          0.97463                                                   | 
|    outRegS/i_0_30/ZN         AND2_X1       Rise  0.3360 0.0310 0.0080 0.48053  1.06234  1.54287           1       100                    | 
|    outRegS/Q_reg[28]/D       DFF_X1        Rise  0.3360 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[28]/CK               DFF_X1        Rise  0.1970 0.0020 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0210 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.3360        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[27]/D 
  
 Path Start Point : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[27]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[27]/Q        DFF_X1        Rise  0.2240 0.0990 0.0130 1.16503  3.0532   4.21823           2       100      F             | 
|    inRegB/Q[27]                            Rise  0.2240 0.0000                                                                           | 
|    A32/B[27]                               Rise  0.2240 0.0000                                                                           | 
|    A32/i_0_287/A1            AOI22_X1      Rise  0.2240 0.0000 0.0130          1.68751                                                   | 
|    A32/i_0_287/ZN            AOI22_X1      Fall  0.2480 0.0240 0.0140 1.14158  4.6239   5.76548           3       100                    | 
|    A32/i_0_286/A             INV_X1        Fall  0.2480 0.0000 0.0140          1.54936                                                   | 
|    A32/i_0_286/ZN            INV_X1        Rise  0.2850 0.0370 0.0270 1.86317  8.94717  10.8103           5       100                    | 
|    A32/i_0_143/B1            AOI222_X1     Rise  0.2850 0.0000 0.0270          1.57913                                                   | 
|    A32/i_0_143/ZN            AOI222_X1     Fall  0.3120 0.0270 0.0110 1.32998  1.54936  2.87934           1       100                    | 
|    A32/i_0_142/A             INV_X1        Fall  0.3120 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_142/ZN            INV_X1        Rise  0.3240 0.0120 0.0070 0.335873 0.894119 1.22999           1       100                    | 
|    A32/Sum[27]                             Rise  0.3240 0.0000                                                                           | 
|    outRegS/D[27]                           Rise  0.3240 0.0000                                                                           | 
|    outRegS/i_0_29/A2         AND2_X1       Rise  0.3240 0.0000 0.0070          0.97463                                                   | 
|    outRegS/i_0_29/ZN         AND2_X1       Rise  0.3550 0.0310 0.0090 0.884502 1.06234  1.94684           1       100                    | 
|    outRegS/Q_reg[27]/D       DFF_X1        Rise  0.3550 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[27]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0220 0.2210 | 
| data required time                        |  0.2210        | 
|                                           |                | 
| data arrival time                         |  0.3550        | 
| data required time                        | -0.2210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1340        | 
--------------------------------------------------------------


 Timing Path to outRegO/Q_reg[0]/D 
  
 Path Start Point : outRegO/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegO/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
| Data Path:                                                                                                                           | 
|    outRegO/Q_reg[0]/CK       DFF_X1    Rise  0.0730 0.0010 0.0240          0.949653                                    F             | 
|    outRegO/Q_reg[0]/Q        DFF_X1    Fall  0.1760 0.1030 0.0160 0.551344 11.4131  11.9644           2       100      F             | 
|    outRegO/i_0_1/A1          NOR2_X1   Fall  0.1760 0.0000 0.0160          1.41309                                                   | 
|    outRegO/i_0_1/ZN          NOR2_X1   Rise  0.2030 0.0270 0.0160 0.320437 1.47055  1.79099           1       100                    | 
|    outRegO/i_0_0/B           AOI211_X1 Rise  0.2030 0.0000 0.0160          1.65842                                                   | 
|    outRegO/i_0_0/ZN          AOI211_X1 Fall  0.2170 0.0140 0.0080 0.449352 1.06234  1.51169           1       100                    | 
|    outRegO/Q_reg[0]/D        DFF_X1    Fall  0.2170 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegO/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/Q_reg[0]/CK       DFF_X1    Rise  0.0740 0.0010 0.0250          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0740 0.0740 | 
| library hold check                        |  0.0070 0.0810 | 
| data required time                        |  0.0810        | 
|                                           |                | 
| data arrival time                         |  0.2170        | 
| data required time                        | -0.0810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1360        | 
--------------------------------------------------------------


 Timing Path to outRegU/Q_reg[0]/D 
  
 Path Start Point : outRegU/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegU/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0              Rise  0.0720 0.0000                                                                           | 
|    outRegU/clk_CTS_1_PP_0              Rise  0.0720 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    outRegU/Q_reg[0]/CK       DFF_X1    Rise  0.0730 0.0010 0.0240          0.949653                                    F             | 
|    outRegU/Q_reg[0]/Q        DFF_X1    Fall  0.1770 0.1040 0.0160 0.887394 11.4131  12.3005           2       100      F             | 
|    outRegU/i_0_1/A1          NOR2_X1   Fall  0.1770 0.0000 0.0160          1.41309                                                   | 
|    outRegU/i_0_1/ZN          NOR2_X1   Rise  0.2040 0.0270 0.0160 0.305096 1.47055  1.77565           1       100                    | 
|    outRegU/i_0_0/B           AOI211_X1 Rise  0.2040 0.0000 0.0160          1.65842                                                   | 
|    outRegU/i_0_0/ZN          AOI211_X1 Fall  0.2180 0.0140 0.0070 0.393084 1.06234  1.45543           1       100                    | 
|    outRegU/Q_reg[0]/D        DFF_X1    Fall  0.2180 0.0000 0.0070          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegU/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8              Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3 Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0              Rise  0.0730 0.0000                                                                           | 
|    outRegU/clk_CTS_1_PP_0              Rise  0.0730 0.0000                                                                           | 
|    outRegU/Q_reg[0]/CK       DFF_X1    Rise  0.0740 0.0010 0.0250          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0740 0.0740 | 
| library hold check                        |  0.0070 0.0810 | 
| data required time                        |  0.0810        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.0810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1370        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[26]/D 
  
 Path Start Point : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[26]/CK       DFF_X1        Rise  0.1250 0.0100 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[26]/Q        DFF_X1        Rise  0.2230 0.0980 0.0120 0.746264 3.0532   3.79946           2       100      F             | 
|    inRegB/Q[26]                            Rise  0.2230 0.0000                                                                           | 
|    A32/B[26]                               Rise  0.2230 0.0000                                                                           | 
|    A32/i_0_285/A1            AOI22_X1      Rise  0.2230 0.0000 0.0120          1.68751                                                   | 
|    A32/i_0_285/ZN            AOI22_X1      Fall  0.2490 0.0260 0.0160 2.37703  4.41613  6.79317           3       100                    | 
|    A32/i_0_284/A             INV_X1        Fall  0.2490 0.0000 0.0160          1.54936                                                   | 
|    A32/i_0_284/ZN            INV_X1        Rise  0.2900 0.0410 0.0300 2.71868  9.16274  11.8814           5       100                    | 
|    A32/i_0_140/B1            AOI222_X1     Rise  0.2900 0.0000 0.0300          1.57913                                                   | 
|    A32/i_0_140/ZN            AOI222_X1     Fall  0.3180 0.0280 0.0110 1.14087  1.54936  2.69023           1       100                    | 
|    A32/i_0_139/A             INV_X1        Fall  0.3180 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_139/ZN            INV_X1        Rise  0.3300 0.0120 0.0060 0.214845 0.894119 1.10896           1       100                    | 
|    A32/Sum[26]                             Rise  0.3300 0.0000                                                                           | 
|    outRegS/D[26]                           Rise  0.3300 0.0000                                                                           | 
|    outRegS/i_0_28/A2         AND2_X1       Rise  0.3300 0.0000 0.0060          0.97463                                                   | 
|    outRegS/i_0_28/ZN         AND2_X1       Rise  0.3600 0.0300 0.0080 0.474072 1.06234  1.53641           1       100                    | 
|    outRegS/Q_reg[26]/D       DFF_X1        Rise  0.3600 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[26]/CK               DFF_X1        Rise  0.1960 0.0010 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0210 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.3600        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[23]/D 
  
 Path Start Point : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[23]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[23]/Q        DFF_X1        Rise  0.2300 0.1060 0.0210 1.70543  6.03058  7.73602           4       100      F             | 
|    inRegB/Q[23]                            Rise  0.2300 0.0000                                                                           | 
|    A32/B[23]                               Rise  0.2300 0.0000                                                                           | 
|    A32/i_0_279/A1            AOI22_X1      Rise  0.2300 0.0000 0.0210          1.68751                                                   | 
|    A32/i_0_279/ZN            AOI22_X1      Fall  0.2640 0.0340 0.0210 4.47596  4.60996  9.08592           3       100                    | 
|    A32/i_0_132/B2            OAI21_X1      Fall  0.2650 0.0010 0.0210          1.55833                                                   | 
|    A32/i_0_132/ZN            OAI21_X1      Rise  0.3030 0.0380 0.0120 0.480038 1.50088  1.98092           1       100                    | 
|    A32/i_0_131/C2            AOI222_X1     Rise  0.3030 0.0000 0.0120          1.58671                                                   | 
|    A32/i_0_131/ZN            AOI222_X1     Fall  0.3260 0.0230 0.0110 1.25007  1.54936  2.79943           1       100                    | 
|    A32/i_0_130/A             INV_X1        Fall  0.3260 0.0000 0.0110          1.54936                                                   | 
|    A32/i_0_130/ZN            INV_X1        Rise  0.3380 0.0120 0.0060 0.216182 0.894119 1.1103            1       100                    | 
|    A32/Sum[23]                             Rise  0.3380 0.0000                                                                           | 
|    outRegS/D[23]                           Rise  0.3380 0.0000                                                                           | 
|    outRegS/i_0_25/A2         AND2_X1       Rise  0.3380 0.0000 0.0060          0.97463                                                   | 
|    outRegS/i_0_25/ZN         AND2_X1       Rise  0.3680 0.0300 0.0080 0.419542 1.06234  1.48188           1       100                    | 
|    outRegS/Q_reg[23]/D       DFF_X1        Rise  0.3680 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[23]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0210 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.3680        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1480        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[24]/D 
  
 Path Start Point : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    inRegB/Q_reg[24]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[24]/Q        DFF_X1        Rise  0.2300 0.1060 0.0200             1.80046  5.86759  7.66805           4       100      F             | 
|    inRegB/Q[24]                            Rise  0.2300 0.0000                                                                                       | 
|    A32/B[24]                               Rise  0.2300 0.0000                                                                                       | 
|    A32/i_0_281/A1            AOI22_X1      Rise  0.2300 0.0000 0.0200                      1.68751                                                   | 
|    A32/i_0_281/ZN            AOI22_X1      Fall  0.2630 0.0330 0.0200             4.26626  4.41613  8.68239           3       100                    | 
|    A32/i_0_280/A             INV_X1        Fall  0.2630 0.0000 0.0200    -0.0010           1.54936                                                   | 
|    A32/i_0_280/ZN            INV_X1        Rise  0.3040 0.0410 0.0280             2.01927  9.08698  11.1063           5       100                    | 
|    A32/i_0_134/B1            AOI222_X1     Rise  0.3040 0.0000 0.0280                      1.57913                                                   | 
|    A32/i_0_134/ZN            AOI222_X1     Fall  0.3300 0.0260 0.0100             0.69406  1.54936  2.24342           1       100                    | 
|    A32/i_0_133/A             INV_X1        Fall  0.3300 0.0000 0.0100                      1.54936                                                   | 
|    A32/i_0_133/ZN            INV_X1        Rise  0.3420 0.0120 0.0070             0.47444  0.894119 1.36856           1       100                    | 
|    A32/Sum[24]                             Rise  0.3420 0.0000                                                                                       | 
|    outRegS/D[24]                           Rise  0.3420 0.0000                                                                                       | 
|    outRegS/i_0_26/A2         AND2_X1       Rise  0.3420 0.0000 0.0070                      0.97463                                                   | 
|    outRegS/i_0_26/ZN         AND2_X1       Rise  0.3720 0.0300 0.0080             0.476163 1.06234  1.53851           1       100                    | 
|    outRegS/Q_reg[24]/D       DFF_X1        Rise  0.3720 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[24]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0210 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.3720        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1520        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[25]/D 
  
 Path Start Point : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[25]/CK       DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[25]/Q        DFF_X1        Rise  0.2310 0.1070 0.0220 2.17673  6.18222  8.35895           4       100      F             | 
|    inRegB/Q[25]                            Rise  0.2310 0.0000                                                                           | 
|    A32/B[25]                               Rise  0.2310 0.0000                                                                           | 
|    A32/i_0_283/A1            AOI22_X1      Rise  0.2310 0.0000 0.0220          1.68751                                                   | 
|    A32/i_0_283/ZN            AOI22_X1      Fall  0.2600 0.0290 0.0170 3.81006  2.98275  6.7928            2       100                    | 
|    A32/i_0_282/A             INV_X1        Fall  0.2610 0.0010 0.0170          1.54936                                                   | 
|    A32/i_0_282/ZN            INV_X1        Rise  0.3060 0.0450 0.0330 2.76226  10.6942  13.4565           6       100                    | 
|    A32/i_0_137/B1            AOI222_X1     Rise  0.3060 0.0000 0.0330          1.57913                                                   | 
|    A32/i_0_137/ZN            AOI222_X1     Fall  0.3330 0.0270 0.0100 0.351376 1.54936  1.90074           1       100                    | 
|    A32/i_0_136/A             INV_X1        Fall  0.3330 0.0000 0.0100          1.54936                                                   | 
|    A32/i_0_136/ZN            INV_X1        Rise  0.3440 0.0110 0.0060 0.23803  0.894119 1.13215           1       100                    | 
|    A32/Sum[25]                             Rise  0.3440 0.0000                                                                           | 
|    outRegS/D[25]                           Rise  0.3440 0.0000                                                                           | 
|    outRegS/i_0_27/A2         AND2_X1       Rise  0.3440 0.0000 0.0060          0.97463                                                   | 
|    outRegS/i_0_27/ZN         AND2_X1       Rise  0.3730 0.0290 0.0080 0.265045 1.06234  1.32739           1       100                    | 
|    outRegS/Q_reg[25]/D       DFF_X1        Rise  0.3730 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[25]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0210 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.3730        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1530        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[1]/D 
  
 Path Start Point : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    inRegB/Q_reg[0]/CK        DFF_X1        Rise  0.1210  0.0060 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[0]/Q         DFF_X1        Rise  0.2300  0.1090 0.0230             4.22462  4.61278  8.8374            3       100      F             | 
|    inRegB/Q[0]                             Rise  0.2300  0.0000                                                                                       | 
|    A32/B[0]                                Rise  0.2300  0.0000                                                                                       | 
|    A32/i_0_402/B1            AOI221_X1     Rise  0.2280 -0.0020 0.0230    -0.0020           1.58162                                                   | 
|    A32/i_0_402/ZN            AOI221_X1     Fall  0.2580  0.0300 0.0120             1.10161  2.96002  4.06163           2       100                    | 
|    A32/i_0_401/A             INV_X1        Fall  0.2580  0.0000 0.0120                      1.54936                                                   | 
|    A32/i_0_401/ZN            INV_X1        Rise  0.2930  0.0350 0.0260             5.13631  5.12586  10.2622           3       100                    | 
|    A32/CLA_dut/in2[0]                      Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/b[0]                   Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_1/A  XOR2_X1       Rise  0.2920 -0.0010 0.0260    -0.0020           2.23214                                                   | 
|    A32/CLA_dut/cla1/i_0_1/Z  XOR2_X1       Fall  0.3460  0.0540 0.0280             6.22749  11.952   18.1795           8       100                    | 
|    A32/CLA_dut/cla1/sum[0]                 Fall  0.3460  0.0000                                                                                       | 
|    A32/CLA_dut/sum[0]                      Fall  0.3460  0.0000                                                                                       | 
|    A32/i_0_11/A1             NAND2_X1      Fall  0.3480  0.0020 0.0280                      1.5292                                                    | 
|    A32/i_0_11/ZN             NAND2_X1      Rise  0.3710  0.0230 0.0110             0.498122 1.55833  2.05645           1       100                    | 
|    A32/i_0_9/B2              OAI21_X1      Rise  0.3710  0.0000 0.0110                      1.57189                                                   | 
|    A32/i_0_9/ZN              OAI21_X1      Fall  0.3870  0.0160 0.0060             0.428247 0.894119 1.32237           1       100                    | 
|    A32/Sum[1]                              Fall  0.3870  0.0000                                                                                       | 
|    outRegS/D[1]                            Fall  0.3870  0.0000                                                                                       | 
|    outRegS/i_0_3/A2          AND2_X1       Fall  0.3870  0.0000 0.0060                      0.894119                                                  | 
|    outRegS/i_0_3/ZN          AND2_X1       Fall  0.4160  0.0290 0.0060             0.459931 1.06234  1.52227           1       100                    | 
|    outRegS/Q_reg[1]/D        DFF_X1        Fall  0.4160  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[1]/CK                DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4160        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2050        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[0]/D 
  
 Path Start Point : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    inRegB/Q_reg[0]/CK        DFF_X1        Rise  0.1210  0.0060 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[0]/Q         DFF_X1        Rise  0.2300  0.1090 0.0230             4.22462  4.61278  8.8374            3       100      F             | 
|    inRegB/Q[0]                             Rise  0.2300  0.0000                                                                                       | 
|    A32/B[0]                                Rise  0.2300  0.0000                                                                                       | 
|    A32/i_0_402/B1            AOI221_X1     Rise  0.2280 -0.0020 0.0230    -0.0020           1.58162                                                   | 
|    A32/i_0_402/ZN            AOI221_X1     Fall  0.2580  0.0300 0.0120             1.10161  2.96002  4.06163           2       100                    | 
|    A32/i_0_401/A             INV_X1        Fall  0.2580  0.0000 0.0120                      1.54936                                                   | 
|    A32/i_0_401/ZN            INV_X1        Rise  0.2930  0.0350 0.0260             5.13631  5.12586  10.2622           3       100                    | 
|    A32/CLA_dut/in2[0]                      Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/b[0]                   Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_1/A  XOR2_X1       Rise  0.2920 -0.0010 0.0260    -0.0020           2.23214                                                   | 
|    A32/CLA_dut/cla1/i_0_1/Z  XOR2_X1       Fall  0.3460  0.0540 0.0280             6.22749  11.952   18.1795           8       100                    | 
|    A32/CLA_dut/cla1/sum[0]                 Fall  0.3460  0.0000                                                                                       | 
|    A32/CLA_dut/sum[0]                      Fall  0.3460  0.0000                                                                                       | 
|    A32/i_0_8/A1              AOI22_X1      Fall  0.3480  0.0020 0.0280                      1.50384                                                   | 
|    A32/i_0_8/ZN              AOI22_X1      Rise  0.3790  0.0310 0.0170             0.568671 1.54936  2.11803           1       100                    | 
|    A32/i_0_7/A               INV_X1        Rise  0.3790  0.0000 0.0170                      1.70023                                                   | 
|    A32/i_0_7/ZN              INV_X1        Fall  0.3870  0.0080 0.0050             0.241472 0.894119 1.13559           1       100                    | 
|    A32/Sum[0]                              Fall  0.3870  0.0000                                                                                       | 
|    outRegS/D[0]                            Fall  0.3870  0.0000                                                                                       | 
|    outRegS/i_0_2/A2          AND2_X1       Fall  0.3870  0.0000 0.0050                      0.894119                                                  | 
|    outRegS/i_0_2/ZN          AND2_X1       Fall  0.4160  0.0290 0.0060             0.540616 1.06234  1.60296           1       100                    | 
|    outRegS/Q_reg[0]/D        DFF_X1        Fall  0.4160  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[0]/CK                DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0110 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.4160        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2060        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[22]/D 
  
 Path Start Point : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                         | 
|    inRegB/Q_reg[22]/CK                 DFF_X1        Rise  0.1240 0.0090 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[22]/Q                  DFF_X1        Fall  0.2330 0.1090 0.0230 8.82315  8.95266  17.7758           6       100      F             | 
|    inRegB/Q[22]                                      Fall  0.2330 0.0000                                                                           | 
|    A32/B[22]                                         Fall  0.2330 0.0000                                                                           | 
|    A32/i_0_508/A                       AOI21_X1      Fall  0.2350 0.0020 0.0230          1.53534                                                   | 
|    A32/i_0_508/ZN                      AOI21_X1      Rise  0.2710 0.0360 0.0170 0.277264 1.53534  1.8126            1       100                    | 
|    A32/i_0_504/A                       AOI21_X1      Rise  0.2710 0.0000 0.0170          1.62635                                                   | 
|    A32/i_0_504/ZN                      AOI21_X1      Fall  0.2940 0.0230 0.0130 1.9783   5.8663   7.8446            3       100                    | 
|    A32/CLA_dut/in2[22]                               Fall  0.2940 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/b[2]                   Fall  0.2940 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/i_0_7/A1 AOI22_X1      Fall  0.2940 0.0000 0.0130          1.50384                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_7/ZN AOI22_X1      Rise  0.3250 0.0310 0.0220 0.446335 3.64106  4.0874            2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_4/A  XOR2_X1       Rise  0.3250 0.0000 0.0220          2.23214                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_4/Z  XOR2_X1       Fall  0.3430 0.0180 0.0080 0.567697 1.55298  2.12067           1       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[3]                 Fall  0.3430 0.0000                                                                           | 
|    A32/CLA_dut/sum[23]                               Fall  0.3430 0.0000                                                                           | 
|    A32/i_0_127/B1                      AOI22_X1      Fall  0.3430 0.0000 0.0080          1.55298                                                   | 
|    A32/i_0_127/ZN                      AOI22_X1      Rise  0.3760 0.0330 0.0180 0.856879 1.5292   2.38608           1       100                    | 
|    A32/i_0_112/A1                      NAND2_X1      Rise  0.3760 0.0000 0.0180          1.59903                                                   | 
|    A32/i_0_112/ZN                      NAND2_X1      Fall  0.3920 0.0160 0.0080 0.960091 0.894119 1.85421           1       100                    | 
|    A32/Sum[22]                                       Fall  0.3920 0.0000                                                                           | 
|    outRegS/D[22]                                     Fall  0.3920 0.0000                                                                           | 
|    outRegS/i_0_24/A2                   AND2_X1       Fall  0.3920 0.0000 0.0080          0.894119                                                  | 
|    outRegS/i_0_24/ZN                   AND2_X1       Fall  0.4230 0.0310 0.0060 0.791131 1.06234  1.85347           1       100                    | 
|    outRegS/Q_reg[22]/D                 DFF_X1        Fall  0.4230 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[22]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0110 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.4230        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2130        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[13]/D 
  
 Path Start Point : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                             Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z            CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                              Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK             CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK            CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                          | 
|    inRegB/Q_reg[12]/CK                  DFF_X1        Rise  0.1210 0.0060 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[12]/Q                   DFF_X1        Fall  0.2230 0.1020 0.0160 3.9705   7.60958  11.5801           5       100      F             | 
|    inRegB/Q[12]                                       Fall  0.2230 0.0000                                                                           | 
|    A32/B[12]                                          Fall  0.2230 0.0000                                                                           | 
|    A32/i_0_518/A                        INV_X1        Fall  0.2240 0.0010 0.0160          1.54936                                                   | 
|    A32/i_0_518/ZN                       INV_X1        Rise  0.2490 0.0250 0.0150 2.41688  2.96367  5.38055           2       100                    | 
|    A32/i_0_451/B1                       OAI21_X1      Rise  0.2490 0.0000 0.0150          1.66205                                                   | 
|    A32/i_0_451/ZN                       OAI21_X1      Fall  0.2770 0.0280 0.0140 1.76028  5.8663   7.62658           3       100                    | 
|    A32/CLA_dut/in2[12]                                Fall  0.2770 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/b[0]                    Fall  0.2770 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/A1 AOI22_X1      Fall  0.2770 0.0000 0.0140          1.50384                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN AOI22_X1      Rise  0.3100 0.0330 0.0230 0.694745 3.67521  4.36996           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_2/A   XNOR2_X1      Rise  0.3100 0.0000 0.0230          2.23275                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_2/ZN  XNOR2_X1      Fall  0.3580 0.0480 0.0320 4.91451  10.5626  15.4771           7       100                    | 
|    A32/CLA_dut/genblk1_12_cla/sum[1]                  Fall  0.3580 0.0000                                                                           | 
|    A32/CLA_dut/sum[13]                                Fall  0.3580 0.0000                                                                           | 
|    A32/i_0_66/A1                        AOI22_X1      Fall  0.3590 0.0010 0.0320          1.50384                                                   | 
|    A32/i_0_66/ZN                        AOI22_X1      Rise  0.3900 0.0310 0.0170 0.248657 1.50228  1.75093           1       100                    | 
|    A32/i_0_65/A2                        NAND2_X1      Rise  0.3900 0.0000 0.0170          1.6642                                                    | 
|    A32/i_0_65/ZN                        NAND2_X1      Fall  0.4040 0.0140 0.0060 0.122915 0.894119 1.01703           1       100                    | 
|    A32/Sum[13]                                        Fall  0.4040 0.0000                                                                           | 
|    outRegS/D[13]                                      Fall  0.4040 0.0000                                                                           | 
|    outRegS/i_0_15/A2                    AND2_X1       Fall  0.4040 0.0000 0.0060          0.894119                                                  | 
|    outRegS/i_0_15/ZN                    AND2_X1       Fall  0.4330 0.0290 0.0060 0.69166  1.06234  1.754             1       100                    | 
|    outRegS/Q_reg[13]/D                  DFF_X1        Fall  0.4330 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[13]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4330        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2220        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[20]/D 
  
 Path Start Point : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                             Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z            CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                              Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK             CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK            CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                          | 
|    inRegB/Q_reg[20]/CK                  DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[20]/Q                   DFF_X1        Fall  0.2320 0.1100 0.0240 8.66395  10.459   19.123            7       100      F             | 
|    inRegB/Q[20]                                       Fall  0.2320 0.0000                                                                           | 
|    A32/B[20]                                          Fall  0.2320 0.0000                                                                           | 
|    A32/i_0_497/A1                       AOI22_X1      Fall  0.2350 0.0030 0.0240          1.50384                                                   | 
|    A32/i_0_497/ZN                       AOI22_X1      Rise  0.2720 0.0370 0.0230 1.24275  3.02358  4.26633           2       100                    | 
|    A32/i_0_496/A                        INV_X1        Rise  0.2720 0.0000 0.0230          1.70023                                                   | 
|    A32/i_0_496/ZN                       INV_X1        Fall  0.2910 0.0190 0.0110 1.71525  5.08789  6.80315           3       100                    | 
|    A32/CLA_dut/in2[20]                                Fall  0.2910 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/b[0]                    Fall  0.2910 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/A1 AOI22_X1      Fall  0.2910 0.0000 0.0110          1.50384                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_13/ZN AOI22_X1      Rise  0.3220 0.0310 0.0220 0.522872 3.67521  4.19809           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_2/A   XNOR2_X1      Rise  0.3220 0.0000 0.0220          2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_2/ZN  XNOR2_X1      Fall  0.3630 0.0410 0.0260 3.21121  9.05878  12.27             6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[1]                  Fall  0.3630 0.0000                                                                           | 
|    A32/CLA_dut/sum[21]                                Fall  0.3630 0.0000                                                                           | 
|    A32/i_0_108/A1                       NAND2_X1      Fall  0.3640 0.0010 0.0260          1.5292                                                    | 
|    A32/i_0_108/ZN                       NAND2_X1      Rise  0.3850 0.0210 0.0120 0.205945 1.53092  1.73687           1       100                    | 
|    A32/i_0_106/A                        OAI211_X1     Rise  0.3850 0.0000 0.0120          1.61424                                                   | 
|    A32/i_0_106/ZN                       OAI211_X1     Fall  0.4050 0.0200 0.0090 0.196023 0.894119 1.09014           1       100                    | 
|    A32/Sum[20]                                        Fall  0.4050 0.0000                                                                           | 
|    outRegS/D[20]                                      Fall  0.4050 0.0000                                                                           | 
|    outRegS/i_0_22/A2                    AND2_X1       Fall  0.4050 0.0000 0.0090          0.894119                                                  | 
|    outRegS/i_0_22/ZN                    AND2_X1       Fall  0.4360 0.0310 0.0060 0.698215 1.06234  1.76056           1       100                    | 
|    outRegS/Q_reg[20]/D                  DFF_X1        Fall  0.4360 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[20]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0110 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.4360        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2260        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[2]/D 
  
 Path Start Point : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    inRegB/Q_reg[0]/CK        DFF_X1        Rise  0.1210  0.0060 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[0]/Q         DFF_X1        Rise  0.2300  0.1090 0.0230             4.22462  4.61278  8.8374            3       100      F             | 
|    inRegB/Q[0]                             Rise  0.2300  0.0000                                                                                       | 
|    A32/B[0]                                Rise  0.2300  0.0000                                                                                       | 
|    A32/i_0_402/B1            AOI221_X1     Rise  0.2280 -0.0020 0.0230    -0.0020           1.58162                                                   | 
|    A32/i_0_402/ZN            AOI221_X1     Fall  0.2580  0.0300 0.0120             1.10161  2.96002  4.06163           2       100                    | 
|    A32/i_0_401/A             INV_X1        Fall  0.2580  0.0000 0.0120                      1.54936                                                   | 
|    A32/i_0_401/ZN            INV_X1        Rise  0.2930  0.0350 0.0260             5.13631  5.12586  10.2622           3       100                    | 
|    A32/CLA_dut/in2[0]                      Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/b[0]                   Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_1/A  XOR2_X1       Rise  0.2920 -0.0010 0.0260    -0.0020           2.23214                                                   | 
|    A32/CLA_dut/cla1/i_0_1/Z  XOR2_X1       Fall  0.3460  0.0540 0.0280             6.22749  11.952   18.1795           8       100                    | 
|    A32/CLA_dut/cla1/sum[0]                 Fall  0.3460  0.0000                                                                                       | 
|    A32/CLA_dut/sum[0]                      Fall  0.3460  0.0000                                                                                       | 
|    A32/i_0_18/A1             AOI22_X1      Fall  0.3480  0.0020 0.0280                      1.50384                                                   | 
|    A32/i_0_18/ZN             AOI22_X1      Rise  0.3870  0.0390 0.0240             1.0768   3.10557  4.18237           2       100                    | 
|    A32/i_0_14/C2             OAI221_X1     Rise  0.3870  0.0000 0.0240                      1.56205                                                   | 
|    A32/i_0_14/ZN             OAI221_X1     Fall  0.4090  0.0220 0.0080             0.168774 0.894119 1.06289           1       100                    | 
|    A32/Sum[2]                              Fall  0.4090  0.0000                                                                                       | 
|    outRegS/D[2]                            Fall  0.4090  0.0000                                                                                       | 
|    outRegS/i_0_4/A2          AND2_X1       Fall  0.4090  0.0000 0.0080                      0.894119                                                  | 
|    outRegS/i_0_4/ZN          AND2_X1       Fall  0.4390  0.0300 0.0060             0.397386 1.06234  1.45973           1       100                    | 
|    outRegS/Q_reg[2]/D        DFF_X1        Fall  0.4390  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[2]/CK                DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4390        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2280        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[21]/D 
  
 Path Start Point : inRegB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                             Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z            CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                              Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK             CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK            CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                          | 
|    inRegB/Q_reg[21]/CK                  DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[21]/Q                   DFF_X1        Fall  0.2360 0.1140 0.0280 10.8908  11.9143  22.8051           8       100      F             | 
|    inRegB/Q[21]                                       Fall  0.2360 0.0000                                                                           | 
|    A32/B[21]                                          Fall  0.2360 0.0000                                                                           | 
|    A32/i_0_502/A1                       AOI22_X1      Fall  0.2400 0.0040 0.0280          1.50384                                                   | 
|    A32/i_0_502/ZN                       AOI22_X1      Rise  0.2770 0.0370 0.0220 0.623698 2.95213  3.57582           2       100                    | 
|    A32/i_0_501/A                        INV_X1        Rise  0.2770 0.0000 0.0220          1.70023                                                   | 
|    A32/i_0_501/ZN                       INV_X1        Fall  0.2960 0.0190 0.0110 1.33212  5.21797  6.55009           3       100                    | 
|    A32/CLA_dut/in2[21]                                Fall  0.2960 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/b[1]                    Fall  0.2960 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/A1 AOI22_X1      Fall  0.2960 0.0000 0.0110          1.50384                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_10/ZN AOI22_X1      Rise  0.3260 0.0300 0.0220 0.3886   3.67521  4.06381           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/A   XNOR2_X1      Rise  0.3260 0.0000 0.0220          2.23275                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_3/ZN  XNOR2_X1      Fall  0.3670 0.0410 0.0260 3.32397  8.73383  12.0578           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[2]                  Fall  0.3670 0.0000                                                                           | 
|    A32/CLA_dut/sum[22]                                Fall  0.3670 0.0000                                                                           | 
|    A32/i_0_111/A1                       AOI22_X1      Fall  0.3680 0.0010 0.0260          1.50384                                                   | 
|    A32/i_0_111/ZN                       AOI22_X1      Rise  0.3970 0.0290 0.0160 0.311124 1.5292   1.84032           1       100                    | 
|    A32/i_0_109/A1                       NAND2_X1      Rise  0.3970 0.0000 0.0160          1.59903                                                   | 
|    A32/i_0_109/ZN                       NAND2_X1      Fall  0.4110 0.0140 0.0070 0.448779 0.894119 1.3429            1       100                    | 
|    A32/Sum[21]                                        Fall  0.4110 0.0000                                                                           | 
|    outRegS/D[21]                                      Fall  0.4110 0.0000                                                                           | 
|    outRegS/i_0_23/A2                    AND2_X1       Fall  0.4110 0.0000 0.0070          0.894119                                                  | 
|    outRegS/i_0_23/ZN                    AND2_X1       Fall  0.4400 0.0290 0.0060 0.374356 1.06234  1.4367            1       100                    | 
|    outRegS/Q_reg[21]/D                  DFF_X1        Fall  0.4400 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[21]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4400        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2290        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[12]/D 
  
 Path Start Point : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                             Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z            CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                              Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK             CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK            CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                          | 
|    inRegB/Q_reg[12]/CK                  DFF_X1        Rise  0.1210 0.0060 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[12]/Q                   DFF_X1        Fall  0.2230 0.1020 0.0160 3.9705   7.60958  11.5801           5       100      F             | 
|    inRegB/Q[12]                                       Fall  0.2230 0.0000                                                                           | 
|    A32/B[12]                                          Fall  0.2230 0.0000                                                                           | 
|    A32/i_0_518/A                        INV_X1        Fall  0.2240 0.0010 0.0160          1.54936                                                   | 
|    A32/i_0_518/ZN                       INV_X1        Rise  0.2490 0.0250 0.0150 2.41688  2.96367  5.38055           2       100                    | 
|    A32/i_0_451/B1                       OAI21_X1      Rise  0.2490 0.0000 0.0150          1.66205                                                   | 
|    A32/i_0_451/ZN                       OAI21_X1      Fall  0.2770 0.0280 0.0140 1.76028  5.8663   7.62658           3       100                    | 
|    A32/CLA_dut/in2[12]                                Fall  0.2770 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/b[0]                    Fall  0.2770 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/A1 AOI22_X1      Fall  0.2770 0.0000 0.0140          1.50384                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_13/ZN AOI22_X1      Rise  0.3100 0.0330 0.0230 0.694745 3.67521  4.36996           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_2/A   XNOR2_X1      Rise  0.3100 0.0000 0.0230          2.23275                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_2/ZN  XNOR2_X1      Fall  0.3580 0.0480 0.0320 4.91451  10.5626  15.4771           7       100                    | 
|    A32/CLA_dut/genblk1_12_cla/sum[1]                  Fall  0.3580 0.0000                                                                           | 
|    A32/CLA_dut/sum[13]                                Fall  0.3580 0.0000                                                                           | 
|    A32/i_0_62/B1                        AOI22_X1      Fall  0.3590 0.0010 0.0320          1.55298                                                   | 
|    A32/i_0_62/ZN                        AOI22_X1      Rise  0.4020 0.0430 0.0170 0.694017 1.5292   2.22321           1       100                    | 
|    A32/i_0_60/A1                        NAND2_X1      Rise  0.4020 0.0000 0.0170          1.59903                                                   | 
|    A32/i_0_60/ZN                        NAND2_X1      Fall  0.4150 0.0130 0.0060 0.209533 0.894119 1.10365           1       100                    | 
|    A32/Sum[12]                                        Fall  0.4150 0.0000                                                                           | 
|    outRegS/D[12]                                      Fall  0.4150 0.0000                                                                           | 
|    outRegS/i_0_14/A2                    AND2_X1       Fall  0.4150 0.0000 0.0060          0.894119                                                  | 
|    outRegS/i_0_14/ZN                    AND2_X1       Fall  0.4440 0.0290 0.0060 0.562106 1.06234  1.62445           1       100                    | 
|    outRegS/Q_reg[12]/D                  DFF_X1        Fall  0.4440 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[12]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4440        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2330        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[14]/D 
  
 Path Start Point : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                         | 
|    inRegB/Q_reg[14]/CK                 DFF_X1        Rise  0.1200 0.0050 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[14]/Q                  DFF_X1        Fall  0.2230 0.1030 0.0170 5.43374  7.23365  12.6674           5       100      F             | 
|    inRegB/Q[14]                                      Fall  0.2230 0.0000                                                                           | 
|    A32/B[14]                                         Fall  0.2230 0.0000                                                                           | 
|    A32/i_0_462/A1                      AOI222_X1     Fall  0.2240 0.0010 0.0170          1.40277                                                   | 
|    A32/i_0_462/ZN                      AOI222_X1     Rise  0.2680 0.0440 0.0340 1.51145  3.10233  4.61378           2       100                    | 
|    A32/i_0_460/A                       INV_X1        Rise  0.2680 0.0000 0.0340          1.70023                                                   | 
|    A32/i_0_460/ZN                      INV_X1        Fall  0.2900 0.0220 0.0140 1.67568  5.23804  6.91372           3       100                    | 
|    A32/CLA_dut/in2[14]                               Fall  0.2900 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/b[2]                   Fall  0.2900 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/A1 AOI22_X1      Fall  0.2900 0.0000 0.0140          1.50384                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN AOI22_X1      Rise  0.3220 0.0320 0.0220 0.456921 3.64106  4.09798           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_4/A  XOR2_X1       Rise  0.3220 0.0000 0.0220          2.23214                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_4/Z  XOR2_X1       Fall  0.3640 0.0420 0.0230 3.76529  9.05152  12.8168           6       100                    | 
|    A32/CLA_dut/genblk1_12_cla/sum[3]                 Fall  0.3640 0.0000                                                                           | 
|    A32/CLA_dut/sum[15]                               Fall  0.3640 0.0000                                                                           | 
|    A32/i_0_73/A1                       AOI22_X1      Fall  0.3650 0.0010 0.0230          1.50384                                                   | 
|    A32/i_0_73/ZN                       AOI22_X1      Rise  0.3930 0.0280 0.0160 0.370378 1.49832  1.8687            1       100                    | 
|    A32/i_0_71/B                        OAI211_X1     Rise  0.3930 0.0000 0.0160          1.65728                                                   | 
|    A32/i_0_71/ZN                       OAI211_X1     Fall  0.4140 0.0210 0.0090 0.265743 0.894119 1.15986           1       100                    | 
|    A32/Sum[14]                                       Fall  0.4140 0.0000                                                                           | 
|    outRegS/D[14]                                     Fall  0.4140 0.0000                                                                           | 
|    outRegS/i_0_16/A2                   AND2_X1       Fall  0.4140 0.0000 0.0090          0.894119                                                  | 
|    outRegS/i_0_16/ZN                   AND2_X1       Fall  0.4440 0.0300 0.0060 0.329953 1.06234  1.3923            1       100                    | 
|    outRegS/Q_reg[14]/D                 DFF_X1        Fall  0.4440 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[14]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4440        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2330        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[3]/D 
  
 Path Start Point : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    inRegB/Q_reg[0]/CK        DFF_X1        Rise  0.1210  0.0060 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[0]/Q         DFF_X1        Rise  0.2300  0.1090 0.0230             4.22462  4.61278  8.8374            3       100      F             | 
|    inRegB/Q[0]                             Rise  0.2300  0.0000                                                                                       | 
|    A32/B[0]                                Rise  0.2300  0.0000                                                                                       | 
|    A32/i_0_402/B1            AOI221_X1     Rise  0.2280 -0.0020 0.0230    -0.0020           1.58162                                                   | 
|    A32/i_0_402/ZN            AOI221_X1     Fall  0.2580  0.0300 0.0120             1.10161  2.96002  4.06163           2       100                    | 
|    A32/i_0_401/A             INV_X1        Fall  0.2580  0.0000 0.0120                      1.54936                                                   | 
|    A32/i_0_401/ZN            INV_X1        Rise  0.2930  0.0350 0.0260             5.13631  5.12586  10.2622           3       100                    | 
|    A32/CLA_dut/in2[0]                      Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/b[0]                   Rise  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/cla1/i_0_1/A  XOR2_X1       Rise  0.2920 -0.0010 0.0260    -0.0020           2.23214                                                   | 
|    A32/CLA_dut/cla1/i_0_1/Z  XOR2_X1       Fall  0.3460  0.0540 0.0280             6.22749  11.952   18.1795           8       100                    | 
|    A32/CLA_dut/cla1/sum[0]                 Fall  0.3460  0.0000                                                                                       | 
|    A32/CLA_dut/sum[0]                      Fall  0.3460  0.0000                                                                                       | 
|    A32/i_0_18/A1             AOI22_X1      Fall  0.3480  0.0020 0.0280                      1.50384                                                   | 
|    A32/i_0_18/ZN             AOI22_X1      Rise  0.3870  0.0390 0.0240             1.0768   3.10557  4.18237           2       100                    | 
|    A32/i_0_17/B2             OAI221_X1     Rise  0.3870  0.0000 0.0240                      1.60542                                                   | 
|    A32/i_0_17/ZN             OAI221_X1     Fall  0.4140  0.0270 0.0080             0.376176 0.894119 1.2703            1       100                    | 
|    A32/Sum[3]                              Fall  0.4140  0.0000                                                                                       | 
|    outRegS/D[3]                            Fall  0.4140  0.0000                                                                                       | 
|    outRegS/i_0_5/A2          AND2_X1       Fall  0.4140  0.0000 0.0080                      0.894119                                                  | 
|    outRegS/i_0_5/ZN          AND2_X1       Fall  0.4440  0.0300 0.0060             0.271645 1.06234  1.33399           1       100                    | 
|    outRegS/Q_reg[3]/D        DFF_X1        Fall  0.4440  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[3]/CK                DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4440        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2330        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[15]/D 
  
 Path Start Point : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                         | 
|    inRegB/Q_reg[14]/CK                 DFF_X1        Rise  0.1200 0.0050 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[14]/Q                  DFF_X1        Fall  0.2230 0.1030 0.0170 5.43374  7.23365  12.6674           5       100      F             | 
|    inRegB/Q[14]                                      Fall  0.2230 0.0000                                                                           | 
|    A32/B[14]                                         Fall  0.2230 0.0000                                                                           | 
|    A32/i_0_462/A1                      AOI222_X1     Fall  0.2240 0.0010 0.0170          1.40277                                                   | 
|    A32/i_0_462/ZN                      AOI222_X1     Rise  0.2680 0.0440 0.0340 1.51145  3.10233  4.61378           2       100                    | 
|    A32/i_0_460/A                       INV_X1        Rise  0.2680 0.0000 0.0340          1.70023                                                   | 
|    A32/i_0_460/ZN                      INV_X1        Fall  0.2900 0.0220 0.0140 1.67568  5.23804  6.91372           3       100                    | 
|    A32/CLA_dut/in2[14]                               Fall  0.2900 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/b[2]                   Fall  0.2900 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/A1 AOI22_X1      Fall  0.2900 0.0000 0.0140          1.50384                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_7/ZN AOI22_X1      Rise  0.3220 0.0320 0.0220 0.456921 3.64106  4.09798           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_4/A  XOR2_X1       Rise  0.3220 0.0000 0.0220          2.23214                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_4/Z  XOR2_X1       Fall  0.3640 0.0420 0.0230 3.76529  9.05152  12.8168           6       100                    | 
|    A32/CLA_dut/genblk1_12_cla/sum[3]                 Fall  0.3640 0.0000                                                                           | 
|    A32/CLA_dut/sum[15]                               Fall  0.3640 0.0000                                                                           | 
|    A32/i_0_78/B1                       AOI22_X1      Fall  0.3650 0.0010 0.0230          1.55298                                                   | 
|    A32/i_0_78/ZN                       AOI22_X1      Rise  0.4030 0.0380 0.0150 0.288184 1.53966  1.82785           1       100                    | 
|    A32/i_0_77/A                        OAI221_X1     Rise  0.4030 0.0000 0.0150          1.63022                                                   | 
|    A32/i_0_77/ZN                       OAI221_X1     Fall  0.4210 0.0180 0.0080 0.201686 0.894119 1.09581           1       100                    | 
|    A32/Sum[15]                                       Fall  0.4210 0.0000                                                                           | 
|    outRegS/D[15]                                     Fall  0.4210 0.0000                                                                           | 
|    outRegS/i_0_17/A2                   AND2_X1       Fall  0.4210 0.0000 0.0080          0.894119                                                  | 
|    outRegS/i_0_17/ZN                   AND2_X1       Fall  0.4510 0.0300 0.0060 0.592061 1.06234  1.6544            1       100                    | 
|    outRegS/Q_reg[15]/D                 DFF_X1        Fall  0.4510 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[15]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4510        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2400        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[11]/D 
  
 Path Start Point : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                           Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A          CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z          CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                           Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                            Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                     | 
|    inRegB/Q_reg[10]/CK                DFF_X1        Rise  0.1240  0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[10]/Q                 DFF_X1        Fall  0.2250  0.1010 0.0150             4.85379  6.03002  10.8838           4       100      F             | 
|    inRegB/Q[10]                                     Fall  0.2250  0.0000                                                                                       | 
|    A32/B[10]                                        Fall  0.2250  0.0000                                                                                       | 
|    A32/i_0_443/A1                     AOI222_X1     Fall  0.2240 -0.0010 0.0150    -0.0010           1.40277                                                   | 
|    A32/i_0_443/ZN                     AOI222_X1     Rise  0.2680  0.0440 0.0350             1.56282  3.10233  4.66515           2       100                    | 
|    A32/i_0_442/A                      INV_X1        Rise  0.2670 -0.0010 0.0350    -0.0010           1.70023                                                   | 
|    A32/i_0_442/ZN                     INV_X1        Fall  0.2930  0.0260 0.0160             3.72609  5.25912  8.98522           3       100                    | 
|    A32/CLA_dut/in2[10]                              Fall  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/b[2]                   Fall  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/A1 AOI22_X1      Fall  0.2930  0.0000 0.0160    -0.0010           1.50384                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN AOI22_X1      Rise  0.3290  0.0360 0.0250             1.32442  3.64106  4.96549           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_4/A  XOR2_X1       Rise  0.3290  0.0000 0.0250                      2.23214                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_4/Z  XOR2_X1       Fall  0.3780  0.0490 0.0250             3.73114  11.9222  15.6534           8       100                    | 
|    A32/CLA_dut/genblk1_8_cla/sum[3]                 Fall  0.3780  0.0000                                                                                       | 
|    A32/CLA_dut/sum[11]                              Fall  0.3780  0.0000                                                                                       | 
|    A32/i_0_59/A1                      AOI22_X1      Fall  0.3790  0.0010 0.0250                      1.50384                                                   | 
|    A32/i_0_59/ZN                      AOI22_X1      Rise  0.4080  0.0290 0.0170             0.504435 1.5292   2.03363           1       100                    | 
|    A32/i_0_55/A1                      NAND2_X1      Rise  0.4080  0.0000 0.0170                      1.59903                                                   | 
|    A32/i_0_55/ZN                      NAND2_X1      Fall  0.4230  0.0150 0.0070             0.950184 0.894119 1.8443            1       100                    | 
|    A32/Sum[11]                                      Fall  0.4230  0.0000                                                                                       | 
|    outRegS/D[11]                                    Fall  0.4230  0.0000                                                                                       | 
|    outRegS/i_0_13/A2                  AND2_X1       Fall  0.4230  0.0000 0.0070                      0.894119                                                  | 
|    outRegS/i_0_13/ZN                  AND2_X1       Fall  0.4530  0.0300 0.0060             0.646138 1.06234  1.70848           1       100                    | 
|    outRegS/Q_reg[11]/D                DFF_X1        Fall  0.4530  0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[11]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4530        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2420        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[19]/D 
  
 Path Start Point : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                         | 
|    inRegB/Q_reg[20]/CK                 DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[20]/Q                  DFF_X1        Fall  0.2320 0.1100 0.0240 8.66395  10.459   19.123            7       100      F             | 
|    inRegB/Q[20]                                      Fall  0.2320 0.0000                                                                           | 
|    A32/B[20]                                         Fall  0.2320 0.0000                                                                           | 
|    A32/i_0_497/A1                      AOI22_X1      Fall  0.2350 0.0030 0.0240          1.50384                                                   | 
|    A32/i_0_497/ZN                      AOI22_X1      Rise  0.2720 0.0370 0.0230 1.24275  3.02358  4.26633           2       100                    | 
|    A32/i_0_496/A                       INV_X1        Rise  0.2720 0.0000 0.0230          1.70023                                                   | 
|    A32/i_0_496/ZN                      INV_X1        Fall  0.2910 0.0190 0.0110 1.71525  5.08789  6.80315           3       100                    | 
|    A32/CLA_dut/in2[20]                               Fall  0.2910 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/b[0]                   Fall  0.2910 0.0000                                                                           | 
|    A32/CLA_dut/genblk1_20_cla/i_0_14/A XOR2_X1       Fall  0.2910 0.0000 0.0110          2.18123                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_14/Z XOR2_X1       Rise  0.3310 0.0400 0.0310 0.41749  3.88386  4.30135           2       100                    | 
|    A32/CLA_dut/genblk1_20_cla/i_0_1/B  XOR2_X1       Rise  0.3310 0.0000 0.0310          2.36355                                                   | 
|    A32/CLA_dut/genblk1_20_cla/i_0_1/Z  XOR2_X1       Fall  0.3770 0.0460 0.0230 4.47461  8.85022  13.3248           6       100                    | 
|    A32/CLA_dut/genblk1_20_cla/sum[0]                 Fall  0.3770 0.0000                                                                           | 
|    A32/CLA_dut/sum[20]                               Fall  0.3770 0.0000                                                                           | 
|    A32/i_0_102/A1                      AOI22_X1      Fall  0.3780 0.0010 0.0230          1.50384                                                   | 
|    A32/i_0_102/ZN                      AOI22_X1      Rise  0.4060 0.0280 0.0160 0.332283 1.53966  1.87195           1       100                    | 
|    A32/i_0_101/A                       OAI221_X1     Rise  0.4060 0.0000 0.0160          1.63022                                                   | 
|    A32/i_0_101/ZN                      OAI221_X1     Fall  0.4250 0.0190 0.0080 0.320296 0.894119 1.21441           1       100                    | 
|    A32/Sum[19]                                       Fall  0.4250 0.0000                                                                           | 
|    outRegS/D[19]                                     Fall  0.4250 0.0000                                                                           | 
|    outRegS/i_0_21/A2                   AND2_X1       Fall  0.4250 0.0000 0.0080          0.894119                                                  | 
|    outRegS/i_0_21/ZN                   AND2_X1       Fall  0.4540 0.0290 0.0060 0.238788 1.06234  1.30113           1       100                    | 
|    outRegS/Q_reg[19]/D                 DFF_X1        Fall  0.4540 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[19]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4540        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2430        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[10]/D 
  
 Path Start Point : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                           Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A          CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z          CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                           Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                            Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                     | 
|    inRegB/Q_reg[10]/CK                DFF_X1        Rise  0.1240  0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[10]/Q                 DFF_X1        Fall  0.2250  0.1010 0.0150             4.85379  6.03002  10.8838           4       100      F             | 
|    inRegB/Q[10]                                     Fall  0.2250  0.0000                                                                                       | 
|    A32/B[10]                                        Fall  0.2250  0.0000                                                                                       | 
|    A32/i_0_443/A1                     AOI222_X1     Fall  0.2240 -0.0010 0.0150    -0.0010           1.40277                                                   | 
|    A32/i_0_443/ZN                     AOI222_X1     Rise  0.2680  0.0440 0.0350             1.56282  3.10233  4.66515           2       100                    | 
|    A32/i_0_442/A                      INV_X1        Rise  0.2670 -0.0010 0.0350    -0.0010           1.70023                                                   | 
|    A32/i_0_442/ZN                     INV_X1        Fall  0.2930  0.0260 0.0160             3.72609  5.25912  8.98522           3       100                    | 
|    A32/CLA_dut/in2[10]                              Fall  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/b[2]                   Fall  0.2930  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/A1 AOI22_X1      Fall  0.2930  0.0000 0.0160    -0.0010           1.50384                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_7/ZN AOI22_X1      Rise  0.3290  0.0360 0.0250             1.32442  3.64106  4.96549           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_4/A  XOR2_X1       Rise  0.3290  0.0000 0.0250                      2.23214                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_4/Z  XOR2_X1       Fall  0.3780  0.0490 0.0250             3.73114  11.9222  15.6534           8       100                    | 
|    A32/CLA_dut/genblk1_8_cla/sum[3]                 Fall  0.3780  0.0000                                                                                       | 
|    A32/CLA_dut/sum[11]                              Fall  0.3780  0.0000                                                                                       | 
|    A32/i_0_54/B1                      AOI22_X1      Fall  0.3790  0.0010 0.0250                      1.55298                                                   | 
|    A32/i_0_54/ZN                      AOI22_X1      Rise  0.4200  0.0410 0.0160             0.864485 1.5292   2.39368           1       100                    | 
|    A32/i_0_50/A1                      NAND2_X1      Rise  0.4200  0.0000 0.0160                      1.59903                                                   | 
|    A32/i_0_50/ZN                      NAND2_X1      Fall  0.4360  0.0160 0.0080             1.23733  0.894119 2.13145           1       100                    | 
|    A32/Sum[10]                                      Fall  0.4360  0.0000                                                                                       | 
|    outRegS/D[10]                                    Fall  0.4360  0.0000                                                                                       | 
|    outRegS/i_0_12/A2                  AND2_X1       Fall  0.4360  0.0000 0.0080                      0.894119                                                  | 
|    outRegS/i_0_12/ZN                  AND2_X1       Fall  0.4660  0.0300 0.0060             0.586905 1.06234  1.64925           1       100                    | 
|    outRegS/Q_reg[10]/D                DFF_X1        Fall  0.4660  0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[10]/CK               DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0110 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.4660        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2560        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[7]/D 
  
 Path Start Point : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                           Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A          CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z          CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                           Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                            Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                     | 
|    inRegB/Q_reg[7]/CK                 DFF_X1        Rise  0.1240  0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[7]/Q                  DFF_X1        Rise  0.2400  0.1160 0.0310             6.31349  5.94129  12.2548           4       100      F             | 
|    inRegB/Q[7]                                      Rise  0.2400  0.0000                                                                                       | 
|    A32/B[7]                                         Rise  0.2400  0.0000                                                                                       | 
|    A32/i_0_433/B1                     AOI222_X1     Rise  0.2380 -0.0020 0.0310    -0.0020           1.57913                                                   | 
|    A32/i_0_433/ZN                     AOI222_X1     Fall  0.2680  0.0300 0.0120             0.560822 3.00743  3.56826           2       100                    | 
|    A32/i_0_432/A                      INV_X1        Fall  0.2680  0.0000 0.0120                      1.54936                                                   | 
|    A32/i_0_432/ZN                     INV_X1        Rise  0.2940  0.0260 0.0180             2.2519   4.3974   6.6493            3       100                    | 
|    A32/CLA_dut/in2[7]                               Rise  0.2940  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/b[3]                   Rise  0.2940  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_6/A1 NAND2_X1      Rise  0.2940  0.0000 0.0180                      1.59903                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_6/ZN NAND2_X1      Fall  0.3160  0.0220 0.0120             1.26399  3.03715  4.30114           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/A  OAI21_X1      Fall  0.3160  0.0000 0.0120                      1.51857                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_0/ZN OAI21_X1      Rise  0.3430  0.0270 0.0170             0.66949  3.73421  4.4037            2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/cout                   Rise  0.3430  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/cin                    Rise  0.3430  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_1/A  XOR2_X1       Rise  0.3430  0.0000 0.0170                      2.23214                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_1/Z  XOR2_X1       Fall  0.3920  0.0490 0.0280             7.33067  10.5079  17.8386           7       100                    | 
|    A32/CLA_dut/genblk1_8_cla/sum[0]                 Fall  0.3920  0.0000                                                                                       | 
|    A32/CLA_dut/sum[8]                               Fall  0.3920  0.0000                                                                                       | 
|    A32/i_0_39/A1                      AOI22_X1      Fall  0.3930  0.0010 0.0280    -0.0010           1.50384                                                   | 
|    A32/i_0_39/ZN                      AOI22_X1      Rise  0.4240  0.0310 0.0170             0.565269 1.5292   2.09447           1       100                    | 
|    A32/i_0_35/A1                      NAND2_X1      Rise  0.4240  0.0000 0.0170                      1.59903                                                   | 
|    A32/i_0_35/ZN                      NAND2_X1      Fall  0.4380  0.0140 0.0070             0.524731 0.894119 1.41885           1       100                    | 
|    A32/Sum[7]                                       Fall  0.4380  0.0000                                                                                       | 
|    outRegS/D[7]                                     Fall  0.4380  0.0000                                                                                       | 
|    outRegS/i_0_9/A2                   AND2_X1       Fall  0.4380  0.0000 0.0070                      0.894119                                                  | 
|    outRegS/i_0_9/ZN                   AND2_X1       Fall  0.4670  0.0290 0.0060             0.191838 1.06234  1.25418           1       100                    | 
|    outRegS/Q_reg[7]/D                 DFF_X1        Fall  0.4670  0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[7]/CK                DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4670        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2560        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[16]/D 
  
 Path Start Point : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720 0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730 0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150 0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                     | 
|    inRegB/Q_reg[15]/CK                 DFF_X1        Rise  0.1220 0.0070 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[15]/Q                  DFF_X1        Rise  0.2490 0.1270 0.0440             8.49109  8.88821  17.3793           6       100      F             | 
|    inRegB/Q[15]                                      Rise  0.2490 0.0000                                                                                       | 
|    A32/B[15]                                         Rise  0.2490 0.0000                                                                                       | 
|    A32/i_0_469/B1                      AOI222_X1     Rise  0.2500 0.0010 0.0440    -0.0020           1.57913                                                   | 
|    A32/i_0_469/ZN                      AOI222_X1     Fall  0.2850 0.0350 0.0110             0.725499 3.0532   3.7787            2       100                    | 
|    A32/i_0_468/A                       INV_X1        Fall  0.2850 0.0000 0.0110                      1.54936                                                   | 
|    A32/i_0_468/ZN                      INV_X1        Rise  0.3100 0.0250 0.0170             1.7011   4.49287  6.19397           3       100                    | 
|    A32/CLA_dut/in2[15]                               Rise  0.3100 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/b[3]                   Rise  0.3100 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_12_cla/i_0_6/A1 NAND2_X1      Rise  0.3100 0.0000 0.0170                      1.59903                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_6/ZN NAND2_X1      Fall  0.3290 0.0190 0.0110             0.377337 3.03715  3.41448           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/A  OAI21_X1      Fall  0.3290 0.0000 0.0110                      1.51857                                                   | 
|    A32/CLA_dut/genblk1_12_cla/i_0_0/ZN OAI21_X1      Rise  0.3550 0.0260 0.0170             0.44796  3.73421  4.18217           2       100                    | 
|    A32/CLA_dut/genblk1_12_cla/cout                   Rise  0.3550 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/cin                    Rise  0.3550 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_1/A  XOR2_X1       Rise  0.3550 0.0000 0.0170                      2.23214                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_1/Z  XOR2_X1       Fall  0.3950 0.0400 0.0220             3.68142  8.87558  12.557            6       100                    | 
|    A32/CLA_dut/genblk1_16_cla/sum[0]                 Fall  0.3950 0.0000                                                                                       | 
|    A32/CLA_dut/sum[16]                               Fall  0.3950 0.0000                                                                                       | 
|    A32/i_0_83/A1                       NAND2_X1      Fall  0.3960 0.0010 0.0220                      1.5292                                                    | 
|    A32/i_0_83/ZN                       NAND2_X1      Rise  0.4170 0.0210 0.0110             0.390281 1.49832  1.8886            1       100                    | 
|    A32/i_0_82/B                        OAI211_X1     Rise  0.4170 0.0000 0.0110                      1.65728                                                   | 
|    A32/i_0_82/ZN                       OAI211_X1     Fall  0.4370 0.0200 0.0090             0.245425 0.894119 1.13954           1       100                    | 
|    A32/Sum[16]                                       Fall  0.4370 0.0000                                                                                       | 
|    outRegS/D[16]                                     Fall  0.4370 0.0000                                                                                       | 
|    outRegS/i_0_18/A2                   AND2_X1       Fall  0.4370 0.0000 0.0090                      0.894119                                                  | 
|    outRegS/i_0_18/ZN                   AND2_X1       Fall  0.4670 0.0300 0.0060             0.459131 1.06234  1.52147           1       100                    | 
|    outRegS/Q_reg[16]/D                 DFF_X1        Fall  0.4670 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[16]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4670        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2560        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[9]/D 
  
 Path Start Point : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                      | 
|    inRegB/Q_reg[8]/CK                  DFF_X1        Rise  0.1210  0.0060 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[8]/Q                   DFF_X1        Rise  0.2370  0.1160 0.0300             4.44556  7.47461  11.9202           5       100      F             | 
|    inRegB/Q[8]                                       Rise  0.2370  0.0000                                                                                       | 
|    A32/B[8]                                          Rise  0.2370  0.0000                                                                                       | 
|    A32/i_0_436/B1                      AOI222_X1     Rise  0.2360 -0.0010 0.0300    -0.0010           1.57913                                                   | 
|    A32/i_0_436/ZN                      AOI222_X1     Fall  0.2730  0.0370 0.0170             2.01383  4.37471  6.38853           3       100                    | 
|    A32/i_0_435/A                       INV_X1        Fall  0.2720 -0.0010 0.0170    -0.0010           1.54936                                                   | 
|    A32/i_0_435/ZN                      INV_X1        Rise  0.2970  0.0250 0.0140             1.2545   3.68507  4.93957           2       100                    | 
|    A32/CLA_dut/in2[8]                                Rise  0.2970  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/b[0]                    Rise  0.2970  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/A1 AOI22_X1      Rise  0.2970  0.0000 0.0140                      1.68751                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN AOI22_X1      Fall  0.3190  0.0220 0.0130             1.27699  3.67521  4.95221           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_2/A   XNOR2_X1      Fall  0.3190  0.0000 0.0130                      2.12585                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_2/ZN  XNOR2_X1      Fall  0.3910  0.0720 0.0360             6.96222  10.4794  17.4416           7       100                    | 
|    A32/CLA_dut/genblk1_8_cla/sum[1]                  Fall  0.3910  0.0000                                                                                       | 
|    A32/CLA_dut/sum[9]                                Fall  0.3910  0.0000                                                                                       | 
|    A32/i_0_46/A1                       AOI22_X1      Fall  0.3910  0.0000 0.0360    -0.0020           1.50384                                                   | 
|    A32/i_0_46/ZN                       AOI22_X1      Rise  0.4240  0.0330 0.0160             0.286318 1.50228  1.7886            1       100                    | 
|    A32/i_0_45/A2                       NAND2_X1      Rise  0.4240  0.0000 0.0160                      1.6642                                                    | 
|    A32/i_0_45/ZN                       NAND2_X1      Fall  0.4390  0.0150 0.0070             0.783482 0.894119 1.6776            1       100                    | 
|    A32/Sum[9]                                        Fall  0.4390  0.0000                                                                                       | 
|    outRegS/D[9]                                      Fall  0.4390  0.0000                                                                                       | 
|    outRegS/i_0_11/A2                   AND2_X1       Fall  0.4390  0.0000 0.0070                      0.894119                                                  | 
|    outRegS/i_0_11/ZN                   AND2_X1       Fall  0.4680  0.0290 0.0060             0.453965 1.06234  1.51631           1       100                    | 
|    outRegS/Q_reg[9]/D                  DFF_X1        Fall  0.4680  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[9]/CK                DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0110 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.4680        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2580        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[8]/D 
  
 Path Start Point : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                      | 
|    inRegB/Q_reg[8]/CK                  DFF_X1        Rise  0.1210  0.0060 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[8]/Q                   DFF_X1        Rise  0.2370  0.1160 0.0300             4.44556  7.47461  11.9202           5       100      F             | 
|    inRegB/Q[8]                                       Rise  0.2370  0.0000                                                                                       | 
|    A32/B[8]                                          Rise  0.2370  0.0000                                                                                       | 
|    A32/i_0_436/B1                      AOI222_X1     Rise  0.2360 -0.0010 0.0300    -0.0010           1.57913                                                   | 
|    A32/i_0_436/ZN                      AOI222_X1     Fall  0.2730  0.0370 0.0170             2.01383  4.37471  6.38853           3       100                    | 
|    A32/i_0_435/A                       INV_X1        Fall  0.2720 -0.0010 0.0170    -0.0010           1.54936                                                   | 
|    A32/i_0_435/ZN                      INV_X1        Rise  0.2970  0.0250 0.0140             1.2545   3.68507  4.93957           2       100                    | 
|    A32/CLA_dut/in2[8]                                Rise  0.2970  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/b[0]                    Rise  0.2970  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/A1 AOI22_X1      Rise  0.2970  0.0000 0.0140                      1.68751                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_13/ZN AOI22_X1      Fall  0.3190  0.0220 0.0130             1.27699  3.67521  4.95221           2       100                    | 
|    A32/CLA_dut/genblk1_8_cla/i_0_2/A   XNOR2_X1      Fall  0.3190  0.0000 0.0130                      2.12585                                                   | 
|    A32/CLA_dut/genblk1_8_cla/i_0_2/ZN  XNOR2_X1      Fall  0.3910  0.0720 0.0360             6.96222  10.4794  17.4416           7       100                    | 
|    A32/CLA_dut/genblk1_8_cla/sum[1]                  Fall  0.3910  0.0000                                                                                       | 
|    A32/CLA_dut/sum[9]                                Fall  0.3910  0.0000                                                                                       | 
|    A32/i_0_44/A1                       AOI22_X1      Fall  0.3910  0.0000 0.0360    -0.0020           1.50384                                                   | 
|    A32/i_0_44/ZN                       AOI22_X1      Rise  0.4240  0.0330 0.0170             0.270955 1.5292   1.80015           1       100                    | 
|    A32/i_0_40/A1                       NAND2_X1      Rise  0.4240  0.0000 0.0170                      1.59903                                                   | 
|    A32/i_0_40/ZN                       NAND2_X1      Fall  0.4400  0.0160 0.0080             1.1755   0.894119 2.06962           1       100                    | 
|    A32/Sum[8]                                        Fall  0.4400  0.0000                                                                                       | 
|    outRegS/D[8]                                      Fall  0.4400  0.0000                                                                                       | 
|    outRegS/i_0_10/A2                   AND2_X1       Fall  0.4390 -0.0010 0.0080    -0.0010           0.894119                                                  | 
|    outRegS/i_0_10/ZN                   AND2_X1       Fall  0.4690  0.0300 0.0060             0.41825  1.06234  1.48059           1       100                    | 
|    outRegS/Q_reg[8]/D                  DFF_X1        Fall  0.4690  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[8]/CK                DFF_X1        Rise  0.1990 0.0040 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0110 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.4690        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2590        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[18]/D 
  
 Path Start Point : inRegB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720 0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730 0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150 0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                     | 
|    inRegB/Q_reg[19]/CK                 DFF_X1        Rise  0.1240 0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[19]/Q                  DFF_X1        Rise  0.2500 0.1260 0.0400             7.39592  8.99735  16.3933           6       100      F             | 
|    inRegB/Q[19]                                      Rise  0.2500 0.0000                                                                                       | 
|    A32/B[19]                                         Rise  0.2500 0.0000                                                                                       | 
|    A32/i_0_490/C1                      AOI221_X1     Rise  0.2510 0.0010 0.0400                      1.63225                                                   | 
|    A32/i_0_490/ZN                      AOI221_X1     Fall  0.2800 0.0290 0.0090             1.11674  2.96002  4.07676           2       100                    | 
|    A32/i_0_489/A                       INV_X1        Fall  0.2800 0.0000 0.0090                      1.54936                                                   | 
|    A32/i_0_489/ZN                      INV_X1        Rise  0.3040 0.0240 0.0170             2.04022  4.40446  6.44468           3       100                    | 
|    A32/CLA_dut/in2[19]                               Rise  0.3040 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/b[3]                   Rise  0.3040 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_6/A1 NAND2_X1      Rise  0.3040 0.0000 0.0170                      1.59903                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_6/ZN NAND2_X1      Fall  0.3240 0.0200 0.0110             0.533776 3.03715  3.57092           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_5/A  OAI21_X1      Fall  0.3240 0.0000 0.0110                      1.51857                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_5/ZN OAI21_X1      Rise  0.3510 0.0270 0.0180             0.733456 3.92187  4.65533           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_4/B  XOR2_X1       Rise  0.3510 0.0000 0.0180                      2.36355                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_4/Z  XOR2_X1       Fall  0.3920 0.0410 0.0230             3.84791  8.95045  12.7984           6       100                    | 
|    A32/CLA_dut/genblk1_16_cla/sum[3]                 Fall  0.3920 0.0000                                                                                       | 
|    A32/CLA_dut/sum[19]                               Fall  0.3920 0.0000                                                                                       | 
|    A32/i_0_100/A1                      AOI22_X1      Fall  0.3920 0.0000 0.0230    -0.0010           1.50384                                                   | 
|    A32/i_0_100/ZN                      AOI22_X1      Rise  0.4210 0.0290 0.0170             0.712012 1.53966  2.25168           1       100                    | 
|    A32/i_0_94/A                        OAI221_X1     Rise  0.4210 0.0000 0.0170                      1.63022                                                   | 
|    A32/i_0_94/ZN                       OAI221_X1     Fall  0.4400 0.0190 0.0080             0.219373 0.894119 1.11349           1       100                    | 
|    A32/Sum[18]                                       Fall  0.4400 0.0000                                                                                       | 
|    outRegS/D[18]                                     Fall  0.4400 0.0000                                                                                       | 
|    outRegS/i_0_20/A2                   AND2_X1       Fall  0.4400 0.0000 0.0080                      0.894119                                                  | 
|    outRegS/i_0_20/ZN                   AND2_X1       Fall  0.4710 0.0310 0.0060             0.800189 1.06234  1.86253           1       100                    | 
|    outRegS/Q_reg[18]/D                 DFF_X1        Fall  0.4710 0.0000 0.0060                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[18]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4710        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2600        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[5]/D 
  
 Path Start Point : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                      | 
|    inRegB/Q_reg[5]/CK                  DFF_X1        Rise  0.1240  0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[5]/Q                   DFF_X1        Rise  0.2320  0.1080 0.0230             4.2657   4.43901  8.70471           3       100      F             | 
|    inRegB/Q[5]                                       Rise  0.2320  0.0000                                                                                       | 
|    A32/B[5]                                          Rise  0.2320  0.0000                                                                                       | 
|    A32/i_0_669/B1                      AOI222_X1     Rise  0.2300 -0.0020 0.0230    -0.0020           1.57913                                                   | 
|    A32/i_0_669/ZN                      AOI222_X1     Fall  0.2610  0.0310 0.0150             1.79614  3.12341  4.91956           2       100                    | 
|    A32/i_0_668/A                       INV_X1        Fall  0.2610  0.0000 0.0150                      1.54936                                                   | 
|    A32/i_0_668/ZN                      INV_X1        Rise  0.2950  0.0340 0.0230             4.10146  5.06856  9.17002           3       100                    | 
|    A32/CLA_dut/in2[5]                                Rise  0.2950  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/b[1]                    Rise  0.2950  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/A1 AOI22_X1      Rise  0.2950  0.0000 0.0230                      1.68751                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN AOI22_X1      Fall  0.3190  0.0240 0.0140             0.752162 3.67521  4.42738           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_3/A   XNOR2_X1      Fall  0.3190  0.0000 0.0140                      2.12585                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_3/ZN  XNOR2_X1      Fall  0.3940  0.0750 0.0400             7.76423  11.4781  19.2423           8       100                    | 
|    A32/CLA_dut/genblk1_4_cla/sum[2]                  Fall  0.3940  0.0000                                                                                       | 
|    A32/CLA_dut/sum[6]                                Fall  0.3940  0.0000                                                                                       | 
|    A32/i_0_28/A1                       AOI22_X1      Fall  0.3960  0.0020 0.0400                      1.50384                                                   | 
|    A32/i_0_28/ZN                       AOI22_X1      Rise  0.4310  0.0350 0.0160             0.304298 1.5292   1.83349           1       100                    | 
|    A32/i_0_24/A1                       NAND2_X1      Rise  0.4310  0.0000 0.0160                      1.59903                                                   | 
|    A32/i_0_24/ZN                       NAND2_X1      Fall  0.4440  0.0130 0.0060             0.366767 0.894119 1.26089           1       100                    | 
|    A32/Sum[5]                                        Fall  0.4440  0.0000                                                                                       | 
|    outRegS/D[5]                                      Fall  0.4440  0.0000                                                                                       | 
|    outRegS/i_0_7/A2                    AND2_X1       Fall  0.4440  0.0000 0.0060                      0.894119                                                  | 
|    outRegS/i_0_7/ZN                    AND2_X1       Fall  0.4720  0.0280 0.0060             0.245752 1.06234  1.30809           1       100                    | 
|    outRegS/Q_reg[5]/D                  DFF_X1        Fall  0.4720  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[5]/CK                DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4720        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2610        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[4]/D 
  
 Path Start Point : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0720 0.0720 0.0240 13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0720 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0730 0.0010 0.0240          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1150 0.0420 0.0210 30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                               | 
|    inRegB/Q_reg[3]/CK        DFF_X1        Rise  0.1220 0.0070 0.0210          0.949653                                    F             | 
|    inRegB/Q_reg[3]/Q         DFF_X1        Fall  0.2130 0.0910 0.0080 0.654168 2.96002  3.61419           2       100      F             | 
|    inRegB/Q[3]                             Fall  0.2130 0.0000                                                                           | 
|    A32/B[3]                                Fall  0.2130 0.0000                                                                           | 
|    A32/i_0_556/A             INV_X1        Fall  0.2130 0.0000 0.0080          1.54936                                                   | 
|    A32/i_0_556/ZN            INV_X1        Rise  0.2400 0.0270 0.0200 3.2803   4.3351   7.6154            3       100                    | 
|    A32/i_0_417/B1            OAI21_X1      Rise  0.2400 0.0000 0.0200          1.66205                                                   | 
|    A32/i_0_417/ZN            OAI21_X1      Fall  0.2800 0.0400 0.0200 4.43208  7.92694  12.359            5       100                    | 
|    A32/CLA_dut/in2[3]                      Fall  0.2800 0.0000                                                                           | 
|    A32/CLA_dut/cla1/b[3]                   Fall  0.2800 0.0000                                                                           | 
|    A32/CLA_dut/cla1/i_0_14/A XOR2_X1       Fall  0.2810 0.0010 0.0200          2.18123                                                   | 
|    A32/CLA_dut/cla1/i_0_14/Z XOR2_X1       Rise  0.3270 0.0460 0.0330 0.860943 3.80206  4.663             1       100                    | 
|    A32/CLA_dut/cla1/i_0_6/A  XNOR2_X2      Rise  0.3270 0.0000 0.0330          4.00378                                                   | 
|    A32/CLA_dut/cla1/i_0_6/ZN XNOR2_X2      Fall  0.3720 0.0450 0.0290 8.93106  16.54    25.4711           11      100                    | 
|    A32/CLA_dut/cla1/sum[3]                 Fall  0.3720 0.0000                                                                           | 
|    A32/CLA_dut/sum[3]                      Fall  0.3720 0.0000                                                                           | 
|    A32/i_0_22/B1             AOI22_X1      Fall  0.3760 0.0040 0.0290          1.55298                                                   | 
|    A32/i_0_22/ZN             AOI22_X1      Rise  0.4240 0.0480 0.0220 0.527071 3.12038  3.64745           2       100                    | 
|    A32/i_0_20/B2             OAI21_X1      Rise  0.4240 0.0000 0.0220          1.57189                                                   | 
|    A32/i_0_20/ZN             OAI21_X1      Fall  0.4430 0.0190 0.0080 0.501059 0.894119 1.39518           1       100                    | 
|    A32/Sum[4]                              Fall  0.4430 0.0000                                                                           | 
|    outRegS/D[4]                            Fall  0.4430 0.0000                                                                           | 
|    outRegS/i_0_6/A2          AND2_X1       Fall  0.4430 0.0000 0.0080          0.894119                                                  | 
|    outRegS/i_0_6/ZN          AND2_X1       Fall  0.4720 0.0290 0.0060 0.173361 1.06234  1.2357            1       100                    | 
|    outRegS/Q_reg[4]/D        DFF_X1        Fall  0.4720 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[4]/CK                DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4720        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2610        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[6]/D 
  
 Path Start Point : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000  0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                            Rise  0.0000  0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A           CLKBUF_X3     Rise  0.0000  0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z           CLKBUF_X3     Rise  0.0720  0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                            Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                             Rise  0.0720  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK            CLKGATETST_X8 Rise  0.0730  0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK           CLKGATETST_X8 Rise  0.1150  0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                      | 
|    inRegB/Q_reg[5]/CK                  DFF_X1        Rise  0.1240  0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[5]/Q                   DFF_X1        Rise  0.2320  0.1080 0.0230             4.2657   4.43901  8.70471           3       100      F             | 
|    inRegB/Q[5]                                       Rise  0.2320  0.0000                                                                                       | 
|    A32/B[5]                                          Rise  0.2320  0.0000                                                                                       | 
|    A32/i_0_669/B1                      AOI222_X1     Rise  0.2300 -0.0020 0.0230    -0.0020           1.57913                                                   | 
|    A32/i_0_669/ZN                      AOI222_X1     Fall  0.2610  0.0310 0.0150             1.79614  3.12341  4.91956           2       100                    | 
|    A32/i_0_668/A                       INV_X1        Fall  0.2610  0.0000 0.0150                      1.54936                                                   | 
|    A32/i_0_668/ZN                      INV_X1        Rise  0.2950  0.0340 0.0230             4.10146  5.06856  9.17002           3       100                    | 
|    A32/CLA_dut/in2[5]                                Rise  0.2950  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/b[1]                    Rise  0.2950  0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/A1 AOI22_X1      Rise  0.2950  0.0000 0.0230                      1.68751                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_10/ZN AOI22_X1      Fall  0.3190  0.0240 0.0140             0.752162 3.67521  4.42738           2       100                    | 
|    A32/CLA_dut/genblk1_4_cla/i_0_3/A   XNOR2_X1      Fall  0.3190  0.0000 0.0140                      2.12585                                                   | 
|    A32/CLA_dut/genblk1_4_cla/i_0_3/ZN  XNOR2_X1      Fall  0.3940  0.0750 0.0400             7.76423  11.4781  19.2423           8       100                    | 
|    A32/CLA_dut/genblk1_4_cla/sum[2]                  Fall  0.3940  0.0000                                                                                       | 
|    A32/CLA_dut/sum[6]                                Fall  0.3940  0.0000                                                                                       | 
|    A32/i_0_30/A1                       AOI22_X1      Fall  0.3960  0.0020 0.0400                      1.50384                                                   | 
|    A32/i_0_30/ZN                       AOI22_X1      Rise  0.4300  0.0340 0.0160             0.313975 1.50228  1.81625           1       100                    | 
|    A32/i_0_29/A2                       NAND2_X1      Rise  0.4300  0.0000 0.0160                      1.6642                                                    | 
|    A32/i_0_29/ZN                       NAND2_X1      Fall  0.4440  0.0140 0.0060             0.219097 0.894119 1.11322           1       100                    | 
|    A32/Sum[6]                                        Fall  0.4440  0.0000                                                                                       | 
|    outRegS/D[6]                                      Fall  0.4440  0.0000                                                                                       | 
|    outRegS/i_0_8/A2                    AND2_X1       Fall  0.4440  0.0000 0.0060                      0.894119                                                  | 
|    outRegS/i_0_8/ZN                    AND2_X1       Fall  0.4730  0.0290 0.0060             0.674933 1.06234  1.73728           1       100                    | 
|    outRegS/Q_reg[6]/D                  DFF_X1        Fall  0.4730  0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[6]/CK                DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4730        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2620        | 
--------------------------------------------------------------


 Timing Path to outRegS/Q_reg[17]/D 
  
 Path Start Point : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outRegS/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.1000             1.55072  1.94799  3.49871           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                             Rise  0.0000 0.0000                                                                                       | 
|    outRegO/CTS_L1_c_tid1_2/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z            CLKBUF_X3     Rise  0.0720 0.0720 0.0240             13.7675  10.5846  24.3521           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                             Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_CTS_1_PP_0                              Rise  0.0720 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK             CLKGATETST_X8 Rise  0.0730 0.0010 0.0240                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK            CLKGATETST_X8 Rise  0.1150 0.0420 0.0210             30.5452  27.4061  57.9513           32      100      FA   K        | 
| Data Path:                                                                                                                                                      | 
|    inRegB/Q_reg[16]/CK                  DFF_X1        Rise  0.1240 0.0090 0.0210                      0.949653                                    F             | 
|    inRegB/Q_reg[16]/Q                   DFF_X1        Fall  0.2330 0.1090 0.0230             7.48744  10.3538  17.8413           7       100      F             | 
|    inRegB/Q[16]                                       Fall  0.2330 0.0000                                                                                       | 
|    A32/B[16]                                          Fall  0.2330 0.0000                                                                                       | 
|    A32/i_0_474/B1                       AOI222_X1     Fall  0.2330 0.0000 0.0230    -0.0020           1.47422                                                   | 
|    A32/i_0_474/ZN                       AOI222_X1     Rise  0.2950 0.0620 0.0330             1.21803  2.93285  4.15088           2       100                    | 
|    A32/i_0_473/A                        INV_X1        Rise  0.2950 0.0000 0.0330                      1.70023                                                   | 
|    A32/i_0_473/ZN                       INV_X1        Fall  0.3170 0.0220 0.0140             2.09253  5.15929  7.25182           3       100                    | 
|    A32/CLA_dut/in2[16]                                Fall  0.3170 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/b[0]                    Fall  0.3170 0.0000                                                                                       | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/A1 AOI22_X1      Fall  0.3170 0.0000 0.0140                      1.50384                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_13/ZN AOI22_X1      Rise  0.3500 0.0330 0.0230             0.711598 3.67521  4.38681           2       100                    | 
|    A32/CLA_dut/genblk1_16_cla/i_0_2/A   XNOR2_X1      Rise  0.3500 0.0000 0.0230                      2.23275                                                   | 
|    A32/CLA_dut/genblk1_16_cla/i_0_2/ZN  XNOR2_X1      Fall  0.3940 0.0440 0.0290             4.56846  9.06248  13.6309           6       100                    | 
|    A32/CLA_dut/genblk1_16_cla/sum[1]                  Fall  0.3940 0.0000                                                                                       | 
|    A32/CLA_dut/sum[17]                                Fall  0.3940 0.0000                                                                                       | 
|    A32/i_0_93/A1                        AOI22_X1      Fall  0.3950 0.0010 0.0290                      1.50384                                                   | 
|    A32/i_0_93/ZN                        AOI22_X1      Rise  0.4270 0.0320 0.0190             0.869256 1.53966  2.40892           1       100                    | 
|    A32/i_0_89/A                         OAI221_X1     Rise  0.4270 0.0000 0.0190                      1.63022                                                   | 
|    A32/i_0_89/ZN                        OAI221_X1     Fall  0.4460 0.0190 0.0080             0.245821 0.894119 1.13994           1       100                    | 
|    A32/Sum[17]                                        Fall  0.4460 0.0000                                                                                       | 
|    outRegS/D[17]                                      Fall  0.4460 0.0000                                                                                       | 
|    outRegS/i_0_19/A2                    AND2_X1       Fall  0.4460 0.0000 0.0080                      0.894119                                                  | 
|    outRegS/i_0_19/ZN                    AND2_X1       Fall  0.4760 0.0300 0.0060             0.553565 1.06234  1.61591           1       100                    | 
|    outRegS/Q_reg[17]/D                  DFF_X1        Fall  0.4760 0.0000 0.0060                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outRegS/Q_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegS/clk_CTS_1_PP_3                           Rise  0.0000 0.0000                                                                           | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X1     Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    outRegS/CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X1     Rise  0.0520 0.0520 0.0120 0.177528 1.8122   1.98973           1       100      F    K        | 
|    outRegS/clk_gate_Q_reg/CK          CLKGATETST_X1 Rise  0.0520 0.0000 0.0120          1.8122                                      FA            | 
|    outRegS/clk_gate_Q_reg/GCK         CLKGATETST_X1 Rise  0.1950 0.1430 0.1210 20.0472  30.3889  50.4361           32      100      FA   K        | 
|    outRegS/Q_reg[17]/CK               DFF_X1        Rise  0.2000 0.0050 0.1210          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.4760        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2650        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[13]/D 
  
 Path Start Point : a[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[13]                      Rise  1.0000 0.0000 0.1000 0.415799 0.894119 1.30992           1       100      c             | 
|    inRegA/D[13]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_15/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_15/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.314417 1.06234  1.37676           1       100                    | 
|    inRegA/Q_reg[13]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[13]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7860        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[17]/D 
  
 Path Start Point : a[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[17]                      Rise  1.0000 0.0000 0.1000 0.339495 0.894119 1.23361           1       100      c             | 
|    inRegA/D[17]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_19/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_19/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.242213 1.06234  1.30456           1       100                    | 
|    inRegA/Q_reg[17]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[17]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7860        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[23]/D 
  
 Path Start Point : a[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[23]                      Rise  1.0000 0.0000 0.1000 0.47007  0.894119 1.36419           1       100      c             | 
|    inRegA/D[23]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_25/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_25/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.310662 1.06234  1.373             1       100                    | 
|    inRegA/Q_reg[23]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[23]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7860        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[0]/D 
  
 Path Start Point : a[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[0]                      Rise  1.0000 0.0000 0.1000 0.504105 0.894119 1.39822           1       100      c             | 
|    inRegA/D[0]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_2/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_2/ZN   AND2_X1 Rise  1.0450 0.0450 0.0090 0.155612 1.06234  1.21795           1       100                    | 
|    inRegA/Q_reg[0]/D DFF_X1  Rise  1.0450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[0]/CK        DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[3]/D 
  
 Path Start Point : a[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[3]                      Rise  1.0000 0.0000 0.1000 0.246539 0.894119 1.14066           1       100      c             | 
|    inRegA/D[3]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_5/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_5/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.22283  1.06234  1.28517           1       100                    | 
|    inRegA/Q_reg[3]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[9]                      Rise  1.0000 0.0000 0.1000 0.503146 0.894119 1.39727           1       100      c             | 
|    inRegA/D[9]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_11/A2  AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_11/ZN  AND2_X1 Rise  1.0450 0.0450 0.0100 0.337202 1.06234  1.39954           1       100                    | 
|    inRegA/Q_reg[9]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[9]/CK        DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[10]                      Rise  1.0000 0.0000 0.1000 1.01631  0.894119 1.91043           1       100      c             | 
|    inRegA/D[10]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_12/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_12/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.289573 1.06234  1.35192           1       100                    | 
|    inRegA/Q_reg[10]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[10]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[11]                      Rise  1.0000 0.0000 0.1000 0.35723  0.894119 1.25135           1       100      c             | 
|    inRegA/D[11]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_13/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_13/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.238467 1.06234  1.30081           1       100                    | 
|    inRegA/Q_reg[11]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[12]/D 
  
 Path Start Point : a[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[12]                      Rise  1.0000 0.0000 0.1000 0.186738 0.894119 1.08086           1       100      c             | 
|    inRegA/D[12]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_14/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_14/ZN   AND2_X1 Rise  1.0450 0.0450 0.0090 0.184379 1.06234  1.24672           1       100                    | 
|    inRegA/Q_reg[12]/D DFF_X1  Rise  1.0450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[12]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[18]/D 
  
 Path Start Point : a[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[18]                      Rise  1.0000 0.0000 0.1000 0.218897 0.894119 1.11302           1       100      c             | 
|    inRegA/D[18]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_20/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_20/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.284493 1.06234  1.34683           1       100                    | 
|    inRegA/Q_reg[18]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[19]/D 
  
 Path Start Point : a[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[19]                      Rise  1.0000 0.0000 0.1000 0.309963 0.894119 1.20408           1       100      c             | 
|    inRegA/D[19]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_21/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_21/ZN   AND2_X1 Rise  1.0450 0.0450 0.0090 0.159428 1.06234  1.22177           1       100                    | 
|    inRegA/Q_reg[19]/D DFF_X1  Rise  1.0450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[19]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[20]/D 
  
 Path Start Point : a[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[20]                      Rise  1.0000 0.0000 0.1000 0.329732 0.894119 1.22385           1       100      c             | 
|    inRegA/D[20]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_22/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_22/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.277472 1.06234  1.33981           1       100                    | 
|    inRegA/Q_reg[20]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[20]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[21]/D 
  
 Path Start Point : a[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[21]                      Rise  1.0000 0.0000 0.1000 0.434511 0.894119 1.32863           1       100      c             | 
|    inRegA/D[21]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_23/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_23/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.267528 1.06234  1.32987           1       100                    | 
|    inRegA/Q_reg[21]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[21]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[22]/D 
  
 Path Start Point : a[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[22]                      Rise  1.0000 0.0000 0.1000 0.144682 0.894119 1.0388            1       100      c             | 
|    inRegA/D[22]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_24/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_24/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.269899 1.06234  1.33224           1       100                    | 
|    inRegA/Q_reg[22]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[22]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[25]/D 
  
 Path Start Point : a[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[25]                      Rise  1.0000 0.0000 0.1000 0.191386 0.894119 1.08551           1       100      c             | 
|    inRegA/D[25]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_27/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_27/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.248033 1.06234  1.31038           1       100                    | 
|    inRegA/Q_reg[25]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[25]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[1]/D 
  
 Path Start Point : a[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[1]                      Rise  1.0000 0.0000 0.1000 0.41311  0.894119 1.30723           1       100      c             | 
|    inRegA/D[1]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_3/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_3/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.492249 1.06234  1.55459           1       100                    | 
|    inRegA/Q_reg[1]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[1]/CK        DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[5]/D 
  
 Path Start Point : a[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[5]                      Rise  1.0000 0.0000 0.1000 0.759802 0.894119 1.65392           1       100      c             | 
|    inRegA/D[5]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_7/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_7/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.445859 1.06234  1.5082            1       100                    | 
|    inRegA/Q_reg[5]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[5]/CK        DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[6]/D 
  
 Path Start Point : a[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[6]                      Rise  1.0000 0.0000 0.1000 0.185942 0.894119 1.08006           1       100      c             | 
|    inRegA/D[6]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_8/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_8/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.394018 1.06234  1.45636           1       100                    | 
|    inRegA/Q_reg[6]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[6]/CK        DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[7]/D 
  
 Path Start Point : a[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[7]                      Rise  1.0000 0.0000 0.1000 0.321966 0.894119 1.21609           1       100      c             | 
|    inRegA/D[7]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_9/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_9/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.575992 1.06234  1.63833           1       100                    | 
|    inRegA/Q_reg[7]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[7]/CK        DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[14]/D 
  
 Path Start Point : a[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[14]                      Rise  1.0000 0.0000 0.1000 0.588399 0.894119 1.48252           1       100      c             | 
|    inRegA/D[14]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_16/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_16/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.424901 1.06234  1.48724           1       100                    | 
|    inRegA/Q_reg[14]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[14]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[16]/D 
  
 Path Start Point : a[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[16]                      Rise  1.0000 0.0000 0.1000 0.337546 0.894119 1.23167           1       100      c             | 
|    inRegA/D[16]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_18/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_18/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.428679 1.06234  1.49102           1       100                    | 
|    inRegA/Q_reg[16]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[16]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[29]/D 
  
 Path Start Point : a[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[29]                      Rise  1.0000 0.0000 0.1000 0.243694 0.894119 1.13781           1       100      c             | 
|    inRegA/D[29]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_31/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_31/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.431782 1.06234  1.49412           1       100                    | 
|    inRegA/Q_reg[29]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[29]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[31]/D 
  
 Path Start Point : a[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[31]                      Rise  1.0000 0.0000 0.1000 0.459152 0.894119 1.35327           1       100      c             | 
|    inRegA/D[31]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_33/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_33/ZN   AND2_X1 Rise  1.0470 0.0470 0.0110 0.726078 1.06234  1.78842           1       100                    | 
|    inRegA/Q_reg[31]/D DFF_X1  Rise  1.0470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[31]/CK       DFF_X1        Rise  0.2380 0.0040 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2380 0.2380 | 
| library hold check                        |  0.0220 0.2600 | 
| data required time                        |  0.2600        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.2600        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[28]/D 
  
 Path Start Point : a[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[28]                      Rise  1.0000 0.0000 0.1000 0.250438 0.894119 1.14456           1       100      c             | 
|    inRegA/D[28]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_30/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_30/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.275927 1.06234  1.33827           1       100                    | 
|    inRegA/Q_reg[28]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[28]/CK       DFF_X1        Rise  0.2350 0.0010 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2350 0.2350 | 
| library hold check                        |  0.0220 0.2570 | 
| data required time                        |  0.2570        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.2570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[8]/D 
  
 Path Start Point : a[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[8]                      Rise  1.0000 0.0000 0.1000 0.290912 0.894119 1.18503           1       100      c             | 
|    inRegA/D[8]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_10/A2  AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_10/ZN  AND2_X1 Rise  1.0460 0.0460 0.0100 0.41621  1.06234  1.47855           1       100                    | 
|    inRegA/Q_reg[8]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[8]/CK        DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[24]/D 
  
 Path Start Point : a[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[24]                      Rise  1.0000 0.0000 0.1000 0.142746 0.894119 1.03687           1       100      c             | 
|    inRegA/D[24]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_26/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_26/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.48419  1.06234  1.54653           1       100                    | 
|    inRegA/Q_reg[24]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[26]/D 
  
 Path Start Point : a[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[26]                      Rise  1.0000 0.0000 0.1000 0.331324 0.894119 1.22544           1       100      c             | 
|    inRegA/D[26]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_28/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_28/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.365922 1.06234  1.42826           1       100                    | 
|    inRegA/Q_reg[26]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[26]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[2]/D 
  
 Path Start Point : a[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[2]                      Rise  1.0000 0.0000 0.1000 0.4371   0.894119 1.33122           1       100      c             | 
|    inRegA/D[2]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_4/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_4/ZN   AND2_X1 Rise  1.0470 0.0470 0.0100 0.660957 1.06234  1.7233            1       100                    | 
|    inRegA/Q_reg[2]/D DFF_X1  Rise  1.0470 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[2]/CK        DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[4]                      Rise  1.0000 0.0000 0.1000 0.423649 0.894119 1.31777           1       100      c             | 
|    inRegA/D[4]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_6/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_6/ZN   AND2_X1 Rise  1.0470 0.0470 0.0110 0.793147 1.06234  1.85549           1       100                    | 
|    inRegA/Q_reg[4]/D DFF_X1  Rise  1.0470 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[4]/CK        DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[15]/D 
  
 Path Start Point : a[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[15]                      Rise  1.0000 0.0000 0.1000 0.382283 0.894119 1.2764            1       100      c             | 
|    inRegA/D[15]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_17/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_17/ZN   AND2_X1 Rise  1.0470 0.0470 0.0110 0.739794 1.06234  1.80214           1       100                    | 
|    inRegA/Q_reg[15]/D DFF_X1  Rise  1.0470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[15]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[30]/D 
  
 Path Start Point : a[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[30]                      Rise  1.0000 0.0000 0.1000 0.169885 0.894119 1.064             1       100      c             | 
|    inRegA/D[30]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_32/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_32/ZN   AND2_X1 Rise  1.0470 0.0470 0.0110 0.877481 1.06234  1.93982           1       100                    | 
|    inRegA/Q_reg[30]/D DFF_X1  Rise  1.0470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[30]/CK       DFF_X1        Rise  0.2360 0.0020 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0220 0.2580 | 
| data required time                        |  0.2580        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7890        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    a[27]                      Rise  1.0000 0.0000 0.1000 0.197919 0.894119 1.09204           1       100      c             | 
|    inRegA/D[27]               Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_29/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegA/i_0_29/ZN   AND2_X1 Rise  1.0480 0.0480 0.0110 1.05876  1.06234  2.12111           1       100                    | 
|    inRegA/Q_reg[27]/D DFF_X1  Rise  1.0480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                      FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.2340 0.1600 0.1310 25.0735  30.3889  55.4624           32      100      FA   K        | 
|    inRegA/Q_reg[27]/CK       DFF_X1        Rise  0.2370 0.0030 0.1310          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0220 0.2590 | 
| data required time                        |  0.2590        | 
|                                           |                | 
| data arrival time                         |  1.0480        | 
| data required time                        | -0.2590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7890        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[25]                      Rise  1.0000 0.0000 0.1000 0.317935 0.894119 1.21205           1       100      c             | 
|    inRegB/D[25]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_27/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_27/ZN   AND2_X1 Rise  1.0450 0.0450 0.0090 0.161222 1.06234  1.22356           1       100                    | 
|    inRegB/Q_reg[25]/D DFF_X1  Rise  1.0450 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[25]/CK       DFF_X1        Rise  0.1280 0.0120 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1280 0.1280 | 
| library hold check                        |  0.0130 0.1410 | 
| data required time                        |  0.1410        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9040        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[23]/D 
  
 Path Start Point : b[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[23]                      Rise  1.0000 0.0000 0.1000 0.226608 0.894119 1.12073           1       100      c             | 
|    inRegB/D[23]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_25/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_25/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.489872 1.06234  1.55221           1       100                    | 
|    inRegB/Q_reg[23]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[23]/CK       DFF_X1        Rise  0.1280 0.0120 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1280 0.1280 | 
| library hold check                        |  0.0140 0.1420 | 
| data required time                        |  0.1420        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1420        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9040        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[26]/D 
  
 Path Start Point : b[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[26]                      Rise  1.0000 0.0000 0.1000 0.448462 0.894119 1.34258           1       100      c             | 
|    inRegB/D[26]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_28/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_28/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.569746 1.06234  1.63209           1       100                    | 
|    inRegB/Q_reg[26]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[26]/CK       DFF_X1        Rise  0.1280 0.0120 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1280 0.1280 | 
| library hold check                        |  0.0140 0.1420 | 
| data required time                        |  0.1420        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1420        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9040        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[2]/D 
  
 Path Start Point : b[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[2]                      Rise  1.0000 0.0000 0.1000 0.199226 0.894119 1.09335           1       100      c             | 
|    inRegB/D[2]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_4/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_4/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.259271 1.06234  1.32161           1       100                    | 
|    inRegB/Q_reg[2]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[2]/CK        DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[4]/D 
  
 Path Start Point : b[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[4]                      Rise  1.0000 0.0000 0.1000 0.357111 0.894119 1.25123           1       100      c             | 
|    inRegB/D[4]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_6/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_6/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.281755 1.06234  1.3441            1       100                    | 
|    inRegB/Q_reg[4]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[4]/CK        DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[5]/D 
  
 Path Start Point : b[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[5]                      Rise  1.0000 0.0000 0.1000 0.332138 0.894119 1.22626           1       130      c             | 
|    inRegB/D[5]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_7/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_7/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.255252 1.06234  1.31759           1       100                    | 
|    inRegB/Q_reg[5]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[5]/CK        DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[6]/D 
  
 Path Start Point : b[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[6]                      Rise  1.0000 0.0000 0.1000 0.343932 0.894119 1.23805           1       100      c             | 
|    inRegB/D[6]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_8/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_8/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.233253 1.06234  1.2956            1       100                    | 
|    inRegB/Q_reg[6]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[6]/CK        DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[7]                      Rise  1.0000 0.0000 0.1000 0.354942 0.894119 1.24906           1       130      c             | 
|    inRegB/D[7]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_9/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_9/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.294719 1.06234  1.35706           1       100                    | 
|    inRegB/Q_reg[7]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[7]/CK        DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : b[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[16]                      Rise  1.0000 0.0000 0.1000 0.707677 0.894119 1.6018            1       130      c             | 
|    inRegB/D[16]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_18/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_18/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.224074 1.06234  1.28642           1       100                    | 
|    inRegB/Q_reg[16]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[16]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[19]/D 
  
 Path Start Point : b[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[19]                      Rise  1.0000 0.0000 0.1000 0.320867 0.894119 1.21499           1       130      c             | 
|    inRegB/D[19]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_21/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_21/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.208739 1.06234  1.27108           1       100                    | 
|    inRegB/Q_reg[19]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[19]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[22]/D 
  
 Path Start Point : b[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[22]                      Rise  1.0000 0.0000 0.1000 0.683046 0.894119 1.57716           1       100      c             | 
|    inRegB/D[22]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_24/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_24/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.216273 1.06234  1.27862           1       100                    | 
|    inRegB/Q_reg[22]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[22]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[24]/D 
  
 Path Start Point : b[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[24]                      Rise  1.0000 0.0000 0.1000 0.56167  0.894119 1.45579           1       100      c             | 
|    inRegB/D[24]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_26/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_26/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.245323 1.06234  1.30767           1       100                    | 
|    inRegB/Q_reg[24]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[24]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0130 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[18]/D 
  
 Path Start Point : b[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[18]                      Rise  1.0000 0.0000 0.1000 0.45598  0.894119 1.3501            1       130      c             | 
|    inRegB/D[18]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_20/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_20/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.551623 1.06234  1.61397           1       100                    | 
|    inRegB/Q_reg[18]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[18]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0140 0.1410 | 
| data required time                        |  0.1410        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[30]/D 
  
 Path Start Point : b[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[30]                      Rise  1.0000 0.0000 0.1000 0.20163  0.894119 1.09575           1       100      c             | 
|    inRegB/D[30]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_32/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_32/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.429924 1.06234  1.49227           1       100                    | 
|    inRegB/Q_reg[30]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[30]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0140 0.1410 | 
| data required time                        |  0.1410        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[31]/D 
  
 Path Start Point : b[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[31]                      Rise  1.0000 0.0000 0.1000 0.448056 0.894119 1.34217           1       100      c             | 
|    inRegB/D[31]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_33/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_33/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.386551 1.06234  1.44889           1       100                    | 
|    inRegB/Q_reg[31]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[31]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0140 0.1410 | 
| data required time                        |  0.1410        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[27]/D 
  
 Path Start Point : b[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[27]                      Rise  1.0000 0.0000 0.1000 0.598594 0.894119 1.49271           1       100      c             | 
|    inRegB/D[27]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_29/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_29/ZN   AND2_X1 Rise  1.0470 0.0470 0.0110 0.78595  1.06234  1.84829           1       100                    | 
|    inRegB/Q_reg[27]/D DFF_X1  Rise  1.0470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[27]/CK       DFF_X1        Rise  0.1280 0.0120 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1280 0.1280 | 
| library hold check                        |  0.0140 0.1420 | 
| data required time                        |  0.1420        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.1420        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[28]/D 
  
 Path Start Point : b[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[28]                      Rise  1.0000 0.0000 0.1000 0.500006 0.894119 1.39412           1       100      c             | 
|    inRegB/D[28]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_30/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_30/ZN   AND2_X1 Rise  1.0470 0.0470 0.0110 0.705928 1.06234  1.76827           1       100                    | 
|    inRegB/Q_reg[28]/D DFF_X1  Rise  1.0470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[28]/CK       DFF_X1        Rise  0.1280 0.0120 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1280 0.1280 | 
| library hold check                        |  0.0140 0.1420 | 
| data required time                        |  0.1420        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.1420        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[29]/D 
  
 Path Start Point : b[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[29]                      Rise  1.0000 0.0000 0.1000 0.230511 0.894119 1.12463           1       100      c             | 
|    inRegB/D[29]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_31/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_31/ZN   AND2_X1 Rise  1.0470 0.0470 0.0110 0.699944 1.06234  1.76229           1       100                    | 
|    inRegB/Q_reg[29]/D DFF_X1  Rise  1.0470 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[29]/CK       DFF_X1        Rise  0.1280 0.0120 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1280 0.1280 | 
| library hold check                        |  0.0140 0.1420 | 
| data required time                        |  0.1420        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.1420        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[3]/D 
  
 Path Start Point : b[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[3]                      Rise  1.0000 0.0000 0.1000 0.223989 0.894119 1.11811           1       100      c             | 
|    inRegB/D[3]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_5/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_5/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.333286 1.06234  1.39563           1       100                    | 
|    inRegB/Q_reg[3]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[3]/CK        DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0140 0.1390 | 
| data required time                        |  0.1390        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9060        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[9]                      Rise  1.0000 0.0000 0.1000 0.358412 0.894119 1.25253           1       100      c             | 
|    inRegB/D[9]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_11/A2  AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_11/ZN  AND2_X1 Rise  1.0450 0.0450 0.0100 0.272877 1.06234  1.33522           1       100                    | 
|    inRegB/Q_reg[9]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[9]/CK        DFF_X1        Rise  0.1260 0.0100 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0130 0.1390 | 
| data required time                        |  0.1390        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9060        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[20]/D 
  
 Path Start Point : b[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[20]                      Rise  1.0000 0.0000 0.1000 0.305051 0.894119 1.19917           1       100      c             | 
|    inRegB/D[20]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_22/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_22/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.350282 1.06234  1.41262           1       100                    | 
|    inRegB/Q_reg[20]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[20]/CK       DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0140 0.1390 | 
| data required time                        |  0.1390        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9060        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[15]/D 
  
 Path Start Point : b[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[15]                      Rise  1.0000 0.0000 0.1000 0.197844 0.894119 1.09196           1       100      c             | 
|    inRegB/D[15]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_17/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_17/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.439638 1.06234  1.50198           1       100                    | 
|    inRegB/Q_reg[15]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[15]/CK       DFF_X1        Rise  0.1260 0.0100 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1260 0.1260 | 
| library hold check                        |  0.0140 0.1400 | 
| data required time                        |  0.1400        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9060        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[0]/D 
  
 Path Start Point : b[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[0]                      Rise  1.0000 0.0000 0.1000 0.36972  0.894119 1.26384           1       100      c             | 
|    inRegB/D[0]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_2/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_2/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.255063 1.06234  1.31741           1       100                    | 
|    inRegB/Q_reg[0]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[0]/CK        DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0130 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9070        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[1]/D 
  
 Path Start Point : b[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[1]                      Rise  1.0000 0.0000 0.1000 0.109702 0.894119 1.00382           1       100      c             | 
|    inRegB/D[1]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_3/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_3/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.248066 1.06234  1.31041           1       100                    | 
|    inRegB/Q_reg[1]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[1]/CK        DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0130 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9070        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[11]                      Rise  1.0000 0.0000 0.1000 0.639346 0.894119 1.53346           1       100      c             | 
|    inRegB/D[11]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_13/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_13/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.276414 1.06234  1.33876           1       100                    | 
|    inRegB/Q_reg[11]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[11]/CK       DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0130 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9070        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[21]/D 
  
 Path Start Point : b[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[21]                      Rise  1.0000 0.0000 0.1000 0.434244 0.894119 1.32836           1       100      c             | 
|    inRegB/D[21]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_23/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_23/ZN   AND2_X1 Rise  1.0450 0.0450 0.0100 0.287523 1.06234  1.34987           1       100                    | 
|    inRegB/Q_reg[21]/D DFF_X1  Rise  1.0450 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[21]/CK       DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0130 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  1.0450        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9070        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[8]/D 
  
 Path Start Point : b[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[8]                      Rise  1.0000 0.0000 0.1000 0.279808 0.894119 1.17393           1       100      c             | 
|    inRegB/D[8]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_10/A2  AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_10/ZN  AND2_X1 Rise  1.0460 0.0460 0.0100 0.42785  1.06234  1.49019           1       100                    | 
|    inRegB/Q_reg[8]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[8]/CK        DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0140 0.1390 | 
| data required time                        |  0.1390        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9070        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[17]/D 
  
 Path Start Point : b[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[17]                      Rise  1.0000 0.0000 0.1000 0.211652 0.894119 1.10577           1       100      c             | 
|    inRegB/D[17]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_19/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_19/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.359334 1.06234  1.42168           1       100                    | 
|    inRegB/Q_reg[17]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[17]/CK       DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0140 0.1390 | 
| data required time                        |  0.1390        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9070        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[10]                      Rise  1.0000 0.0000 0.1000 0.121087 0.894119 1.01521           1       100      c             | 
|    inRegB/D[10]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_12/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_12/ZN   AND2_X1 Rise  1.0480 0.0480 0.0110 1.13494  1.06234  2.19728           1       100                    | 
|    inRegB/Q_reg[10]/D DFF_X1  Rise  1.0480 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[10]/CK       DFF_X1        Rise  0.1270 0.0110 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1270 0.1270 | 
| library hold check                        |  0.0140 0.1410 | 
| data required time                        |  0.1410        | 
|                                           |                | 
| data arrival time                         |  1.0480        | 
| data required time                        | -0.1410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9070        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : b[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[12]                      Rise  1.0000 0.0000 0.1000 0.107344 0.894119 1.00146           1       100      c             | 
|    inRegB/D[12]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_14/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_14/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.48425  1.06234  1.54659           1       100                    | 
|    inRegB/Q_reg[12]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[12]/CK       DFF_X1        Rise  0.1240 0.0080 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1240 0.1240 | 
| library hold check                        |  0.0140 0.1380 | 
| data required time                        |  0.1380        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9080        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[13]/D 
  
 Path Start Point : b[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[13]                      Rise  1.0000 0.0000 0.1000 0.28756  0.894119 1.18168           1       100      c             | 
|    inRegB/D[13]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_15/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_15/ZN   AND2_X1 Rise  1.0470 0.0470 0.0100 0.671836 1.06234  1.73418           1       100                    | 
|    inRegB/Q_reg[13]/D DFF_X1  Rise  1.0470 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[13]/CK       DFF_X1        Rise  0.1250 0.0090 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1250 0.1250 | 
| library hold check                        |  0.0140 0.1390 | 
| data required time                        |  0.1390        | 
|                                           |                | 
| data arrival time                         |  1.0470        | 
| data required time                        | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9080        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[14]/D 
  
 Path Start Point : b[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[14]                      Rise  1.0000 0.0000 0.1000 0.276219 0.894119 1.17034           1       100      c             | 
|    inRegB/D[14]               Rise  1.0000 0.0000                                                                           | 
|    inRegB/i_0_16/A2   AND2_X1 Rise  1.0000 0.0000 0.1000          0.97463                                                   | 
|    inRegB/i_0_16/ZN   AND2_X1 Rise  1.0460 0.0460 0.0100 0.595505 1.06234  1.65785           1       100                    | 
|    inRegB/Q_reg[14]/D DFF_X1  Rise  1.0460 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099  3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                           | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707  25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1160 0.0420 0.0220 30.5452  30.3889  60.9341           32      100      FA   K        | 
|    inRegB/Q_reg[14]/CK       DFF_X1        Rise  0.1230 0.0070 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1230 0.1230 | 
| library hold check                        |  0.0140 0.1370 | 
| data required time                        |  0.1370        | 
|                                           |                | 
| data arrival time                         |  1.0460        | 
| data required time                        | -0.1370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9090        | 
--------------------------------------------------------------


 Timing Path to inRegA/clk_gate_Q_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/clk_gate_Q_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  1.0000 0.0000 0.1000 8.75718  8.25006  17.0072           7       100      c             | 
|    inRegA/en                             Rise  1.0000 0.0000                                                                           | 
|    inRegA/i_0_0/A1         OR2_X1        Rise  1.0000 0.0000 0.1000          0.946814                                                  | 
|    inRegA/i_0_0/ZN         OR2_X1        Rise  1.0350 0.0350 0.0110 1.0509   0.841652 1.89256           1       100                    | 
|    inRegA/clk_gate_Q_reg/E CLKGATETST_X1 Rise  1.0350 0.0000 0.0110          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/clk_gate_Q_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099 3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                          | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                    F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707 25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                          | 
|    inRegA/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                          | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0740 0.0010 0.0250          1.8122                                     FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0740 0.0740 | 
| library hold check                        | -0.0040 0.0700 | 
| data required time                        |  0.0700        | 
|                                           |                | 
| data arrival time                         |  1.0350        | 
| data required time                        | -0.0700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9650        | 
--------------------------------------------------------------


 Timing Path to inRegB/clk_gate_Q_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/clk_gate_Q_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  1.0000  0.0000 0.1000             8.75718  8.25006  17.0072           7       100      c             | 
|    inRegB/en                             Rise  1.0000  0.0000                                                                                       | 
|    inRegB/i_0_0/A1         OR2_X1        Rise  1.0010  0.0010 0.1000                      0.946814                                                  | 
|    inRegB/i_0_0/ZN         OR2_X1        Rise  1.0550  0.0540 0.0260             8.88163  0.863898 9.74553           1       100                    | 
|    inRegB/clk_gate_Q_reg/E CLKGATETST_X8 Rise  1.0520 -0.0030 0.0260    -0.0030           0.901507                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/clk_gate_Q_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 1.55073  2.20099 3.75172           2       100      c    K        | 
|    outRegO/clk_CTS_1_PP_8                  Rise  0.0000 0.0000                                                                          | 
|    outRegO/CTS_L1_c_tid1_2/A CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                    F             | 
|    outRegO/CTS_L1_c_tid1_2/Z CLKBUF_X3     Rise  0.0730 0.0730 0.0250 13.7675  11.6707 25.4382           4       100      F    K        | 
|    outRegO/clk_CTS_1_PP_0                  Rise  0.0730 0.0000                                                                          | 
|    inRegB/clk_CTS_1_PP_0                   Rise  0.0730 0.0000                                                                          | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0740 0.0010 0.0250          7.95918                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0740 0.0740 | 
| library hold check                        | -0.0060 0.0680 | 
| data required time                        |  0.0680        | 
|                                           |                | 
| data arrival time                         |  1.0520        | 
| data required time                        | -0.0680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9840        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1773M, PVMEM - 2633M)
