// Seed: 2064390949
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3
);
  type_9 id_4 (
      .id_0(id_3 < 1'd0),
      .id_1(1),
      .id_2(1)
  );
  logic id_5;
  type_11(
      1'b0, id_2, 1 + 1
  );
  reg id_6;
  always @(id_0 - id_5) begin
    id_6 <= 1;
  end
endmodule
