{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 13:52:10 2016 " "Info: Processing started: Tue Jan 26 13:52:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Proj -c FPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Proj -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcposcible.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calcposcible.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalcPosCible-CalcPosCible_arch " "Info: Found design unit 1: CalcPosCible-CalcPosCible_arch" {  } { { "CalcPosCible.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosCible.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CalcPosCible " "Info: Found entity 1: CalcPosCible" {  } { { "CalcPosCible.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosCible.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcposobus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calcposobus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalcPosObus-CalcPosObus_arch " "Info: Found design unit 1: CalcPosObus-CalcPosObus_arch" {  } { { "CalcPosObus.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosObus.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CalcPosObus " "Info: Found entity 1: CalcPosObus" {  } { { "CalcPosObus.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosObus.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projet_pack.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file projet_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projet_pack " "Info: Found design unit 1: Projet_pack" {  } { { "Projet_pack.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet_pack.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-FPGA_arch " "Info: Found design unit 1: FPGA-FPGA_arch" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 102 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Info: Found entity 1: FPGA" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projet.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file projet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projet-Projet_arch " "Info: Found design unit 1: Projet-Projet_arch" {  } { { "Projet.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Projet " "Info: Found entity 1: Projet" {  } { { "Projet.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genergb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file genergb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneRGB-GeneRGB_arch " "Info: Found design unit 1: GeneRGB-GeneRGB_arch" {  } { { "GeneRGB.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GeneRGB " "Info: Found entity 1: GeneRGB" {  } { { "GeneRGB.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteury.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compteury.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompteurY-CompteurY_arch " "Info: Found design unit 1: CompteurY-CompteurY_arch" {  } { { "CompteurY.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CompteurY.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CompteurY " "Info: Found entity 1: CompteurY" {  } { { "CompteurY.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CompteurY.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteurx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file compteurx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompteurX-CompteurX_arch " "Info: Found design unit 1: CompteurX-CompteurX_arch" {  } { { "CompteurX.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CompteurX.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CompteurX " "Info: Found entity 1: CompteurX" {  } { { "CompteurX.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CompteurX.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcangle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calcangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalcAngle-CalcAngle_arch " "Info: Found design unit 1: CalcAngle-CalcAngle_arch" {  } { { "CalcAngle.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcAngle.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CalcAngle " "Info: Found entity 1: CalcAngle" {  } { { "CalcAngle.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcAngle.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Info: Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Projet Projet:Proj " "Info: Elaborating entity \"Projet\" for hierarchy \"Projet:Proj\"" {  } { { "FPGA.vhd" "Proj" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "stv8LEDG\[7..5\] Projet.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"stv8LEDG\[7..5\]\" at Projet.vhd(23)" {  } { { "Projet.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "stv8LEDG\[2..0\] Projet.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"stv8LEDG\[2..0\]\" at Projet.vhd(23)" {  } { { "Projet.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompteurX Projet:Proj\|CompteurX:CompteurX_Ex1 " "Info: Elaborating entity \"CompteurX\" for hierarchy \"Projet:Proj\|CompteurX:CompteurX_Ex1\"" {  } { { "Projet.vhd" "CompteurX_Ex1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompteurY Projet:Proj\|CompteurY:CompteurY_Ex1 " "Info: Elaborating entity \"CompteurY\" for hierarchy \"Projet:Proj\|CompteurY:CompteurY_Ex1\"" {  } { { "Projet.vhd" "CompteurY_Ex1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneRGB Projet:Proj\|GeneRGB:GeneRGB_Ex1 " "Info: Elaborating entity \"GeneRGB\" for hierarchy \"Projet:Proj\|GeneRGB:GeneRGB_Ex1\"" {  } { { "Projet.vhd" "GeneRGB_Ex1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcPosObus Projet:Proj\|CalcPosObus:CalcPosObus_Ex1 " "Info: Elaborating entity \"CalcPosObus\" for hierarchy \"Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\"" {  } { { "Projet.vhd" "CalcPosObus_Ex1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcPosCible Projet:Proj\|CalcPosCible:CalcPosCible_Ex1 " "Info: Elaborating entity \"CalcPosCible\" for hierarchy \"Projet:Proj\|CalcPosCible:CalcPosCible_Ex1\"" {  } { { "Projet.vhd" "CalcPosCible_Ex1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcAngle Projet:Proj\|CalcAngle:CalcAngle_Ex1 " "Info: Elaborating entity \"CalcAngle\" for hierarchy \"Projet:Proj\|CalcAngle:CalcAngle_Ex1\"" {  } { { "Projet.vhd" "CalcAngle_Ex1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/Projet.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Projet:Proj\|GeneRGB:GeneRGB_Ex1\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Projet:Proj\|GeneRGB:GeneRGB_Ex1\|Mult0\"" {  } { { "GeneRGB.vhd" "Mult0" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 91 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Projet:Proj\|GeneRGB:GeneRGB_Ex1\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Projet:Proj\|GeneRGB:GeneRGB_Ex1\|Mult1\"" {  } { { "GeneRGB.vhd" "Mult1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 91 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|Div1\"" {  } { { "CalcPosObus.vhd" "Div1" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosObus.vhd" 43 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|Div0\"" {  } { { "CalcPosObus.vhd" "Div0" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosObus.vhd" 42 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult0\"" {  } { { "GeneRGB.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Info: Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GeneRGB.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 91 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k4t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k4t " "Info: Found entity 1: mult_k4t" {  } { { "db/mult_k4t.tdf" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/db/mult_k4t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult1\"" {  } { { "GeneRGB.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"Projet:Proj\|GeneRGB:GeneRGB_Ex1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GeneRGB.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/GeneRGB.vhd" 91 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Info: Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/db/mult_g4t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|lpm_divide:Div1\"" {  } { { "CalcPosObus.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosObus.vhd" 43 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Projet:Proj\|CalcPosObus:CalcPosObus_Ex1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CalcPosObus.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/CalcPosObus.vhd" 43 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Info: Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Info: Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "stv10LEDG\[0\] GND " "Warning (13410): Pin \"stv10LEDG\[0\]\" is stuck at GND" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stv10LEDG\[1\] GND " "Warning (13410): Pin \"stv10LEDG\[1\]\" is stuck at GND" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stv10LEDG\[2\] GND " "Warning (13410): Pin \"stv10LEDG\[2\]\" is stuck at GND" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stv10LEDG\[5\] GND " "Warning (13410): Pin \"stv10LEDG\[5\]\" is stuck at GND" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stv10LEDG\[6\] GND " "Warning (13410): Pin \"stv10LEDG\[6\]\" is stuck at GND" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stv10LEDG\[7\] GND " "Warning (13410): Pin \"stv10LEDG\[7\]\" is stuck at GND" {  } { { "FPGA.vhd" "" { Text "C:/Users/Maxime/Documents/SIN/Projet Compilation/FPGA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "814 " "Info: Implemented 814 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "197 " "Info: Implemented 197 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "556 " "Info: Implemented 556 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 13:52:21 2016 " "Info: Processing ended: Tue Jan 26 13:52:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
