# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.vhdl" \
"../../../../Registers.vhdl" \
"../../../../top_level.vhdl" \
"../../../../top_level_tb.vhdl" \

# Do not sort compile order
nosort
