Jitter Attenuator/Clock Multiplier, 10-channel, Fractional, 0.001-1028 MHz, QFN-64
Clock Jitter Attenuator Multiplier
https://www.silabs.com/documents/public/data-sheets/Si5345-44-42-D-DataSheet.pdf


	         +-----------+
	     IN1 |[ 1]   [65]| GND
	    IN1B |[ 2]   [64]| IN0B
	 IN_SEL0 |[ 3]   [63]| IN0
	 IN_SEL1 |[ 4]   [62]| IN3B/FB_INB
	      NC |[ 5]   [61]| IN3/FB_IN
	  ~{RST} |[ 6]   [60]| VDD
	      X1 |[ 7]   [59]| OUT9
	      XA |[ 8]   [58]| OUT9B
	      XB |[ 9]   [57]| VDDO9
	      X2 |[10]   [56]| NC
	   ~{OE} |[11]   [55]| NC
	 ~{INTR} |[12]   [54]| OUT8
	    VDDA |[13]   [53]| OUT8B
	     IN2 |[14]   [52]| VDDO8
	    IN2B |[15]   [51]| OUT7
	    SCLK |[16]   [50]| OUT7B
	  A1/SDO |[17]   [49]| VDDO7
	SDA/SDIO |[18]   [48]| FINC
	A0/~{CS} |[19]   [47]| ~{LOL}
	      NC |[20]   [46]| VDD
	      NC |[21]   [45]| OUT6
	   VDDO0 |[22]   [44]| OUT6B
	   OUT0B |[23]   [43]| VDDO6
	    OUT0 |[24]   [42]| OUT5
	    FDEC |[25]   [41]| OUT5B
	   VDDO1 |[26]   [40]| VDDO5
	   OUT1B |[27]   [39]| I2C_SEL
	    OUT1 |[28]   [38]| OUT4
	   VDDO2 |[29]   [37]| OUT4B
	   OUT2B |[30]   [36]| VDDO4
	    OUT2 |[31]   [35]| OUT3
	     VDD |[32]   [34]| OUT3B
	         +-----------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/Timer_PLL.kicad_sym