

================================================================
== Vitis HLS Report for 'add_2_16_9_128_s'
================================================================
* Date:           Thu Apr 28 15:57:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.430 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1417|     1417|  4.719 us|  4.719 us|  1417|  1417|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_372_1                   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_374_2_VITIS_LOOP_375_3  |     1154|     1154|         4|          1|          1|  1152|       yes|
        |- VITIS_LOOP_394_5                   |      129|      129|         3|          1|          1|   128|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      179|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      193|    -|
|Register             |        -|     -|      253|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      253|      436|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U  |add_2_16_9_128_s_buff  |        0|  0|   0|    1|   128|   32|     1|         4096|
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                       |        0|  0|   0|    1|   128|   32|     1|         4096|
    +--------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln372_fu_165_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln374_fu_182_p2                |         +|   0|  0|  18|          11|           1|
    |add_ln375_fu_213_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln394_fu_266_p2                |         +|   0|  0|  15|           8|           1|
    |v_1_fu_227_p2                      |         +|   0|  0|  23|          16|          16|
    |v_3_fu_253_p2                      |         +|   0|  0|  23|          16|          16|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln372_fu_171_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln374_fu_188_p2               |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln375_fu_194_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln394_fu_272_p2               |      icmp|   0|  0|  11|           8|           9|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |select_ln374_fu_200_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 179|         114|          86|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |buff_address0            |  14|          3|    7|         21|
    |buff_address1            |  14|          3|    7|         21|
    |buff_d0                  |  14|          3|   32|         96|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_132   |   9|          2|   11|         22|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |x_2_reg_154              |   9|          2|    8|         16|
    |x_3_reg_143              |   9|          2|    8|         16|
    |x_reg_121                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 193|         41|   90|        232|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |buff_addr_2_reg_300               |   7|   0|    7|          0|
    |buff_load_reg_335                 |  32|   0|   32|          0|
    |icmp_ln374_reg_296                |   1|   0|    1|          0|
    |icmp_ln394_reg_326                |   1|   0|    1|          0|
    |icmp_ln394_reg_326_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_132            |  11|   0|   11|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v_1_reg_311                       |  16|   0|   16|          0|
    |v_3_reg_316                       |  16|   0|   16|          0|
    |x_2_reg_154                       |   8|   0|    8|          0|
    |x_3_reg_143                       |   8|   0|    8|          0|
    |x_reg_121                         |   8|   0|    8|          0|
    |buff_addr_2_reg_300               |  64|  32|    7|          0|
    |icmp_ln374_reg_296                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 253|  64|  133|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|start_full_n    |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|start_out       |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|start_write     |  out|    1|  ap_ctrl_hs|  add<2, 16, 9, 128>|  return value|
|in_V_V_dout     |   in|   32|     ap_fifo|              in_V_V|       pointer|
|in_V_V_empty_n  |   in|    1|     ap_fifo|              in_V_V|       pointer|
|in_V_V_read     |  out|    1|     ap_fifo|              in_V_V|       pointer|
|out_V_V_din     |  out|   32|     ap_fifo|             out_V_V|       pointer|
|out_V_V_full_n  |   in|    1|     ap_fifo|             out_V_V|       pointer|
|out_V_V_write   |  out|    1|     ap_fifo|             out_V_V|       pointer|
+----------------+-----+-----+------------+--------------------+--------------+

