
*** Running vivado
    with args -log TopMod.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopMod.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Jan 11 18:11:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source TopMod.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.367 ; gain = 45.840 ; free physical = 2851 ; free virtual = 13141
Command: read_checkpoint -auto_incremental -incremental /home/devansh/Downloads/VGA_driver/VGA_driver.srcs/utils_1/imports/synth_1/TopMod.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/devansh/Downloads/VGA_driver/VGA_driver.srcs/utils_1/imports/synth_1/TopMod.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TopMod -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 84821
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.691 ; gain = 419.828 ; free physical = 1996 ; free virtual = 12286
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopMod' [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/TopMod.v:22]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hcnt' [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/Hcnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hcnt' (0#1) [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/Hcnt.v:23]
INFO: [Synth 8-6157] synthesizing module 'Vcnt' [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/Vcnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Vcnt' (0#1) [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/Vcnt.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGAMemory' [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/VGAMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'MemoryFile.mem' is read successfully [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/VGAMemory.v:32]
INFO: [Synth 8-6155] done synthesizing module 'VGAMemory' (0#1) [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/VGAMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopMod' (0#1) [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/TopMod.v:22]
WARNING: [Synth 8-6014] Unused sequential element fraction_counter_reg was removed.  [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/sources_1/new/clkdiv.v:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2240.270 ; gain = 543.406 ; free physical = 1886 ; free virtual = 12179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2252.145 ; gain = 555.281 ; free physical = 1886 ; free virtual = 12179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2252.145 ; gain = 555.281 ; free physical = 1886 ; free virtual = 12179
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.145 ; gain = 0.000 ; free physical = 1887 ; free virtual = 12180
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/constrs_1/new/zybo-master.xdc]
Finished Parsing XDC File [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/constrs_1/new/zybo-master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/devansh/Downloads/VGA_driver/VGA_driver.srcs/constrs_1/new/zybo-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopMod_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopMod_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.863 ; gain = 0.000 ; free physical = 1894 ; free virtual = 12187
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2392.863 ; gain = 0.000 ; free physical = 1895 ; free virtual = 12187
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2392.863 ; gain = 696.000 ; free physical = 1914 ; free virtual = 12207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.867 ; gain = 704.004 ; free physical = 1914 ; free virtual = 12207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.867 ; gain = 704.004 ; free physical = 1914 ; free virtual = 12207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.867 ; gain = 704.004 ; free physical = 1920 ; free virtual = 12214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pixel_addr1, operation Mode is: (D'+(A:0x3fffffdd))*(B:0x11d).
DSP Report: register v3/Vcnt_reg is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr, operation Mode is: PCIN+(A:0x0):B2+(C:0xffffffffff70).
DSP Report: register v2/hcnt_reg is absorbed into DSP pixel_addr.
DSP Report: operator pixel_addr is absorbed into DSP pixel_addr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2408.867 ; gain = 712.004 ; free physical = 1826 ; free virtual = 12131
---------------------------------------------------------------------------------
 Sort Area is  pixel_addr1_0 : 0 0 : 476 554 : Used 1 time 0
 Sort Area is  pixel_addr1_0 : 0 1 : 78 554 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|TopMod      | vmem/pixel_data_reg | 65536x16      | Block RAM      | 
+------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TopMod      | (D'+(A:0x3fffffdd))*(B:0x11d)      | 16     | 9      | -      | 10     | 25     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|TopMod      | PCIN+(A:0x0):B2+(C:0xffffffffff70) | 30     | 10     | 9      | -      | -1     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2537.867 ; gain = 841.004 ; free physical = 1688 ; free virtual = 11993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2538.867 ; gain = 842.004 ; free physical = 1688 ; free virtual = 11993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance vmem/pixel_data_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2557.898 ; gain = 861.035 ; free physical = 1664 ; free virtual = 11970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2674.711 ; gain = 977.848 ; free physical = 1571 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2674.711 ; gain = 977.848 ; free physical = 1571 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2674.711 ; gain = 977.848 ; free physical = 1571 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2674.711 ; gain = 977.848 ; free physical = 1571 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.680 ; gain = 980.816 ; free physical = 1571 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.680 ; gain = 980.816 ; free physical = 1571 ; free virtual = 11876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TopMod      | D'+A*B      | 30     | 9      | -      | 10     | 0      | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|TopMod      | PCIN+A:B'+C | 0      | 10     | -      | -      | 16     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |DSP48E1  |     2|
|4     |LUT1     |     3|
|5     |LUT2     |     6|
|6     |LUT3     |     5|
|7     |LUT4     |     5|
|8     |LUT5     |     7|
|9     |LUT6     |    26|
|10    |RAMB36E1 |    32|
|42    |FDRE     |    23|
|43    |IBUF     |     1|
|44    |OBUF     |    18|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.680 ; gain = 980.816 ; free physical = 1571 ; free virtual = 11876
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2677.680 ; gain = 840.098 ; free physical = 1572 ; free virtual = 11877
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.688 ; gain = 980.816 ; free physical = 1572 ; free virtual = 11877
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.688 ; gain = 0.000 ; free physical = 1743 ; free virtual = 12047
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.707 ; gain = 0.000 ; free physical = 1742 ; free virtual = 12047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e3e9dbbd
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2733.707 ; gain = 1232.402 ; free physical = 1740 ; free virtual = 12045
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1858.260; main = 1858.260; forked = 262.486
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3351.305; main = 2733.711; forked = 942.434
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.719 ; gain = 0.000 ; free physical = 1740 ; free virtual = 12045
INFO: [Common 17-1381] The checkpoint '/home/devansh/Downloads/VGA_driver/VGA_driver.runs/synth_1/TopMod.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopMod_utilization_synth.rpt -pb TopMod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 18:12:39 2025...
