{"Source Block": ["oh/src/mio/hdl/mtx_fifo.v@65:75@HdlStmAssign", "\n   // create 64 bit data vector (related to packet packing)\n   assign data_wide[63:0]    =  {srcaddr_in[31:0],data_in[31:0]};\n\n   // create a dummy wide packet to avoid warnings\n   assign packet_wide[191:0] = packet_in[PW-1:0];\n    \n   // Emesh write pipeline (note! fifo_wait means half full!)\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       emesh_cycle[1:0] <= 'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[70, "   assign packet_wide[191:0] = packet_in[PW-1:0];\n"]], "Add": [[70, "   always @ (posedge clk)\n"], [70, "     if(~wait_out & access_in)\n"], [70, "       packet_buffer[191:0] <= packet_in[PW-1:0];\n"]]}}