0.7
2020.2
Nov 18 2020
09:47:47
F:/CompArch/FPGA_Lab/Test/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Test/project_2/project_2.srcs/sim_1/new/testbench_countfsm.v,1635223366,verilog,,,,testbench_countfsm,,,,,,,,
F:/CompArch/FPGA_Lab/Test/project_2/project_2.srcs/sources_1/new/countfsm.v,1635223601,verilog,,F:/CompArch/FPGA_Lab/Test/project_2/project_2.srcs/sim_1/new/testbench_countfsm.v,,countfsm,,,,,,,,
