[
  {
    "ICLASS": "AAA",
    "CPL": "3",
    "CATEGORY": "DECIMAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-u zf-u af-tst af-mod pf-u cf-mod ]",
    "PATTERN": "0x37 not64",
    "OPERANDS": "REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP"
  },
  {
    "ICLASS": "AAD",
    "CPL": "3",
    "CATEGORY": "DECIMAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-mod zf-mod af-u pf-mod cf-u ]",
    "PATTERN": "0xD5 not64 UIMM8()",
    "OPERANDS": "IMM0:r:b:i8 REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP"
  },
  {
    "ICLASS": "AAM",
    "CPL": "3",
    "CATEGORY": "DECIMAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-mod zf-mod af-u pf-mod cf-u ]",
    "PATTERN": "0xD4 not64 UIMM8()",
    "OPERANDS": "IMM0:r:b:i8 REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:w:SUPP"
  },
  {
    "ICLASS": "AAS",
    "CPL": "3",
    "CATEGORY": "DECIMAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-u zf-u af-tst af-mod pf-u cf-mod ]",
    "PATTERN": "0x3F not64",
    "OPERANDS": "REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADC_MEMb_IMMb_80r2"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b010] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "ADC_GPR8_IMMb_80r2"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMMz() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b010] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:z"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b010] RM[nnn] not64 MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADC_MEMb_IMMb_82r2"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b010] RM[nnn] not64 SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "ADC_GPR8_IMMb_82r2"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b010] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x10 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x10 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():r",
    "IFORM": "ADC_GPR8_GPR8_10"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x11 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x11 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r",
    "IFORM": "ADC_GPRv_GPRv_11"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x12 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPR8_R():rw MEM0:r:b"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x12 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_R():rw REG1=GPR8_B():r",
    "IFORM": "ADC_GPR8_GPR8_12"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x13 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():rw MEM0:r:v"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x13 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():rw REG1=GPRv_B():r",
    "IFORM": "ADC_GPRv_GPRv_13"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x14 SIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x15 SIMMz()",
    "OPERANDS": "REG0=OrAX():rw:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "ADC_LOCK",
    "DISASM": "adc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADC_LOCK_MEMb_IMMb_80r2"
  },
  {
    "ICLASS": "ADC_LOCK",
    "DISASM": "adc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMMz() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "ADC_LOCK",
    "DISASM": "adc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b010] RM[nnn] not64 MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADC_LOCK_MEMb_IMMb_82r2"
  },
  {
    "ICLASS": "ADC_LOCK",
    "DISASM": "adc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADC_LOCK",
    "DISASM": "adc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x10 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "ADC_LOCK",
    "DISASM": "adc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x11 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADD_MEMb_IMMb_80r0"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b",
    "IFORM": "ADD_GPR8_IMMb_80r0"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMMz() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:z"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b000] RM[nnn] not64 MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADD_MEMb_IMMb_82r0"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b000] RM[nnn] not64 SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "ADD_GPR8_IMMb_82r0"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x00 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x00 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():r",
    "IFORM": "ADD_GPR8_GPR8_00"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x01 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x01 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r",
    "IFORM": "ADD_GPRv_GPRv_01"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x02 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPR8_R():rw MEM0:r:b"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x02 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_R():rw REG1=GPR8_B():r",
    "IFORM": "ADD_GPR8_GPR8_02"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x03 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():rw MEM0:r:v"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x03 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():rw REG1=GPRv_B():r",
    "IFORM": "ADD_GPRv_GPRv_03"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x04 SIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADD",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x05 SIMMz()",
    "OPERANDS": "REG0=OrAX():rw:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "ADD_LOCK",
    "DISASM": "add",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADD_LOCK_MEMb_IMMb_80r0"
  },
  {
    "ICLASS": "ADD_LOCK",
    "DISASM": "add",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMMz() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "ADD_LOCK",
    "DISASM": "add",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b000] RM[nnn] not64 MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "ADD_LOCK_MEMb_IMMb_82r0"
  },
  {
    "ICLASS": "ADD_LOCK",
    "DISASM": "add",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "ADD_LOCK",
    "DISASM": "add",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x00 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "ADD_LOCK",
    "DISASM": "add",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x01 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "AND_MEMb_IMMb_80r4"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b",
    "IFORM": "AND_GPR8_IMMb_80r4"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMMz() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b100] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:z"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b100] RM[nnn] not64 MODRM() UIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "AND_MEMb_IMMb_82r4"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b100] RM[nnn] not64 UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b",
    "IFORM": "AND_GPR8_IMMb_82r4"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b100] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:i8"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x20 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x20 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():r",
    "IFORM": "AND_GPR8_GPR8_20"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x21 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x21 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r",
    "IFORM": "AND_GPRv_GPRv_21"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x22 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPR8_R():rw MEM0:r:b",
    "IFORM": "AND_GPR8_GPR8_22"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x23 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():rw MEM0:r:v",
    "IFORM": "AND_GPRv_GPRv_23"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x24 SIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8"
  },
  {
    "ICLASS": "AND",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x25 SIMMz()",
    "OPERANDS": "REG0=OrAX():rw:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "AND_LOCK",
    "DISASM": "and",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "AND_LOCK_MEMb_IMMb_80r4"
  },
  {
    "ICLASS": "AND_LOCK",
    "DISASM": "and",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMMz() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "AND_LOCK",
    "DISASM": "and",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b100] RM[nnn] not64 MODRM() UIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "AND_LOCK_MEMb_IMMb_82r4"
  },
  {
    "ICLASS": "AND_LOCK",
    "DISASM": "and",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "AND_LOCK",
    "DISASM": "and",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x20 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "AND_LOCK",
    "DISASM": "and",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x21 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "ARPL",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x63 MOD[mm] MOD!=3 REG[rrr] RM[nnn] not64 MODRM()",
    "OPERANDS": "MEM0:rw:w REG0=GPR16_R():r"
  },
  {
    "ICLASS": "ARPL",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x63 MOD[0b11] MOD=3 REG[rrr] RM[nnn] not64",
    "OPERANDS": "REG0=GPR16_B():rw REG1=GPR16_R():r"
  },
  {
    "ICLASS": "BOUND",
    "CPL": "3",
    "CATEGORY": "INTERRUPT",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "EXCEPTION_BR",
    "ISA_SET": "I186",
    "PATTERN": "0x62 mode32 no66_prefix  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():r MEM0:r:a32"
  },
  {
    "ICLASS": "BSF",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u zf-mod af-u pf-u cf-u ]",
    "COMMENT": "replaced in the HSW builds",
    "PATTERN": "0x0F 0xBC MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "BSR",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u zf-mod af-u pf-u cf-u ]",
    "COMMENT": "replaced in the HSW builds",
    "PATTERN": "0x0F 0xBD  MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "BSWAP",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "PATTERN": "0x0F 0b1100_1 SRM[rrr]",
    "OPERANDS": "REG0=GPRv_SB():rw"
  },
  {
    "ICLASS": "BT",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM() UIMM8()",
    "OPERANDS": "MEM0:r:v IMM0:r:b"
  },
  {
    "ICLASS": "BT",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u  af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():r IMM0:r:b"
  },
  {
    "ICLASS": "BT",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u  af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xA3 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r"
  },
  {
    "ICLASS": "BTC",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() UIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b"
  },
  {
    "ICLASS": "BTC",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[0b11] MOD=3 REG[0b111] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "BTC",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "BTC",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBB MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r"
  },
  {
    "ICLASS": "BTC_LOCK",
    "DISASM": "btc",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM() UIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b"
  },
  {
    "ICLASS": "BTC_LOCK",
    "DISASM": "btc",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "BTR",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b"
  },
  {
    "ICLASS": "BTR",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "BTR",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xB3 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "BTR",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xB3 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r"
  },
  {
    "ICLASS": "BTR_LOCK",
    "DISASM": "btr",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b"
  },
  {
    "ICLASS": "BTR_LOCK",
    "DISASM": "btr",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xB3 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "BTS",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() UIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b"
  },
  {
    "ICLASS": "BTS",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[0b11] MOD=3 REG[0b101] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "BTS",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xAB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "BTS",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xAB MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r"
  },
  {
    "ICLASS": "BTS_LOCK",
    "DISASM": "bts",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xBA MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() UIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b"
  },
  {
    "ICLASS": "BTS_LOCK",
    "DISASM": "bts",
    "CPL": "3",
    "CATEGORY": "BITBYTE",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-u sf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xAB MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "CALL_FAR",
    "DISASM_INTEL": "call far",
    "DISASM_ATTSV": "lcall",
    "CPL": "3",
    "CATEGORY": "CALL",
    "ATTRIBUTES": "FAR_XFER NOTSX INDIRECT_BRANCH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "COMMENT": "same privilege level does 2 pushes (spw2). inter-privilege level does 4 (not represented)",
    "PATTERN": "0xFF MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:p2 REG0=XED_REG_STACKPUSH:rw:spw2:SUPP REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "CALL_FAR",
    "DISASM_INTEL": "call far",
    "DISASM_ATTSV": "lcall",
    "CPL": "3",
    "CATEGORY": "CALL",
    "ATTRIBUTES": "FAR_XFER NOTSX",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "COMMENT": "same privilege level does 2 pushes (spw2). inter-privilege level does 4 (not represented)",
    "PATTERN": "0x9A not64 BRDISPz() UIMM16()",
    "OPERANDS": "PTR:r:p IMM0:r:w REG0=XED_REG_STACKPUSH:rw:spw2:SUPP REG1=XED_REG_EIP:w:SUPP"
  },
  {
    "ICLASS": "CALL_NEAR",
    "DISASM_INTEL": "call",
    "DISASM_ATTSV": "call",
    "CPL": "3",
    "CATEGORY": "CALL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "MPX_PREFIX_ABLE INDIRECT_BRANCH",
    "PATTERN": "0xFF MOD[0b11] MOD=3 REG[0b010] RM[nnn]  DF64() IMMUNE66_LOOP64() CET_NO_TRACK()",
    "OPERANDS": "REG0=GPRv_B():r REG1=XED_REG_STACKPUSH:rw:spw:SUPP REG2=rIP():rw:SUPP"
  },
  {
    "ICLASS": "CALL_NEAR",
    "DISASM_INTEL": "call",
    "DISASM_ATTSV": "call",
    "CPL": "3",
    "CATEGORY": "CALL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0xE8 mode64  BRDISP32() DF64() FORCE64()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_STACKPUSH:rw:spw:SUPP REG1=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "CBW",
    "CPL": "3",
    "CATEGORY": "CONVERT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x98 mode64 norexw_prefix 66_prefix",
    "OPERANDS": "REG0=XED_REG_AX:w:SUPP REG1=XED_REG_AL:r:SUPP"
  },
  {
    "ICLASS": "CDQ",
    "CPL": "3",
    "CATEGORY": "CONVERT",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x99 mode64 norexw_prefix no66_prefix",
    "OPERANDS": "REG0=XED_REG_EDX:w:SUPP REG1=XED_REG_EAX:r:SUPP"
  },
  {
    "ICLASS": "CLC",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ cf-0 ]",
    "PATTERN": "0xF8",
    "OPERANDS": ""
  },
  {
    "ICLASS": "CLD",
    "ATTRIBUTES": "NOTSX_COND",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ df-0 ]",
    "PATTERN": "0xFC",
    "OPERANDS": ""
  },
  {
    "ICLASS": "CLI",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ vif-mod iopl-tst if-mod ]",
    "PATTERN": "0xFA",
    "OPERANDS": ""
  },
  {
    "ICLASS": "CLTS",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "ATTRIBUTES": "RING0 NOTSX",
    "PATTERN": "0x0F 0x06",
    "OPERANDS": ""
  },
  {
    "ICLASS": "CMC",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ cf-tst cf-mod ]",
    "PATTERN": "0xF5",
    "OPERANDS": ""
  },
  {
    "ICLASS": "CMOVB",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ cf-tst ]",
    "PATTERN": "0x0F 0x42 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVBE",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "PATTERN": "0x0F 0x46 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVL",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "PATTERN": "0x0F 0x4C MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVL",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "PATTERN": "0x0F 0x4C MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVLE",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "PATTERN": "0x0F 0x4E MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVLE",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "PATTERN": "0x0F 0x4E MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNB",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ cf-tst ]",
    "PATTERN": "0x0F 0x43 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNBE",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "PATTERN": "0x0F 0x47 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNL",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "PATTERN": "0x0F 0x4D MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVNL",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "PATTERN": "0x0F 0x4D MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNLE",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "PATTERN": "0x0F 0x4F MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVNLE",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "PATTERN": "0x0F 0x4F MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNO",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ of-tst ]",
    "PATTERN": "0x0F 0x41 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNP",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ pf-tst ]",
    "PATTERN": "0x0F 0x4B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVNP",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ pf-tst ]",
    "PATTERN": "0x0F 0x4B MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNS",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst ]",
    "PATTERN": "0x0F 0x49 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVNS",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst ]",
    "PATTERN": "0x0F 0x49 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVNZ",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ zf-tst ]",
    "PATTERN": "0x0F 0x45 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVO",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ of-tst ]",
    "PATTERN": "0x0F 0x40 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVP",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ pf-tst ]",
    "PATTERN": "0x0F 0x4A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVP",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ pf-tst ]",
    "PATTERN": "0x0F 0x4A MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVS",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst ]",
    "PATTERN": "0x0F 0x48 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():cw MEM0:r:v"
  },
  {
    "ICLASS": "CMOVS",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ sf-tst ]",
    "PATTERN": "0x0F 0x48 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMOVZ",
    "CPL": "3",
    "CATEGORY": "CMOV",
    "EXTENSION": "BASE",
    "ISA_SET": "CMOV",
    "FLAGS": "READONLY [ zf-tst ]",
    "PATTERN": "0x0F 0x44 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b111] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPR8_B():r IMM0:r:b:i8",
    "IFORM": "CMP_GPR8_IMMb_80r7"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b111] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():r IMM0:r:z"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b111] RM[nnn] not64 SIMM8()",
    "OPERANDS": "REG0=GPR8_B():r IMM0:r:b:i8",
    "IFORM": "CMP_GPR8_IMMb_82r7"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b111] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():r IMM0:r:b:i8"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x38 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():r REG1=GPR8_R():r",
    "IFORM": "CMP_GPR8_GPR8_38"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x39 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "CMP_GPRv_GPRv_39"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x3A MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_R():r REG1=GPR8_B():r",
    "IFORM": "CMP_GPR8_GPR8_3A"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x3B MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():r REG1=GPRv_B():r",
    "IFORM": "CMP_GPRv_GPRv_3B"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x3C SIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:r:IMPL IMM0:r:b:i8"
  },
  {
    "ICLASS": "CMP",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x3D SIMMz()",
    "OPERANDS": "REG0=OrAX():r:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "CMPSB",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 fixed_base1 BYTEOP",
    "FLAGS": "MUST [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xA6 norep OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:b BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP"
  },
  {
    "ICLASS": "CMPSD",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "fixed_base0 fixed_base1",
    "FLAGS": "MUST  [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xA7 mode64 norexw_prefix no66_prefix norep OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:d BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP"
  },
  {
    "ICLASS": "CMPSW",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 fixed_base1",
    "FLAGS": "MUST [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xA7 mode64 norexw_prefix 66_prefix  norep OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:w BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP"
  },
  {
    "ICLASS": "CMPXCHG",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xB0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rcw:b REG0=GPR8_R():r REG1=XED_REG_AL:rcw:SUPP"
  },
  {
    "ICLASS": "CMPXCHG",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "ATTRIBUTES": "BYTEOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xB0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rcw REG1=GPR8_R():r REG2=XED_REG_AL:rcw:SUPP"
  },
  {
    "ICLASS": "CMPXCHG",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xB1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rcw:v REG0=GPRv_R():r REG1=OrAX():rcw:SUPP"
  },
  {
    "ICLASS": "CMPXCHG",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xB1 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=OrAX():rcw:SUPP"
  },
  {
    "ICLASS": "CMPXCHG8B",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "PENTIUMREAL",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x0F 0xC7 MOD[mm] MOD!=3 REG[0b001] RM[nnn] mode64 norexw_prefix IMMUNE66() MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP"
  },
  {
    "ICLASS": "CMPXCHG8B_LOCK",
    "DISASM": "cmpxchg8b",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "PENTIUMREAL",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x0F 0xC7 MOD[mm] MOD!=3 REG[0b001] RM[nnn] mode64 norexw_prefix IMMUNE66() MODRM() lock_prefix",
    "OPERANDS": "MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP"
  },
  {
    "ICLASS": "CMPXCHG_LOCK",
    "DISASM": "cmpxchg",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xB0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rcw:b REG0=GPR8_R():r REG1=XED_REG_AL:rcw:SUPP"
  },
  {
    "ICLASS": "CMPXCHG_LOCK",
    "DISASM": "cmpxchg",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xB1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rcw:v REG0=GPRv_R():r REG1=OrAX():rcw:SUPP"
  },
  {
    "ICLASS": "CPUID",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "PATTERN": "0x0F 0xA2",
    "OPERANDS": "REG0=XED_REG_EAX:rw:SUPP REG1=XED_REG_EBX:w:SUPP REG2=XED_REG_ECX:crw:SUPP REG3=XED_REG_EDX:w:SUPP"
  },
  {
    "ICLASS": "CWD",
    "CPL": "3",
    "CATEGORY": "CONVERT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x99 mode64 norexw_prefix 66_prefix",
    "OPERANDS": "REG0=XED_REG_DX:w:SUPP REG1=XED_REG_AX:r:SUPP"
  },
  {
    "ICLASS": "CWDE",
    "CPL": "3",
    "CATEGORY": "CONVERT",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x98 mode64 norexw_prefix no66_prefix",
    "OPERANDS": "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_AX:r:SUPP"
  },
  {
    "ICLASS": "DAA",
    "CPL": "3",
    "CATEGORY": "DECIMAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-mod zf-mod af-tst af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x27 not64",
    "OPERANDS": "REG0=XED_REG_AL:rw:SUPP"
  },
  {
    "ICLASS": "DAS",
    "CPL": "3",
    "CATEGORY": "DECIMAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-mod zf-mod af-tst af-mod pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x2F not64",
    "OPERANDS": "REG0=XED_REG_AL:rw:SUPP"
  },
  {
    "ICLASS": "DEC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFE MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "DEC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFE MOD[0b11] MOD=3 REG[0b001] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw"
  },
  {
    "ICLASS": "DEC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFF MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "DEC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFF MOD[0b11] MOD=3 REG[0b001] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw",
    "IFORM": "DEC_GPRv_FFr1"
  },
  {
    "ICLASS": "DEC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0b0100_1 SRM[rrr] not64",
    "OPERANDS": "REG0=GPRv_SB():rw",
    "IFORM": "DEC_GPRv_48"
  },
  {
    "ICLASS": "DEC_LOCK",
    "DISASM": "dec",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFE MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "DEC_LOCK",
    "DISASM": "dec",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFF MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "DIV",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-u sf-u zf-u af-u pf-u cf-u ]",
    "PATTERN": "0xF6 MOD[0b11] MOD=3 REG[0b110] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():r REG1=XED_REG_AX:rw:SUPP"
  },
  {
    "ICLASS": "DIV",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-u zf-u af-u pf-u cf-u ]",
    "PATTERN": "0xF7 MOD[0b11] MOD=3 REG[0b110] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():rw:SUPP"
  },
  {
    "ICLASS": "ENTER",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "ATT_OPERAND_ORDER_EXCEPTION",
    "PATTERN": "0xC8 DF64() UIMM16() UIMM8_1()",
    "OPERANDS": "IMM0:r:w IMM1:r:b REG0=XED_REG_STACKPUSH:rw:spw:SUPP REG1=OrBP():rw:SUPP"
  },
  {
    "ICLASS": "HLT",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "RING0 NOTSX",
    "ISA_SET": "I86",
    "PATTERN": "0xF4",
    "OPERANDS": ""
  },
  {
    "ICLASS": "IDIV",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-u sf-u zf-u af-u pf-u cf-u ]",
    "PATTERN": "0xF6 MOD[0b11] MOD=3 REG[0b111] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():r REG1=XED_REG_AX:rw:SUPP"
  },
  {
    "ICLASS": "IDIV",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-u sf-u zf-u af-u pf-u cf-u ]",
    "PATTERN": "0xF7 MOD[0b11] MOD=3 REG[0b111] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():rw:SUPP"
  },
  {
    "ICLASS": "IMUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0xF6 MOD[0b11] MOD=3 REG[0b101] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():r REG1=XED_REG_AL:r:SUPP REG2=XED_REG_AX:w:SUPP"
  },
  {
    "ICLASS": "IMUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0xF7 MOD[0b11] MOD=3 REG[0b101] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():w:SUPP"
  },
  {
    "ICLASS": "IMUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x69 MOD[0b11] MOD=3 REG[rrr] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_R():w REG1=GPRv_B():r IMM0:r:z"
  },
  {
    "ICLASS": "IMUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x6B MOD[0b11] MOD=3 REG[rrr] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_R():w REG1=GPRv_B():r IMM0:r:b:i8"
  },
  {
    "ICLASS": "IMUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0x0F 0xAF MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():rw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "IN",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP NOTSX",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xE4 UIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:w:IMPL IMM0:r:b"
  },
  {
    "ICLASS": "IN",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xE5 UIMM8() IMMUNE_REXW()",
    "OPERANDS": "REG0=OeAX():w:IMPL IMM0:r:b"
  },
  {
    "ICLASS": "IN",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xEC",
    "OPERANDS": "REG0=XED_REG_AL:w:IMPL REG1=XED_REG_DX:r:IMPL"
  },
  {
    "ICLASS": "IN",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xED IMMUNE_REXW()",
    "OPERANDS": "REG0=OeAX():w:IMPL REG1=XED_REG_DX:r:IMPL"
  },
  {
    "ICLASS": "INC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFE MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "INC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFE MOD[0b11] MOD=3 REG[0b000] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw"
  },
  {
    "ICLASS": "INC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFF MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "INC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFF MOD[0b11] MOD=3 REG[0b000] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw",
    "IFORM": "INC_GPRv_FFr0"
  },
  {
    "ICLASS": "INC",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0b0100_0 SRM[rrr] not64",
    "OPERANDS": "REG0=GPRv_SB():rw",
    "IFORM": "INC_GPRv_40"
  },
  {
    "ICLASS": "INC_LOCK",
    "DISASM": "inc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFE MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "INC_LOCK",
    "DISASM": "inc",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod ]",
    "PATTERN": "0xFF MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "INSB",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "fixed_base0  NOTSX BYTEOP",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6C norep",
    "OPERANDS": "MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP"
  },
  {
    "ICLASS": "INSD",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6D mode64 rexw_prefix norep",
    "OPERANDS": "MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP"
  },
  {
    "ICLASS": "INSW",
    "DISASM": "insw",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6D mode64 norexw_prefix 66_prefix  norep",
    "OPERANDS": "MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP"
  },
  {
    "ICLASS": "INT",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "INTERRUPT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ vif-mod ac-mod vm-tst vm-mod rf-0 nt-mod iopl-tst if-mod tf-0 ]",
    "PATTERN": "0xCD UIMM8()",
    "OPERANDS": "IMM0:r:b REG0=rIP():w:SUPP"
  },
  {
    "ICLASS": "INT1",
    "CPL": "3",
    "CATEGORY": "INTERRUPT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xF1",
    "OPERANDS": "REG0=rIP():w:SUPP"
  },
  {
    "ICLASS": "INT3",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "INTERRUPT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ vif-mod ac-mod vm-tst vm-mod rf-0 nt-mod iopl-tst if-mod tf-0 ]",
    "PATTERN": "0xCC",
    "OPERANDS": "REG0=rIP():w:SUPP"
  },
  {
    "ICLASS": "INTO",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "INTERRUPT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ ac-mod vm-tst vm-mod rf-0 nt-mod iopl-tst of-tst if-mod tf-mod ]",
    "PATTERN": "0xCE not64",
    "OPERANDS": "REG0=XED_REG_EIP:w:SUPP"
  },
  {
    "ICLASS": "INVD",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "RING0 NOTSX",
    "PATTERN": "0x0F 0x08",
    "OPERANDS": ""
  },
  {
    "ICLASS": "INVLPG",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "ATT_OPERAND_ORDER_EXCEPTION BYTEOP RING0 NOTSX",
    "PATTERN": "0x0F 0x01 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:b"
  },
  {
    "ICLASS": "IRET",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "RET",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ id-pop vip-pop vif-pop ac-pop vm-tst vm-pop rf-pop nt-tst nt-pop iopl-tst iopl-pop of-pop df-pop if-pop tf-pop sf-pop zf-pop af-pop pf-pop cf-pop ]",
    "PATTERN": "0xCF mode64 norexw_prefix 66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:spw5:SUPP REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "IRETD",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "RET",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ id-pop vip-pop vif-pop ac-pop vm-tst vm-pop rf-pop nt-tst nt-pop iopl-tst iopl-pop of-pop df-pop if-pop tf-pop sf-pop zf-pop af-pop pf-pop cf-pop ]",
    "PATTERN": "0xCF mode64 norexw_prefix no66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:spw5:SUPP REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "JB",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x72 not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JB",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x82 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JB",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x82 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JBE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x76 not64  BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JBE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x86 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JBE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x86 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JCXZ",
    "COMMENT": "Same opcode as JCXZ/JECXZ/JRCXZ -- asz modulated",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0xE3 eamode16 BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_CX:r:SUPP REG1=XED_REG_IP:rw:SUPP"
  },
  {
    "ICLASS": "JECXZ",
    "COMMENT": "Same opcode as JCXZ/JECXZ/JRCXZ -- asz modulated",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0xE3 eamode32 mode64 BRDISP8() FORCE64()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_ECX:r:SUPP REG1=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JL",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x7C not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JL",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8C not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JL",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8C mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JLE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x7E not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JLE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8E not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JLE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8E mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JMP",
    "CPL": "3",
    "CATEGORY": "UNCOND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "MPX_PREFIX_ABLE INDIRECT_BRANCH",
    "PATTERN": "0xFF MOD[0b11] MOD=3 REG[0b100] RM[nnn] DF64() IMMUNE66_LOOP64() CET_NO_TRACK()",
    "OPERANDS": "REG0=GPRv_B():r REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "JMP",
    "CPL": "3",
    "CATEGORY": "UNCOND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0xE9 mode64 FORCE64() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JMP",
    "CPL": "3",
    "CATEGORY": "UNCOND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xEB mode64 FORCE64() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JMP_FAR",
    "DISASM_INTEL": "jmp far",
    "DISASM_ATTSV": "ljmp",
    "CPL": "3",
    "ATTRIBUTES": "FAR_XFER NOTSX  INDIRECT_BRANCH",
    "CATEGORY": "UNCOND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xFF MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:p2 REG0=rIP():w:SUPP"
  },
  {
    "ICLASS": "JMP_FAR",
    "DISASM_INTEL": "jmp far",
    "DISASM_ATTSV": "ljmp",
    "CPL": "3",
    "CATEGORY": "UNCOND_BR",
    "ATTRIBUTES": "FAR_XFER NOTSX",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xEA not64 BRDISPz() UIMM16()",
    "OPERANDS": "PTR:r:p IMM0:r:w REG0=XED_REG_EIP:w:SUPP"
  },
  {
    "ICLASS": "JNB",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x73 not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNB",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x83 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNB",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x83 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JNBE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x77 not64  BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNBE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x87 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNBE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x87 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JNL",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x7D not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNL",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8D not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNL",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8D mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JNLE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x7F not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNLE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8F not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNLE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8F mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JNO",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x71 not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNO",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ of-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x81 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNO",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x81 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JNP",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ pf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x7B not64  BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNP",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ pf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8B not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNP",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ pf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8B mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JNS",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x79 not64  BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNS",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x89 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNS",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x89 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JNZ",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x75 not64  BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNZ",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x85 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JNZ",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x85 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JO",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x70 not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JO",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ of-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x80 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JO",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ of-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x80 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JP",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ pf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x7A not64  BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JP",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ pf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8A not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JP",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ pf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x8A mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JRCXZ",
    "COMMENT": "Same opcode as JCXZ/JECXZ/JRCXZ -- asz modulated",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "LONGMODE",
    "PATTERN": "0xE3 eamode64 BRDISP8() FORCE64()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_RCX:r:SUPP REG1=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JS",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x78 not64  BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JS",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x88 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JS",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ sf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x88 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "JZ",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x74 not64 BRANCH_HINT() BRDISP8()",
    "OPERANDS": "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JZ",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "ATTRIBUTES": "SCALABLE MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x84 not64 BRANCH_HINT() BRDISPz()",
    "OPERANDS": "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP"
  },
  {
    "ICLASS": "JZ",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0x0F 0x84 mode64 FORCE64() BRANCH_HINT() BRDISP32()",
    "OPERANDS": "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP"
  },
  {
    "ICLASS": "LAHF",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "LAHF",
    "FLAGS": "MUST [ sf-tst zf-tst af-tst pf-tst cf-tst ]",
    "PATTERN": "0x9F",
    "OPERANDS": "REG0=XED_REG_AH:w:SUPP"
  },
  {
    "ICLASS": "LAR",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "COMMENT": "LAR only sometimes writes its destination register.",
    "PATTERN": "0x0F 0x02 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():cw REG1=GPRv_B():r"
  },
  {
    "ICLASS": "LDS",
    "CPL": "3",
    "CATEGORY": "SEGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0xC5 MOD[mm] MOD!=3 REG[rrr] RM[nnn] not64 MODRM()",
    "OPERANDS": "REG0=GPRz_R():w MEM0:r:p REG1=XED_REG_DS:w:SUPP"
  },
  {
    "ICLASS": "LEA",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x8D MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() REMOVE_SEGMENT()",
    "OPERANDS": "REG0=GPRv_R():w AGEN:r"
  },
  {
    "ICLASS": "LEAVE",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "fixed_base0",
    "PATTERN": "0xC9 DF64()",
    "OPERANDS": "MEM0:r:SUPP:v BASE0=ArBP():r:SUPP SEG0=FINAL_SSEG0():r:SUPP REG0=OrBP():rw:SUPP REG1=OrSP():rw:SUPP"
  },
  {
    "ICLASS": "LES",
    "CPL": "3",
    "CATEGORY": "SEGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0xC4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] not64 MODRM()",
    "OPERANDS": "REG0=GPRz_R():w MEM0:r:p REG1=XED_REG_ES:w:SUPP"
  },
  {
    "ICLASS": "LFS",
    "CPL": "3",
    "CATEGORY": "SEGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0xB4 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_FS:w:SUPP"
  },
  {
    "ICLASS": "LGDT",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "ATTRIBUTES": "NOTSX",
    "COMMENT": "66 is OSZ; F2/F3 ignored",
    "PATTERN": "0x0F 0x01 MOD[mm] MOD!=3 REG[0b010]  RM[nnn] not64 MODRM()",
    "OPERANDS": "MEM0:r:s REG0=XED_REG_GDTR:w:SUPP"
  },
  {
    "ICLASS": "LGS",
    "CPL": "3",
    "CATEGORY": "SEGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0xB5 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_GS:w:SUPP"
  },
  {
    "ICLASS": "LIDT",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "ATTRIBUTES": "RING0 NOTSX",
    "COMMENT": "66 is OSZ; F2/F3 ignored",
    "PATTERN": "0x0F 0x01 MOD[mm] MOD!=3 REG[0b011] RM[nnn] not64 MODRM()",
    "OPERANDS": "MEM0:r:s REG0=XED_REG_IDTR:w:SUPP"
  },
  {
    "ICLASS": "LLDT",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE RING0 NOTSX",
    "PATTERN": "0x0F 0x00 MOD[0b11] MOD=3 REG[0b010] RM[nnn]",
    "OPERANDS": "REG0=GPR16_B():r REG1=XED_REG_LDTR:w:SUPP"
  },
  {
    "ICLASS": "LMSW",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "ATTRIBUTES": "RING0 NOTSX",
    "PATTERN": "0x0F 0x01 MOD[0b11] MOD=3 REG[0b110] RM[nnn]",
    "OPERANDS": "REG0=GPR16_B():r REG1=XED_REG_CR0:w:SUPP"
  },
  {
    "ICLASS": "LODSB",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 BYTEOP",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAC norep OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_AL:w:SUPP MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP"
  },
  {
    "ICLASS": "LODSD",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAD mode64 norexw_prefix no66_prefix  norep OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_EAX:w:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP"
  },
  {
    "ICLASS": "LODSW",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAD mode64 norexw_prefix 66_prefix  norep OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_AX:w:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP"
  },
  {
    "ICLASS": "LOOP",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xE2 DF64() BRDISP8() IMMUNE66_LOOP64()",
    "OPERANDS": "RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP"
  },
  {
    "ICLASS": "LOOPE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "PATTERN": "0xE0 MODEP5=1 REP=3  DF64() BRDISP8() IMMUNE66_LOOP64()",
    "OPERANDS": "RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP",
    "COMMENT": "REPE WITH A E0 (LOOPNE) makes a LOOPE on P5-class machines UNDOC"
  },
  {
    "ICLASS": "LOOPNE",
    "CPL": "3",
    "CATEGORY": "COND_BR",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ zf-tst ]",
    "PATTERN": "0xE1 MODEP5=1 REP=2  DF64() BRDISP8() IMMUNE66_LOOP64()",
    "OPERANDS": "RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP",
    "COMMENT": "REPNE WITH A E1 (LOOPE) makes a LOOPNE on P5-class machines UNDOC"
  },
  {
    "ICLASS": "LSL",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x0F 0x03 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():rw REG1=GPRz_B():r"
  },
  {
    "ICLASS": "LSS",
    "CPL": "3",
    "CATEGORY": "SEGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0xB2 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_SS:w:SUPP"
  },
  {
    "ICLASS": "LTR",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE RING0 NOTSX",
    "PATTERN": "0x0F 0x00 MOD[0b11] MOD=3 REG[0b011] RM[nnn]",
    "OPERANDS": "REG0=GPR16_B():r REG1=XED_REG_TR:w:SUPP"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "PATTERN": "0xC6 MOD[0b11] MOD=3 REG[0b000] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():w IMM0:r:b",
    "IFORM": "MOV_GPR8_IMMb_C6r0"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP HLE_REL_ABLE",
    "PATTERN": "0xC6 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() UIMM8()",
    "OPERANDS": "MEM0:w:b IMM0:r:b"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xC7 MOD[0b11] MOD=3 REG[0b000] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():w IMM0:r:z"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "HLE_REL_ABLE",
    "PATTERN": "0xC7 MOD[mm] MOD!=3 REG[0b000] RM[nnn] MODRM() SIMMz()",
    "OPERANDS": "MEM0:w:v IMM0:r:z"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "ATTRIBUTES": "BYTEOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x88 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w REG1=GPR8_R():r",
    "IFORM": "MOV_GPR8_GPR8_88"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "ATTRIBUTES": "BYTEOP HLE_REL_ABLE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x88 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:w:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "HLE_REL_ABLE",
    "PATTERN": "0x89 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:w:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x89 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():w REG1=GPRv_R():r",
    "IFORM": "MOV_GPRv_GPRv_89"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "ATTRIBUTES": "BYTEOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x8A MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_R():w REG1=GPR8_B():r",
    "IFORM": "MOV_GPR8_GPR8_8A"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x8B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():w MEM0:r:v"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x8B MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():w REG1=GPRv_B():r",
    "IFORM": "MOV_GPRv_GPRv_8B"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x8C MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:w:w REG0=SEG():r"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x8C MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():w REG1=SEG():r"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "COMMENT": "MOV to SS Inhibits all interrupts until after next instr. Cannot write to CS",
    "PATTERN": "0x8E MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=SEG_MOV():w MEM0:r:w",
    "IFORM": "MOV_SEG_MEMw"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "COMMENT": "MOV to SS Inhibits all interrupts until after next instr. Cannot write to CS",
    "PATTERN": "0x8E MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=SEG_MOV():w REG1=GPR16_B():r",
    "IFORM": "MOV_SEG_GPR16"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 BYTEOP",
    "PATTERN": "0xA0 MEMDISPv()   OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_AL:w:IMPL MEM0:r:b SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0",
    "PATTERN": "0xA1 MEMDISPv() OVERRIDE_SEG0()",
    "OPERANDS": "REG0=OrAX():w:IMPL MEM0:r:v SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 BYTEOP",
    "PATTERN": "0xA2 MEMDISPv()  OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:w:b REG0=XED_REG_AL:r:IMPL SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0",
    "PATTERN": "0xA3 MEMDISPv() OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:w:v REG0=OrAX():r:IMPL  SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "ATTRIBUTES": "BYTEOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0b1011_0 SRM[rrr] UIMM8()",
    "OPERANDS": "REG0=GPR8_SB():w IMM0:r:b",
    "IFORM": "MOV_GPR8_IMMb_B0"
  },
  {
    "ICLASS": "MOV",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0b1011_1 SRM[rrr] UIMMv()",
    "OPERANDS": "REG0=GPRv_SB():w IMM0:r:v"
  },
  {
    "ICLASS": "MOVSB",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 fixed_base1 BYTEOP",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xA4 norep OVERRIDE_SEG1()",
    "OPERANDS": "MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP  MEM1:r:SUPP:b BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP"
  },
  {
    "ICLASS": "MOVSD",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "fixed_base0 fixed_base1",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xA5 mode64 norexw_prefix no66_prefix  norep OVERRIDE_SEG1()",
    "OPERANDS": "MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:d BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP"
  },
  {
    "ICLASS": "MOVSW",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 fixed_base1",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xA5 mode64 norexw_prefix 66_prefix  norep  OVERRIDE_SEG1()",
    "OPERANDS": "MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:w BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP"
  },
  {
    "ICLASS": "MOVSX",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x0F 0xBE MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():w MEM0:r:b"
  },
  {
    "ICLASS": "MOVSX",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x0F 0xBE MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():w REG1=GPR8_B():r"
  },
  {
    "ICLASS": "MOVSX",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x0F 0xBF MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():w MEM0:r:w"
  },
  {
    "ICLASS": "MOVSX",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x0F 0xBF MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():w REG1=GPR16_B():r"
  },
  {
    "ICLASS": "MOVZX",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x0F 0xB7 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():w REG1=GPR16_B():r"
  },
  {
    "ICLASS": "MOV_CR",
    "DISASM": "mov",
    "CPL": "0",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "RING0 NOTSX",
    "COMMENT": "MODRM.MOD=00/01/10 aliased to MODRM.MOD=11",
    "PATTERN": "0x0F 0x22 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64",
    "OPERANDS": "REG0=CR_R():w REG1=GPR64_B():r"
  },
  {
    "ICLASS": "MOV_CR",
    "DISASM": "mov",
    "CPL": "0",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "RING0",
    "COMMENT": "MODRM.MOD=00/01/10 aliased to MODRM.MOD=11",
    "PATTERN": "0x0F 0x20 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64",
    "OPERANDS": "REG0=GPR64_B():w REG1=CR_R():r"
  },
  {
    "ICLASS": "MOV_DR",
    "DISASM": "mov",
    "CPL": "0",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "RING0 NOTSX",
    "COMMENT": "MODRM.MOD=00/01/10 aliased to MODRM.MOD=11",
    "PATTERN": "0x0F 0x23 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64",
    "OPERANDS": "REG0=DR_R():w REG1=GPR64_B():r"
  },
  {
    "ICLASS": "MOV_DR",
    "DISASM": "mov",
    "CPL": "0",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "RING0",
    "COMMENT": "MODRM.MOD=00/01/10 aliased to MODRM.MOD=11",
    "PATTERN": "0x0F 0x21 MOD[mm] REG[rrr] RM[nnn] CR_WIDTH() mode64",
    "OPERANDS": "REG0=GPR64_B():w REG1=DR_R():r"
  },
  {
    "ICLASS": "MUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0xF6 MOD[0b11] MOD=3 REG[0b100] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():r REG1=XED_REG_AL:r:SUPP REG2=XED_REG_AX:w:SUPP"
  },
  {
    "ICLASS": "MUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0xF7 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:v REG0=OrAX():rw:SUPP REG1=OrDX():w:SUPP"
  },
  {
    "ICLASS": "MUL",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-u zf-u af-u pf-u cf-mod ]",
    "PATTERN": "0xF7 MOD[0b11] MOD=3 REG[0b100] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():w:SUPP"
  },
  {
    "ICLASS": "NEG",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xF6 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "NEG",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xF6 MOD[0b11] MOD=3 REG[0b011] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw"
  },
  {
    "ICLASS": "NEG",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xF7 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "NEG",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xF7 MOD[0b11] MOD=3 REG[0b011] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw"
  },
  {
    "ICLASS": "NEG_LOCK",
    "DISASM": "neg",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xF6 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "NEG_LOCK",
    "DISASM": "neg",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xF7 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "NOP",
    "CPL": "3",
    "UNAME": "NOP0F18",
    "CATEGORY": "WIDENOP",
    "ATTRIBUTES": "NOP",
    "EXTENSION": "BASE",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x18 MOD[0b11] MOD=3 REG[0b111] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r",
    "IFORM": "NOP_GPRv_0F18r7"
  },
  {
    "ICLASS": "NOP",
    "CPL": "3",
    "UNAME": "NOP0F18r4",
    "CATEGORY": "WIDENOP",
    "ATTRIBUTES": "NOP",
    "EXTENSION": "BASE",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x18 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:v",
    "IFORM": "NOP_MEMv_0F18r4"
  },
  {
    "ICLASS": "NOP",
    "CPL": "3",
    "UNAME": "NOP0F18r6",
    "CATEGORY": "WIDENOP",
    "ATTRIBUTES": "NOP",
    "EXTENSION": "BASE",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x18 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:v",
    "IFORM": "NOP_MEMv_0F18r6"
  },
  {
    "ICLASS": "NOP",
    "CPL": "3",
    "UNAME": "NOP0F18r7",
    "CATEGORY": "WIDENOP",
    "ATTRIBUTES": "NOP",
    "EXTENSION": "BASE",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x18 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:v",
    "IFORM": "NOP_MEMv_0F18r7"
  },
  {
    "ICLASS": "NOP",
    "UNAME": "NOP0F19",
    "CPL": "3",
    "CATEGORY": "WIDENOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x19 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "NOP_GPRv_GPRv_0F19"
  },
  {
    "ICLASS": "NOP",
    "CPL": "3",
    "UNAME": "NOP0F1A",
    "CATEGORY": "WIDENOP",
    "ATTRIBUTES": "NOP",
    "EXTENSION": "BASE",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x1A MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "NOP_GPRv_GPRv_0F1A"
  },
  {
    "ICLASS": "NOP",
    "UNAME": "NOP0F1B",
    "CPL": "3",
    "CATEGORY": "WIDENOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x1B MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "NOP_GPRv_GPRv_0F1B"
  },
  {
    "ICLASS": "NOP",
    "UNAME": "NOP0F1C",
    "CPL": "3",
    "CATEGORY": "WIDENOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x1C MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "NOP_GPRv_GPRv_0F1C"
  },
  {
    "ICLASS": "NOP",
    "UNAME": "NOP0F1D",
    "CPL": "3",
    "CATEGORY": "WIDENOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x1D MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "NOP_GPRv_GPRv_0F1D"
  },
  {
    "ICLASS": "NOP",
    "UNAME": "NOP0F1E",
    "CPL": "3",
    "CATEGORY": "WIDENOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x1E MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "NOP_GPRv_GPRv_0F1E"
  },
  {
    "ICLASS": "NOP",
    "UNAME": "NOP0F1F",
    "CPL": "3",
    "CATEGORY": "WIDENOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "FAT_NOP",
    "PATTERN": "0x0F 0x1F MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r",
    "IFORM": "NOP_GPRv_GPRv_0F1F"
  },
  {
    "ICLASS": "NOP",
    "UNAME": "NOP90",
    "CPL": "3",
    "CATEGORY": "NOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "I86",
    "PATTERN": "0b1001_0 SRM[0b000] SRM=0  not_refining_f3 norexb_prefix",
    "OPERANDS": "",
    "IFORM": "NOP_90"
  },
  {
    "ICLASS": "NOP",
    "CPL": "3",
    "CATEGORY": "NOP",
    "EXTENSION": "BASE",
    "ATTRIBUTES": "NOP",
    "ISA_SET": "I86",
    "PATTERN": "0b1001_0 SRM[0b000] SRM=0  refining_f3 P4=0",
    "OPERANDS": "",
    "IFORM": "NOP_90",
    "COMMENT": "This is the encoding of PAUSE on pre-P4 systems"
  },
  {
    "ICLASS": "NOT",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "PATTERN": "0xF6 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "NOT",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "PATTERN": "0xF6 MOD[0b11] MOD=3 REG[0b010] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw"
  },
  {
    "ICLASS": "NOT",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "PATTERN": "0xF7 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "NOT",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xF7 MOD[0b11] MOD=3 REG[0b010] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw"
  },
  {
    "ICLASS": "NOT_LOCK",
    "DISASM": "not",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "PATTERN": "0xF6 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b"
  },
  {
    "ICLASS": "NOT_LOCK",
    "DISASM": "not",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "PATTERN": "0xF7 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "OR_MEMb_IMMb_80r1"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "OR_GPR8_IMMb_80r1"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMMz() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:z"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "OR_MEMb_IMMb_82r1"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b001] RM[nnn] not64 SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "OR_GPR8_IMMb_82r1"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:i8"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x08 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x08 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():r",
    "IFORM": "OR_GPR8_GPR8_08"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x09 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x09 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r",
    "IFORM": "OR_GPRv_GPRv_09"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x0A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPR8_R():rw MEM0:r:b"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x0A MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_R():rw REG1=GPR8_B():r",
    "IFORM": "OR_GPR8_GPR8_0A"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x0B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():rw MEM0:r:v"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x0B MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_R():rw REG1=GPRv_B():r",
    "IFORM": "OR_GPRv_GPRv_0B"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x0C UIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:rw:IMPL IMM0:r:b"
  },
  {
    "ICLASS": "OR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x0D SIMMz()",
    "OPERANDS": "REG0=OrAX():rw:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "OR_LOCK",
    "DISASM": "or",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "OR_LOCK_MEMb_IMMb_80r1"
  },
  {
    "ICLASS": "OR_LOCK",
    "DISASM": "or",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMMz() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "OR_LOCK",
    "DISASM": "or",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "OR_LOCK_MEMb_IMMb_82r1"
  },
  {
    "ICLASS": "OR_LOCK",
    "DISASM": "or",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "OR_LOCK",
    "DISASM": "or",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x08 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "OR_LOCK",
    "DISASM": "or",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x09 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "OUT",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX BYTEOP",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xE6 UIMM8()",
    "OPERANDS": "IMM0:r:b REG0=XED_REG_AL:r:IMPL"
  },
  {
    "ICLASS": "OUT",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xE7 UIMM8() IMMUNE_REXW()",
    "OPERANDS": "IMM0:r:b REG0=OeAX():r:IMPL"
  },
  {
    "ICLASS": "OUT",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xEE",
    "OPERANDS": "REG0=XED_REG_DX:r:IMPL REG1=XED_REG_AL:r:IMPL"
  },
  {
    "ICLASS": "OUT",
    "CPL": "3",
    "CATEGORY": "IO",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "READONLY [ iopl-tst ]",
    "PATTERN": "0xEF IMMUNE_REXW()",
    "OPERANDS": "REG0=XED_REG_DX:r:IMPL REG1=OeAX():r:IMPL"
  },
  {
    "ICLASS": "OUTSB",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "fixed_base0 NOTSX BYTEOP",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6E norep OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP"
  },
  {
    "ICLASS": "OUTSD",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6F mode64 rexw_prefix  norep OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP"
  },
  {
    "ICLASS": "OUTSW",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6F mode64 norexw_prefix 66_prefix  norep OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP"
  },
  {
    "ICLASS": "POP",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x8F MOD[0b11] MOD=3 REG[0b000] RM[nnn] DF64()",
    "OPERANDS": "REG0=GPRv_B():w REG1=XED_REG_STACKPOP:rw:spw:SUPP",
    "IFORM": "POP_GPRv_8F"
  },
  {
    "ICLASS": "POP",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x07 not64",
    "OPERANDS": "REG0=XED_REG_ES:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP"
  },
  {
    "ICLASS": "POP",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x17 not64",
    "COMMENT": "Inhibits all interrupts until after next instr",
    "OPERANDS": "REG0=XED_REG_SS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP"
  },
  {
    "ICLASS": "POP",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x1F not64",
    "OPERANDS": "REG0=XED_REG_DS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP"
  },
  {
    "ICLASS": "POP",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0b0101_1 SRM[rrr] DF64()",
    "OPERANDS": "REG0=GPRv_SB():w REG1=XED_REG_STACKPOP:rw:spw:SUPP",
    "IFORM": "POP_GPRv_58"
  },
  {
    "ICLASS": "POP",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0xA1 DF64()",
    "OPERANDS": "REG0=XED_REG_FS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP"
  },
  {
    "ICLASS": "POP",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0xA9 DF64()",
    "OPERANDS": "REG0=XED_REG_GS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP"
  },
  {
    "ICLASS": "POPA",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "PATTERN": "0x61 mode32 66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:spw8:SUPP REG1=XED_REG_AX:w:SUPP REG2=XED_REG_CX:w:SUPP REG3=XED_REG_DX:w:SUPP REG4=XED_REG_BX:w:SUPP REG5=XED_REG_BP:w:SUPP REG6=XED_REG_SI:w:SUPP REG7=XED_REG_DI:w:SUPP",
    "COMMENT": "eSP value on the stack is ignored! 2008-08-14"
  },
  {
    "ICLASS": "POPAD",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x61 mode32 no66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:spw8:SUPP REG1=XED_REG_EAX:w:SUPP REG2=XED_REG_ECX:w:SUPP REG3=XED_REG_EDX:w:SUPP REG4=XED_REG_EBX:w:SUPP REG5=XED_REG_EBP:w:SUPP REG6=XED_REG_ESI:w:SUPP REG7=XED_REG_EDI:w:SUPP",
    "COMMENT": "eSP value on the stack is ignored! 2008-08-14"
  },
  {
    "ICLASS": "POPF",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ id-pop vip-tst vif-mod ac-pop vm-tst rf-0 nt-pop iopl-tst iopl-pop of-pop df-pop if-pop tf-pop sf-pop zf-pop af-pop pf-pop cf-pop ]",
    "PATTERN": "0x9D mode64 norexw_prefix 66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:w:SUPP"
  },
  {
    "ICLASS": "POPFD",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "POP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ id-pop vip-tst vif-mod ac-pop vm-tst rf-0 nt-pop iopl-tst iopl-pop of-pop df-pop if-pop tf-pop sf-pop zf-pop af-pop pf-pop cf-pop ]",
    "PATTERN": "0x9D mode32 no66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:d:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xFF MOD[0b11] MOD=3 REG[0b110] RM[nnn] DF64()",
    "OPERANDS": "REG0=GPRv_B():r REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
    "IFORM": "PUSH_GPRv_FFr6"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x06 not64",
    "OPERANDS": "REG0=XED_REG_ES:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x0E not64",
    "OPERANDS": "REG0=XED_REG_CS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x16 not64",
    "OPERANDS": "REG0=XED_REG_SS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x1E not64",
    "OPERANDS": "REG0=XED_REG_DS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0b0101_0 SRM[rrr] DF64()",
    "OPERANDS": "REG0=GPRv_SB():r REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
    "IFORM": "PUSH_GPRv_50"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "PATTERN": "0x68 DF64() SIMMz()",
    "OPERANDS": "IMM0:r:z REG0=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "PATTERN": "0x6A DF64() SIMM8()",
    "OPERANDS": "IMM0:r:b:i8 REG0=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x0F 0xA0 DF64()",
    "OPERANDS": "REG0=XED_REG_FS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSH",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x0F 0xA8 DF64()",
    "OPERANDS": "REG0=XED_REG_GS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP"
  },
  {
    "ICLASS": "PUSHA",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "PATTERN": "0x60 mode32 66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPUSH:rw:spw8:SUPP REG1=XED_REG_AX:r:SUPP REG2=XED_REG_CX:r:SUPP REG3=XED_REG_DX:r:SUPP REG4=XED_REG_BX:r:SUPP REG5=XED_REG_SP:r:SUPP REG6=XED_REG_BP:r:SUPP REG7=XED_REG_SI:r:SUPP REG8=XED_REG_DI:r:SUPP"
  },
  {
    "ICLASS": "PUSHAD",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "PATTERN": "0x60 mode32 no66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPUSH:rw:spw8:SUPP REG1=XED_REG_EAX:r:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EDX:r:SUPP REG4=XED_REG_EBX:r:SUPP REG5=XED_REG_ESP:r:SUPP REG6=XED_REG_EBP:r:SUPP REG7=XED_REG_ESI:r:SUPP REG8=XED_REG_EDI:r:SUPP"
  },
  {
    "ICLASS": "PUSHF",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ id-tst  vip-tst vif-tst ac-tst vm-tst rf-tst nt-tst iopl-tst iopl-tst of-tst df-tst if-tst tf-tst sf-tst zf-tst af-tst pf-tst cf-tst ]",
    "PATTERN": "0x9C mode64 norexw_prefix 66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPUSH:rw:w:SUPP"
  },
  {
    "ICLASS": "PUSHFD",
    "CPL": "3",
    "CATEGORY": "PUSH",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MUST [ id-tst vip-tst vif-tst ac-tst vm-tst rf-tst nt-tst iopl-tst iopl-tst of-tst df-tst if-tst tf-tst sf-tst zf-tst af-tst pf-tst cf-tst ]",
    "PATTERN": "0x9C mode16 66_prefix",
    "OPERANDS": "REG0=XED_REG_STACKPUSH:rw:d:SUPP"
  },
  {
    "ICLASS": "RCL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod cf-tst cf-mod ], IMMx MUST [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b010] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "RCL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod cf-tst cf-mod ], IMMx MUST [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xC1 MOD[0b11] MOD=3 REG[0b010] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "RCL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod cf-tst cf-mod ]",
    "PATTERN": "0xD0 MOD[0b11] MOD=3 REG[0b010] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:IMPL",
    "IFORM": "RCL_GPR8_ONE"
  },
  {
    "ICLASS": "RCL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod cf-tst cf-mod ]",
    "PATTERN": "0xD1 MOD[0b11] MOD=3 REG[0b010] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:IMPL",
    "IFORM": "RCL_GPRv_ONE"
  },
  {
    "ICLASS": "RCL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b010] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "RCL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xD3 MOD[mm] MOD!=3 REG[0b010] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:rw:v REG0=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "RCL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b010] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "RCR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod cf-tst cf-mod ], IMMx MUST [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b011] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "RCR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod cf-tst cf-mod ], IMMx MUST [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xC1 MOD[0b11] MOD=3 REG[0b011] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "RCR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod cf-tst cf-mod ]",
    "PATTERN": "0xD0 MOD[0b11] MOD=3 REG[0b011] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:IMPL",
    "IFORM": "RCR_GPR8_ONE"
  },
  {
    "ICLASS": "RCR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod cf-tst cf-mod ]",
    "PATTERN": "0xD1 MOD[0b11] MOD=3 REG[0b011] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:IMPL",
    "IFORM": "RCR_GPRv_ONE"
  },
  {
    "ICLASS": "RCR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b011] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "RCR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xD3 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:rw:v REG0=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "RCR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u cf-tst cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b011] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "RDMSR",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "PENTIUMREAL",
    "ATTRIBUTES": "RING0 NOTSX",
    "PATTERN": "0x0F 0x32",
    "OPERANDS": "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:r:SUPP"
  },
  {
    "ICLASS": "RDPMC",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "RDPMC",
    "PATTERN": "0x0F 0x33",
    "OPERANDS": "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:r:SUPP"
  },
  {
    "ICLASS": "RDTSC",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "PENTIUMREAL",
    "PATTERN": "0x0F 0x31",
    "OPERANDS": "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_TSC:r:SUPP"
  },
  {
    "ICLASS": "REPE_CMPSB",
    "DISASM": "cmpsb",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP fixed_base0 fixed_base1 BYTEOP",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xA6 repe OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:b BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPE_CMPSD",
    "DISASM": "cmpsd",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0 fixed_base1",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xA7 mode64 norexw_prefix no66_prefix  repe OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPE_CMPSW",
    "DISASM": "cmpsw",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 fixed_base1",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xA7 mode64 norexw_prefix 66_prefix repe OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPE_SCASB",
    "DISASM": "scasb",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 BYTEOP",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xAE repe",
    "OPERANDS": "REG0=XED_REG_AL:r:SUPP MEM0:cr:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPE_SCASD",
    "DISASM": "scasd",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP fixed_base0",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xAF mode64 norexw_prefix no66_prefix repe",
    "OPERANDS": "REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPE_SCASW",
    "DISASM": "scasw",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xAF mode64 norexw_prefix 66_prefix  repe",
    "OPERANDS": "REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPNE_CMPSB",
    "DISASM": "cmpsb",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP fixed_base0 fixed_base1 BYTEOP",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xA6 repne OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:b BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPNE_CMPSD",
    "DISASM": "cmpsd",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0 fixed_base1",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xA7 mode64 norexw_prefix no66_prefix  repne OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPNE_CMPSW",
    "DISASM": "cmpsw",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 fixed_base1",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xA7 mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPNE_SCASB",
    "DISASM": "scasb",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 BYTEOP",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xAE repne",
    "OPERANDS": "REG0=XED_REG_AL:r:SUPP MEM0:cr:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPNE_SCASD",
    "DISASM": "scasd",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xAF mode64 norexw_prefix no66_prefix  repne",
    "OPERANDS": "REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REPNE_SCASW",
    "DISASM": "scasw",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0",
    "FLAGS": "MAY [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod zf-tst ]",
    "PATTERN": "0xAF mode64 norexw_prefix 66_prefix  repne",
    "OPERANDS": "REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_INSB",
    "DISASM": "insb",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "REP   fixed_base0  NOTSX BYTEOP",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6C repne",
    "OPERANDS": "MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_INSD",
    "DISASM": "insd",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6D mode64 rexw_prefix  repne",
    "OPERANDS": "MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_INSW",
    "DISASM": "insw",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "REP  fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6D mode64 norexw_prefix 66_prefix  repne",
    "OPERANDS": "MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_LODSB",
    "DISASM": "lodsb",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 BYTEOP",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAC repne OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_AL:cw:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_LODSD",
    "DISASM": "lodsd",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAD mode64 norexw_prefix no66_prefix  repne OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_LODSW",
    "DISASM": "lodsw",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAD mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_MOVSB",
    "DISASM": "movsb",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 fixed_base1 BYTEOP",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xA4 repne OVERRIDE_SEG1()",
    "OPERANDS": "MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP  MEM1:cr:SUPP:b BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_MOVSD",
    "DISASM": "movsd",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0 fixed_base1",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xA5 mode64 norexw_prefix no66_prefix  repne OVERRIDE_SEG1()",
    "OPERANDS": "MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_MOVSW",
    "DISASM": "movsw",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 fixed_base1",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xA5 mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG1()",
    "OPERANDS": "MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_OUTSB",
    "DISASM": "outsb",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "REP  fixed_base0 NOTSX BYTEOP",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6E repne OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_OUTSD",
    "DISASM": "outsd",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6F mode64 rexw_prefix   repne OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_OUTSW",
    "DISASM": "outsw",
    "CPL": "3",
    "CATEGORY": "IOSTRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "REP  fixed_base0 NOTSX",
    "FLAGS": "READONLY [ iopl-tst df-tst ]",
    "PATTERN": "0x6F mode64 norexw_prefix 66_prefix  repne OVERRIDE_SEG0()",
    "OPERANDS": "REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_STOSB",
    "DISASM": "stosb",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP  fixed_base0 BYTEOP",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAA repne",
    "OPERANDS": "MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AL:r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_STOSD",
    "DISASM": "stosd",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "REP  fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAB mode64 norexw_prefix no66_prefix  repne",
    "OPERANDS": "MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "REP_STOSW",
    "DISASM": "stosw",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "REP   fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAB mode64 norexw_prefix 66_prefix  repne",
    "OPERANDS": "MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP"
  },
  {
    "ICLASS": "RET_FAR",
    "DISASM_INTEL": "ret far",
    "DISASM_ATTSV": "lcall",
    "CPL": "3",
    "CATEGORY": "RET",
    "ATTRIBUTES": "FAR_XFER NOTSX",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "COMMENT": "same privilege level does 2 pops (spw2). inter-privilege level does 4 (not represented)",
    "PATTERN": "0xCA UIMM16()",
    "OPERANDS": "IMM0:r:w REG0=XED_REG_STACKPOP:rw:spw2:SUPP REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "RET_FAR",
    "DISASM_INTEL": "ret far",
    "DISASM_ATTSV": "lcall",
    "CPL": "3",
    "CATEGORY": "RET",
    "ATTRIBUTES": "FAR_XFER NOTSX",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0xCB",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:spw2:SUPP REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "RET_NEAR",
    "DISASM": "ret",
    "CPL": "3",
    "CATEGORY": "RET",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0xC2 DF64() UIMM16() IMMUNE66_LOOP64()",
    "OPERANDS": "IMM0:r:w REG0=XED_REG_STACKPOP:rw:spw:SUPP REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "RET_NEAR",
    "DISASM": "ret",
    "CPL": "3",
    "CATEGORY": "RET",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "MPX_PREFIX_ABLE",
    "PATTERN": "0xC3 DF64() IMMUNE66_LOOP64()",
    "OPERANDS": "REG0=XED_REG_STACKPOP:rw:spw:SUPP REG1=rIP():w:SUPP"
  },
  {
    "ICLASS": "ROL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod  cf-mod ], IMMx MUST [ of-u  cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b000] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "ROL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod  cf-mod ], IMMx MUST [ of-u  cf-mod ]",
    "PATTERN": "0xC1 MOD[0b11] MOD=3 REG[0b000] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "ROL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod  cf-mod ]",
    "PATTERN": "0xD0 MOD[0b11] MOD=3 REG[0b000] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:IMPL",
    "IFORM": "ROL_GPR8_ONE"
  },
  {
    "ICLASS": "ROL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod  cf-mod ]",
    "PATTERN": "0xD1 MOD[0b11] MOD=3 REG[0b000] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:IMPL",
    "IFORM": "ROL_GPRv_ONE"
  },
  {
    "ICLASS": "ROL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u cf-mod ] # REMOVED cf-tst 2009-02-08",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b000] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "ROL",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u  cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b000] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "ROR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod  cf-mod ], IMMx MUST [ of-u  cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b001] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "ROR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod  cf-mod ], IMMx MUST [ of-u  cf-mod ]",
    "PATTERN": "0xC1 MOD[mm] MOD!=3 REG[0b001] RM[nnn] MODRM() UIMM8()",
    "OPERANDS": "MEM0:rw:v IMM0:r:b"
  },
  {
    "ICLASS": "ROR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod  cf-mod ]",
    "PATTERN": "0xD0 MOD[0b11] MOD=3 REG[0b001] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:IMPL",
    "IFORM": "ROR_GPR8_ONE"
  },
  {
    "ICLASS": "ROR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod  cf-mod ]",
    "PATTERN": "0xD1 MOD[0b11] MOD=3 REG[0b001] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:IMPL",
    "IFORM": "ROR_GPRv_ONE"
  },
  {
    "ICLASS": "ROR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u  cf-mod ]",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b001] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "ROR",
    "CPL": "3",
    "CATEGORY": "ROTATE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u  cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b001] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "RSM",
    "CPL": "3",
    "CATEGORY": "SYSRET",
    "EXTENSION": "BASE",
    "ISA_SET": "I486",
    "ATTRIBUTES": "NOTSX",
    "FLAGS": "MUST [ id-mod vip-mod vif-mod ac-mod vm-mod rf-mod nt-mod iopl-mod of-mod df-mod if-mod tf-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xAA",
    "OPERANDS": "REG0=rIP():w:SUPP"
  },
  {
    "ICLASS": "SAHF",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "LAHF",
    "FLAGS": "MUST [ sf-ah zf-ah af-ah pf-ah cf-ah ]",
    "PATTERN": "0x9E",
    "OPERANDS": "REG0=XED_REG_AH:r:SUPP"
  },
  {
    "ICLASS": "SALC",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ cf-tst ]",
    "PATTERN": "0xD6 not64",
    "OPERANDS": "REG0=XED_REG_AL:w:SUPP",
    "COMMENT": "was undocumented, but added to SDM v3 under \"undefined opcodes\" in 2017"
  },
  {
    "ICLASS": "SAR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b111] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "SAR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC1 MOD[0b11] MOD=3 REG[0b111] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "SAR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD0 MOD[0b11] MOD=3 REG[0b111] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:IMPL",
    "IFORM": "SAR_GPR8_ONE"
  },
  {
    "ICLASS": "SAR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD1 MOD[0b11] MOD=3 REG[0b111] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:IMPL",
    "IFORM": "SAR_GPRv_ONE"
  },
  {
    "ICLASS": "SAR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b111] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SAR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[mm] MOD!=3 REG[0b111] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:rw:v REG0=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SAR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b111] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SBB_MEMb_IMMb_80r3"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b011] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "SBB_GPR8_IMMb_80r3"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMMz() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b011] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:z"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b011] RM[nnn] not64 MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SBB_MEMb_IMMb_82r3"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b011] RM[nnn] not64 SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "SBB_GPR8_IMMb_82r3"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b011] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:i8"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x18 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x18 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():r",
    "IFORM": "SBB_GPR8_GPR8_18"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x19 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x19 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r",
    "IFORM": "SBB_GPRv_GPRv_19"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x1A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPR8_R():rw MEM0:r:b",
    "IFORM": "SBB_GPR8_GPR8_1A"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x1B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():rw MEM0:r:v",
    "IFORM": "SBB_GPRv_GPRv_1B"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x1C SIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8"
  },
  {
    "ICLASS": "SBB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x1D SIMMz()",
    "OPERANDS": "REG0=OrAX():rw:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "SBB_LOCK",
    "DISASM": "sbb",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SBB_LOCK_MEMb_IMMb_80r3"
  },
  {
    "ICLASS": "SBB_LOCK",
    "DISASM": "sbb",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMMz() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "SBB_LOCK",
    "DISASM": "sbb",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b011] RM[nnn] not64 MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SBB_LOCK_MEMb_IMMb_82r3"
  },
  {
    "ICLASS": "SBB_LOCK",
    "DISASM": "sbb",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b011] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "SBB_LOCK",
    "DISASM": "sbb",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x18 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "SBB_LOCK",
    "DISASM": "sbb",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-tst cf-mod ]",
    "PATTERN": "0x19 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "SCASB",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 BYTEOP",
    "FLAGS": "MUST [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xAE norep",
    "OPERANDS": "REG0=XED_REG_AL:r:SUPP MEM0:r:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP"
  },
  {
    "ICLASS": "SCASD",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "fixed_base0",
    "FLAGS": "MUST [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xAF mode64 norexw_prefix no66_prefix norep",
    "OPERANDS": "REG0=XED_REG_EAX:r:SUPP MEM0:r:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP"
  },
  {
    "ICLASS": "SCASW",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0",
    "FLAGS": "MUST [ of-mod df-tst sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0xAF mode64 norexw_prefix 66_prefix norep",
    "OPERANDS": "REG0=XED_REG_AX:r:SUPP MEM0:r:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP"
  },
  {
    "ICLASS": "SETB",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ cf-tst ]",
    "PATTERN": "0x0F 0x92 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETBE",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "PATTERN": "0x0F 0x96 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETL",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "PATTERN": "0x0F 0x9C MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETLE",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "PATTERN": "0x0F 0x9E MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNB",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ cf-tst ]",
    "PATTERN": "0x0F 0x93 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNBE",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ cf-tst zf-tst ]",
    "PATTERN": "0x0F 0x97 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNL",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ sf-tst of-tst ]",
    "PATTERN": "0x0F 0x9D MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNLE",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ sf-tst of-tst zf-tst ]",
    "PATTERN": "0x0F 0x9F MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNO",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ of-tst ]",
    "PATTERN": "0x0F 0x91 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNP",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ pf-tst ]",
    "PATTERN": "0x0F 0x9B MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNS",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ sf-tst ]",
    "PATTERN": "0x0F 0x99 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETNZ",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ zf-tst ]",
    "PATTERN": "0x0F 0x95 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETO",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ of-tst ]",
    "PATTERN": "0x0F 0x90 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETP",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ pf-tst ]",
    "PATTERN": "0x0F 0x9A MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETS",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ sf-tst ]",
    "PATTERN": "0x0F 0x98 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SETZ",
    "CPL": "3",
    "CATEGORY": "SETCC",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "READONLY [ zf-tst ]",
    "PATTERN": "0x0F 0x94 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():w"
  },
  {
    "ICLASS": "SGDT",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0x01 MOD[mm] MOD!=3 REG[0b000] RM[nnn] not64 MODRM()",
    "OPERANDS": "MEM0:w:s REG0=XED_REG_GDTR:r:SUPP"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b",
    "IFORM": "SHL_GPR8_IMMb_C0r4"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b",
    "IFORM": "SHL_GPR8_IMMb_C0r6"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC1 MOD[0b11] MOD=3 REG[0b100] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b",
    "IFORM": "SHL_GPRv_IMMb_C1r4"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC1 MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b",
    "IFORM": "SHL_GPRv_IMMb_C1r6"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD0 MOD[0b11] MOD=3 REG[0b110] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:IMPL",
    "IFORM": "SHL_GPR8_ONE_D0r6"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD1 MOD[0b11] MOD=3 REG[0b100] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:IMPL",
    "IFORM": "SHL_GPRv_ONE_D1r4"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b100] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
    "IFORM": "SHL_GPR8_CL_D2r4"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b110] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
    "IFORM": "SHL_GPR8_CL_D2r6"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
    "IFORM": "SHL_MEMv_CL_D3r4"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b100] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
    "IFORM": "SHL_GPRv_CL_D3r4"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
    "IFORM": "SHL_MEMv_CL_D3r6"
  },
  {
    "ICLASS": "SHL",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b110] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
    "IFORM": "SHL_GPRv_CL_D3r6"
  },
  {
    "ICLASS": "SHLD",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xA4 MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rcw REG1=GPRv_R():r IMM0:r:b"
  },
  {
    "ICLASS": "SHLD",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xA5 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SHR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC0 MOD[0b11] MOD=3 REG[0b101] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "SHR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I186",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xC1 MOD[0b11] MOD=3 REG[0b101] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b"
  },
  {
    "ICLASS": "SHR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD0 MOD[0b11] MOD=3 REG[0b101] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:IMPL",
    "IFORM": "SHR_GPR8_ONE"
  },
  {
    "ICLASS": "SHR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "IMPLICIT_ONE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD1 MOD[0b11] MOD=3 REG[0b101] RM[nnn] ONE()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:IMPL",
    "IFORM": "SHR_GPRv_ONE"
  },
  {
    "ICLASS": "SHR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD2 MOD[0b11] MOD=3 REG[0b101] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SHR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:rw:v REG0=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SHR",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0xD3 MOD[0b11] MOD=3 REG[0b101] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SHRD",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "IMM1 MUST [ of-mod sf-mod zf-mod af-u pf-mod cf-mod ], IMMx MUST [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xAC MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPRv_B():rcw REG1=GPRv_R():r IMM0:r:b"
  },
  {
    "ICLASS": "SHRD",
    "CPL": "3",
    "CATEGORY": "SHIFT",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "FLAGS": "MAY [ of-u sf-mod zf-mod af-u pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xAD MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=XED_REG_CL:r:IMPL"
  },
  {
    "ICLASS": "SIDT",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "ATTRIBUTES": "NOTSX",
    "COMMENT": "66 is OSZ; F2/F3 ignored",
    "PATTERN": "0x0F 0x01 MOD[mm] MOD!=3 REG[0b001] RM[nnn] not64 MODRM()",
    "OPERANDS": "MEM0:w:s REG0=XED_REG_IDTR:r:SUPP"
  },
  {
    "ICLASS": "SIDT",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "COMMENT": "66 is OSZ; F2/F3 ignored",
    "PATTERN": "0x0F 0x01 MOD[mm] MOD!=3 REG[0b001] RM[nnn] mode64 FORCE64() MODRM()",
    "OPERANDS": "MEM0:w:s64 REG0=XED_REG_IDTR:r:SUPP"
  },
  {
    "ICLASS": "SLDT",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE NOTSX",
    "PATTERN": "0x0F 0x00 MOD[0b11] MOD=3 REG[0b000] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():w REG1=XED_REG_LDTR:r:SUPP"
  },
  {
    "ICLASS": "SMSW",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "COMMENT": "66 is OSZ; F2/F3 ignored",
    "PATTERN": "0x0F 0x01 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:w:w REG0=XED_REG_CR0:r:SUPP"
  },
  {
    "ICLASS": "SMSW",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286REAL",
    "COMMENT": "66 is OSZ; F2/F3 ignored",
    "PATTERN": "0x0F 0x01 MOD[0b11] MOD=3 REG[0b100] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():w REG1=XED_REG_CR0:r:SUPP"
  },
  {
    "ICLASS": "STC",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ cf-1 ]",
    "PATTERN": "0xF9",
    "OPERANDS": ""
  },
  {
    "ICLASS": "STD",
    "ATTRIBUTES": "NOTSX_COND",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ df-1 ]",
    "PATTERN": "0xFD",
    "OPERANDS": ""
  },
  {
    "ICLASS": "STI",
    "ATTRIBUTES": "NOTSX",
    "CPL": "3",
    "CATEGORY": "FLAGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "COMMENT": "Inhibits all interrupts until after next instr",
    "FLAGS": "MUST [ vif-mod iopl-tst if-mod ]",
    "PATTERN": "0xFB",
    "OPERANDS": ""
  },
  {
    "ICLASS": "STOSB",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0 BYTEOP",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAA norep",
    "OPERANDS": "MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AL:r:SUPP"
  },
  {
    "ICLASS": "STOSD",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I386",
    "ATTRIBUTES": "fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAB mode64 norexw_prefix no66_prefix  norep",
    "OPERANDS": "MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP"
  },
  {
    "ICLASS": "STOSW",
    "CPL": "3",
    "CATEGORY": "STRINGOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0",
    "FLAGS": "READONLY [ df-tst ]",
    "PATTERN": "0xAB mode64 norexw_prefix 66_prefix  norep",
    "OPERANDS": "MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP"
  },
  {
    "ICLASS": "STR",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE NOTSX",
    "PATTERN": "0x0F 0x00 MOD[0b11] MOD=3 REG[0b001] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():w REG1=XED_REG_TR:r:SUPP"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SUB_MEMb_IMMb_80r5"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b101] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "SUB_GPR8_IMMb_80r5"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMMz() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b101] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:z"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b101] RM[nnn] not64 MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SUB_MEMb_IMMb_82r5"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b101] RM[nnn] not64 SIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b:i8",
    "IFORM": "SUB_GPR8_IMMb_82r5"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b101] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:i8"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x28 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x28 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():r",
    "IFORM": "SUB_GPR8_GPR8_28"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x29 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x29 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r",
    "IFORM": "SUB_GPRv_GPRv_29"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x2A MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPR8_R():rw MEM0:r:b",
    "IFORM": "SUB_GPR8_GPR8_2A"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x2B MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():rw MEM0:r:v",
    "IFORM": "SUB_GPRv_GPRv_2B"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x2C SIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8"
  },
  {
    "ICLASS": "SUB",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x2D SIMMz()",
    "OPERANDS": "REG0=OrAX():rw:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "SUB_LOCK",
    "DISASM": "sub",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SUB_LOCK_MEMb_IMMb_80r5"
  },
  {
    "ICLASS": "SUB_LOCK",
    "DISASM": "sub",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMMz() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "SUB_LOCK",
    "DISASM": "sub",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b101] RM[nnn] not64 MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b:i8",
    "IFORM": "SUB_LOCK_MEMb_IMMb_82r5"
  },
  {
    "ICLASS": "SUB_LOCK",
    "DISASM": "sub",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "SUB_LOCK",
    "DISASM": "sub",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x28 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "SUB_LOCK",
    "DISASM": "sub",
    "CPL": "3",
    "CATEGORY": "BINARY",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x29 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "SYSENTER",
    "CPL": "3",
    "CATEGORY": "SYSCALL",
    "EXTENSION": "BASE",
    "ISA_SET": "PPRO",
    "ATTRIBUTES": "PROTECTED_MODE NOTSX",
    "FLAGS": "MUST [ vm-0 rf-0 if-0 ]",
    "PATTERN": "0x0F 0x34 mode64",
    "OPERANDS": "REG0=XED_REG_RIP:w:SUPP REG1=XED_REG_RSP:w:SUPP",
    "COMMENT": "AMD does not document support for this in 64b mode"
  },
  {
    "ICLASS": "SYSEXIT",
    "CPL": "0",
    "CATEGORY": "SYSRET",
    "EXTENSION": "BASE",
    "ISA_SET": "PPRO",
    "ATTRIBUTES": "PROTECTED_MODE RING0 NOTSX",
    "PATTERN": "0x0F 0x35 mode64",
    "OPERANDS": "REG0=XED_REG_RIP:w:SUPP  REG1=XED_REG_RSP:w:SUPP REG2=XED_REG_RCX:r:SUPP REG3=XED_REG_RDX:r:SUPP",
    "COMMENT": "AMD does not document support for this in 64b mode"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0xF6 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPR8_B():r IMM0:r:b:i8",
    "IFORM": "TEST_GPR8_IMMb_F6r1"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0xF7 MOD[0b11] MOD=3 REG[0b001] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():r IMM0:r:z",
    "IFORM": "TEST_GPRv_IMMz_F7r1"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x84 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x84 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():r REG1=GPR8_R():r"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x85 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x85 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():r REG1=GPRv_R():r"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0xA8 SIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:r:IMPL IMM0:r:b:i8"
  },
  {
    "ICLASS": "TEST",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0xA9 SIMMz()",
    "OPERANDS": "REG0=OrAX():r:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "UD0",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "PPRO_UD0_SHORT",
    "ATTRIBUTES": "NOTSX",
    "COMMENT": "Older processors (before NHM) did not take a MODRM byte sequence. Atom too.",
    "PATTERN": "0x0F 0xFF MODE_SHORT_UD0=1",
    "OPERANDS": ""
  },
  {
    "ICLASS": "UD0",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "PPRO_UD0_LONG",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0xFF  MODE_SHORT_UD0=0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR32_R():r REG1=GPR32_B():r"
  },
  {
    "ICLASS": "UD1",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "PPRO",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0xB9 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR32_R():r REG1=GPR32_B():r"
  },
  {
    "ICLASS": "UD2",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "PPRO",
    "ATTRIBUTES": "NOTSX",
    "PATTERN": "0x0F 0x0B",
    "OPERANDS": ""
  },
  {
    "ICLASS": "VERR",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x0F 0x00 MOD[mm] MOD!=3 REG[0b100] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:w",
    "COMMENT": "reads a selector"
  },
  {
    "ICLASS": "VERR",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x0F 0x00 MOD[0b11] MOD=3 REG[0b100] RM[nnn]",
    "OPERANDS": "REG0=GPR16_B():r",
    "COMMENT": "reads a selector"
  },
  {
    "ICLASS": "VERW",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x0F 0x00 MOD[mm] MOD!=3 REG[0b101] RM[nnn] MODRM()",
    "OPERANDS": "MEM0:r:w",
    "COMMENT": "reads a selector"
  },
  {
    "ICLASS": "VERW",
    "CPL": "3",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I286PROTECTED",
    "ATTRIBUTES": "PROTECTED_MODE",
    "FLAGS": "MUST [ zf-mod ]",
    "PATTERN": "0x0F 0x00 MOD[0b11] MOD=3 REG[0b101] RM[nnn]",
    "OPERANDS": "REG0=GPR16_B():r",
    "COMMENT": "reads a selector"
  },
  {
    "ICLASS": "WBINVD",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "RING0 NOTSX",
    "PATTERN": "0x0F 0x09",
    "OPERANDS": ""
  },
  {
    "ICLASS": "WRMSR",
    "CPL": "0",
    "CATEGORY": "SYSTEM",
    "EXTENSION": "BASE",
    "ISA_SET": "PENTIUMREAL",
    "ATTRIBUTES": "RING0 NOTSX",
    "PATTERN": "0x0F 0x30",
    "OPERANDS": "REG0=XED_REG_EAX:r:SUPP REG1=XED_REG_EDX:r:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:w:SUPP"
  },
  {
    "ICLASS": "XADD",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xC0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():rw"
  },
  {
    "ICLASS": "XADD",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xC0 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():rw"
  },
  {
    "ICLASS": "XADD",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xC1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():rw"
  },
  {
    "ICLASS": "XADD",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xC1 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():rw"
  },
  {
    "ICLASS": "XADD_LOCK",
    "DISASM": "xadd",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xC0 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():rw"
  },
  {
    "ICLASS": "XADD_LOCK",
    "DISASM": "xadd",
    "CPL": "3",
    "CATEGORY": "SEMAPHORE",
    "EXTENSION": "BASE",
    "ISA_SET": "I486REAL",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-mod sf-mod zf-mod af-mod pf-mod cf-mod ]",
    "PATTERN": "0x0F 0xC1 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():rw"
  },
  {
    "ICLASS": "XCHG",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x86 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():rw"
  },
  {
    "ICLASS": "XCHG",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "ATTRIBUTES": "BYTEOP",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x86 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():rw"
  },
  {
    "ICLASS": "XCHG",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "PATTERN": "0x87 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():rw"
  },
  {
    "ICLASS": "XCHG",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0x87 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():rw"
  },
  {
    "ICLASS": "XCHG",
    "CPL": "3",
    "CATEGORY": "DATAXFER",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "PATTERN": "0b1001_0 SRM[rrr] SRM=0 not_refining_f3 rexb_prefix",
    "OPERANDS": "REG0=GPRv_SB():rw REG1=OrAX():rw:IMPL"
  },
  {
    "ICLASS": "XLAT",
    "CPL": "3",
    "CATEGORY": "MISC",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "fixed_base0",
    "PATTERN": "0xD7 OVERRIDE_SEG0()",
    "OPERANDS": "MEM0:r:SUPP:b BASE0=ArBX():r:SUPP  INDEX=XED_REG_AL:r:SUPP  REG0=XED_REG_AL:w:SUPP SEG0=FINAL_DSEG():r:SUPP SCALE=1:r:SUPP"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "XOR_MEMb_IMMb_80r6"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[0b11] MOD=3 REG[0b110] RM[nnn] UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b",
    "IFORM": "XOR_GPR8_IMMb_80r6"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMMz() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[0b11] MOD=3 REG[0b110] RM[nnn] SIMMz()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:z"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b110] RM[nnn] not64 MODRM() UIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "XOR_MEMb_IMMb_82r6"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[0b11] MOD=3 REG[0b110] RM[nnn] not64 UIMM8()",
    "OPERANDS": "REG0=GPR8_B():rw IMM0:r:b",
    "IFORM": "XOR_GPR8_IMMb_82r6"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMM8() nolock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[0b11] MOD=3 REG[0b110] RM[nnn] SIMM8()",
    "OPERANDS": "REG0=GPRv_B():rw IMM0:r:b:i8"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x30 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x30 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPR8_B():rw REG1=GPR8_R():r",
    "IFORM": "XOR_GPR8_GPR8_30"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x31 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() nolock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x31 MOD[0b11] MOD=3 REG[rrr] RM[nnn]",
    "OPERANDS": "REG0=GPRv_B():rw REG1=GPRv_R():r",
    "IFORM": "XOR_GPRv_GPRv_31"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x32 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPR8_R():rw MEM0:r:b",
    "IFORM": "XOR_GPR8_GPR8_32"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x33 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()",
    "OPERANDS": "REG0=GPRv_R():rw MEM0:r:v",
    "IFORM": "XOR_GPRv_GPRv_33"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x34 UIMM8()",
    "OPERANDS": "REG0=XED_REG_AL:rw:IMPL IMM0:r:b"
  },
  {
    "ICLASS": "XOR",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x35 SIMMz()",
    "OPERANDS": "REG0=OrAX():rw:IMPL IMM0:r:z"
  },
  {
    "ICLASS": "XOR_LOCK",
    "DISASM": "xor",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x80 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() UIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "XOR_LOCK_MEMb_IMMb_80r6"
  },
  {
    "ICLASS": "XOR_LOCK",
    "DISASM": "xor",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x81 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMMz() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:z"
  },
  {
    "ICLASS": "XOR_LOCK",
    "DISASM": "xor",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x82 MOD[mm] MOD!=3 REG[0b110] RM[nnn] not64 MODRM() UIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:b IMM0:r:b",
    "IFORM": "XOR_LOCK_MEMb_IMMb_82r6"
  },
  {
    "ICLASS": "XOR_LOCK",
    "DISASM": "xor",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x83 MOD[mm] MOD!=3 REG[0b110] RM[nnn] MODRM() SIMM8() lock_prefix",
    "OPERANDS": "MEM0:rw:v IMM0:r:b:i8"
  },
  {
    "ICLASS": "XOR_LOCK",
    "DISASM": "xor",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "BYTEOP LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x30 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:b REG0=GPR8_R():r"
  },
  {
    "ICLASS": "XOR_LOCK",
    "DISASM": "xor",
    "CPL": "3",
    "CATEGORY": "LOGICAL",
    "EXTENSION": "BASE",
    "ISA_SET": "I86",
    "ATTRIBUTES": "LOCKED HLE_ACQ_ABLE HLE_REL_ABLE",
    "FLAGS": "MUST [ of-0 sf-mod zf-mod af-u pf-mod cf-0 ]",
    "PATTERN": "0x31 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() lock_prefix",
    "OPERANDS": "MEM0:rw:v REG0=GPRv_R():r"
  }
]
