Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  9 21:59:24 2023
| Host         : peacewang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_shell_timing_summary_routed.rpt -pb top_shell_timing_summary_routed.pb -rpx top_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : top_shell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: datapath_1/FPGADigit1/div/clk_N_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: datapath_1/PC_reg/ram_reg[9]/Q (HIGH)

 There are 1247 register/latch pins with no clock driven by root clock pin: datapath_1/divider2/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.955        0.000                      0                  199        0.112        0.000                      0                  199        3.000        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
VGA_shell1/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0             {0.000 25.000}     50.000          20.000          
sys_clk_pin                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_shell1/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   0.955        0.000                      0                   69        0.186        0.000                      0                   69        7.192        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                              47.845        0.000                       0                     3  
sys_clk_pin                            4.676        0.000                      0                  130        0.112        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_shell1/clk_wiz/inst/clk_in1
  To Clock:  VGA_shell1/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_shell1/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_shell1/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.213ns  (logic 2.834ns (19.940%)  route 11.379ns (80.060%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 16.986 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.774    15.853    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y145        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    16.986    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y145        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_7/C
                         clock pessimism             -0.001    16.985    
                         clock uncertainty           -0.132    16.853    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.045    16.808    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         16.808    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.213ns  (logic 2.834ns (19.940%)  route 11.379ns (80.060%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 16.986 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.774    15.853    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y145        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    16.986    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y145        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/C
                         clock pessimism             -0.001    16.985    
                         clock uncertainty           -0.132    16.853    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.031    16.822    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         16.822    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.198ns  (logic 2.834ns (19.961%)  route 11.364ns (80.039%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 16.986 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.760    15.838    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y146        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    16.986    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y146        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/C
                         clock pessimism             -0.001    16.985    
                         clock uncertainty           -0.132    16.853    
    SLICE_X88Y146        FDRE (Setup_fdre_C_D)       -0.031    16.822    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.822    
                         arrival time                         -15.838    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.062ns  (logic 2.834ns (20.153%)  route 11.228ns (79.847%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 16.986 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.624    15.703    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y143        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    16.986    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y143        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_6/C
                         clock pessimism             -0.001    16.985    
                         clock uncertainty           -0.132    16.853    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.045    16.808    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         16.808    
                         arrival time                         -15.703    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.052ns  (logic 2.834ns (20.169%)  route 11.218ns (79.831%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 16.985 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.613    15.692    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y141        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.598    16.985    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y141        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
                         clock pessimism             -0.001    16.984    
                         clock uncertainty           -0.132    16.852    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.045    16.807    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.807    
                         arrival time                         -15.692    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.042ns  (logic 2.834ns (20.183%)  route 11.208ns (79.817%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 16.986 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.603    15.682    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y143        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.599    16.986    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y143        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/C
                         clock pessimism             -0.001    16.985    
                         clock uncertainty           -0.132    16.853    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.031    16.822    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         16.822    
                         arrival time                         -15.682    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.992ns  (logic 2.834ns (20.254%)  route 11.158ns (79.746%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 16.985 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.554    15.633    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y141        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.598    16.985    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y141        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]/C
                         clock pessimism             -0.001    16.984    
                         clock uncertainty           -0.132    16.852    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.031    16.821    VGA_shell1/vga_display1/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.821    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 2.834ns (20.291%)  route 11.133ns (79.709%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 16.980 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.831    12.952    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.076 r  VGA_shell1/vga_display1/vga[3]_i_1/O
                         net (fo=4, routed)           2.532    15.607    VGA_shell1/vga_display1/vga[3]_i_1_n_1
    SLICE_X88Y134        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.593    16.980    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y134        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_3/C
                         clock pessimism             -0.001    16.979    
                         clock uncertainty           -0.132    16.847    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.045    16.802    VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.918ns  (logic 2.834ns (20.361%)  route 11.084ns (79.639%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 16.982 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.834    12.955    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.079 r  VGA_shell1/vga_display1/vga[11]_i_1/O
                         net (fo=8, routed)           2.480    15.559    VGA_shell1/vga_display1/vga[11]_i_1_n_1
    SLICE_X88Y137        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.595    16.982    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y137        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
                         clock pessimism             -0.001    16.981    
                         clock uncertainty           -0.132    16.849    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.031    16.818    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.818    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.886ns  (logic 2.834ns (20.409%)  route 11.052ns (79.591%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 16.979 - 15.385 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.809     1.809    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.638     1.640    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.456     2.096 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          1.179     3.275    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X36Y92         LUT6 (Prop_lut6_I2_O)        0.124     3.399 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.000     3.399    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_17_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.646 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_10/O[0]
                         net (fo=3, routed)           0.689     4.336    VGA_shell1/vga_display1/vga_sync_generator/A[4]
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.299     4.635 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9/O
                         net (fo=4, routed)           1.006     5.640    VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_9_n_1
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.792 r  VGA_shell1/vga_display1/vga_sync_generator/RAM_reg_0_127_0_0_i_2/O
                         net (fo=256, routed)         1.809     7.602    datapath_1/ram1/RAM_reg_128_255_17_17/DPRA6
    SLICE_X62Y68         MUXF7 (Prop_muxf7_S_O)       0.500     8.102 f  datapath_1/ram1/RAM_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.112     9.213    datapath_1/ram1/RAM_reg_128_255_17_17_n_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.510 f  datapath_1/ram1/vga[11]_i_83/O
                         net (fo=1, routed)           0.000     9.510    datapath_1/ram1/vga[11]_i_83_n_1
    SLICE_X61Y71         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 f  datapath_1/ram1/vga_reg[11]_i_46/O
                         net (fo=1, routed)           1.183    10.905    datapath_1/ram1/Dout2[17]
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.299    11.204 r  datapath_1/ram1/vga[11]_i_22/O
                         net (fo=1, routed)           0.792    11.996    datapath_1/ram1/vga[11]_i_22_n_1
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.120 r  datapath_1/ram1/vga[11]_i_6/O
                         net (fo=2, routed)           0.831    12.952    VGA_shell1/vga_display1/x_counter_reg[5]_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.076 r  VGA_shell1/vga_display1/vga[3]_i_1/O
                         net (fo=4, routed)           2.451    15.527    VGA_shell1/vga_display1/vga[3]_i_1_n_1
    SLICE_X88Y133        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.683    17.068    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          1.592    16.979    VGA_shell1/vga_display1/clk_out1
    SLICE_X88Y133        FDRE                                         r  VGA_shell1/vga_display1/vga_reg[3]_lopt_replica/C
                         clock pessimism             -0.001    16.978    
                         clock uncertainty           -0.132    16.846    
    SLICE_X88Y133        FDRE (Setup_fdre_C_D)       -0.045    16.801    VGA_shell1/vga_display1/vga_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                         -15.527    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.779%)  route 0.130ns (41.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.568     0.570    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     0.711 f  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[11]/Q
                         net (fo=4, routed)           0.130     0.841    VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg_n_1_[11]
    SLICE_X33Y93         LUT5 (Prop_lut5_I2_O)        0.045     0.886 r  VGA_shell1/vga_display1/vga_sync_generator/in_display_area_i_1/O
                         net (fo=1, routed)           0.000     0.886    VGA_shell1/vga_display1/vga_sync_generator/in_display_area0
    SLICE_X33Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.840     0.842    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X33Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg/C
                         clock pessimism             -0.234     0.608    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.092     0.700    VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.636%)  route 0.161ns (46.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.569     0.571    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X32Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.161     0.872    VGA_shell1/vga_display1/vga_sync_generator/y_counter[5]
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.917 r  VGA_shell1/vga_display1/vga_sync_generator/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.917    VGA_shell1/vga_display1/vga_sync_generator/v_sync_i_1_n_1
    SLICE_X32Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.840     0.842    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X32Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/v_sync_reg/C
                         clock pessimism             -0.255     0.587    
    SLICE_X32Y94         FDRE (Hold_fdre_C_D)         0.091     0.678    VGA_shell1/vga_display1/vga_sync_generator/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.246ns (62.951%)  route 0.145ns (37.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.568     0.570    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X34Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.148     0.718 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[7]/Q
                         net (fo=6, routed)           0.145     0.862    VGA_shell1/vga_display1/vga_sync_generator/y_counter[7]
    SLICE_X34Y93         LUT6 (Prop_lut6_I1_O)        0.098     0.960 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.960    VGA_shell1/vga_display1/vga_sync_generator/y_counter[10]_i_2_n_1
    SLICE_X34Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.839     0.841    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X34Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]/C
                         clock pessimism             -0.255     0.586    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.120     0.706    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.173%)  route 0.200ns (51.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.568     0.570    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[6]/Q
                         net (fo=10, routed)          0.200     0.911    VGA_shell1/vga_display1/vga_sync_generator/x_counter[6]
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.956 r  VGA_shell1/vga_display1/vga_sync_generator/h_sync_i_1/O
                         net (fo=1, routed)           0.000     0.956    VGA_shell1/vga_display1/vga_sync_generator/p_0_in
    SLICE_X33Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.840     0.842    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X33Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg/C
                         clock pessimism             -0.234     0.608    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     0.699    VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.567     0.569    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y91         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     0.710 f  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     0.890    VGA_shell1/vga_display1/vga_sync_generator/x_counter[0]
    SLICE_X35Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.935 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.935    VGA_shell1/vga_display1/vga_sync_generator/x_counter_1[0]
    SLICE_X35Y91         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.838     0.840    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y91         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/C
                         clock pessimism             -0.271     0.569    
    SLICE_X35Y91         FDRE (Hold_fdre_C_D)         0.091     0.660    VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.707%)  route 0.209ns (50.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.568     0.570    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X34Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/Q
                         net (fo=8, routed)           0.209     0.943    VGA_shell1/vga_display1/vga_sync_generator/y_counter[6]
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.043     0.986 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.986    VGA_shell1/vga_display1/vga_sync_generator/y_counter[7]_i_1_n_1
    SLICE_X34Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.839     0.841    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X34Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[7]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.131     0.701    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.707%)  route 0.209ns (50.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.568     0.570    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X34Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[6]/Q
                         net (fo=8, routed)           0.209     0.943    VGA_shell1/vga_display1/vga_sync_generator/y_counter[6]
    SLICE_X34Y94         LUT5 (Prop_lut5_I2_O)        0.043     0.986 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.986    VGA_shell1/vga_display1/vga_sync_generator/y_counter[9]_i_1_n_1
    SLICE_X34Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.839     0.841    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X34Y94         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.131     0.701    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.829%)  route 0.152ns (40.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.569     0.571    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X32Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.128     0.699 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/Q
                         net (fo=4, routed)           0.152     0.850    VGA_shell1/vga_display1/vga_sync_generator/y_counter[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I4_O)        0.098     0.948 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.948    VGA_shell1/vga_display1/vga_sync_generator/y_counter[5]_i_1_n_1
    SLICE_X32Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.840     0.842    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X32Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.092     0.663    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.190ns (47.835%)  route 0.207ns (52.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.569     0.571    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X32Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[3]/Q
                         net (fo=6, routed)           0.207     0.919    VGA_shell1/vga_display1/vga_sync_generator/y_counter[3]
    SLICE_X32Y93         LUT5 (Prop_lut5_I3_O)        0.049     0.968 r  VGA_shell1/vga_display1/vga_sync_generator/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.968    VGA_shell1/vga_display1/vga_sync_generator/y_counter[4]_i_1_n_1
    SLICE_X32Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.840     0.842    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X32Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]/C
                         clock pessimism             -0.271     0.571    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.107     0.678    VGA_shell1/vga_display1/vga_sync_generator/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.249ns (61.875%)  route 0.153ns (38.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.624     0.624    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.568     0.570    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[8]/Q
                         net (fo=8, routed)           0.153     0.864    VGA_shell1/vga_display1/vga_sync_generator/x_counter[8]
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.972 r  VGA_shell1/vga_display1/vga_sync_generator/x_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.972    VGA_shell1/vga_display1/vga_sync_generator/data0[8]
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.898     0.898    VGA_shell1/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_shell1/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_shell1/clk_wiz/inst/clkout1_buf/O
                         net (fo=38, routed)          0.839     0.841    VGA_shell1/vga_display1/vga_sync_generator/clk_out1
    SLICE_X35Y93         FDRE                                         r  VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[8]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.105     0.675    VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    VGA_shell1/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y141    VGA_shell1/vga_display1/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y137    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y141    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y146    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y143    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y145    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y143    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_6/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X88Y145    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_7/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y133    VGA_shell1/vga_display1/vga_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y133    VGA_shell1/vga_display1/vga_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y134    VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y134    VGA_shell1/vga_display1/vga_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y93     VGA_shell1/vga_display1/vga_sync_generator/h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y93     VGA_shell1/vga_display1/vga_sync_generator/in_display_area_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y94     VGA_shell1/vga_display1/vga_sync_generator/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y91     VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y91     VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y94     VGA_shell1/vga_display1/vga_sync_generator/x_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y141    VGA_shell1/vga_display1/vga_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y141    VGA_shell1/vga_display1/vga_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y137    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y137    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y141    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y141    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y146    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y146    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y143    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X88Y143    VGA_shell1/vga_display1/vga_reg[11]_lopt_replica_4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    VGA_shell1/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  VGA_shell1/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.952ns (19.687%)  route 3.884ns (80.313%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960    10.079    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[24]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y94         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.952ns (19.687%)  route 3.884ns (80.313%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960    10.079    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[25]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y94         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.952ns (19.687%)  route 3.884ns (80.313%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960    10.079    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[26]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y94         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.952ns (19.687%)  route 3.884ns (80.313%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.960    10.079    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y94         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[27]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y94         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.952ns (20.267%)  route 3.745ns (79.733%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.941    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[20]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y93         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.952ns (20.267%)  route 3.745ns (79.733%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.941    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[21]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y93         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.952ns (20.267%)  route 3.745ns (79.733%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.941    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[22]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y93         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 datapath_1/FPGADigit1/div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/FPGADigit1/div/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.952ns (20.267%)  route 3.745ns (79.733%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.641     5.244    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y92         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  datapath_1/FPGADigit1/div/counter_reg[19]/Q
                         net (fo=2, routed)           0.810     6.510    datapath_1/FPGADigit1/div/counter_reg[19]
    SLICE_X28Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.634 f  datapath_1/FPGADigit1/div/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.444     7.078    datapath_1/FPGADigit1/div/counter[0]_i_9__0_n_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.202 r  datapath_1/FPGADigit1/div/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.559     7.761    datapath_1/FPGADigit1/div/counter[0]_i_8__0_n_1
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.885 f  datapath_1/FPGADigit1/div/counter[0]_i_5__0/O
                         net (fo=2, routed)           1.111     8.995    datapath_1/FPGADigit1/div/counter[0]_i_5__0_n_1
    SLICE_X28Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  datapath_1/FPGADigit1/div/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.941    datapath_1/FPGADigit1/div/clear
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.521    14.944    datapath_1/FPGADigit1/div/clk
    SLICE_X29Y93         FDRE                                         r  datapath_1/FPGADigit1/div/counter_reg[23]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y93         FDRE (Setup_fdre_C_R)       -0.429    14.755    datapath_1/FPGADigit1/div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 datapath_1/divider2/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.890ns (20.069%)  route 3.545ns (79.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.236    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  datapath_1/divider2/counter_reg[17]/Q
                         net (fo=3, routed)           1.060     6.813    datapath_1/divider2/counter_reg[17]
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.937 r  datapath_1/divider2/counter[0]_i_8/O
                         net (fo=1, routed)           0.645     7.583    datapath_1/divider2/counter[0]_i_8_n_1
    SLICE_X51Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.707 r  datapath_1/divider2/counter[0]_i_5/O
                         net (fo=1, routed)           0.809     8.515    datapath_1/divider2/counter[0]_i_5_n_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  datapath_1/divider2/counter[0]_i_1/O
                         net (fo=33, routed)          1.031     9.670    datapath_1/divider2/clear
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.496    14.918    datapath_1/divider2/clk
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[20]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    14.539    datapath_1/divider2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 datapath_1/divider2/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.890ns (20.069%)  route 3.545ns (79.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.633     5.236    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  datapath_1/divider2/counter_reg[17]/Q
                         net (fo=3, routed)           1.060     6.813    datapath_1/divider2/counter_reg[17]
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.937 r  datapath_1/divider2/counter[0]_i_8/O
                         net (fo=1, routed)           0.645     7.583    datapath_1/divider2/counter[0]_i_8_n_1
    SLICE_X51Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.707 r  datapath_1/divider2/counter[0]_i_5/O
                         net (fo=1, routed)           0.809     8.515    datapath_1/divider2/counter[0]_i_5_n_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  datapath_1/divider2/counter[0]_i_1/O
                         net (fo=33, routed)          1.031     9.670    datapath_1/divider2/clear
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.496    14.918    datapath_1/divider2/clk
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[21]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_R)       -0.524    14.539    datapath_1/divider2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.373ns (73.097%)  route 0.137ns (26.903%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.996 r  datapath_1/divider2/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    datapath_1/divider2/counter_reg[20]_i_1_n_8
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.386ns (73.765%)  route 0.137ns (26.235%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.009 r  datapath_1/divider2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    datapath_1/divider2/counter_reg[20]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.409ns (74.870%)  route 0.137ns (25.130%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.032 r  datapath_1/divider2/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    datapath_1/divider2/counter_reg[20]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.411ns (74.962%)  route 0.137ns (25.038%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.034 r  datapath_1/divider2/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    datapath_1/divider2/counter_reg[20]_i_1_n_5
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y100        FDRE                                         r  datapath_1/divider2/counter_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.413ns (75.053%)  route 0.137ns (24.947%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  datapath_1/divider2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    datapath_1/divider2/counter_reg[20]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.036 r  datapath_1/divider2/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    datapath_1/divider2/counter_reg[24]_i_1_n_8
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.426ns (75.628%)  route 0.137ns (24.372%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  datapath_1/divider2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    datapath_1/divider2/counter_reg[20]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.049 r  datapath_1/divider2/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    datapath_1/divider2/counter_reg[24]_i_1_n_6
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.449ns (76.584%)  route 0.137ns (23.416%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  datapath_1/divider2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    datapath_1/divider2/counter_reg[20]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.072 r  datapath_1/divider2/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.072    datapath_1/divider2/counter_reg[24]_i_1_n_7
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.451ns (76.664%)  route 0.137ns (23.336%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  datapath_1/divider2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    datapath_1/divider2/counter_reg[20]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.074 r  datapath_1/divider2/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    datapath_1/divider2/counter_reg[24]_i_1_n_5
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y101        FDRE                                         r  datapath_1/divider2/counter_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.453ns (76.743%)  route 0.137ns (23.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  datapath_1/divider2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    datapath_1/divider2/counter_reg[20]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.023 r  datapath_1/divider2/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    datapath_1/divider2/counter_reg[24]_i_1_n_1
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.076 r  datapath_1/divider2/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.076    datapath_1/divider2/counter_reg[28]_i_1_n_8
    SLICE_X50Y102        FDRE                                         r  datapath_1/divider2/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y102        FDRE                                         r  datapath_1/divider2/counter_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 datapath_1/divider2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath_1/divider2/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.466ns (77.244%)  route 0.137ns (22.756%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    datapath_1/divider2/clk
    SLICE_X50Y99         FDRE                                         r  datapath_1/divider2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  datapath_1/divider2/counter_reg[18]/Q
                         net (fo=3, routed)           0.137     1.786    datapath_1/divider2/counter_reg[18]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  datapath_1/divider2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    datapath_1/divider2/counter_reg[16]_i_1_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  datapath_1/divider2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    datapath_1/divider2/counter_reg[20]_i_1_n_1
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.023 r  datapath_1/divider2/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    datapath_1/divider2/counter_reg[24]_i_1_n_1
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.089 r  datapath_1/divider2/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.089    datapath_1/divider2/counter_reg[28]_i_1_n_6
    SLICE_X50Y102        FDRE                                         r  datapath_1/divider2/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    datapath_1/divider2/clk
    SLICE_X50Y102        FDRE                                         r  datapath_1/divider2/counter_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     1.883    datapath_1/divider2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y89    datapath_1/FPGADigit1/div/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y88    datapath_1/FPGADigit1/div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y92    datapath_1/FPGADigit1/div/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    datapath_1/FPGADigit1/div/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    datapath_1/FPGADigit1/div/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    datapath_1/FPGADigit1/div/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y92    datapath_1/FPGADigit1/div/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y89    datapath_1/FPGADigit1/div/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y89    datapath_1/FPGADigit1/div/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y88    datapath_1/FPGADigit1/div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y88    datapath_1/FPGADigit1/div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y90    datapath_1/FPGADigit1/div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y91    datapath_1/FPGADigit1/div/counter_reg[12]/C



