ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"QuaternionMathFunctions.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.arm_quaternion_norm_f32,"ax",%progbits
  20              		.align	1
  21              		.global	arm_quaternion_norm_f32
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	arm_quaternion_norm_f32:
  27              	.LVL0:
  28              	.LFB119:
  29              		.file 1 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * Title:        arm_quaternion_norm_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * Description:  Floating-point quaternion Norm
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** #include "dsp/quaternion_math_functions.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 2


  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @ingroup groupQuaternionMath
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @defgroup QuatNorm Quaternion Norm
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   Compute the norm of a quaternion.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @addtogroup QuatNorm
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @{
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  */
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** /**
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @brief         Floating-point quaternion Norm.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @param[in]     pInputQuaternions       points to the input vector of quaternions
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @param[out]    pNorms                  points to the output vector of norms
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @param[in]     nbQuaternions           number of quaternions in the input vector
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   @return        none
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****  */
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** #include "arm_helium_utils.h"
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** void arm_quaternion_norm_f32(const float32_t *pInputQuaternions, 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   float32_t *pNorms,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   uint32_t nbQuaternions)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   f32x4_t vec1;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   float32_t squaredSum;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   for(uint32_t i=0; i < nbQuaternions; i++)
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   {
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****        vec1 = vld1q(pInputQuaternions);
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****        vec1 = vmulq(vec1,vec1);
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****        squaredSum = vecAddAcrossF32Mve(vec1);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****        arm_sqrt_f32(squaredSum,pNorms);
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****        pInputQuaternions+= 4;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****        pNorms ++;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   }
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** #else
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** void arm_quaternion_norm_f32(const float32_t *pInputQuaternions, 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   float32_t *pNorms,
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****   uint32_t nbQuaternions)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** {
  30              		.loc 1 85 1 view -0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 3


  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 85 1 is_stmt 0 view .LVU1
  35 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 4, -24
  39              		.cfi_offset 5, -20
  40              		.cfi_offset 6, -16
  41              		.cfi_offset 7, -12
  42              		.cfi_offset 8, -8
  43              		.cfi_offset 14, -4
  44 0004 8046     		mov	r8, r0
  45 0006 0F46     		mov	r7, r1
  46 0008 1646     		mov	r6, r2
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    float32_t temp;
  47              		.loc 1 86 4 is_stmt 1 view .LVU2
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
  48              		.loc 1 88 4 view .LVU3
  49              	.LBB2:
  50              		.loc 1 88 8 view .LVU4
  51              	.LVL1:
  52              		.loc 1 88 17 is_stmt 0 view .LVU5
  53 000a 0024     		movs	r4, #0
  54              		.loc 1 88 4 view .LVU6
  55 000c 1EE0     		b	.L2
  56              	.LVL2:
  57              	.L3:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****       temp = SQ(pInputQuaternions[4 * i + 0]) +
  58              		.loc 1 90 7 is_stmt 1 discriminator 3 view .LVU7
  59              		.loc 1 90 14 is_stmt 0 discriminator 3 view .LVU8
  60 000e 08EB0413 		add	r3, r8, r4, lsl #4
  61 0012 93ED000A 		vldr.32	s0, [r3]
  62 0016 20EE000A 		vmul.f32	s0, s0, s0
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
  63              		.loc 1 91 14 discriminator 3 view .LVU9
  64 001a D3ED017A 		vldr.32	s15, [r3, #4]
  65 001e 67EEA77A 		vmul.f32	s15, s15, s15
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
  66              		.loc 1 90 47 discriminator 3 view .LVU10
  67 0022 30EE270A 		vadd.f32	s0, s0, s15
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****              SQ(pInputQuaternions[4 * i + 2]) +
  68              		.loc 1 92 14 discriminator 3 view .LVU11
  69 0026 D3ED027A 		vldr.32	s15, [r3, #8]
  70 002a 67EEA77A 		vmul.f32	s15, s15, s15
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
  71              		.loc 1 91 47 discriminator 3 view .LVU12
  72 002e 30EE270A 		vadd.f32	s0, s0, s15
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****              SQ(pInputQuaternions[4 * i + 3]);
  73              		.loc 1 93 14 discriminator 3 view .LVU13
  74 0032 D3ED037A 		vldr.32	s15, [r3, #12]
  75 0036 67EEA77A 		vmul.f32	s15, s15, s15
  76              	.LVL3:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****       pNorms[i] = sqrtf(temp);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 4


  77              		.loc 1 94 7 is_stmt 1 discriminator 3 view .LVU14
  78              		.loc 1 94 13 is_stmt 0 discriminator 3 view .LVU15
  79 003a 07EB8405 		add	r5, r7, r4, lsl #2
  80              		.loc 1 94 19 discriminator 3 view .LVU16
  81 003e 30EE270A 		vadd.f32	s0, s0, s15
  82              	.LVL4:
  83              		.loc 1 94 19 discriminator 3 view .LVU17
  84 0042 FFF7FEFF 		bl	sqrtf
  85              	.LVL5:
  86              		.loc 1 94 17 discriminator 3 view .LVU18
  87 0046 85ED000A 		vstr.32	s0, [r5]
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    {
  88              		.loc 1 88 41 is_stmt 1 discriminator 3 view .LVU19
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    {
  89              		.loc 1 88 42 is_stmt 0 discriminator 3 view .LVU20
  90 004a 0134     		adds	r4, r4, #1
  91              	.LVL6:
  92              	.L2:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    {
  93              		.loc 1 88 22 is_stmt 1 discriminator 1 view .LVU21
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    {
  94              		.loc 1 88 4 is_stmt 0 discriminator 1 view .LVU22
  95 004c B442     		cmp	r4, r6
  96 004e DED3     		bcc	.L3
  97              	.LBE2:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c ****    }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_norm_f32.c **** }
  98              		.loc 1 96 1 view .LVU23
  99 0050 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 100              		.loc 1 96 1 view .LVU24
 101              		.cfi_endproc
 102              	.LFE119:
 104              		.section	.text.arm_quaternion_inverse_f32,"ax",%progbits
 105              		.align	1
 106              		.global	arm_quaternion_inverse_f32
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	arm_quaternion_inverse_f32:
 112              	.LVL7:
 113              	.LFB120:
 114              		.file 2 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * Title:        arm_quaternion_inverse_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * Description:  Floating-point quaternion inverse
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 5


  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** #include "dsp/quaternion_math_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @ingroup groupQuaternionMath
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @defgroup QuatInverse Quaternion Inverse
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   Compute the inverse of a quaternion.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @addtogroup QuatInverse
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @{
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  */
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** /**
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @brief         Floating-point quaternion inverse.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @param[in]     pInputQuaternions            points to the input vector of quaternions
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @param[out]    pInverseQuaternions          points to the output vector of inverse quaternions
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @param[in]     nbQuaternions                number of quaternions in each vector
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   @return        none
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****  */
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** #include "arm_helium_utils.h"
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** void arm_quaternion_inverse_f32(const float32_t *pInputQuaternions, 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   float32_t *pInverseQuaternions,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   uint32_t nbQuaternions)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    f32x4_t vec1,vec2;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    float32_t squaredSum;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    {
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****      
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       vec1 = vld1q(pInputQuaternions);
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       vec2 = vmulq(vec1,vec1);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       squaredSum = vecAddAcrossF32Mve(vec2);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 6


  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       vec1 = vmulq_n_f32(vec1, 1.0f / squaredSum);
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       vec1 = vsetq_lane_f32(-vgetq_lane(vec1, 0),vec1,0);
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       vec1 = vnegq_f32(vec1);
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       vst1q(pInverseQuaternions, vec1);
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       pInputQuaternions   += 4;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       pInverseQuaternions += 4;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    }
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** }
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** #else
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** void arm_quaternion_inverse_f32(const float32_t *pInputQuaternions, 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   float32_t *pInverseQuaternions,
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****   uint32_t nbQuaternions)
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** {
 115              		.loc 2 92 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    float32_t temp;
 119              		.loc 2 93 4 view .LVU26
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
 120              		.loc 2 95 4 view .LVU27
 121              	.LBB3:
 122              		.loc 2 95 8 view .LVU28
 123              		.loc 2 95 17 is_stmt 0 view .LVU29
 124 0000 4FF0000C 		mov	ip, #0
 125              	.LVL8:
 126              		.loc 2 95 22 is_stmt 1 view .LVU30
 127              		.loc 2 95 4 is_stmt 0 view .LVU31
 128 0004 9445     		cmp	ip, r2
 129 0006 4BD2     		bcs	.L11
 130              	.LBE3:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    float32_t temp;
 131              		.loc 2 92 1 view .LVU32
 132 0008 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 133              	.LCFI1:
 134              		.cfi_def_cfa_offset 24
 135              		.cfi_offset 4, -24
 136              		.cfi_offset 5, -20
 137              		.cfi_offset 6, -16
 138              		.cfi_offset 7, -12
 139              		.cfi_offset 8, -8
 140              		.cfi_offset 14, -4
 141              	.L7:
 142              	.LBB4:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       temp = SQ(pInputQuaternions[4 * i + 0]) +
 143              		.loc 2 98 7 is_stmt 1 discriminator 3 view .LVU33
 144              		.loc 2 98 14 is_stmt 0 discriminator 3 view .LVU34
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 7


 145 000c 4FEA0C13 		lsl	r3, ip, #4
 146 0010 00EB0C14 		add	r4, r0, ip, lsl #4
 147 0014 D4ED006A 		vldr.32	s13, [r4]
 148 0018 66EEA67A 		vmul.f32	s15, s13, s13
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
 149              		.loc 2 99 14 discriminator 3 view .LVU35
 150 001c 1D1D     		adds	r5, r3, #4
 151 001e 00EB0508 		add	r8, r0, r5
 152 0022 98ED007A 		vldr.32	s14, [r8]
 153 0026 27EE077A 		vmul.f32	s14, s14, s14
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
 154              		.loc 2 98 47 discriminator 3 view .LVU36
 155 002a 77EE877A 		vadd.f32	s15, s15, s14
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****              SQ(pInputQuaternions[4 * i + 2]) +
 156              		.loc 2 100 14 discriminator 3 view .LVU37
 157 002e 03F10804 		add	r4, r3, #8
 158 0032 0719     		adds	r7, r0, r4
 159 0034 97ED007A 		vldr.32	s14, [r7]
 160 0038 27EE077A 		vmul.f32	s14, s14, s14
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
 161              		.loc 2 99 47 discriminator 3 view .LVU38
 162 003c 77EE877A 		vadd.f32	s15, s15, s14
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****              SQ(pInputQuaternions[4 * i + 3]);
 163              		.loc 2 101 14 discriminator 3 view .LVU39
 164 0040 03F10C0E 		add	lr, r3, #12
 165 0044 00EB0E06 		add	r6, r0, lr
 166 0048 96ED007A 		vldr.32	s14, [r6]
 167 004c 27EE077A 		vmul.f32	s14, s14, s14
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
 168              		.loc 2 98 12 discriminator 3 view .LVU40
 169 0050 77EE877A 		vadd.f32	s15, s15, s14
 170              	.LVL9:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       pInverseQuaternions[4 * i + 0] = pInputQuaternions[4 * i + 0] / temp;
 171              		.loc 2 103 7 is_stmt 1 discriminator 3 view .LVU41
 172              		.loc 2 103 26 is_stmt 0 discriminator 3 view .LVU42
 173 0054 0B44     		add	r3, r3, r1
 174              		.loc 2 103 69 discriminator 3 view .LVU43
 175 0056 86EEA77A 		vdiv.f32	s14, s13, s15
 176              		.loc 2 103 38 discriminator 3 view .LVU44
 177 005a 83ED007A 		vstr.32	s14, [r3]
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       pInverseQuaternions[4 * i + 1] = -pInputQuaternions[4 * i + 1] / temp;
 178              		.loc 2 104 7 is_stmt 1 discriminator 3 view .LVU45
 179              		.loc 2 104 58 is_stmt 0 discriminator 3 view .LVU46
 180 005e 98ED007A 		vldr.32	s14, [r8]
 181              		.loc 2 104 40 discriminator 3 view .LVU47
 182 0062 B1EE477A 		vneg.f32	s14, s14
 183              		.loc 2 104 26 discriminator 3 view .LVU48
 184 0066 0D44     		add	r5, r5, r1
 185              		.loc 2 104 70 discriminator 3 view .LVU49
 186 0068 C7EE276A 		vdiv.f32	s13, s14, s15
 187              		.loc 2 104 38 discriminator 3 view .LVU50
 188 006c C5ED006A 		vstr.32	s13, [r5]
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       pInverseQuaternions[4 * i + 2] = -pInputQuaternions[4 * i + 2] / temp;
 189              		.loc 2 105 7 is_stmt 1 discriminator 3 view .LVU51
 190              		.loc 2 105 58 is_stmt 0 discriminator 3 view .LVU52
 191 0070 97ED007A 		vldr.32	s14, [r7]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 8


 192              		.loc 2 105 40 discriminator 3 view .LVU53
 193 0074 B1EE477A 		vneg.f32	s14, s14
 194              		.loc 2 105 26 discriminator 3 view .LVU54
 195 0078 0C44     		add	r4, r4, r1
 196              		.loc 2 105 70 discriminator 3 view .LVU55
 197 007a C7EE276A 		vdiv.f32	s13, s14, s15
 198              		.loc 2 105 38 discriminator 3 view .LVU56
 199 007e C4ED006A 		vstr.32	s13, [r4]
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****       pInverseQuaternions[4 * i + 3] = -pInputQuaternions[4 * i + 3] / temp;
 200              		.loc 2 106 7 is_stmt 1 discriminator 3 view .LVU57
 201              		.loc 2 106 58 is_stmt 0 discriminator 3 view .LVU58
 202 0082 96ED007A 		vldr.32	s14, [r6]
 203              		.loc 2 106 40 discriminator 3 view .LVU59
 204 0086 B1EE477A 		vneg.f32	s14, s14
 205              		.loc 2 106 26 discriminator 3 view .LVU60
 206 008a 8E44     		add	lr, lr, r1
 207              		.loc 2 106 70 discriminator 3 view .LVU61
 208 008c C7EE276A 		vdiv.f32	s13, s14, s15
 209              		.loc 2 106 38 discriminator 3 view .LVU62
 210 0090 CEED006A 		vstr.32	s13, [lr]
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    {
 211              		.loc 2 95 41 is_stmt 1 discriminator 3 view .LVU63
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    {
 212              		.loc 2 95 42 is_stmt 0 discriminator 3 view .LVU64
 213 0094 0CF1010C 		add	ip, ip, #1
 214              	.LVL10:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    {
 215              		.loc 2 95 22 is_stmt 1 discriminator 3 view .LVU65
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    {
 216              		.loc 2 95 4 is_stmt 0 discriminator 3 view .LVU66
 217 0098 9445     		cmp	ip, r2
 218 009a B7D3     		bcc	.L7
 219              	.LBE4:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c ****    }
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_inverse_f32.c **** }
 220              		.loc 2 108 1 view .LVU67
 221 009c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 222              	.LVL11:
 223              	.L11:
 224              	.LCFI2:
 225              		.cfi_def_cfa_offset 0
 226              		.cfi_restore 4
 227              		.cfi_restore 5
 228              		.cfi_restore 6
 229              		.cfi_restore 7
 230              		.cfi_restore 8
 231              		.cfi_restore 14
 232              		.loc 2 108 1 view .LVU68
 233 00a0 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE120:
 237              		.section	.text.arm_quaternion_conjugate_f32,"ax",%progbits
 238              		.align	1
 239              		.global	arm_quaternion_conjugate_f32
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 9


 244              	arm_quaternion_conjugate_f32:
 245              	.LVL12:
 246              	.LFB121:
 247              		.file 3 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * Title:        arm_quaternion_conjugate_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * Description:  Floating-point quaternion conjugate
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** #include "dsp/quaternion_math_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @ingroup groupQuaternionMath
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @defgroup QuatConjugate Quaternion Conjugate
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   Compute the conjugate of a quaternion.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @addtogroup QuatConjugate
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @{
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  */
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** /**
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @brief         Floating-point quaternion conjugates.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @param[in]     pInputQuaternions            points to the input vector of quaternions
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @param[out]    pConjugateQuaternions        points to the output vector of conjugate quaternions
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @param[in]     nbQuaternions                number of quaternions in each vector
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****   @return        none
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 10


  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** #include "arm_helium_utils.h"
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** void arm_quaternion_conjugate_f32(const float32_t *pInputQuaternions, 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****     float32_t *pConjugateQuaternions, 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****     uint32_t nbQuaternions)
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** {
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    f32x4_t vec1;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    {
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       vec1 = vld1q(pInputQuaternions);
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       vec1 = vsetq_lane_f32(-vgetq_lane(vec1, 0),vec1,0);
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       vec1 = vnegq_f32(vec1);
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       vst1q(pConjugateQuaternions, vec1);
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       pInputQuaternions   += 4;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       pConjugateQuaternions += 4;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    }
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** #else
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** void arm_quaternion_conjugate_f32(const float32_t *pInputQuaternions, 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****     float32_t *pConjugateQuaternions, 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****     uint32_t nbQuaternions)
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** {
 248              		.loc 3 83 1 is_stmt 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
 252              		.loc 3 84 4 view .LVU70
 253              	.LBB5:
 254              		.loc 3 84 8 view .LVU71
 255              		.loc 3 84 17 is_stmt 0 view .LVU72
 256 0000 4FF0000C 		mov	ip, #0
 257              	.LVL13:
 258              		.loc 3 84 22 is_stmt 1 view .LVU73
 259              		.loc 3 84 4 is_stmt 0 view .LVU74
 260 0004 9445     		cmp	ip, r2
 261 0006 2FD2     		bcs	.L18
 262              	.LBE5:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
 263              		.loc 3 83 1 view .LVU75
 264 0008 10B5     		push	{r4, lr}
 265              	.LCFI3:
 266              		.cfi_def_cfa_offset 8
 267              		.cfi_offset 4, -8
 268              		.cfi_offset 14, -4
 269              	.L14:
 270              	.LBB6:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 11


  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       pConjugateQuaternions[4 * i + 0] = pInputQuaternions[4 * i + 0];
 271              		.loc 3 87 7 is_stmt 1 discriminator 3 view .LVU76
 272              		.loc 3 87 59 is_stmt 0 discriminator 3 view .LVU77
 273 000a 4FEA0C13 		lsl	r3, ip, #4
 274              		.loc 3 87 28 discriminator 3 view .LVU78
 275 000e 01EB0C14 		add	r4, r1, ip, lsl #4
 276              		.loc 3 87 59 discriminator 3 view .LVU79
 277 0012 00EB0C1E 		add	lr, r0, ip, lsl #4
 278 0016 DEF800E0 		ldr	lr, [lr]	@ float
 279              		.loc 3 87 40 discriminator 3 view .LVU80
 280 001a C4F800E0 		str	lr, [r4]	@ float
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       pConjugateQuaternions[4 * i + 1] = -pInputQuaternions[4 * i + 1];
 281              		.loc 3 88 7 is_stmt 1 discriminator 3 view .LVU81
 282              		.loc 3 88 60 is_stmt 0 discriminator 3 view .LVU82
 283 001e 03F1040E 		add	lr, r3, #4
 284 0022 00EB0E04 		add	r4, r0, lr
 285 0026 D4ED007A 		vldr.32	s15, [r4]
 286              		.loc 3 88 28 discriminator 3 view .LVU83
 287 002a 8E44     		add	lr, lr, r1
 288              		.loc 3 88 42 discriminator 3 view .LVU84
 289 002c F1EE677A 		vneg.f32	s15, s15
 290              		.loc 3 88 40 discriminator 3 view .LVU85
 291 0030 CEED007A 		vstr.32	s15, [lr]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       pConjugateQuaternions[4 * i + 2] = -pInputQuaternions[4 * i + 2];
 292              		.loc 3 89 7 is_stmt 1 discriminator 3 view .LVU86
 293              		.loc 3 89 60 is_stmt 0 discriminator 3 view .LVU87
 294 0034 03F1080E 		add	lr, r3, #8
 295 0038 00EB0E04 		add	r4, r0, lr
 296 003c D4ED007A 		vldr.32	s15, [r4]
 297              		.loc 3 89 28 discriminator 3 view .LVU88
 298 0040 8E44     		add	lr, lr, r1
 299              		.loc 3 89 42 discriminator 3 view .LVU89
 300 0042 F1EE677A 		vneg.f32	s15, s15
 301              		.loc 3 89 40 discriminator 3 view .LVU90
 302 0046 CEED007A 		vstr.32	s15, [lr]
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****       pConjugateQuaternions[4 * i + 3] = -pInputQuaternions[4 * i + 3];
 303              		.loc 3 90 7 is_stmt 1 discriminator 3 view .LVU91
 304              		.loc 3 90 60 is_stmt 0 discriminator 3 view .LVU92
 305 004a 0C33     		adds	r3, r3, #12
 306 004c 00EB030E 		add	lr, r0, r3
 307 0050 DEED007A 		vldr.32	s15, [lr]
 308              		.loc 3 90 28 discriminator 3 view .LVU93
 309 0054 0B44     		add	r3, r3, r1
 310              		.loc 3 90 42 discriminator 3 view .LVU94
 311 0056 F1EE677A 		vneg.f32	s15, s15
 312              		.loc 3 90 40 discriminator 3 view .LVU95
 313 005a C3ED007A 		vstr.32	s15, [r3]
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    {
 314              		.loc 3 84 41 is_stmt 1 discriminator 3 view .LVU96
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    {
 315              		.loc 3 84 42 is_stmt 0 discriminator 3 view .LVU97
 316 005e 0CF1010C 		add	ip, ip, #1
 317              	.LVL14:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    {
 318              		.loc 3 84 22 is_stmt 1 discriminator 3 view .LVU98
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    {
 319              		.loc 3 84 4 is_stmt 0 discriminator 3 view .LVU99
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 12


 320 0062 9445     		cmp	ip, r2
 321 0064 D1D3     		bcc	.L14
 322              	.LBE6:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c ****    }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_conjugate_f32.c **** }
 323              		.loc 3 92 1 view .LVU100
 324 0066 10BD     		pop	{r4, pc}
 325              	.L18:
 326              	.LCFI4:
 327              		.cfi_def_cfa_offset 0
 328              		.cfi_restore 4
 329              		.cfi_restore 14
 330              		.loc 3 92 1 view .LVU101
 331 0068 7047     		bx	lr
 332              		.cfi_endproc
 333              	.LFE121:
 335              		.section	.text.arm_quaternion_normalize_f32,"ax",%progbits
 336              		.align	1
 337              		.global	arm_quaternion_normalize_f32
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	arm_quaternion_normalize_f32:
 343              	.LVL15:
 344              	.LFB122:
 345              		.file 4 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * Title:        arm_quaternion_normalize_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * Description:  Floating-point quaternion normalization
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** #include "dsp/quaternion_math_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 13


  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @ingroup groupQuaternionMath
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @defgroup QuatNormalized Quaternion normalization
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   Compute a normalized quaternion.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @addtogroup QuatNormalized
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @{
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  */
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** /**
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @brief         Floating-point normalization of quaternions.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @param[in]     pInputQuaternions            points to the input vector of quaternions
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @param[out]    pNormalizedQuaternions       points to the output vector of normalized quaternions
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @param[in]     nbQuaternions                number of quaternions in each vector
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****   @return        none
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****  */
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** #include "arm_helium_utils.h"
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** void arm_quaternion_normalize_f32(const float32_t *pInputQuaternions, 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****     float32_t *pNormalizedQuaternions, 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****     uint32_t nbQuaternions)
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** {
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    f32x4_t vec1,vec2;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    float32_t squaredSum,norm;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    {
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       vec1 = vld1q(pInputQuaternions);
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       vec2 = vmulq(vec1,vec1);
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       squaredSum = vecAddAcrossF32Mve(vec2);
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       arm_sqrt_f32(squaredSum,&norm);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       vec1 = vmulq_n_f32(vec1, 1.0f / norm);
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       vst1q(pNormalizedQuaternions, vec1);
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       pInputQuaternions += 4;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       pNormalizedQuaternions += 4;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** #else
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** void arm_quaternion_normalize_f32(const float32_t *pInputQuaternions, 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****     float32_t *pNormalizedQuaternions, 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****     uint32_t nbQuaternions)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** {
 346              		.loc 4 85 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 14


 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		.loc 4 85 1 is_stmt 0 view .LVU103
 351 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 352              	.LCFI5:
 353              		.cfi_def_cfa_offset 36
 354              		.cfi_offset 4, -36
 355              		.cfi_offset 5, -32
 356              		.cfi_offset 6, -28
 357              		.cfi_offset 7, -24
 358              		.cfi_offset 8, -20
 359              		.cfi_offset 9, -16
 360              		.cfi_offset 10, -12
 361              		.cfi_offset 11, -8
 362              		.cfi_offset 14, -4
 363 0004 85B0     		sub	sp, sp, #20
 364              	.LCFI6:
 365              		.cfi_def_cfa_offset 56
 366 0006 0746     		mov	r7, r0
 367 0008 0E46     		mov	r6, r1
 368 000a 0392     		str	r2, [sp, #12]
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    float32_t temp;
 369              		.loc 4 86 4 is_stmt 1 view .LVU104
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
 370              		.loc 4 88 4 view .LVU105
 371              	.LBB7:
 372              		.loc 4 88 8 view .LVU106
 373              	.LVL16:
 374              		.loc 4 88 17 is_stmt 0 view .LVU107
 375 000c 0025     		movs	r5, #0
 376              		.loc 4 88 4 view .LVU108
 377 000e 48E0     		b	.L20
 378              	.LVL17:
 379              	.L21:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       temp = SQ(pInputQuaternions[4 * i + 0]) +
 380              		.loc 4 90 7 is_stmt 1 discriminator 3 view .LVU109
 381              		.loc 4 90 14 is_stmt 0 discriminator 3 view .LVU110
 382 0010 2C01     		lsls	r4, r5, #4
 383 0012 07EB051B 		add	fp, r7, r5, lsl #4
 384 0016 9BED000A 		vldr.32	s0, [fp]
 385 001a 20EE000A 		vmul.f32	s0, s0, s0
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
 386              		.loc 4 91 14 discriminator 3 view .LVU111
 387 001e 231D     		adds	r3, r4, #4
 388 0020 0093     		str	r3, [sp]
 389 0022 07EB030A 		add	r10, r7, r3
 390 0026 DAED007A 		vldr.32	s15, [r10]
 391 002a 67EEA77A 		vmul.f32	s15, s15, s15
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
 392              		.loc 4 90 47 discriminator 3 view .LVU112
 393 002e 30EE270A 		vadd.f32	s0, s0, s15
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****              SQ(pInputQuaternions[4 * i + 2]) +
 394              		.loc 4 92 14 discriminator 3 view .LVU113
 395 0032 04F10802 		add	r2, r4, #8
 396 0036 0192     		str	r2, [sp, #4]
 397 0038 07EB0209 		add	r9, r7, r2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 15


 398 003c D9ED007A 		vldr.32	s15, [r9]
 399 0040 67EEA77A 		vmul.f32	s15, s15, s15
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****              SQ(pInputQuaternions[4 * i + 1]) +
 400              		.loc 4 91 47 discriminator 3 view .LVU114
 401 0044 30EE270A 		vadd.f32	s0, s0, s15
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****              SQ(pInputQuaternions[4 * i + 3]);
 402              		.loc 4 93 14 discriminator 3 view .LVU115
 403 0048 04F10C01 		add	r1, r4, #12
 404 004c 0291     		str	r1, [sp, #8]
 405 004e 07EB0108 		add	r8, r7, r1
 406 0052 D8ED007A 		vldr.32	s15, [r8]
 407 0056 67EEA77A 		vmul.f32	s15, s15, s15
 408              	.LVL18:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       temp = sqrtf(temp);
 409              		.loc 4 94 7 is_stmt 1 discriminator 3 view .LVU116
 410              		.loc 4 94 14 is_stmt 0 discriminator 3 view .LVU117
 411 005a 30EE270A 		vadd.f32	s0, s0, s15
 412              	.LVL19:
 413              		.loc 4 94 14 discriminator 3 view .LVU118
 414 005e FFF7FEFF 		bl	sqrtf
 415              	.LVL20:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       pNormalizedQuaternions[4 * i + 0] = pInputQuaternions[4 * i + 0] / temp;
 416              		.loc 4 96 7 is_stmt 1 discriminator 3 view .LVU119
 417              		.loc 4 96 60 is_stmt 0 discriminator 3 view .LVU120
 418 0062 9BED007A 		vldr.32	s14, [fp]
 419              		.loc 4 96 29 discriminator 3 view .LVU121
 420 0066 3444     		add	r4, r4, r6
 421              		.loc 4 96 72 discriminator 3 view .LVU122
 422 0068 C7EE007A 		vdiv.f32	s15, s14, s0
 423              		.loc 4 96 41 discriminator 3 view .LVU123
 424 006c C4ED007A 		vstr.32	s15, [r4]
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       pNormalizedQuaternions[4 * i + 1] = pInputQuaternions[4 * i + 1] / temp;
 425              		.loc 4 97 7 is_stmt 1 discriminator 3 view .LVU124
 426              		.loc 4 97 60 is_stmt 0 discriminator 3 view .LVU125
 427 0070 9AED007A 		vldr.32	s14, [r10]
 428              		.loc 4 97 29 discriminator 3 view .LVU126
 429 0074 009B     		ldr	r3, [sp]
 430 0076 F318     		adds	r3, r6, r3
 431              		.loc 4 97 72 discriminator 3 view .LVU127
 432 0078 C7EE007A 		vdiv.f32	s15, s14, s0
 433              		.loc 4 97 41 discriminator 3 view .LVU128
 434 007c C3ED007A 		vstr.32	s15, [r3]
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       pNormalizedQuaternions[4 * i + 2] = pInputQuaternions[4 * i + 2] / temp;
 435              		.loc 4 98 7 is_stmt 1 discriminator 3 view .LVU129
 436              		.loc 4 98 60 is_stmt 0 discriminator 3 view .LVU130
 437 0080 99ED007A 		vldr.32	s14, [r9]
 438              		.loc 4 98 29 discriminator 3 view .LVU131
 439 0084 019A     		ldr	r2, [sp, #4]
 440 0086 B318     		adds	r3, r6, r2
 441              		.loc 4 98 72 discriminator 3 view .LVU132
 442 0088 C7EE007A 		vdiv.f32	s15, s14, s0
 443              		.loc 4 98 41 discriminator 3 view .LVU133
 444 008c C3ED007A 		vstr.32	s15, [r3]
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****       pNormalizedQuaternions[4 * i + 3] = pInputQuaternions[4 * i + 3] / temp;
 445              		.loc 4 99 7 is_stmt 1 discriminator 3 view .LVU134
 446              		.loc 4 99 60 is_stmt 0 discriminator 3 view .LVU135
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 16


 447 0090 98ED007A 		vldr.32	s14, [r8]
 448              		.loc 4 99 29 discriminator 3 view .LVU136
 449 0094 0299     		ldr	r1, [sp, #8]
 450 0096 7318     		adds	r3, r6, r1
 451              		.loc 4 99 72 discriminator 3 view .LVU137
 452 0098 C7EE007A 		vdiv.f32	s15, s14, s0
 453              		.loc 4 99 41 discriminator 3 view .LVU138
 454 009c C3ED007A 		vstr.32	s15, [r3]
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    {
 455              		.loc 4 88 41 is_stmt 1 discriminator 3 view .LVU139
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    {
 456              		.loc 4 88 42 is_stmt 0 discriminator 3 view .LVU140
 457 00a0 0135     		adds	r5, r5, #1
 458              	.LVL21:
 459              	.L20:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    {
 460              		.loc 4 88 22 is_stmt 1 discriminator 1 view .LVU141
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    {
 461              		.loc 4 88 4 is_stmt 0 discriminator 1 view .LVU142
 462 00a2 039B     		ldr	r3, [sp, #12]
 463 00a4 9D42     		cmp	r5, r3
 464 00a6 B3D3     		bcc	.L21
 465              	.LBE7:
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c ****    }
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_normalize_f32.c **** }
 466              		.loc 4 101 1 view .LVU143
 467 00a8 05B0     		add	sp, sp, #20
 468              	.LCFI7:
 469              		.cfi_def_cfa_offset 36
 470              		@ sp needed
 471 00aa BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 472              		.loc 4 101 1 view .LVU144
 473              		.cfi_endproc
 474              	.LFE122:
 476              		.section	.text.arm_quaternion_product_single_f32,"ax",%progbits
 477              		.align	1
 478              		.global	arm_quaternion_product_single_f32
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	arm_quaternion_product_single_f32:
 484              	.LVL22:
 485              	.LFB123:
 486              		.file 5 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * Title:        arm_quaternion_product_single_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * Description:  Floating-point quaternion product
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 17


  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** #include "dsp/quaternion_math_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** /**
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @ingroup QuatProd
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  */
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** /**
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @defgroup QuatProdSingle Quaternion Product
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   Compute the  product of two quaternions.
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  */
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** /**
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @addtogroup QuatProdSingle
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @{
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** /**
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @brief         Floating-point product of two quaternions.
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @param[in]     qa       first quaternion
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @param[in]     qb       second quaternion
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @param[out]    qr       product of two quaternions
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****   @return        none
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****  */
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** #include "arm_helium_utils.h"
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** void arm_quaternion_product_single_f32(const float32_t *qa, 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     const float32_t *qb, 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     float32_t *qr)
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** {
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     static uint32_t patternA[4] = { 0, 1, 0, 1 };
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     static uint32_t patternB[4] = { 3, 2, 3, 2 };
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     static uint32_t patternC[4] = { 3, 2, 1, 0 };
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     static float32_t signA[4] = { -1, -1, 1, 1 };
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     uint32x4_t vecA = vld1q_u32(patternA);
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     uint32x4_t vecB = vld1q_u32(patternB);
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     uint32x4_t vecC = vld1q_u32(patternC);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 18


  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     f32x4_t vecSignA = vld1q_f32(signA);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     f32x4_t vecTmpA, vecTmpB, vecAcc;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecTmpA = vldrwq_gather_shifted_offset_f32(qa, vecA);
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecTmpB = vld1q_f32(qb);
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecAcc = vcmulq_f32(vecTmpA, vecTmpB);
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecAcc = vcmlaq_rot90_f32(vecAcc, vecTmpA, vecTmpB);
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecTmpA = vldrwq_gather_shifted_offset_f32(qa, vecB);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecTmpB = vldrwq_gather_shifted_offset_f32(qb, vecC);
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecTmpB = vecTmpB * vecSignA;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecAcc = vcmlaq_rot270_f32(vecAcc, vecTmpA, vecTmpB);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vecAcc = vcmlaq_f32(vecAcc, vecTmpA, vecTmpB);
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     vst1q_f32(qr, vecAcc);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** #else
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** void arm_quaternion_product_single_f32(const float32_t *qa, 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     const float32_t *qb, 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     float32_t *qr)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** {
 487              		.loc 5 97 1 is_stmt 1 view -0
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 0
 490              		@ frame_needed = 0, uses_anonymous_args = 0
 491              		@ link register save eliminated.
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     qr[0] = qa[0] * qb[0] - qa[1] * qb[1] - qa[2] * qb[2] - qa[3] * qb[3];
 492              		.loc 5 98 5 view .LVU146
 493              		.loc 5 98 15 is_stmt 0 view .LVU147
 494 0000 D0ED007A 		vldr.32	s15, [r0]
 495              		.loc 5 98 23 view .LVU148
 496 0004 91ED007A 		vldr.32	s14, [r1]
 497              		.loc 5 98 19 view .LVU149
 498 0008 67EE877A 		vmul.f32	s15, s15, s14
 499              		.loc 5 98 31 view .LVU150
 500 000c 90ED017A 		vldr.32	s14, [r0, #4]
 501              		.loc 5 98 39 view .LVU151
 502 0010 D1ED016A 		vldr.32	s13, [r1, #4]
 503              		.loc 5 98 35 view .LVU152
 504 0014 27EE267A 		vmul.f32	s14, s14, s13
 505              		.loc 5 98 27 view .LVU153
 506 0018 77EEC77A 		vsub.f32	s15, s15, s14
 507              		.loc 5 98 47 view .LVU154
 508 001c 90ED027A 		vldr.32	s14, [r0, #8]
 509              		.loc 5 98 55 view .LVU155
 510 0020 D1ED026A 		vldr.32	s13, [r1, #8]
 511              		.loc 5 98 51 view .LVU156
 512 0024 27EE267A 		vmul.f32	s14, s14, s13
 513              		.loc 5 98 43 view .LVU157
 514 0028 77EEC77A 		vsub.f32	s15, s15, s14
 515              		.loc 5 98 63 view .LVU158
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 19


 516 002c 90ED037A 		vldr.32	s14, [r0, #12]
 517              		.loc 5 98 71 view .LVU159
 518 0030 D1ED036A 		vldr.32	s13, [r1, #12]
 519              		.loc 5 98 67 view .LVU160
 520 0034 27EE267A 		vmul.f32	s14, s14, s13
 521              		.loc 5 98 59 view .LVU161
 522 0038 77EEC77A 		vsub.f32	s15, s15, s14
 523              		.loc 5 98 11 view .LVU162
 524 003c C2ED007A 		vstr.32	s15, [r2]
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     qr[1] = qa[0] * qb[1] + qa[1] * qb[0] + qa[2] * qb[3] - qa[3] * qb[2];
 525              		.loc 5 99 5 is_stmt 1 view .LVU163
 526              		.loc 5 99 15 is_stmt 0 view .LVU164
 527 0040 D0ED007A 		vldr.32	s15, [r0]
 528              		.loc 5 99 23 view .LVU165
 529 0044 91ED017A 		vldr.32	s14, [r1, #4]
 530              		.loc 5 99 19 view .LVU166
 531 0048 67EE877A 		vmul.f32	s15, s15, s14
 532              		.loc 5 99 31 view .LVU167
 533 004c 90ED017A 		vldr.32	s14, [r0, #4]
 534              		.loc 5 99 39 view .LVU168
 535 0050 D1ED006A 		vldr.32	s13, [r1]
 536              		.loc 5 99 35 view .LVU169
 537 0054 27EE267A 		vmul.f32	s14, s14, s13
 538              		.loc 5 99 27 view .LVU170
 539 0058 77EE877A 		vadd.f32	s15, s15, s14
 540              		.loc 5 99 47 view .LVU171
 541 005c 90ED027A 		vldr.32	s14, [r0, #8]
 542              		.loc 5 99 55 view .LVU172
 543 0060 D1ED036A 		vldr.32	s13, [r1, #12]
 544              		.loc 5 99 51 view .LVU173
 545 0064 27EE267A 		vmul.f32	s14, s14, s13
 546              		.loc 5 99 43 view .LVU174
 547 0068 77EE877A 		vadd.f32	s15, s15, s14
 548              		.loc 5 99 63 view .LVU175
 549 006c 90ED037A 		vldr.32	s14, [r0, #12]
 550              		.loc 5 99 71 view .LVU176
 551 0070 D1ED026A 		vldr.32	s13, [r1, #8]
 552              		.loc 5 99 67 view .LVU177
 553 0074 27EE267A 		vmul.f32	s14, s14, s13
 554              		.loc 5 99 59 view .LVU178
 555 0078 77EEC77A 		vsub.f32	s15, s15, s14
 556              		.loc 5 99 11 view .LVU179
 557 007c C2ED017A 		vstr.32	s15, [r2, #4]
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     qr[2] = qa[0] * qb[2] + qa[2] * qb[0] + qa[3] * qb[1] - qa[1] * qb[3];
 558              		.loc 5 100 5 is_stmt 1 view .LVU180
 559              		.loc 5 100 15 is_stmt 0 view .LVU181
 560 0080 D0ED007A 		vldr.32	s15, [r0]
 561              		.loc 5 100 23 view .LVU182
 562 0084 91ED027A 		vldr.32	s14, [r1, #8]
 563              		.loc 5 100 19 view .LVU183
 564 0088 67EE877A 		vmul.f32	s15, s15, s14
 565              		.loc 5 100 31 view .LVU184
 566 008c 90ED027A 		vldr.32	s14, [r0, #8]
 567              		.loc 5 100 39 view .LVU185
 568 0090 D1ED006A 		vldr.32	s13, [r1]
 569              		.loc 5 100 35 view .LVU186
 570 0094 27EE267A 		vmul.f32	s14, s14, s13
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 20


 571              		.loc 5 100 27 view .LVU187
 572 0098 77EE877A 		vadd.f32	s15, s15, s14
 573              		.loc 5 100 47 view .LVU188
 574 009c 90ED037A 		vldr.32	s14, [r0, #12]
 575              		.loc 5 100 55 view .LVU189
 576 00a0 D1ED016A 		vldr.32	s13, [r1, #4]
 577              		.loc 5 100 51 view .LVU190
 578 00a4 27EE267A 		vmul.f32	s14, s14, s13
 579              		.loc 5 100 43 view .LVU191
 580 00a8 77EE877A 		vadd.f32	s15, s15, s14
 581              		.loc 5 100 63 view .LVU192
 582 00ac 90ED017A 		vldr.32	s14, [r0, #4]
 583              		.loc 5 100 71 view .LVU193
 584 00b0 D1ED036A 		vldr.32	s13, [r1, #12]
 585              		.loc 5 100 67 view .LVU194
 586 00b4 27EE267A 		vmul.f32	s14, s14, s13
 587              		.loc 5 100 59 view .LVU195
 588 00b8 77EEC77A 		vsub.f32	s15, s15, s14
 589              		.loc 5 100 11 view .LVU196
 590 00bc C2ED027A 		vstr.32	s15, [r2, #8]
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c ****     qr[3] = qa[0] * qb[3] + qa[3] * qb[0] + qa[1] * qb[2] - qa[2] * qb[1];
 591              		.loc 5 101 5 is_stmt 1 view .LVU197
 592              		.loc 5 101 15 is_stmt 0 view .LVU198
 593 00c0 D0ED007A 		vldr.32	s15, [r0]
 594              		.loc 5 101 23 view .LVU199
 595 00c4 91ED037A 		vldr.32	s14, [r1, #12]
 596              		.loc 5 101 19 view .LVU200
 597 00c8 67EE877A 		vmul.f32	s15, s15, s14
 598              		.loc 5 101 31 view .LVU201
 599 00cc 90ED037A 		vldr.32	s14, [r0, #12]
 600              		.loc 5 101 39 view .LVU202
 601 00d0 D1ED006A 		vldr.32	s13, [r1]
 602              		.loc 5 101 35 view .LVU203
 603 00d4 27EE267A 		vmul.f32	s14, s14, s13
 604              		.loc 5 101 27 view .LVU204
 605 00d8 77EE877A 		vadd.f32	s15, s15, s14
 606              		.loc 5 101 47 view .LVU205
 607 00dc 90ED017A 		vldr.32	s14, [r0, #4]
 608              		.loc 5 101 55 view .LVU206
 609 00e0 D1ED026A 		vldr.32	s13, [r1, #8]
 610              		.loc 5 101 51 view .LVU207
 611 00e4 27EE267A 		vmul.f32	s14, s14, s13
 612              		.loc 5 101 43 view .LVU208
 613 00e8 77EE877A 		vadd.f32	s15, s15, s14
 614              		.loc 5 101 63 view .LVU209
 615 00ec 90ED027A 		vldr.32	s14, [r0, #8]
 616              		.loc 5 101 71 view .LVU210
 617 00f0 D1ED016A 		vldr.32	s13, [r1, #4]
 618              		.loc 5 101 67 view .LVU211
 619 00f4 27EE267A 		vmul.f32	s14, s14, s13
 620              		.loc 5 101 59 view .LVU212
 621 00f8 77EEC77A 		vsub.f32	s15, s15, s14
 622              		.loc 5 101 11 view .LVU213
 623 00fc C2ED037A 		vstr.32	s15, [r2, #12]
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_single_f32.c **** }
 624              		.loc 5 102 1 view .LVU214
 625 0100 7047     		bx	lr
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 21


 626              		.cfi_endproc
 627              	.LFE123:
 629              		.section	.text.arm_quaternion_product_f32,"ax",%progbits
 630              		.align	1
 631              		.global	arm_quaternion_product_f32
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 636              	arm_quaternion_product_f32:
 637              	.LVL23:
 638              	.LFB124:
 639              		.file 6 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * Title:        arm_quaternion_product_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * Description:  Floating-point quaternion product
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** #include "dsp/quaternion_math_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @ingroup groupQuaternionMath
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @defgroup QuatProd Quaternion Product
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   Compute the product of quaternions.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @ingroup QuatProd
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  */
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 22


  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /**
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @defgroup QuatProdVect Elementwise Quaternion Product
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   Compute the elementwise product of quaternions.
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /**
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @addtogroup QuatProdVect
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @{
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** /**
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @brief         Floating-point elementwise product two quaternions.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @param[in]     qa                  first array of quaternions
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @param[in]     qb                  second array of quaternions
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @param[out]    qr                   elementwise product of quaternions
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @param[in]     nbQuaternions       number of quaternions in the array
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****   @return        none
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** #include "arm_helium_utils.h"
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** void arm_quaternion_product_f32(const float32_t *qa, 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     const float32_t *qb, 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     float32_t *qr,
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     uint32_t nbQuaternions)
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** {
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     static uint32_t patternA[4] = { 0, 1, 0, 1 };
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     static uint32_t patternB[4] = { 3, 2, 3, 2 };
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     static uint32_t patternC[4] = { 3, 2, 1, 0 };
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     static float32_t   signA[4] = { -1, -1, 1, 1 };
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     uint32x4_t vecA = vld1q_u32(patternA);
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     uint32x4_t vecB = vld1q_u32(patternB);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     uint32x4_t vecC = vld1q_u32(patternC);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     f32x4_t vecSignA = vld1q_f32(signA);
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     while (nbQuaternions > 0U)
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         f32x4_t vecTmpA, vecTmpB, vecAcc;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecTmpA = vldrwq_gather_shifted_offset_f32(qa, vecA);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecTmpB = vld1q(qb);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         /*
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          * vcmul(r, [a1, a2, a1, a2], [b1, b2, b3, b4], 0)
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecAcc = vcmulq(vecTmpA, vecTmpB);
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         /*
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          * vcmla(r, [a1, a2, a1, a2], [b1, b2, b3, b4], 90)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecAcc = vcmlaq_rot90(vecAcc, vecTmpA, vecTmpB);
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecTmpA = vldrwq_gather_shifted_offset_f32(qa, vecB);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecTmpB = vldrwq_gather_shifted_offset_f32(qb, vecC);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         /*
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 23


 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          * build [-b4, -b3, b2, b1]
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecTmpB = vecTmpB * vecSignA;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         /*
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          * vcmla(r, [a4, a3, a4, a3], [-b4, -b3, b2, b1], 270)
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecAcc = vcmlaq_rot270(vecAcc, vecTmpA, vecTmpB);
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         /*
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          * vcmla(r, [a4, a3, a4, a3], [-b4, -b3, b2, b1], 0)
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vecAcc = vcmlaq(vecAcc, vecTmpA, vecTmpB);
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         /*
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          * store accumulator
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****          */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         vst1q_f32(qr, vecAcc);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         /* move to next quaternion */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         qa += 4;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         qb += 4;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         qr += 4;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****         nbQuaternions--;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     }
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** #else
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** void arm_quaternion_product_f32(const float32_t *qa, 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     const float32_t *qb, 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     float32_t *qr,
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****     uint32_t nbQuaternions)
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** {
 640              		.loc 6 134 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		.loc 6 134 1 is_stmt 0 view .LVU216
 645 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 646              	.LCFI8:
 647              		.cfi_def_cfa_offset 24
 648              		.cfi_offset 4, -24
 649              		.cfi_offset 5, -20
 650              		.cfi_offset 6, -16
 651              		.cfi_offset 7, -12
 652              		.cfi_offset 8, -8
 653              		.cfi_offset 14, -4
 654 0004 0646     		mov	r6, r0
 655 0006 0D46     		mov	r5, r1
 656 0008 1446     		mov	r4, r2
 657 000a 9846     		mov	r8, r3
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    for(uint32_t i=0; i < nbQuaternions; i++)
 658              		.loc 6 135 4 is_stmt 1 view .LVU217
 659              	.LBB8:
 660              		.loc 6 135 8 view .LVU218
 661              	.LVL24:
 662              		.loc 6 135 17 is_stmt 0 view .LVU219
 663 000c 0027     		movs	r7, #0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 24


 664              		.loc 6 135 4 view .LVU220
 665 000e 08E0     		b	.L25
 666              	.LVL25:
 667              	.L26:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    {
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****      arm_quaternion_product_single_f32(qa, qb, qr);
 668              		.loc 6 137 6 is_stmt 1 discriminator 3 view .LVU221
 669 0010 2246     		mov	r2, r4
 670 0012 2946     		mov	r1, r5
 671 0014 3046     		mov	r0, r6
 672 0016 FFF7FEFF 		bl	arm_quaternion_product_single_f32
 673              	.LVL26:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****      qa += 4;
 674              		.loc 6 139 6 discriminator 3 view .LVU222
 675              		.loc 6 139 9 is_stmt 0 discriminator 3 view .LVU223
 676 001a 1036     		adds	r6, r6, #16
 677              	.LVL27:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****      qb += 4;
 678              		.loc 6 140 6 is_stmt 1 discriminator 3 view .LVU224
 679              		.loc 6 140 9 is_stmt 0 discriminator 3 view .LVU225
 680 001c 1035     		adds	r5, r5, #16
 681              	.LVL28:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****      qr += 4;
 682              		.loc 6 141 6 is_stmt 1 discriminator 3 view .LVU226
 683              		.loc 6 141 9 is_stmt 0 discriminator 3 view .LVU227
 684 001e 1034     		adds	r4, r4, #16
 685              	.LVL29:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    {
 686              		.loc 6 135 41 is_stmt 1 discriminator 3 view .LVU228
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    {
 687              		.loc 6 135 42 is_stmt 0 discriminator 3 view .LVU229
 688 0020 0137     		adds	r7, r7, #1
 689              	.LVL30:
 690              	.L25:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    {
 691              		.loc 6 135 22 is_stmt 1 discriminator 1 view .LVU230
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    {
 692              		.loc 6 135 4 is_stmt 0 discriminator 1 view .LVU231
 693 0022 4745     		cmp	r7, r8
 694 0024 F4D3     		bcc	.L26
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    {
 695              		.loc 6 135 4 discriminator 1 view .LVU232
 696              	.LBE8:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c ****    }
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion_product_f32.c **** }
 697              		.loc 6 143 1 view .LVU233
 698 0026 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 699              		.loc 6 143 1 view .LVU234
 700              		.cfi_endproc
 701              	.LFE124:
 703              		.section	.text.arm_quaternion2rotation_f32,"ax",%progbits
 704              		.align	1
 705              		.global	arm_quaternion2rotation_f32
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 25


 710              	arm_quaternion2rotation_f32:
 711              	.LVL31:
 712              	.LFB125:
 713              		.file 7 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * Title:        arm_quaternion2rotation_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * Description:  Floating-point quaternion 2 rotation conversion
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** #include "dsp/quaternion_math_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   @ingroup groupQuaternionMath
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   @defgroup QuatConv Quaternion conversions
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   Conversions between quaternion and rotation representations.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   @ingroup QuatConv
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  */
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /**
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   @defgroup QuatRot Quaternion to Rotation
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   Conversions from quaternion to rotation.
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /**
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   @addtogroup QuatRot
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 26


  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   @{
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** /**
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    @brief Conversion of quaternion to equivalent rotation matrix.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    @param[in]       pInputQuaternions points to an array of normalized quaternions
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    @param[out]      pOutputRotations points to an array of 3x3 rotations (in row order)
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    @param[in]       nbQuaternions number of quaternions in the array
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    @return none.
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    @par
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    Format of rotation matrix
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    The quaternion a + ib + jc + kd is converted into rotation matrix:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    <pre>
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****      a^2 + b^2 - c^2 - d^2                 2bc - 2ad                 2bd + 2ac
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****                  2bc + 2ad     a^2 - b^2 + c^2 - d^2                 2cd - 2ab
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****                  2bd - 2ac                 2cd + 2ab     a^2 - b^2 - c^2 + d^2
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    </pre>
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    Rotation matrix is saved in row order : R00 R01 R02 R10 R11 R12 R20 R21 R22
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****  */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** #include "arm_helium_utils.h"
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** void arm_quaternion2rotation_f32(const float32_t *pInputQuaternions, 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     float32_t *pOutputRotations, 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     uint32_t nbQuaternions)
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** {
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   f32x4_t vec0,vec1, vec2 ,vec3;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   float32_t q2q3, tmp1, tmp2 ;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   for(uint32_t nb=0; nb < nbQuaternions; nb++)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     // q0 q1 q2 q3
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vld1q(pInputQuaternions);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     // q0^2 q1^2 q2^2 q3^2
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec1 = vmulq(vec0,vec0);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     // q0^2 q1q0 q2q0 q3q0
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec2 = vmulq_n_f32(vec0, vgetq_lane(vec0,0));
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     // 2 (q0^2 q1q0 q2q0 q3q0)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec2 = vmulq_n_f32(vec2, 2.0f);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     // 2 q2q3
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     q2q3 = vgetq_lane(vec0,2) * vgetq_lane(vec0,3);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     q2q3 = q2q3 * 2.0f;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     // 2 (q0q1 q1^2 q2q1 q3q1)
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec3 = vmulq_n_f32(vec0, vgetq_lane(vec0,1));
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec3 = vmulq_n_f32(vec3, 2.0f);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 27


 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(vgetq_lane(vec1,0) + vgetq_lane(vec1,1),vec0,0);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(vgetq_lane(vec0,0) - vgetq_lane(vec1,2),vec0,0);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(vgetq_lane(vec0,0) - vgetq_lane(vec1,3),vec0,0);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(vgetq_lane(vec3,2) - vgetq_lane(vec2,3),vec0,1);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(vgetq_lane(vec3,3) + vgetq_lane(vec2,2),vec0,2);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(vgetq_lane(vec3,2) + vgetq_lane(vec2,3),vec0,3);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vst1q(pOutputRotations, vec0);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     pOutputRotations += 4;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     tmp1 = vgetq_lane(vec1,0) - vgetq_lane(vec1,1);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     tmp2 = vgetq_lane(vec1,2) - vgetq_lane(vec1,3);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(tmp1 + tmp2,vec0,0);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(q2q3 - vgetq_lane(vec2,1) ,vec0,1);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(vgetq_lane(vec3,3) - vgetq_lane(vec2,2),vec0,2);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vec0 = vsetq_lane(q2q3 + vgetq_lane(vec2,1) ,vec0,3);
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     vst1q(pOutputRotations, vec0);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     pOutputRotations += 4;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     *pOutputRotations = tmp1 - tmp2;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     pOutputRotations ++;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     pInputQuaternions += 4;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****   }
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** }
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** #else
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** void arm_quaternion2rotation_f32(const float32_t *pInputQuaternions, 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     float32_t *pOutputRotations, 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****     uint32_t nbQuaternions)
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** {
 714              		.loc 7 147 1 is_stmt 1 view -0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 0
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    for(uint32_t nb=0; nb < nbQuaternions; nb++)
 718              		.loc 7 148 4 view .LVU236
 719              	.LBB9:
 720              		.loc 7 148 8 view .LVU237
 721              		.loc 7 148 17 is_stmt 0 view .LVU238
 722 0000 4FF0000C 		mov	ip, #0
 723              	.LVL32:
 724              		.loc 7 148 23 is_stmt 1 view .LVU239
 725              		.loc 7 148 4 is_stmt 0 view .LVU240
 726 0004 9445     		cmp	ip, r2
 727 0006 7BD2     		bcs	.L34
 728              	.LBE9:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    for(uint32_t nb=0; nb < nbQuaternions; nb++)
 729              		.loc 7 147 1 view .LVU241
 730 0008 00B5     		push	{lr}
 731              	.LCFI9:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 28


 732              		.cfi_def_cfa_offset 4
 733              		.cfi_offset 14, -4
 734              	.L30:
 735              	.LBB11:
 736              	.LBB10:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    {
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q00 = SQ(pInputQuaternions[0 + nb * 4]);
 737              		.loc 7 150 9 is_stmt 1 discriminator 3 view .LVU242
 738              		.loc 7 150 25 is_stmt 0 discriminator 3 view .LVU243
 739 000a 00EB0C13 		add	r3, r0, ip, lsl #4
 740 000e 93ED007A 		vldr.32	s14, [r3]
 741              		.loc 7 150 19 discriminator 3 view .LVU244
 742 0012 67EE076A 		vmul.f32	s13, s14, s14
 743              	.LVL33:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q11 = SQ(pInputQuaternions[1 + nb * 4]);
 744              		.loc 7 151 9 is_stmt 1 discriminator 3 view .LVU245
 745              		.loc 7 151 25 is_stmt 0 discriminator 3 view .LVU246
 746 0016 D3ED017A 		vldr.32	s15, [r3, #4]
 747              		.loc 7 151 19 discriminator 3 view .LVU247
 748 001a 67EEA73A 		vmul.f32	s7, s15, s15
 749              	.LVL34:
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q22 = SQ(pInputQuaternions[2 + nb * 4]);
 750              		.loc 7 152 9 is_stmt 1 discriminator 3 view .LVU248
 751              		.loc 7 152 25 is_stmt 0 discriminator 3 view .LVU249
 752 001e 93ED026A 		vldr.32	s12, [r3, #8]
 753              		.loc 7 152 19 discriminator 3 view .LVU250
 754 0022 26EE064A 		vmul.f32	s8, s12, s12
 755              	.LVL35:
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q33 = SQ(pInputQuaternions[3 + nb * 4]);
 756              		.loc 7 153 9 is_stmt 1 discriminator 3 view .LVU251
 757              		.loc 7 153 25 is_stmt 0 discriminator 3 view .LVU252
 758 0026 93ED035A 		vldr.32	s10, [r3, #12]
 759              		.loc 7 153 19 discriminator 3 view .LVU253
 760 002a 65EE054A 		vmul.f32	s9, s10, s10
 761              	.LVL36:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q01 =  pInputQuaternions[0 + nb * 4]*pInputQuaternions[1 + nb * 4];
 762              		.loc 7 154 9 is_stmt 1 discriminator 3 view .LVU254
 763              		.loc 7 154 19 is_stmt 0 discriminator 3 view .LVU255
 764 002e 67EE275A 		vmul.f32	s11, s14, s15
 765              	.LVL37:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q02 =  pInputQuaternions[0 + nb * 4]*pInputQuaternions[2 + nb * 4];
 766              		.loc 7 155 9 is_stmt 1 discriminator 3 view .LVU256
 767              		.loc 7 155 19 is_stmt 0 discriminator 3 view .LVU257
 768 0032 67EE062A 		vmul.f32	s5, s14, s12
 769              	.LVL38:
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q03 =  pInputQuaternions[0 + nb * 4]*pInputQuaternions[3 + nb * 4];
 770              		.loc 7 156 9 is_stmt 1 discriminator 3 view .LVU258
 771              		.loc 7 156 19 is_stmt 0 discriminator 3 view .LVU259
 772 0036 27EE057A 		vmul.f32	s14, s14, s10
 773              	.LVL39:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q12 =  pInputQuaternions[1 + nb * 4]*pInputQuaternions[2 + nb * 4];
 774              		.loc 7 157 9 is_stmt 1 discriminator 3 view .LVU260
 775              		.loc 7 157 19 is_stmt 0 discriminator 3 view .LVU261
 776 003a 27EE862A 		vmul.f32	s4, s15, s12
 777              	.LVL40:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q13 =  pInputQuaternions[1 + nb * 4]*pInputQuaternions[3 + nb * 4];
 778              		.loc 7 158 9 is_stmt 1 discriminator 3 view .LVU262
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 29


 779              		.loc 7 158 19 is_stmt 0 discriminator 3 view .LVU263
 780 003e 67EE857A 		vmul.f32	s15, s15, s10
 781              	.LVL41:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t q23 =  pInputQuaternions[2 + nb * 4]*pInputQuaternions[3 + nb * 4];
 782              		.loc 7 159 9 is_stmt 1 discriminator 3 view .LVU264
 783              		.loc 7 159 19 is_stmt 0 discriminator 3 view .LVU265
 784 0042 26EE056A 		vmul.f32	s12, s12, s10
 785              	.LVL42:
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t xx = q00 + q11 - q22 - q33;
 786              		.loc 7 161 9 is_stmt 1 discriminator 3 view .LVU266
 787              		.loc 7 161 28 is_stmt 0 discriminator 3 view .LVU267
 788 0046 36EEA35A 		vadd.f32	s10, s13, s7
 789              		.loc 7 161 34 discriminator 3 view .LVU268
 790 004a 35EE445A 		vsub.f32	s10, s10, s8
 791              		.loc 7 161 19 discriminator 3 view .LVU269
 792 004e 35EE645A 		vsub.f32	s10, s10, s9
 793              	.LVL43:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t yy = q00 - q11 + q22 - q33;
 794              		.loc 7 162 9 is_stmt 1 discriminator 3 view .LVU270
 795              		.loc 7 162 28 is_stmt 0 discriminator 3 view .LVU271
 796 0052 76EEE36A 		vsub.f32	s13, s13, s7
 797              	.LVL44:
 798              		.loc 7 162 34 discriminator 3 view .LVU272
 799 0056 36EE843A 		vadd.f32	s6, s13, s8
 800              		.loc 7 162 19 discriminator 3 view .LVU273
 801 005a 33EE643A 		vsub.f32	s6, s6, s9
 802              	.LVL45:
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t zz = q00 - q11 - q22 + q33;
 803              		.loc 7 163 9 is_stmt 1 discriminator 3 view .LVU274
 804              		.loc 7 163 34 is_stmt 0 discriminator 3 view .LVU275
 805 005e 76EEC46A 		vsub.f32	s13, s13, s8
 806              		.loc 7 163 19 discriminator 3 view .LVU276
 807 0062 76EEA46A 		vadd.f32	s13, s13, s9
 808              	.LVL46:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t xy = 2*(q12 - q03);
 809              		.loc 7 164 9 is_stmt 1 discriminator 3 view .LVU277
 810              		.loc 7 164 31 is_stmt 0 discriminator 3 view .LVU278
 811 0066 72EE474A 		vsub.f32	s9, s4, s14
 812              	.LVL47:
 813              		.loc 7 164 19 discriminator 3 view .LVU279
 814 006a 74EEA43A 		vadd.f32	s7, s9, s9
 815              	.LVL48:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t xz = 2*(q13 + q02);
 816              		.loc 7 165 9 is_stmt 1 discriminator 3 view .LVU280
 817              		.loc 7 165 31 is_stmt 0 discriminator 3 view .LVU281
 818 006e 72EEA74A 		vadd.f32	s9, s5, s15
 819              		.loc 7 165 19 discriminator 3 view .LVU282
 820 0072 34EEA44A 		vadd.f32	s8, s9, s9
 821              	.LVL49:
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t yx = 2*(q12 + q03);
 822              		.loc 7 166 9 is_stmt 1 discriminator 3 view .LVU283
 823              		.loc 7 166 31 is_stmt 0 discriminator 3 view .LVU284
 824 0076 37EE027A 		vadd.f32	s14, s14, s4
 825              	.LVL50:
 826              		.loc 7 166 19 discriminator 3 view .LVU285
 827 007a 37EE077A 		vadd.f32	s14, s14, s14
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 30


 828              	.LVL51:
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t yz = 2*(q23 - q01);
 829              		.loc 7 167 9 is_stmt 1 discriminator 3 view .LVU286
 830              		.loc 7 167 31 is_stmt 0 discriminator 3 view .LVU287
 831 007e 76EE654A 		vsub.f32	s9, s12, s11
 832              		.loc 7 167 19 discriminator 3 view .LVU288
 833 0082 74EEA44A 		vadd.f32	s9, s9, s9
 834              	.LVL52:
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t zx = 2*(q13 - q02);
 835              		.loc 7 168 9 is_stmt 1 discriminator 3 view .LVU289
 836              		.loc 7 168 31 is_stmt 0 discriminator 3 view .LVU290
 837 0086 77EEE27A 		vsub.f32	s15, s15, s5
 838              	.LVL53:
 839              		.loc 7 168 19 discriminator 3 view .LVU291
 840 008a 77EEA77A 		vadd.f32	s15, s15, s15
 841              	.LVL54:
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         float32_t zy = 2*(q23 + q01);
 842              		.loc 7 169 9 is_stmt 1 discriminator 3 view .LVU292
 843              		.loc 7 169 31 is_stmt 0 discriminator 3 view .LVU293
 844 008e 35EE866A 		vadd.f32	s12, s11, s12
 845              	.LVL55:
 846              		.loc 7 169 19 discriminator 3 view .LVU294
 847 0092 36EE066A 		vadd.f32	s12, s12, s12
 848              	.LVL56:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         pOutputRotations[0 + nb * 9] = xx; pOutputRotations[1 + nb * 9] = xy; pOutputRotations[2 + 
 849              		.loc 7 171 9 is_stmt 1 discriminator 3 view .LVU295
 850              		.loc 7 171 25 is_stmt 0 discriminator 3 view .LVU296
 851 0096 0CEBCC0E 		add	lr, ip, ip, lsl #3
 852 009a 4FEA8E03 		lsl	r3, lr, #2
 853              	.LVL57:
 854              		.loc 7 171 25 discriminator 3 view .LVU297
 855 009e 01EB8E0E 		add	lr, r1, lr, lsl #2
 856              		.loc 7 171 38 discriminator 3 view .LVU298
 857 00a2 8EED005A 		vstr.32	s10, [lr]
 858              	.LVL58:
 859              		.loc 7 171 44 is_stmt 1 discriminator 3 view .LVU299
 860              		.loc 7 171 60 is_stmt 0 discriminator 3 view .LVU300
 861 00a6 03F1040E 		add	lr, r3, #4
 862 00aa 8E44     		add	lr, lr, r1
 863              		.loc 7 171 73 discriminator 3 view .LVU301
 864 00ac CEED003A 		vstr.32	s7, [lr]
 865              		.loc 7 171 79 is_stmt 1 discriminator 3 view .LVU302
 866              		.loc 7 171 95 is_stmt 0 discriminator 3 view .LVU303
 867 00b0 03F1080E 		add	lr, r3, #8
 868 00b4 8E44     		add	lr, lr, r1
 869              		.loc 7 171 108 discriminator 3 view .LVU304
 870 00b6 8EED004A 		vstr.32	s8, [lr]
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         pOutputRotations[3 + nb * 9] = yx; pOutputRotations[4 + nb * 9] = yy; pOutputRotations[5 + 
 871              		.loc 7 172 9 is_stmt 1 discriminator 3 view .LVU305
 872              		.loc 7 172 25 is_stmt 0 discriminator 3 view .LVU306
 873 00ba 03F10C0E 		add	lr, r3, #12
 874 00be 8E44     		add	lr, lr, r1
 875              		.loc 7 172 38 discriminator 3 view .LVU307
 876 00c0 8EED007A 		vstr.32	s14, [lr]
 877              		.loc 7 172 44 is_stmt 1 discriminator 3 view .LVU308
 878              		.loc 7 172 60 is_stmt 0 discriminator 3 view .LVU309
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 31


 879 00c4 03F1100E 		add	lr, r3, #16
 880 00c8 8E44     		add	lr, lr, r1
 881              		.loc 7 172 73 discriminator 3 view .LVU310
 882 00ca 8EED003A 		vstr.32	s6, [lr]
 883              		.loc 7 172 79 is_stmt 1 discriminator 3 view .LVU311
 884              		.loc 7 172 95 is_stmt 0 discriminator 3 view .LVU312
 885 00ce 03F1140E 		add	lr, r3, #20
 886 00d2 8E44     		add	lr, lr, r1
 887              		.loc 7 172 108 discriminator 3 view .LVU313
 888 00d4 CEED004A 		vstr.32	s9, [lr]
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****         pOutputRotations[6 + nb * 9] = zx; pOutputRotations[7 + nb * 9] = zy; pOutputRotations[8 + 
 889              		.loc 7 173 9 is_stmt 1 discriminator 3 view .LVU314
 890              		.loc 7 173 25 is_stmt 0 discriminator 3 view .LVU315
 891 00d8 03F1180E 		add	lr, r3, #24
 892 00dc 8E44     		add	lr, lr, r1
 893              		.loc 7 173 38 discriminator 3 view .LVU316
 894 00de CEED007A 		vstr.32	s15, [lr]
 895              		.loc 7 173 44 is_stmt 1 discriminator 3 view .LVU317
 896              		.loc 7 173 60 is_stmt 0 discriminator 3 view .LVU318
 897 00e2 03F11C0E 		add	lr, r3, #28
 898 00e6 8E44     		add	lr, lr, r1
 899              		.loc 7 173 73 discriminator 3 view .LVU319
 900 00e8 8EED006A 		vstr.32	s12, [lr]
 901              		.loc 7 173 79 is_stmt 1 discriminator 3 view .LVU320
 902              		.loc 7 173 95 is_stmt 0 discriminator 3 view .LVU321
 903 00ec 2033     		adds	r3, r3, #32
 904 00ee 0B44     		add	r3, r3, r1
 905              		.loc 7 173 108 discriminator 3 view .LVU322
 906 00f0 C3ED006A 		vstr.32	s13, [r3]
 907              	.LBE10:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    {
 908              		.loc 7 148 43 is_stmt 1 discriminator 3 view .LVU323
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    {
 909              		.loc 7 148 45 is_stmt 0 discriminator 3 view .LVU324
 910 00f4 0CF1010C 		add	ip, ip, #1
 911              	.LVL59:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    {
 912              		.loc 7 148 23 is_stmt 1 discriminator 3 view .LVU325
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    {
 913              		.loc 7 148 4 is_stmt 0 discriminator 3 view .LVU326
 914 00f8 9445     		cmp	ip, r2
 915 00fa 86D3     		bcc	.L30
 916              	.LBE11:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c ****    }
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_quaternion2rotation_f32.c **** }
 917              		.loc 7 175 1 view .LVU327
 918 00fc 5DF804FB 		ldr	pc, [sp], #4
 919              	.LVL60:
 920              	.L34:
 921              	.LCFI10:
 922              		.cfi_def_cfa_offset 0
 923              		.cfi_restore 14
 924              		.loc 7 175 1 view .LVU328
 925 0100 7047     		bx	lr
 926              		.cfi_endproc
 927              	.LFE125:
 929              		.global	__aeabi_f2d
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 32


 930              		.global	__aeabi_dadd
 931              		.global	__aeabi_dsub
 932              		.global	__aeabi_d2f
 933              		.section	.text.arm_rotation2quaternion_f32,"ax",%progbits
 934              		.align	1
 935              		.global	arm_rotation2quaternion_f32
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 940              	arm_rotation2quaternion_f32:
 941              	.LVL61:
 942              	.LFB126:
 943              		.file 8 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2q
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * Title:        arm_rotation2quaternion_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * Description:  Floating-point rotation to quaternion conversion
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #include "dsp/quaternion_math_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define RI(x,y) r[(3*(x) + (y))]
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****   @ingroup QuatConv
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****   @defgroup RotQuat Rotation to Quaternion
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****   Conversions from rotation to quaternion.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 33


  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** /**
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****   @addtogroup RotQuat
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****   @{
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** /**
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * @brief Conversion of a rotation matrix to an equivalent quaternion.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * @param[in]       pInputRotations points to an array 3x3 rotation matrix (in row order)
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * @param[out]      pOutputQuaternions points to an array quaternions
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * @param[in]       nbQuaternions number of quaternions in the array
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * @return none.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  *
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * q and -q are representing the same rotation. This ambiguity must be taken into
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * account when using the output of this function.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  * 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #include "arm_helium_utils.h"
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R00  vgetq_lane(q1,0)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R01  vgetq_lane(q1,1)
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R02  vgetq_lane(q1,2)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R10  vgetq_lane(q1,3)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R11  vgetq_lane(q2,0)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R12  vgetq_lane(q2,1)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R20  vgetq_lane(q2,2)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R21  vgetq_lane(q2,3)
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #define R22  ro22
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** void arm_rotation2quaternion_f32(const float32_t *pInputRotations, 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****     float32_t *pOutputQuaternions,  
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****     uint32_t nbQuaternions)
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    float32_t ro22, trace;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    f32x4_t q1,q2, q; 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    float32_t doubler;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    float32_t s;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    q = vdupq_n_f32(0.0f);
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    for(uint32_t nb=0; nb < nbQuaternions; nb++)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       q1 = vld1q(pInputRotations);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       pInputRotations += 4;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       q2 = vld1q(pInputRotations);
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       pInputRotations += 4;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       ro22 = *pInputRotations++;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       trace = R00 + R11 + R22;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       if (trace > 0)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 34


 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         (void)arm_sqrt_f32(trace + 1.0, &doubler) ; // invs=4*qw
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = 2*doubler;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q1 = vmulq_n_f32(q1,s);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q2 = vmulq_n_f32(q2,s);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = 0.25 * doubler;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = R21 - R12;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = R02 - R20;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = R10 - R01;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       else if ((R00 > R11) && (R00 > R22) )
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         (void)arm_sqrt_f32(1.0 + R00 - R11 - R22,&doubler); // invs=4*qx
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = 2*doubler;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q1 = vmulq_n_f32(q1,s);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q2 = vmulq_n_f32(q2,s);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = R21 - R12;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = R01 + R10;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = R02 + R20;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       else if (R11 > R22)
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         (void)arm_sqrt_f32(1.0 + R11 - R00 - R22,&doubler); // invs=4*qy
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = 2*doubler;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q1 = vmulq_n_f32(q1,s);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q2 = vmulq_n_f32(q2,s);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = R02 - R20;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = R01 + R10;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = 0.25 * doubler;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = R12 + R21;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       else
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         (void)arm_sqrt_f32(1.0 + R22 - R00 - R11,&doubler); // invs=4*qz
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = 2*doubler;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q1 = vmulq_n_f32(q1,s);
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q2 = vmulq_n_f32(q2,s);
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = R10 - R01;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = R02 + R20;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = R12 + R21;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = 0.25 * doubler;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       vst1q(pOutputQuaternions, q);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 35


 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       pOutputQuaternions += 4;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    }
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** }
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** #else
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** void arm_rotation2quaternion_f32(const float32_t *pInputRotations, 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****     float32_t *pOutputQuaternions,  
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****     uint32_t nbQuaternions)
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** {
 944              		.loc 8 168 1 is_stmt 1 view -0
 945              		.cfi_startproc
 946              		@ args = 0, pretend = 0, frame = 0
 947              		@ frame_needed = 0, uses_anonymous_args = 0
 948              		.loc 8 168 1 is_stmt 0 view .LVU330
 949 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 950              	.LCFI11:
 951              		.cfi_def_cfa_offset 40
 952              		.cfi_offset 3, -40
 953              		.cfi_offset 4, -36
 954              		.cfi_offset 5, -32
 955              		.cfi_offset 6, -28
 956              		.cfi_offset 7, -24
 957              		.cfi_offset 8, -20
 958              		.cfi_offset 9, -16
 959              		.cfi_offset 10, -12
 960              		.cfi_offset 11, -8
 961              		.cfi_offset 14, -4
 962 0004 2DED048B 		vpush.64	{d8, d9}
 963              	.LCFI12:
 964              		.cfi_def_cfa_offset 56
 965              		.cfi_offset 80, -56
 966              		.cfi_offset 81, -52
 967              		.cfi_offset 82, -48
 968              		.cfi_offset 83, -44
 969 0008 8346     		mov	fp, r0
 970 000a 8A46     		mov	r10, r1
 971 000c 1746     		mov	r7, r2
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    for(uint32_t nb=0; nb < nbQuaternions; nb++)
 972              		.loc 8 169 4 is_stmt 1 view .LVU331
 973              	.LBB12:
 974              		.loc 8 169 8 view .LVU332
 975              	.LVL62:
 976              		.loc 8 169 17 is_stmt 0 view .LVU333
 977 000e 0025     		movs	r5, #0
 978              		.loc 8 169 4 view .LVU334
 979 0010 2EE0     		b	.L36
 980              	.LVL63:
 981              	.L54:
 982              	.LBB13:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    {
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        const float32_t *r=&pInputRotations[nb*9];
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t *q=&pOutputQuaternions[nb*4];
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t trace = RI(0,0) + RI(1,1) + RI(2,2);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t doubler;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 36


 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t s;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       if (trace > 0)
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = sqrtf(trace + 1.0) * 2; // invs=4*qw
 983              		.loc 8 183 9 is_stmt 1 view .LVU335
 984              		.loc 8 183 19 is_stmt 0 view .LVU336
 985 0012 B7EE008A 		vmov.f32	s16, #1.0e+0
 986 0016 30EE080A 		vadd.f32	s0, s0, s16
 987              	.LVL64:
 988              		.loc 8 183 19 view .LVU337
 989 001a FFF7FEFF 		bl	sqrtf
 990              	.LVL65:
 991              		.loc 8 183 17 view .LVU338
 992 001e 30EE000A 		vadd.f32	s0, s0, s0
 993              	.LVL66:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 994              		.loc 8 184 9 is_stmt 1 view .LVU339
 995              		.loc 8 184 11 is_stmt 0 view .LVU340
 996 0022 C8EE006A 		vdiv.f32	s13, s16, s0
 997              	.LVL67:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = 0.25 * doubler;
 998              		.loc 8 185 9 is_stmt 1 view .LVU341
 999              		.loc 8 185 21 is_stmt 0 view .LVU342
 1000 0026 F5EE007A 		vmov.f32	s15, #2.5e-1
 1001 002a 20EE270A 		vmul.f32	s0, s0, s15
 1002              	.LVL68:
 1003              		.loc 8 185 14 view .LVU343
 1004 002e 86ED000A 		vstr.32	s0, [r6]
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = (RI(2,1) - RI(1,2)) * s;
 1005              		.loc 8 186 9 is_stmt 1 view .LVU344
 1006              		.loc 8 186 17 is_stmt 0 view .LVU345
 1007 0032 94ED077A 		vldr.32	s14, [r4, #28]
 1008              		.loc 8 186 27 view .LVU346
 1009 0036 D4ED057A 		vldr.32	s15, [r4, #20]
 1010              		.loc 8 186 25 view .LVU347
 1011 003a 37EE677A 		vsub.f32	s14, s14, s15
 1012              		.loc 8 186 36 view .LVU348
 1013 003e 27EE267A 		vmul.f32	s14, s14, s13
 1014              		.loc 8 186 14 view .LVU349
 1015 0042 86ED017A 		vstr.32	s14, [r6, #4]
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = (RI(0,2) - RI(2,0)) * s;
 1016              		.loc 8 187 9 is_stmt 1 view .LVU350
 1017              		.loc 8 187 17 is_stmt 0 view .LVU351
 1018 0046 94ED027A 		vldr.32	s14, [r4, #8]
 1019              		.loc 8 187 27 view .LVU352
 1020 004a D4ED067A 		vldr.32	s15, [r4, #24]
 1021              		.loc 8 187 25 view .LVU353
 1022 004e 37EE677A 		vsub.f32	s14, s14, s15
 1023              		.loc 8 187 36 view .LVU354
 1024 0052 27EE267A 		vmul.f32	s14, s14, s13
 1025              		.loc 8 187 14 view .LVU355
 1026 0056 86ED027A 		vstr.32	s14, [r6, #8]
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(1,0) - RI(0,1)) * s;
 1027              		.loc 8 188 9 is_stmt 1 view .LVU356
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 37


 1028              		.loc 8 188 17 is_stmt 0 view .LVU357
 1029 005a D4ED037A 		vldr.32	s15, [r4, #12]
 1030              		.loc 8 188 27 view .LVU358
 1031 005e 94ED017A 		vldr.32	s14, [r4, #4]
 1032              		.loc 8 188 25 view .LVU359
 1033 0062 77EEC77A 		vsub.f32	s15, s15, s14
 1034              		.loc 8 188 36 view .LVU360
 1035 0066 67EEA67A 		vmul.f32	s15, s15, s13
 1036              		.loc 8 188 14 view .LVU361
 1037 006a C6ED037A 		vstr.32	s15, [r6, #12]
 1038              	.L39:
 1039              		.loc 8 188 14 view .LVU362
 1040              	.LBE13:
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    {
 1041              		.loc 8 169 43 is_stmt 1 discriminator 2 view .LVU363
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    {
 1042              		.loc 8 169 45 is_stmt 0 discriminator 2 view .LVU364
 1043 006e 0135     		adds	r5, r5, #1
 1044              	.LVL69:
 1045              	.L36:
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    {
 1046              		.loc 8 169 23 is_stmt 1 discriminator 1 view .LVU365
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****    {
 1047              		.loc 8 169 4 is_stmt 0 discriminator 1 view .LVU366
 1048 0070 BD42     		cmp	r5, r7
 1049 0072 80F01881 		bcs	.L53
 1050              	.LBB14:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t *q=&pOutputQuaternions[nb*4];
 1051              		.loc 8 171 8 is_stmt 1 view .LVU367
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t *q=&pOutputQuaternions[nb*4];
 1052              		.loc 8 171 43 is_stmt 0 view .LVU368
 1053 0076 05EBC504 		add	r4, r5, r5, lsl #3
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t *q=&pOutputQuaternions[nb*4];
 1054              		.loc 8 171 25 view .LVU369
 1055 007a 0BEB8404 		add	r4, fp, r4, lsl #2
 1056              	.LVL70:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1057              		.loc 8 172 8 is_stmt 1 view .LVU370
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1058              		.loc 8 172 19 is_stmt 0 view .LVU371
 1059 007e 0AEB0516 		add	r6, r10, r5, lsl #4
 1060              	.LVL71:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1061              		.loc 8 174 8 is_stmt 1 view .LVU372
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1062              		.loc 8 174 26 is_stmt 0 view .LVU373
 1063 0082 D4ED008A 		vldr.32	s17, [r4]
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1064              		.loc 8 174 36 view .LVU374
 1065 0086 94ED048A 		vldr.32	s16, [r4, #16]
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1066              		.loc 8 174 34 view .LVU375
 1067 008a 38EE880A 		vadd.f32	s0, s17, s16
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1068              		.loc 8 174 46 view .LVU376
 1069 008e 94ED089A 		vldr.32	s18, [r4, #32]
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 38


 1070              		.loc 8 174 18 view .LVU377
 1071 0092 30EE090A 		vadd.f32	s0, s0, s18
 1072              	.LVL72:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****        float32_t s;
 1073              		.loc 8 176 8 is_stmt 1 view .LVU378
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 1074              		.loc 8 177 8 view .LVU379
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 1075              		.loc 8 181 7 view .LVU380
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 1076              		.loc 8 181 10 is_stmt 0 view .LVU381
 1077 0096 B5EEC00A 		vcmpe.f32	s0, #0
 1078 009a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1079 009e B8DC     		bgt	.L54
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       else if ((RI(0,0) > RI(1,1)) && (RI(0,0) > RI(2,2)) )
 1080              		.loc 8 190 12 is_stmt 1 view .LVU382
 1081              		.loc 8 190 15 is_stmt 0 view .LVU383
 1082 00a0 F4EEC88A 		vcmpe.f32	s17, s16
 1083 00a4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1084 00a8 04DD     		ble	.L40
 1085              		.loc 8 190 36 discriminator 1 view .LVU384
 1086 00aa F4EEC98A 		vcmpe.f32	s17, s18
 1087 00ae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1088 00b2 56DC     		bgt	.L55
 1089              	.L40:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = sqrtf(1.0 + RI(0,0) - RI(1,1) - RI(2,2)) * 2; // invs=4*qx
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = (RI(2,1) - RI(1,2)) * s;
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = (RI(0,1) + RI(1,0)) * s;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(0,2) + RI(2,0)) * s;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       else if (RI(1,1) > RI(2,2))
 1090              		.loc 8 199 12 is_stmt 1 view .LVU385
 1091              		.loc 8 199 15 is_stmt 0 view .LVU386
 1092 00b4 B4EEC98A 		vcmpe.f32	s16, s18
 1093 00b8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1094 00bc 40F3A280 		ble	.L51
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = sqrtf(1.0 + RI(1,1) - RI(0,0) - RI(2,2)) * 2; // invs=4*qy
 1095              		.loc 8 201 9 is_stmt 1 view .LVU387
 1096              		.loc 8 201 31 is_stmt 0 view .LVU388
 1097 00c0 18EE100A 		vmov	r0, s16
 1098 00c4 FFF7FEFF 		bl	__aeabi_f2d
 1099              	.LVL73:
 1100              		.loc 8 201 29 view .LVU389
 1101 00c8 0022     		movs	r2, #0
 1102 00ca 794B     		ldr	r3, .L56
 1103 00cc FFF7FEFF 		bl	__aeabi_dadd
 1104              	.LVL74:
 1105 00d0 8046     		mov	r8, r0
 1106 00d2 8946     		mov	r9, r1
 1107              		.loc 8 201 41 view .LVU390
 1108 00d4 18EE900A 		vmov	r0, s17
 1109 00d8 FFF7FEFF 		bl	__aeabi_f2d
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 39


 1110              	.LVL75:
 1111 00dc 0246     		mov	r2, r0
 1112 00de 0B46     		mov	r3, r1
 1113              		.loc 8 201 39 view .LVU391
 1114 00e0 4046     		mov	r0, r8
 1115 00e2 4946     		mov	r1, r9
 1116 00e4 FFF7FEFF 		bl	__aeabi_dsub
 1117              	.LVL76:
 1118 00e8 8046     		mov	r8, r0
 1119 00ea 8946     		mov	r9, r1
 1120              		.loc 8 201 51 view .LVU392
 1121 00ec 19EE100A 		vmov	r0, s18
 1122 00f0 FFF7FEFF 		bl	__aeabi_f2d
 1123              	.LVL77:
 1124 00f4 0246     		mov	r2, r0
 1125 00f6 0B46     		mov	r3, r1
 1126              		.loc 8 201 49 view .LVU393
 1127 00f8 4046     		mov	r0, r8
 1128 00fa 4946     		mov	r1, r9
 1129 00fc FFF7FEFF 		bl	__aeabi_dsub
 1130              	.LVL78:
 1131              		.loc 8 201 19 view .LVU394
 1132 0100 FFF7FEFF 		bl	__aeabi_d2f
 1133              	.LVL79:
 1134 0104 00EE100A 		vmov	s0, r0
 1135 0108 FFF7FEFF 		bl	sqrtf
 1136              	.LVL80:
 1137              		.loc 8 201 17 view .LVU395
 1138 010c 30EE000A 		vadd.f32	s0, s0, s0
 1139              	.LVL81:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1140              		.loc 8 202 9 is_stmt 1 view .LVU396
 1141              		.loc 8 202 11 is_stmt 0 view .LVU397
 1142 0110 F7EE007A 		vmov.f32	s15, #1.0e+0
 1143 0114 C7EE806A 		vdiv.f32	s13, s15, s0
 1144              	.LVL82:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = (RI(0,2) - RI(2,0)) * s;
 1145              		.loc 8 203 9 is_stmt 1 view .LVU398
 1146              		.loc 8 203 17 is_stmt 0 view .LVU399
 1147 0118 94ED027A 		vldr.32	s14, [r4, #8]
 1148              		.loc 8 203 27 view .LVU400
 1149 011c D4ED067A 		vldr.32	s15, [r4, #24]
 1150              		.loc 8 203 25 view .LVU401
 1151 0120 37EE677A 		vsub.f32	s14, s14, s15
 1152              		.loc 8 203 36 view .LVU402
 1153 0124 27EE267A 		vmul.f32	s14, s14, s13
 1154              		.loc 8 203 14 view .LVU403
 1155 0128 86ED007A 		vstr.32	s14, [r6]
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = (RI(0,1) + RI(1,0)) * s;
 1156              		.loc 8 204 9 is_stmt 1 view .LVU404
 1157              		.loc 8 204 17 is_stmt 0 view .LVU405
 1158 012c 94ED017A 		vldr.32	s14, [r4, #4]
 1159              		.loc 8 204 27 view .LVU406
 1160 0130 D4ED037A 		vldr.32	s15, [r4, #12]
 1161              		.loc 8 204 25 view .LVU407
 1162 0134 37EE277A 		vadd.f32	s14, s14, s15
 1163              		.loc 8 204 36 view .LVU408
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 40


 1164 0138 27EE267A 		vmul.f32	s14, s14, s13
 1165              		.loc 8 204 14 view .LVU409
 1166 013c 86ED017A 		vstr.32	s14, [r6, #4]
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = 0.25 * doubler;
 1167              		.loc 8 205 9 is_stmt 1 view .LVU410
 1168              		.loc 8 205 21 is_stmt 0 view .LVU411
 1169 0140 F5EE007A 		vmov.f32	s15, #2.5e-1
 1170 0144 20EE270A 		vmul.f32	s0, s0, s15
 1171              	.LVL83:
 1172              		.loc 8 205 14 view .LVU412
 1173 0148 86ED020A 		vstr.32	s0, [r6, #8]
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(1,2) + RI(2,1)) * s;
 1174              		.loc 8 206 9 is_stmt 1 view .LVU413
 1175              		.loc 8 206 17 is_stmt 0 view .LVU414
 1176 014c D4ED057A 		vldr.32	s15, [r4, #20]
 1177              		.loc 8 206 27 view .LVU415
 1178 0150 94ED077A 		vldr.32	s14, [r4, #28]
 1179              		.loc 8 206 25 view .LVU416
 1180 0154 77EE877A 		vadd.f32	s15, s15, s14
 1181              		.loc 8 206 36 view .LVU417
 1182 0158 67EEA67A 		vmul.f32	s15, s15, s13
 1183              		.loc 8 206 14 view .LVU418
 1184 015c C6ED037A 		vstr.32	s15, [r6, #12]
 1185 0160 85E7     		b	.L39
 1186              	.LVL84:
 1187              	.L55:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1188              		.loc 8 192 9 is_stmt 1 view .LVU419
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1189              		.loc 8 192 31 is_stmt 0 view .LVU420
 1190 0162 18EE900A 		vmov	r0, s17
 1191 0166 FFF7FEFF 		bl	__aeabi_f2d
 1192              	.LVL85:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1193              		.loc 8 192 29 view .LVU421
 1194 016a 0022     		movs	r2, #0
 1195 016c 504B     		ldr	r3, .L56
 1196 016e FFF7FEFF 		bl	__aeabi_dadd
 1197              	.LVL86:
 1198 0172 8046     		mov	r8, r0
 1199 0174 8946     		mov	r9, r1
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1200              		.loc 8 192 41 view .LVU422
 1201 0176 18EE100A 		vmov	r0, s16
 1202 017a FFF7FEFF 		bl	__aeabi_f2d
 1203              	.LVL87:
 1204 017e 0246     		mov	r2, r0
 1205 0180 0B46     		mov	r3, r1
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1206              		.loc 8 192 39 view .LVU423
 1207 0182 4046     		mov	r0, r8
 1208 0184 4946     		mov	r1, r9
 1209 0186 FFF7FEFF 		bl	__aeabi_dsub
 1210              	.LVL88:
 1211 018a 8046     		mov	r8, r0
 1212 018c 8946     		mov	r9, r1
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 41


 1213              		.loc 8 192 51 view .LVU424
 1214 018e 19EE100A 		vmov	r0, s18
 1215 0192 FFF7FEFF 		bl	__aeabi_f2d
 1216              	.LVL89:
 1217 0196 0246     		mov	r2, r0
 1218 0198 0B46     		mov	r3, r1
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1219              		.loc 8 192 49 view .LVU425
 1220 019a 4046     		mov	r0, r8
 1221 019c 4946     		mov	r1, r9
 1222 019e FFF7FEFF 		bl	__aeabi_dsub
 1223              	.LVL90:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1224              		.loc 8 192 19 view .LVU426
 1225 01a2 FFF7FEFF 		bl	__aeabi_d2f
 1226              	.LVL91:
 1227 01a6 00EE100A 		vmov	s0, r0
 1228 01aa FFF7FEFF 		bl	sqrtf
 1229              	.LVL92:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1230              		.loc 8 192 17 view .LVU427
 1231 01ae 30EE000A 		vadd.f32	s0, s0, s0
 1232              	.LVL93:
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = (RI(2,1) - RI(1,2)) * s;
 1233              		.loc 8 193 9 is_stmt 1 view .LVU428
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = (RI(2,1) - RI(1,2)) * s;
 1234              		.loc 8 193 11 is_stmt 0 view .LVU429
 1235 01b2 F7EE007A 		vmov.f32	s15, #1.0e+0
 1236 01b6 C7EE806A 		vdiv.f32	s13, s15, s0
 1237              	.LVL94:
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 1238              		.loc 8 194 9 is_stmt 1 view .LVU430
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 1239              		.loc 8 194 17 is_stmt 0 view .LVU431
 1240 01ba 94ED077A 		vldr.32	s14, [r4, #28]
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 1241              		.loc 8 194 27 view .LVU432
 1242 01be D4ED057A 		vldr.32	s15, [r4, #20]
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 1243              		.loc 8 194 25 view .LVU433
 1244 01c2 37EE677A 		vsub.f32	s14, s14, s15
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 1245              		.loc 8 194 36 view .LVU434
 1246 01c6 27EE267A 		vmul.f32	s14, s14, s13
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = 0.25 * doubler;
 1247              		.loc 8 194 14 view .LVU435
 1248 01ca 86ED007A 		vstr.32	s14, [r6]
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = (RI(0,1) + RI(1,0)) * s;
 1249              		.loc 8 195 9 is_stmt 1 view .LVU436
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = (RI(0,1) + RI(1,0)) * s;
 1250              		.loc 8 195 21 is_stmt 0 view .LVU437
 1251 01ce F5EE007A 		vmov.f32	s15, #2.5e-1
 1252 01d2 20EE270A 		vmul.f32	s0, s0, s15
 1253              	.LVL95:
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = (RI(0,1) + RI(1,0)) * s;
 1254              		.loc 8 195 14 view .LVU438
 1255 01d6 86ED010A 		vstr.32	s0, [r6, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 42


 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(0,2) + RI(2,0)) * s;
 1256              		.loc 8 196 9 is_stmt 1 view .LVU439
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(0,2) + RI(2,0)) * s;
 1257              		.loc 8 196 17 is_stmt 0 view .LVU440
 1258 01da 94ED017A 		vldr.32	s14, [r4, #4]
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(0,2) + RI(2,0)) * s;
 1259              		.loc 8 196 27 view .LVU441
 1260 01de D4ED037A 		vldr.32	s15, [r4, #12]
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(0,2) + RI(2,0)) * s;
 1261              		.loc 8 196 25 view .LVU442
 1262 01e2 37EE277A 		vadd.f32	s14, s14, s15
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(0,2) + RI(2,0)) * s;
 1263              		.loc 8 196 36 view .LVU443
 1264 01e6 27EE267A 		vmul.f32	s14, s14, s13
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = (RI(0,2) + RI(2,0)) * s;
 1265              		.loc 8 196 14 view .LVU444
 1266 01ea 86ED027A 		vstr.32	s14, [r6, #8]
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 1267              		.loc 8 197 9 is_stmt 1 view .LVU445
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 1268              		.loc 8 197 17 is_stmt 0 view .LVU446
 1269 01ee D4ED027A 		vldr.32	s15, [r4, #8]
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 1270              		.loc 8 197 27 view .LVU447
 1271 01f2 94ED067A 		vldr.32	s14, [r4, #24]
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 1272              		.loc 8 197 25 view .LVU448
 1273 01f6 77EE877A 		vadd.f32	s15, s15, s14
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 1274              		.loc 8 197 36 view .LVU449
 1275 01fa 67EEA67A 		vmul.f32	s15, s15, s13
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 1276              		.loc 8 197 14 view .LVU450
 1277 01fe C6ED037A 		vstr.32	s15, [r6, #12]
 1278 0202 34E7     		b	.L39
 1279              	.LVL96:
 1280              	.L51:
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       else
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       {
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         doubler = sqrtf(1.0 + RI(2,2) - RI(0,0) - RI(1,1)) * 2; // invs=4*qz
 1281              		.loc 8 210 9 is_stmt 1 view .LVU451
 1282              		.loc 8 210 31 is_stmt 0 view .LVU452
 1283 0204 19EE100A 		vmov	r0, s18
 1284 0208 FFF7FEFF 		bl	__aeabi_f2d
 1285              	.LVL97:
 1286              		.loc 8 210 29 view .LVU453
 1287 020c 0022     		movs	r2, #0
 1288 020e 284B     		ldr	r3, .L56
 1289 0210 FFF7FEFF 		bl	__aeabi_dadd
 1290              	.LVL98:
 1291 0214 8046     		mov	r8, r0
 1292 0216 8946     		mov	r9, r1
 1293              		.loc 8 210 41 view .LVU454
 1294 0218 18EE900A 		vmov	r0, s17
 1295 021c FFF7FEFF 		bl	__aeabi_f2d
 1296              	.LVL99:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 43


 1297 0220 0246     		mov	r2, r0
 1298 0222 0B46     		mov	r3, r1
 1299              		.loc 8 210 39 view .LVU455
 1300 0224 4046     		mov	r0, r8
 1301 0226 4946     		mov	r1, r9
 1302 0228 FFF7FEFF 		bl	__aeabi_dsub
 1303              	.LVL100:
 1304 022c 8046     		mov	r8, r0
 1305 022e 8946     		mov	r9, r1
 1306              		.loc 8 210 51 view .LVU456
 1307 0230 18EE100A 		vmov	r0, s16
 1308 0234 FFF7FEFF 		bl	__aeabi_f2d
 1309              	.LVL101:
 1310 0238 0246     		mov	r2, r0
 1311 023a 0B46     		mov	r3, r1
 1312              		.loc 8 210 49 view .LVU457
 1313 023c 4046     		mov	r0, r8
 1314 023e 4946     		mov	r1, r9
 1315 0240 FFF7FEFF 		bl	__aeabi_dsub
 1316              	.LVL102:
 1317              		.loc 8 210 19 view .LVU458
 1318 0244 FFF7FEFF 		bl	__aeabi_d2f
 1319              	.LVL103:
 1320 0248 00EE100A 		vmov	s0, r0
 1321 024c FFF7FEFF 		bl	sqrtf
 1322              	.LVL104:
 1323              		.loc 8 210 17 view .LVU459
 1324 0250 30EE000A 		vadd.f32	s0, s0, s0
 1325              	.LVL105:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         s = 1.0 / doubler;
 1326              		.loc 8 211 9 is_stmt 1 view .LVU460
 1327              		.loc 8 211 11 is_stmt 0 view .LVU461
 1328 0254 F7EE007A 		vmov.f32	s15, #1.0e+0
 1329 0258 C7EE806A 		vdiv.f32	s13, s15, s0
 1330              	.LVL106:
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[0] = (RI(1,0) - RI(0,1)) * s;
 1331              		.loc 8 212 9 is_stmt 1 view .LVU462
 1332              		.loc 8 212 17 is_stmt 0 view .LVU463
 1333 025c 94ED037A 		vldr.32	s14, [r4, #12]
 1334              		.loc 8 212 27 view .LVU464
 1335 0260 D4ED017A 		vldr.32	s15, [r4, #4]
 1336              		.loc 8 212 25 view .LVU465
 1337 0264 37EE677A 		vsub.f32	s14, s14, s15
 1338              		.loc 8 212 36 view .LVU466
 1339 0268 27EE267A 		vmul.f32	s14, s14, s13
 1340              		.loc 8 212 14 view .LVU467
 1341 026c 86ED007A 		vstr.32	s14, [r6]
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[1] = (RI(0,2) + RI(2,0)) * s;
 1342              		.loc 8 213 9 is_stmt 1 view .LVU468
 1343              		.loc 8 213 17 is_stmt 0 view .LVU469
 1344 0270 94ED027A 		vldr.32	s14, [r4, #8]
 1345              		.loc 8 213 27 view .LVU470
 1346 0274 D4ED067A 		vldr.32	s15, [r4, #24]
 1347              		.loc 8 213 25 view .LVU471
 1348 0278 37EE277A 		vadd.f32	s14, s14, s15
 1349              		.loc 8 213 36 view .LVU472
 1350 027c 27EE267A 		vmul.f32	s14, s14, s13
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 44


 1351              		.loc 8 213 14 view .LVU473
 1352 0280 86ED017A 		vstr.32	s14, [r6, #4]
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[2] = (RI(1,2) + RI(2,1)) * s;
 1353              		.loc 8 214 9 is_stmt 1 view .LVU474
 1354              		.loc 8 214 17 is_stmt 0 view .LVU475
 1355 0284 D4ED057A 		vldr.32	s15, [r4, #20]
 1356              		.loc 8 214 27 view .LVU476
 1357 0288 94ED077A 		vldr.32	s14, [r4, #28]
 1358              		.loc 8 214 25 view .LVU477
 1359 028c 77EE877A 		vadd.f32	s15, s15, s14
 1360              		.loc 8 214 36 view .LVU478
 1361 0290 67EEA67A 		vmul.f32	s15, s15, s13
 1362              		.loc 8 214 14 view .LVU479
 1363 0294 C6ED027A 		vstr.32	s15, [r6, #8]
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****         q[3] = 0.25 * doubler;
 1364              		.loc 8 215 9 is_stmt 1 view .LVU480
 1365              		.loc 8 215 21 is_stmt 0 view .LVU481
 1366 0298 F5EE007A 		vmov.f32	s15, #2.5e-1
 1367 029c 20EE270A 		vmul.f32	s0, s0, s15
 1368              	.LVL107:
 1369              		.loc 8 215 14 view .LVU482
 1370 02a0 86ED030A 		vstr.32	s0, [r6, #12]
 1371 02a4 E3E6     		b	.L39
 1372              	.LVL108:
 1373              	.L53:
 1374              		.loc 8 215 14 view .LVU483
 1375              	.LBE14:
 1376              	.LBE12:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****       }
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c ****     }
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/QuaternionMathFunctions/arm_rotation2quaternion_f32.c **** }
 1377              		.loc 8 219 1 view .LVU484
 1378 02a6 BDEC048B 		vldm	sp!, {d8-d9}
 1379              	.LCFI13:
 1380              		.cfi_restore 82
 1381              		.cfi_restore 83
 1382              		.cfi_restore 80
 1383              		.cfi_restore 81
 1384              		.cfi_def_cfa_offset 40
 1385 02aa BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1386              	.LVL109:
 1387              	.L57:
 1388              		.loc 8 219 1 view .LVU485
 1389 02ae 00BF     		.align	2
 1390              	.L56:
 1391 02b0 0000F03F 		.word	1072693248
 1392              		.cfi_endproc
 1393              	.LFE126:
 1395              		.text
 1396              	.Letext0:
 1397              		.file 9 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1398              		.file 10 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 1399              		.file 11 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_types.h"
 1400              		.file 12 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\math.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 QuaternionMathFunctions.c
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:20     .text.arm_quaternion_norm_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:26     .text.arm_quaternion_norm_f32:00000000 arm_quaternion_norm_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:105    .text.arm_quaternion_inverse_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:111    .text.arm_quaternion_inverse_f32:00000000 arm_quaternion_inverse_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:238    .text.arm_quaternion_conjugate_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:244    .text.arm_quaternion_conjugate_f32:00000000 arm_quaternion_conjugate_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:336    .text.arm_quaternion_normalize_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:342    .text.arm_quaternion_normalize_f32:00000000 arm_quaternion_normalize_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:477    .text.arm_quaternion_product_single_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:483    .text.arm_quaternion_product_single_f32:00000000 arm_quaternion_product_single_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:630    .text.arm_quaternion_product_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:636    .text.arm_quaternion_product_f32:00000000 arm_quaternion_product_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:704    .text.arm_quaternion2rotation_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:710    .text.arm_quaternion2rotation_f32:00000000 arm_quaternion2rotation_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:934    .text.arm_rotation2quaternion_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:940    .text.arm_rotation2quaternion_f32:00000000 arm_rotation2quaternion_f32
C:\Users\7636~1\AppData\Local\Temp\ccgAnFBm.s:1391   .text.arm_rotation2quaternion_f32:000002b0 $d

UNDEFINED SYMBOLS
sqrtf
__aeabi_f2d
__aeabi_dadd
__aeabi_dsub
__aeabi_d2f
