|ula
HEX0[0] <= hexadecimal:inst12.HEX0[0]
HEX0[1] <= hexadecimal:inst12.HEX0[1]
HEX0[2] <= hexadecimal:inst12.HEX0[2]
HEX0[3] <= hexadecimal:inst12.HEX0[3]
HEX0[4] <= hexadecimal:inst12.HEX0[4]
HEX0[5] <= hexadecimal:inst12.HEX0[5]
HEX0[6] <= hexadecimal:inst12.HEX0[6]
SW[0] => rot_r:inst18.E[0]
SW[0] => rot_l:inst16.E[0]
SW[0] => shift_r:inst15.E[0]
SW[0] => shift_l:inst14.E[0]
SW[0] => multiplicador_C2:inst28.A[0]
SW[0] => divisor_C2:inst8.B[0]
SW[0] => sub:inst17.A0
SW[0] => adder_c2:inst9.A[0]
SW[0] => ou_exclusivo:inst22.A0
SW[0] => nao_ou:inst23.A0
SW[0] => nao_e:inst24.A0
SW[0] => ou:inst25.A0
SW[0] => e:inst26.A0
SW[0] => nao:inst27.A0
SW[1] => rot_r:inst18.E[1]
SW[1] => rot_l:inst16.E[1]
SW[1] => shift_r:inst15.E[1]
SW[1] => shift_l:inst14.E[1]
SW[1] => multiplicador_C2:inst28.A[1]
SW[1] => divisor_C2:inst8.B[1]
SW[1] => sub:inst17.A1
SW[1] => adder_c2:inst9.A[1]
SW[1] => ou_exclusivo:inst22.A1
SW[1] => nao_ou:inst23.A1
SW[1] => nao_e:inst24.A1
SW[1] => ou:inst25.A1
SW[1] => e:inst26.A1
SW[1] => nao:inst27.A1
SW[2] => rot_r:inst18.E[2]
SW[2] => rot_l:inst16.E[2]
SW[2] => shift_r:inst15.E[2]
SW[2] => shift_l:inst14.E[2]
SW[2] => multiplicador_C2:inst28.A[2]
SW[2] => divisor_C2:inst8.B[2]
SW[2] => sub:inst17.A2
SW[2] => adder_c2:inst9.A[2]
SW[2] => ou_exclusivo:inst22.A2
SW[2] => nao_ou:inst23.A2
SW[2] => nao_e:inst24.A2
SW[2] => ou:inst25.A2
SW[2] => e:inst26.A2
SW[2] => nao:inst27.A2
SW[3] => rot_r:inst18.E[3]
SW[3] => rot_l:inst16.E[3]
SW[3] => shift_r:inst15.E[3]
SW[3] => shift_l:inst14.E[3]
SW[3] => multiplicador_C2:inst28.A[3]
SW[3] => divisor_C2:inst8.B[3]
SW[3] => sub:inst17.A3
SW[3] => adder_c2:inst9.A[3]
SW[3] => ou_exclusivo:inst22.A3
SW[3] => nao_ou:inst23.A3
SW[3] => nao_e:inst24.A3
SW[3] => ou:inst25.A3
SW[3] => e:inst26.A3
SW[3] => nao:inst27.A3
SW[4] => rot_r:inst18.C[0]
SW[4] => rot_l:inst16.C[0]
SW[4] => shift_r:inst15.C[0]
SW[4] => shift_l:inst14.C[0]
SW[4] => multiplicador_C2:inst28.B[0]
SW[4] => divisor_C2:inst8.A[0]
SW[4] => sub:inst17.B0
SW[4] => adder_c2:inst9.B[0]
SW[4] => ou_exclusivo:inst22.B0
SW[4] => nao_ou:inst23.B0
SW[4] => nao_e:inst24.B0
SW[4] => ou:inst25.B0
SW[4] => e:inst26.B0
SW[5] => rot_r:inst18.C[1]
SW[5] => rot_l:inst16.C[1]
SW[5] => shift_r:inst15.C[1]
SW[5] => shift_l:inst14.C[1]
SW[5] => multiplicador_C2:inst28.B[1]
SW[5] => divisor_C2:inst8.A[1]
SW[5] => sub:inst17.B1
SW[5] => adder_c2:inst9.B[1]
SW[5] => ou_exclusivo:inst22.B1
SW[5] => nao_ou:inst23.B1
SW[5] => nao_e:inst24.B1
SW[5] => ou:inst25.B1
SW[5] => e:inst26.B1
SW[6] => rot_r:inst18.C[2]
SW[6] => rot_l:inst16.C[2]
SW[6] => shift_r:inst15.C[2]
SW[6] => shift_l:inst14.C[2]
SW[6] => multiplicador_C2:inst28.B[2]
SW[6] => divisor_C2:inst8.A[2]
SW[6] => sub:inst17.B2
SW[6] => adder_c2:inst9.B[2]
SW[6] => ou_exclusivo:inst22.B2
SW[6] => nao_ou:inst23.B2
SW[6] => nao_e:inst24.B2
SW[6] => ou:inst25.B2
SW[6] => e:inst26.B2
SW[7] => rot_r:inst18.C[3]
SW[7] => rot_l:inst16.C[3]
SW[7] => multiplicador_C2:inst28.B[3]
SW[7] => divisor_C2:inst8.A[3]
SW[7] => sub:inst17.B3
SW[7] => adder_c2:inst9.B[3]
SW[7] => ou_exclusivo:inst22.B3
SW[7] => nao_ou:inst23.B3
SW[7] => nao_e:inst24.B3
SW[7] => ou:inst25.B3
SW[7] => e:inst26.B3
KEY[0] => inst33.IN0
KEY[1] => inst34.IN0
KEY[2] => inst35.IN0
KEY[3] => inst36.IN0
LEDR[0] <= CARRY_OUT.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= ESTOURO.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= ZERO.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>


|ula|hexadecimal:inst12
HEX0[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= inst85.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= inst63.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => inst65.IN3
SW[0] => inst73.IN0
SW[0] => inst84.IN2
SW[0] => inst14.IN1
SW[0] => inst20.IN3
SW[0] => inst56.IN3
SW[0] => inst55.IN0
SW[0] => inst61.IN3
SW[0] => inst59.IN3
SW[0] => inst83.IN0
SW[0] => inst37.IN2
SW[0] => inst43.IN0
SW[0] => inst36.IN2
SW[0] => inst32.IN0
SW[0] => inst31.IN0
SW[0] => inst18.IN0
SW[0] => inst19.IN0
SW[0] => inst21.IN3
SW[0] => inst16.IN0
SW[0] => inst1.IN3
SW[0] => inst4.IN3
SW[0] => inst3.IN3
SW[0] => inst10.IN0
SW[1] => inst65.IN2
SW[1] => inst71.IN0
SW[1] => inst69.IN0
SW[1] => inst49.IN0
SW[1] => inst51.IN0
SW[1] => inst46.IN0
SW[1] => inst56.IN2
SW[1] => inst52.IN2
SW[1] => inst62.IN0
SW[1] => inst59.IN2
SW[1] => inst39.IN0
SW[1] => inst37.IN1
SW[1] => inst35.IN2
SW[1] => inst41.IN0
SW[1] => inst27.IN2
SW[1] => inst26.IN2
SW[1] => inst17.IN1
SW[1] => inst23.IN0
SW[1] => inst16.IN2
SW[1] => inst6.IN0
SW[1] => inst12.IN0
SW[1] => inst3.IN2
SW[1] => inst9.IN0
SW[2] => inst65.IN1
SW[2] => inst66.IN1
SW[2] => inst68.IN0
SW[2] => inst86.IN0
SW[2] => inst45.IN1
SW[2] => inst44.IN0
SW[2] => inst58.IN0
SW[2] => inst54.IN0
SW[2] => inst61.IN1
SW[2] => inst59.IN1
SW[2] => inst34.IN1
SW[2] => inst37.IN0
SW[2] => inst42.IN0
SW[2] => inst40.IN0
SW[2] => inst27.IN1
SW[2] => inst28.IN1
SW[2] => inst24.IN0
SW[2] => inst15.IN1
SW[2] => inst17.IN0
SW[2] => inst21.IN1
SW[2] => inst7.IN0
SW[2] => inst4.IN1
SW[2] => inst11.IN0
SW[2] => inst2.IN1
SW[3] => inst70.IN0
SW[3] => inst66.IN0
SW[3] => inst67.IN0
SW[3] => inst50.IN0
SW[3] => inst47.IN0
SW[3] => inst30.IN0
SW[3] => inst57.IN0
SW[3] => inst53.IN0
SW[3] => inst61.IN0
SW[3] => inst60.IN0
SW[3] => inst38.IN0
SW[3] => inst35.IN0
SW[3] => inst27.IN0
SW[3] => inst28.IN0
SW[3] => inst29.IN0
SW[3] => inst15.IN0
SW[3] => inst22.IN0
SW[3] => inst16.IN1
SW[3] => inst5.IN0
SW[3] => inst4.IN0
SW[3] => inst3.IN0
SW[3] => inst8.IN0


|ula|MUX:inst1
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|MUX:inst1|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|MUX:inst1|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_r:inst18
S[0] <= MUX:inst.result
S[1] <= MUX:inst1.result
S[2] <= MUX:inst2.result
S[3] <= MUX:inst3.result
E[0] => MUX:inst3.data[13]
E[0] => MUX:inst3.data[9]
E[0] => MUX:inst3.data[5]
E[0] => MUX:inst3.data[1]
E[0] => MUX:inst2.data[14]
E[0] => MUX:inst2.data[10]
E[0] => MUX:inst2.data[6]
E[0] => MUX:inst2.data[2]
E[0] => MUX:inst1.data[15]
E[0] => MUX:inst1.data[11]
E[0] => MUX:inst1.data[7]
E[0] => MUX:inst1.data[3]
E[0] => MUX:inst.data[12]
E[0] => MUX:inst.data[8]
E[0] => MUX:inst.data[4]
E[0] => MUX:inst.data[0]
E[1] => MUX:inst3.data[14]
E[1] => MUX:inst3.data[10]
E[1] => MUX:inst3.data[6]
E[1] => MUX:inst3.data[2]
E[1] => MUX:inst2.data[15]
E[1] => MUX:inst2.data[11]
E[1] => MUX:inst2.data[7]
E[1] => MUX:inst2.data[3]
E[1] => MUX:inst1.data[12]
E[1] => MUX:inst1.data[8]
E[1] => MUX:inst1.data[4]
E[1] => MUX:inst1.data[0]
E[1] => MUX:inst.data[13]
E[1] => MUX:inst.data[9]
E[1] => MUX:inst.data[5]
E[1] => MUX:inst.data[1]
E[2] => MUX:inst3.data[15]
E[2] => MUX:inst3.data[11]
E[2] => MUX:inst3.data[7]
E[2] => MUX:inst3.data[3]
E[2] => MUX:inst2.data[12]
E[2] => MUX:inst2.data[8]
E[2] => MUX:inst2.data[4]
E[2] => MUX:inst2.data[0]
E[2] => MUX:inst1.data[13]
E[2] => MUX:inst1.data[9]
E[2] => MUX:inst1.data[5]
E[2] => MUX:inst1.data[1]
E[2] => MUX:inst.data[14]
E[2] => MUX:inst.data[10]
E[2] => MUX:inst.data[6]
E[2] => MUX:inst.data[2]
E[3] => MUX:inst3.data[12]
E[3] => MUX:inst3.data[8]
E[3] => MUX:inst3.data[4]
E[3] => MUX:inst3.data[0]
E[3] => MUX:inst2.data[13]
E[3] => MUX:inst2.data[9]
E[3] => MUX:inst2.data[5]
E[3] => MUX:inst2.data[1]
E[3] => MUX:inst1.data[14]
E[3] => MUX:inst1.data[10]
E[3] => MUX:inst1.data[6]
E[3] => MUX:inst1.data[2]
E[3] => MUX:inst.data[15]
E[3] => MUX:inst.data[11]
E[3] => MUX:inst.data[7]
E[3] => MUX:inst.data[3]
C[0] => MUX:inst3.sel[0]
C[0] => MUX:inst2.sel[0]
C[0] => MUX:inst1.sel[0]
C[0] => MUX:inst.sel[0]
C[1] => MUX:inst3.sel[1]
C[1] => MUX:inst2.sel[1]
C[1] => MUX:inst1.sel[1]
C[1] => MUX:inst.sel[1]
C[2] => MUX:inst3.sel[2]
C[2] => MUX:inst2.sel[2]
C[2] => MUX:inst1.sel[2]
C[2] => MUX:inst.sel[2]
C[3] => MUX:inst3.sel[3]
C[3] => MUX:inst2.sel[3]
C[3] => MUX:inst1.sel[3]
C[3] => MUX:inst.sel[3]


|ula|rot_r:inst18|MUX:inst3
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_r:inst18|MUX:inst3|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_r:inst18|MUX:inst3|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_r:inst18|MUX:inst2
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_r:inst18|MUX:inst2|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_r:inst18|MUX:inst2|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_r:inst18|MUX:inst1
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_r:inst18|MUX:inst1|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_r:inst18|MUX:inst1|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_r:inst18|MUX:inst
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_r:inst18|MUX:inst|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_r:inst18|MUX:inst|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_l:inst16
S[0] <= MUX:inst.result
S[1] <= MUX:inst1.result
S[2] <= MUX:inst2.result
S[3] <= MUX:inst3.result
E[0] => MUX:inst3.data[15]
E[0] => MUX:inst3.data[11]
E[0] => MUX:inst3.data[7]
E[0] => MUX:inst3.data[3]
E[0] => MUX:inst2.data[14]
E[0] => MUX:inst2.data[10]
E[0] => MUX:inst2.data[6]
E[0] => MUX:inst2.data[2]
E[0] => MUX:inst1.data[13]
E[0] => MUX:inst1.data[9]
E[0] => MUX:inst1.data[5]
E[0] => MUX:inst1.data[1]
E[0] => MUX:inst.data[12]
E[0] => MUX:inst.data[8]
E[0] => MUX:inst.data[4]
E[0] => MUX:inst.data[0]
E[1] => MUX:inst3.data[14]
E[1] => MUX:inst3.data[10]
E[1] => MUX:inst3.data[6]
E[1] => MUX:inst3.data[2]
E[1] => MUX:inst2.data[13]
E[1] => MUX:inst2.data[9]
E[1] => MUX:inst2.data[5]
E[1] => MUX:inst2.data[1]
E[1] => MUX:inst1.data[12]
E[1] => MUX:inst1.data[8]
E[1] => MUX:inst1.data[4]
E[1] => MUX:inst1.data[0]
E[1] => MUX:inst.data[15]
E[1] => MUX:inst.data[11]
E[1] => MUX:inst.data[7]
E[1] => MUX:inst.data[3]
E[2] => MUX:inst3.data[13]
E[2] => MUX:inst3.data[9]
E[2] => MUX:inst3.data[5]
E[2] => MUX:inst3.data[1]
E[2] => MUX:inst2.data[12]
E[2] => MUX:inst2.data[8]
E[2] => MUX:inst2.data[4]
E[2] => MUX:inst2.data[0]
E[2] => MUX:inst1.data[15]
E[2] => MUX:inst1.data[11]
E[2] => MUX:inst1.data[7]
E[2] => MUX:inst1.data[3]
E[2] => MUX:inst.data[14]
E[2] => MUX:inst.data[10]
E[2] => MUX:inst.data[6]
E[2] => MUX:inst.data[2]
E[3] => MUX:inst3.data[12]
E[3] => MUX:inst3.data[8]
E[3] => MUX:inst3.data[4]
E[3] => MUX:inst3.data[0]
E[3] => MUX:inst2.data[15]
E[3] => MUX:inst2.data[11]
E[3] => MUX:inst2.data[7]
E[3] => MUX:inst2.data[3]
E[3] => MUX:inst1.data[14]
E[3] => MUX:inst1.data[10]
E[3] => MUX:inst1.data[6]
E[3] => MUX:inst1.data[2]
E[3] => MUX:inst.data[13]
E[3] => MUX:inst.data[9]
E[3] => MUX:inst.data[5]
E[3] => MUX:inst.data[1]
C[0] => MUX:inst3.sel[0]
C[0] => MUX:inst2.sel[0]
C[0] => MUX:inst1.sel[0]
C[0] => MUX:inst.sel[0]
C[1] => MUX:inst3.sel[1]
C[1] => MUX:inst2.sel[1]
C[1] => MUX:inst1.sel[1]
C[1] => MUX:inst.sel[1]
C[2] => MUX:inst3.sel[2]
C[2] => MUX:inst2.sel[2]
C[2] => MUX:inst1.sel[2]
C[2] => MUX:inst.sel[2]
C[3] => MUX:inst3.sel[3]
C[3] => MUX:inst2.sel[3]
C[3] => MUX:inst1.sel[3]
C[3] => MUX:inst.sel[3]


|ula|rot_l:inst16|MUX:inst3
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_l:inst16|MUX:inst3|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_l:inst16|MUX:inst3|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_l:inst16|MUX:inst2
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_l:inst16|MUX:inst2|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_l:inst16|MUX:inst2|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_l:inst16|MUX:inst1
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_l:inst16|MUX:inst1|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_l:inst16|MUX:inst1|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|rot_l:inst16|MUX:inst
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|rot_l:inst16|MUX:inst|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|rot_l:inst16|MUX:inst|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|shift_r:inst15
S[0] <= MUX:inst.result
S[1] <= MUX:inst1.result
S[2] <= MUX:inst2.result
S[3] <= MUX:inst3.result
E[0] => MUX:inst.data[0]
E[1] => MUX:inst1.data[0]
E[1] => MUX:inst.data[1]
E[2] => MUX:inst2.data[0]
E[2] => MUX:inst1.data[1]
E[2] => MUX:inst.data[2]
E[3] => MUX:inst3.data[4]
E[3] => MUX:inst3.data[3]
E[3] => MUX:inst3.data[2]
E[3] => MUX:inst3.data[1]
E[3] => MUX:inst3.data[0]
E[3] => MUX:inst2.data[4]
E[3] => MUX:inst2.data[3]
E[3] => MUX:inst2.data[2]
E[3] => MUX:inst2.data[1]
E[3] => MUX:inst1.data[4]
E[3] => MUX:inst1.data[3]
E[3] => MUX:inst1.data[2]
E[3] => MUX:inst.data[4]
E[3] => MUX:inst.data[3]
C[0] => MUX:inst3.sel[0]
C[0] => MUX:inst2.sel[0]
C[0] => MUX:inst1.sel[0]
C[0] => MUX:inst.sel[0]
C[1] => MUX:inst3.sel[1]
C[1] => MUX:inst2.sel[1]
C[1] => MUX:inst1.sel[1]
C[1] => MUX:inst.sel[1]
C[2] => MUX:inst3.sel[2]
C[2] => MUX:inst2.sel[2]
C[2] => MUX:inst1.sel[2]
C[2] => MUX:inst.sel[2]


|ula|shift_r:inst15|MUX:inst3
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_r:inst15|MUX:inst3|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_r:inst15|MUX:inst3|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|shift_r:inst15|MUX:inst2
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_r:inst15|MUX:inst2|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_r:inst15|MUX:inst2|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|shift_r:inst15|MUX:inst1
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_r:inst15|MUX:inst1|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_r:inst15|MUX:inst1|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|shift_r:inst15|MUX:inst
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_r:inst15|MUX:inst|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_r:inst15|MUX:inst|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|shift_l:inst14
S[0] <= MUX:inst.result
S[1] <= MUX:inst1.result
S[2] <= MUX:inst2.result
S[3] <= MUX:inst3.result
E[0] => MUX:inst3.data[3]
E[0] => MUX:inst2.data[2]
E[0] => MUX:inst1.data[1]
E[0] => MUX:inst.data[0]
E[1] => MUX:inst3.data[2]
E[1] => MUX:inst2.data[1]
E[1] => MUX:inst1.data[0]
E[2] => MUX:inst3.data[1]
E[2] => MUX:inst2.data[0]
E[3] => MUX:inst3.data[0]
C[0] => MUX:inst3.sel[0]
C[0] => MUX:inst2.sel[0]
C[0] => MUX:inst1.sel[0]
C[0] => MUX:inst.sel[0]
C[1] => MUX:inst3.sel[1]
C[1] => MUX:inst2.sel[1]
C[1] => MUX:inst1.sel[1]
C[1] => MUX:inst.sel[1]
C[2] => MUX:inst3.sel[2]
C[2] => MUX:inst2.sel[2]
C[2] => MUX:inst1.sel[2]
C[2] => MUX:inst.sel[2]


|ula|shift_l:inst14|MUX:inst3
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_l:inst14|MUX:inst3|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_l:inst14|MUX:inst3|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|shift_l:inst14|MUX:inst2
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_l:inst14|MUX:inst2|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_l:inst14|MUX:inst2|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|shift_l:inst14|MUX:inst1
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_l:inst14|MUX:inst1|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_l:inst14|MUX:inst1|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|shift_l:inst14|MUX:inst
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
result <= lpm_mux:$00001.result[0]


|ula|shift_l:inst14|MUX:inst|lpm_mux:$00001
data[0][0] => mux_ujc:auto_generated.data[0]
data[1][0] => mux_ujc:auto_generated.data[1]
data[2][0] => mux_ujc:auto_generated.data[2]
data[3][0] => mux_ujc:auto_generated.data[3]
data[4][0] => mux_ujc:auto_generated.data[4]
sel[0] => mux_ujc:auto_generated.sel[0]
sel[1] => mux_ujc:auto_generated.sel[1]
sel[2] => mux_ujc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ujc:auto_generated.result[0]


|ula|shift_l:inst14|MUX:inst|lpm_mux:$00001|mux_ujc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0


|ula|multiplicador_C2:inst28
CARRY <= mult_3:inst4.Cout
A[0] => inst45.IN0
A[0] => MUX:inst41.data[0]
A[1] => inst44.IN0
A[1] => MUX:inst42.data[0]
A[2] => inst14.IN0
A[2] => MUX:inst43.data[0]
A[3] => MUX:inst43.sel[0]
A[3] => MUX:inst42.sel[0]
A[3] => MUX:inst41.sel[0]
A[3] => inst3.IN1
B[0] => inst13.IN0
B[0] => MUX:inst17.data[0]
B[1] => inst12.IN0
B[1] => MUX:inst18.data[0]
B[2] => inst11.IN0
B[2] => MUX:inst19.data[0]
B[3] => MUX:inst17.sel[0]
B[3] => MUX:inst18.sel[0]
B[3] => MUX:inst19.sel[0]
B[3] => inst3.IN0
ESTOURO <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SAIDA[0] <= mult_3:inst4.S0
SAIDA[1] <= mult_3:inst4.S1
SAIDA[2] <= mult_3:inst4.S2
SAIDA[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|mult_3:inst4
S0 <= inst48.DB_MAX_OUTPUT_PORT_TYPE
A0 => inst48.IN0
A0 => inst50.IN0
A0 => inst37.IN0
B0 => inst48.IN1
B0 => inst52.IN1
B0 => inst53.IN1
S1 <= ha:inst.S
B1 => inst50.IN1
B1 => inst36.IN1
B1 => inst47.IN1
A1 => inst52.IN0
A1 => inst36.IN0
A1 => inst41.IN0
S3 <= fa:inst29.S
A2 => inst53.IN0
A2 => inst47.IN0
A2 => inst45.IN0
B2 => inst37.IN1
B2 => inst41.IN1
B2 => inst45.IN1
S4 <= ha:inst4.S
S5 <= ha:inst4.Cout
S2 <= fa:inst2.S
Cout <= fa:inst29.Cout


|ula|multiplicador_C2:inst28|mult_3:inst4|ha:inst
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|mult_3:inst4|fa:inst29
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|mult_3:inst4|fa:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|mult_3:inst4|fa:inst26
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|mult_3:inst4|ha:inst24
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|mult_3:inst4|ha:inst4
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|MUX:inst43
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|multiplicador_C2:inst28|MUX:inst43|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|multiplicador_C2:inst28|MUX:inst43|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|multiplicador_C2:inst28|adder:inst1
S0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
S1 <= fa:inst3.S
S2 <= fa:inst4.S
S3 <= fa:inst5.S
S4 <= fa:inst5.Cout


|ula|multiplicador_C2:inst28|adder:inst1|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|adder:inst1|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|adder:inst1|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|adder:inst1|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|MUX:inst42
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|multiplicador_C2:inst28|MUX:inst42|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|multiplicador_C2:inst28|MUX:inst42|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|multiplicador_C2:inst28|MUX:inst41
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|multiplicador_C2:inst28|MUX:inst41|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|multiplicador_C2:inst28|MUX:inst41|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|multiplicador_C2:inst28|MUX:inst17
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|multiplicador_C2:inst28|MUX:inst17|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|multiplicador_C2:inst28|MUX:inst17|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|multiplicador_C2:inst28|adder:inst
S0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
S1 <= fa:inst3.S
S2 <= fa:inst4.S
S3 <= fa:inst5.S
S4 <= fa:inst5.Cout


|ula|multiplicador_C2:inst28|adder:inst|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|adder:inst|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|adder:inst|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|adder:inst|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|multiplicador_C2:inst28|MUX:inst18
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|multiplicador_C2:inst28|MUX:inst18|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|multiplicador_C2:inst28|MUX:inst18|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|multiplicador_C2:inst28|MUX:inst19
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|multiplicador_C2:inst28|MUX:inst19|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|multiplicador_C2:inst28|MUX:inst19|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8
SINAL <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B[0] => inst13.IN0
B[0] => MUX:inst17.data[0]
B[1] => inst12.IN0
B[1] => MUX:inst18.data[0]
B[2] => inst11.IN0
B[2] => MUX:inst19.data[0]
B[3] => inst3.IN0
B[3] => MUX:inst17.sel[0]
B[3] => MUX:inst18.sel[0]
B[3] => MUX:inst19.sel[0]
A[0] => inst45.IN0
A[0] => MUX:inst41.data[0]
A[1] => inst44.IN0
A[1] => MUX:inst42.data[0]
A[2] => inst14.IN0
A[2] => MUX:inst43.data[0]
A[3] => inst3.IN1
A[3] => MUX:inst43.sel[0]
A[3] => MUX:inst42.sel[0]
A[3] => MUX:inst41.sel[0]
QUOC[0] <= MUX:inst6.result
QUOC[1] <= MUX:inst21.result
QUOC[2] <= MUX:inst22.result
resto[0] <= divisor_3bits:inst2.RESTO[0]
resto[1] <= divisor_3bits:inst2.RESTO[1]
resto[2] <= divisor_3bits:inst2.RESTO[2]
resto[3] <= divisor_3bits:inst2.RESTO[3]


|ula|divisor_C2:inst8|MUX:inst6
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst6|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst6|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|C2:inst20
C0 <= adder:inst4.S[0]
N0 => inst.IN0
N1 => inst1.IN0
N2 => inst2.IN0
N3 => inst3.IN0
C1 <= adder:inst4.S[1]
C2 <= adder:inst4.S[2]
C3 <= adder:inst4.S[3]


|ula|divisor_C2:inst8|C2:inst20|adder:inst4
S0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
S1 <= fa:inst3.S
S2 <= fa:inst4.S
S3 <= fa:inst5.S
S4 <= fa:inst5.Cout


|ula|divisor_C2:inst8|C2:inst20|adder:inst4|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|C2:inst20|adder:inst4|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|C2:inst20|adder:inst4|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|C2:inst20|adder:inst4|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2
QUO[0] <= inst45.DB_MAX_OUTPUT_PORT_TYPE
QUO[1] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
QUO[2] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
DIVISOR[0] => unidade_subtratora:inst3.E1
DIVISOR[0] => unidade_subtratora:inst12.E1
DIVISOR[0] => unidade_subtratora:inst13.E1
DIVISOR[1] => unidade_subtratora:inst6.E1
DIVISOR[1] => unidade_subtratora:inst11.E1
DIVISOR[1] => unidade_subtratora:inst14.E1
DIVISOR[2] => unidade_subtratora:inst7.E1
DIVISOR[2] => unidade_subtratora:inst10.E1
DIVISOR[2] => unidade_subtratora:inst15.E1
DIVIDENDO[4] => unidade_subtratora:inst13.E0
DIVIDENDO[5] => unidade_subtratora:inst12.E0
DIVIDENDO[6] => unidade_subtratora:inst3.E0
RESTO[0] <= unidade_subtratora:inst13.S
RESTO[1] <= unidade_subtratora:inst14.S
RESTO[2] <= unidade_subtratora:inst15.S
RESTO[3] <= unidade_subtratora:inst16.S


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst16
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst16|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst10
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst10|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst9
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst9|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst7
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst7|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst8
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst8|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst6
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst6|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst3
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst3|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst11
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst11|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst12
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst12|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst15
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst15|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst14
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst14|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst13
S <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OS => inst4.IN0
OS => inst.IN1
E0 => fs:inst2.E0
E0 => inst.IN0
E1 => fs:inst2.E1
Bin => fs:inst2.Bin
Bout <= fs:inst2.Bout


|ula|divisor_C2:inst8|divisor_3bits:inst2|unidade_subtratora:inst13|fs:inst2
Bout <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Bin => inst4.IN0
Bin => inst2.IN1
Bin => inst1.IN1
E0 => inst3.IN0
E0 => inst6.IN0
E0 => inst.IN0
E1 => inst5.IN0
E1 => inst2.IN0
E1 => inst.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|MUX:inst17
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst17|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst17|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|adder:inst
S0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
S1 <= fa:inst3.S
S2 <= fa:inst4.S
S3 <= fa:inst5.S
S4 <= fa:inst5.Cout


|ula|divisor_C2:inst8|adder:inst|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|adder:inst|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|adder:inst|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|adder:inst|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|MUX:inst18
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst18|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst18|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|MUX:inst19
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst19|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst19|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|MUX:inst43
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst43|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst43|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|adder:inst1
S0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
S1 <= fa:inst3.S
S2 <= fa:inst4.S
S3 <= fa:inst5.S
S4 <= fa:inst5.Cout


|ula|divisor_C2:inst8|adder:inst1|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|adder:inst1|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|adder:inst1|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|adder:inst1|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|divisor_C2:inst8|MUX:inst42
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst42|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst42|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|MUX:inst41
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst41|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst41|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|MUX:inst21
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst21|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst21|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|divisor_C2:inst8|MUX:inst22
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
sel[0] => lpm_mux:$00001.sel[0]
result <= lpm_mux:$00001.result[0]


|ula|divisor_C2:inst8|MUX:inst22|lpm_mux:$00001
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|ula|divisor_C2:inst8|MUX:inst22|lpm_mux:$00001|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|ula|sub:inst17
SAIDA0 <= adder_carry:inst.S0
B0 => C2:inst1.N0
B1 => C2:inst1.N1
B2 => C2:inst1.N2
B3 => C2:inst1.N3
A0 => adder_carry:inst.B[0]
A1 => adder_carry:inst.B[1]
A2 => adder_carry:inst.B[2]
A3 => adder_carry:inst.B[3]
SAIDA1 <= adder_carry:inst.S1
SAIDA2 <= adder_carry:inst.S2
ESTOURO <= inst2.DB_MAX_OUTPUT_PORT_TYPE
SAIDA3 <= adder_carry:inst.S3
SAIDA4 <= s4.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|adder_carry:inst
S0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
S1 <= fa:inst3.S
S2 <= fa:inst4.S
S3 <= fa:inst5.S
CARRY <= fa:inst4.Cout
S4 <= fa:inst5.Cout


|ula|sub:inst17|adder_carry:inst|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|adder_carry:inst|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|adder_carry:inst|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|adder_carry:inst|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|C2:inst1
C0 <= adder:inst4.S[0]
N0 => inst.IN0
N1 => inst1.IN0
N2 => inst2.IN0
N3 => inst3.IN0
C1 <= adder:inst4.S[1]
C2 <= adder:inst4.S[2]
C3 <= adder:inst4.S[3]


|ula|sub:inst17|C2:inst1|adder:inst4
S0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
S1 <= fa:inst3.S
S2 <= fa:inst4.S
S3 <= fa:inst5.S
S4 <= fa:inst5.Cout


|ula|sub:inst17|C2:inst1|adder:inst4|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|C2:inst1|adder:inst4|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|C2:inst1|adder:inst4|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|sub:inst17|C2:inst1|adder:inst4|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|adder_c2:inst9
SAIDA0 <= ha:inst2.S
B[0] => ha:inst2.A
B[1] => fa:inst3.A
B[2] => fa:inst4.A
B[3] => fa:inst5.A
A[0] => ha:inst2.B
A[1] => fa:inst3.B
A[2] => fa:inst4.B
A[3] => fa:inst5.B
SAIDA1 <= fa:inst3.S
SAIDA2 <= fa:inst4.S
SAIDA3 <= fa:inst5.S
SAIDA4 <= carry2.DB_MAX_OUTPUT_PORT_TYPE
ESTOURO <= inst.DB_MAX_OUTPUT_PORT_TYPE


|ula|adder_c2:inst9|ha:inst2
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst1.IN0
B => inst.IN1
B => inst1.IN1
Cout <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ula|adder_c2:inst9|fa:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|adder_c2:inst9|fa:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|adder_c2:inst9|fa:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst5.IN0
A => inst2.IN1
B => inst.IN1
B => inst5.IN1
B => inst2.IN0
IN => inst1.IN1
IN => inst3.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ula|ou_exclusivo:inst22
SAIDA0 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
B0 => inst4.IN0
A0 => inst4.IN1
SAIDA1 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst5.IN0
B1 => inst5.IN1
SAIDA2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A2 => inst6.IN0
B2 => inst6.IN1
SAIDA3 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A3 => inst7.IN0
B3 => inst7.IN1


|ula|nao_ou:inst23
SAIDA0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
A0 => inst.IN0
B0 => inst.IN1
SAIDA1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
B1 => inst1.IN0
A1 => inst1.IN1
SAIDA2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
B2 => inst2.IN0
A2 => inst2.IN1
SAIDA3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B3 => inst3.IN0
A3 => inst3.IN1


|ula|nao_e:inst24
SAIDA0 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A0 => inst1.IN0
B0 => inst1.IN1
SAIDA1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
B1 => inst2.IN0
A1 => inst2.IN1
SAIDA2 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B2 => inst3.IN0
A2 => inst3.IN1
SAIDA3 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
B3 => inst4.IN0
A3 => inst4.IN1


|ula|ou:inst25
SAIDA0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
A0 => inst.IN0
B0 => inst.IN1
SAIDA1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
B1 => inst2.IN0
A1 => inst2.IN1
SAIDA2 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B2 => inst3.IN0
A2 => inst3.IN1
SAIDA3 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
B3 => inst4.IN0
A3 => inst4.IN1


|ula|e:inst26
SAIDA0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
B0 => inst.IN0
A0 => inst.IN1
SAIDA1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
B1 => inst1.IN1
SAIDA2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A2 => inst2.IN0
B2 => inst2.IN1
SAIDA3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A3 => inst3.IN0
B3 => inst3.IN1


|ula|nao:inst27
SAIDA0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
A0 => inst.IN0
SAIDA1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A1 => inst1.IN0
SAIDA2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
A2 => inst2.IN0
SAIDA3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
A3 => inst3.IN0


|ula|MUX:inst2
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|MUX:inst2|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|MUX:inst2|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|MUX:inst3
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|MUX:inst3|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|MUX:inst3|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|MUX:inst4
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|MUX:inst4|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|MUX:inst4|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|MUX:inst7
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|MUX:inst7|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|MUX:inst7|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|MUX:inst5
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|MUX:inst5|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|MUX:inst5|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|ula|MUX:inst6
data[0] => lpm_mux:$00001.data[0][0]
data[1] => lpm_mux:$00001.data[1][0]
data[2] => lpm_mux:$00001.data[2][0]
data[3] => lpm_mux:$00001.data[3][0]
data[4] => lpm_mux:$00001.data[4][0]
data[5] => lpm_mux:$00001.data[5][0]
data[6] => lpm_mux:$00001.data[6][0]
data[7] => lpm_mux:$00001.data[7][0]
data[8] => lpm_mux:$00001.data[8][0]
data[9] => lpm_mux:$00001.data[9][0]
data[10] => lpm_mux:$00001.data[10][0]
data[11] => lpm_mux:$00001.data[11][0]
data[12] => lpm_mux:$00001.data[12][0]
data[13] => lpm_mux:$00001.data[13][0]
data[14] => lpm_mux:$00001.data[14][0]
data[15] => lpm_mux:$00001.data[15][0]
sel[0] => lpm_mux:$00001.sel[0]
sel[1] => lpm_mux:$00001.sel[1]
sel[2] => lpm_mux:$00001.sel[2]
sel[3] => lpm_mux:$00001.sel[3]
result <= lpm_mux:$00001.result[0]


|ula|MUX:inst6|lpm_mux:$00001
data[0][0] => mux_hlc:auto_generated.data[0]
data[1][0] => mux_hlc:auto_generated.data[1]
data[2][0] => mux_hlc:auto_generated.data[2]
data[3][0] => mux_hlc:auto_generated.data[3]
data[4][0] => mux_hlc:auto_generated.data[4]
data[5][0] => mux_hlc:auto_generated.data[5]
data[6][0] => mux_hlc:auto_generated.data[6]
data[7][0] => mux_hlc:auto_generated.data[7]
data[8][0] => mux_hlc:auto_generated.data[8]
data[9][0] => mux_hlc:auto_generated.data[9]
data[10][0] => mux_hlc:auto_generated.data[10]
data[11][0] => mux_hlc:auto_generated.data[11]
data[12][0] => mux_hlc:auto_generated.data[12]
data[13][0] => mux_hlc:auto_generated.data[13]
data[14][0] => mux_hlc:auto_generated.data[14]
data[15][0] => mux_hlc:auto_generated.data[15]
sel[0] => mux_hlc:auto_generated.sel[0]
sel[1] => mux_hlc:auto_generated.sel[1]
sel[2] => mux_hlc:auto_generated.sel[2]
sel[3] => mux_hlc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_hlc:auto_generated.result[0]


|ula|MUX:inst6|lpm_mux:$00001|mux_hlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


