/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: chips/ocmb/odyssey/procedures/hwp/utils/ody_pibms_reg_dump.C $ */
/*                                                                        */
/* IBM CONFIDENTIAL                                                       */
/*                                                                        */
/* EKB Project                                                            */
/*                                                                        */
/* COPYRIGHT 2015,2023                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* The source code for this program is not published or otherwise         */
/* divested of its trade secrets, irrespective of what has been           */
/* deposited with the U.S. Copyright Office.                              */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
/// @file ody_pibms_reg_dump.C
/// @brief Dump PIB Masters and Slaves Internal Register contents
//
// Change History:
// 02/08/2023:  Copied from p10_pibms_reg_dump, changed to use in ody
//

// -----------------------------------------------------------------------------
//  Includes
// -----------------------------------------------------------------------------
#include <fapi2.H>
#include <ody_pibms_regs2dump.H>
#include <ody_pibms_reg_dump.H>
#include "p10_scom_perv_2.H"
#include "p10_scom_perv_7.H"
#include "p10_scom_proc_0.H"
#include "p10_scom_proc_4.H"
#include <string>

// -----------------------------------------------------------------------------
//  Function definitions
// -----------------------------------------------------------------------------

/// @brief Dump the contents of PIB Masters and Slaves Internal Registers
///
/// @param [in]  i_target             Chip target
///
/// @retval FAPI_RC_SUCCESS
/// @retval ERROR defined in xml

fapi2::ReturnCode ody_pibms_reg_dump( const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target,
                                      std::vector<sRegV>& regv_set)
{
    using namespace scomt;

    fapi2::buffer<uint32_t> l_data32_cbs_cs;
    fapi2::buffer<uint32_t> l_data32_sb_cs;
    fapi2::buffer<uint32_t> l_data32;
    fapi2::buffer<uint64_t> l_data64_sl_clk_status;
    uint64_t addr;
    bool sdb, pib_clks_not_running, net_clks_not_running;
    std::string reg_name;

    FAPI_INF("Executing ody_pibms_reg_dump");

    fapi2::buffer<uint64_t> buf;

    FAPI_TRY(fapi2::getCfamRegister(i_target, PERV_CBS_CS_FSI, l_data32_cbs_cs));  //0x2801
    FAPI_TRY(fapi2::getCfamRegister(i_target, PERV_SB_CS_FSI, l_data32_sb_cs));    //0x2808

    FAPI_DBG("Release PCB reset");
    l_data32.flush<0>().setBit<perv::FSXCOMP_FSXLOG_ROOT_CTRL0_PCB_RESET_DC>();
    FAPI_TRY(putCfamRegister(i_target, perv::FSXCOMP_FSXLOG_ROOT_CTRL0_CLEAR_FSI, l_data32 ));
    // only dump registers can be accessed in secure debug mode
    // PERV_CBS_CS_SECURE_ACCESS_BIT = 4,  PERV_SB_CS_SECURE_DEBUG_MODE = 0
    sdb = (l_data32_cbs_cs.getBit<BIT04>() && l_data32_sb_cs.getBit<BIT00>());

    if(l_data32_cbs_cs.getBit<BIT04>() && !l_data32_sb_cs.getBit<BIT00>())
    {
        FAPI_ERR("PIB Master Slave registers can not be accessed in secure mode without setting secure debug bit");
        goto fapi_try_exit;
    }

    if(!l_data32_cbs_cs.getBit<BIT04>())
    {

        FAPI_TRY(getScom(i_target, proc::TP_TPCHIP_TPC_CLOCK_STAT_SL, l_data64_sl_clk_status));

        pib_clks_not_running = l_data64_sl_clk_status.getBit<proc::TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT2_SL>();
        net_clks_not_running = l_data64_sl_clk_status.getBit<proc::TP_TPCHIP_TPC_CLOCK_STAT_SL_UNIT4_SL>();
    }
    else
    {
        pib_clks_not_running = false;
        net_clks_not_running = false;
    }


    if (sdb)
    {
        FAPI_INF("In secure debug mode");
    }

    if (regv_set.size())
    {
        for (std::vector<sRegV>::iterator itr = regv_set.begin(); itr != regv_set.end(); ++itr)
        {
            //only read registers which can be accessed in secure debug mode
            //MBX registers are always accessed using FSI scope
            if (!sdb || ((itr->reg).attr & SDB_ATTR) || ((itr->reg).attr & MBX_ATTR))
            {
                addr = (itr->reg).addr;
                reg_name = (itr->reg).name;

                if( ! (pib_clks_not_running && ((reg_name.find("PIBMEM") != std::string::npos)
                                                || (reg_name.find("PSU") != std::string::npos))) &&
                    ! (net_clks_not_running && (reg_name.find("PCBM") != std::string::npos)))
                {
                    if((itr->reg).attr & MBX_ATTR)
                    {
                        FAPI_TRY(fapi2::getCfamRegister(i_target, ((addr & 0xFFFF) | 0x2800), l_data32));
                        itr->value = (0x00000000FFFFFFFFull & l_data32) << 32;
                    }
                    else
                    {
                        FAPI_TRY((getScom(i_target , addr , buf)));
                        itr->value = buf;
                    }

                    //mark value is valid
                    (itr->reg).attr |= VLD_ATTR;
                }
            }
        }
    }

fapi_try_exit:
    FAPI_INF("Exiting ody_pibms_reg_dump");
    return fapi2::current_err;
}
