

================================================================
== Vitis HLS Report for 'decoder'
================================================================
* Date:           Sun Feb 13 19:25:51 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        adc_output_decode
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.302 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     58|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_io  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2     |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   8|           4|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |adc_data_axis_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |phase_A_TDATA_blk_n        |   9|          2|    1|          2|
    |phase_B_TDATA_blk_n        |   9|          2|    1|          2|
    |vbus_TDATA_blk_n           |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  50|         11|    5|         11|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  2|   0|    2|          0|
    |tmp_id_V_reg_105  |  5|   0|    5|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  7|   0|    7|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_local_block        |  out|    1|  ap_ctrl_hs|                 decoder|  return value|
|ap_local_deadlock     |  out|    1|  ap_ctrl_hs|                 decoder|  return value|
|ap_clk                |   in|    1|  ap_ctrl_hs|                 decoder|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|                 decoder|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 decoder|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 decoder|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 decoder|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 decoder|  return value|
|adc_data_axis_TDATA   |   in|   16|        axis|  adc_data_axis_V_data_V|       pointer|
|adc_data_axis_TVALID  |   in|    1|        axis|  adc_data_axis_V_dest_V|       pointer|
|adc_data_axis_TREADY  |  out|    1|        axis|  adc_data_axis_V_dest_V|       pointer|
|adc_data_axis_TDEST   |   in|    1|        axis|  adc_data_axis_V_dest_V|       pointer|
|adc_data_axis_TKEEP   |   in|    2|        axis|  adc_data_axis_V_keep_V|       pointer|
|adc_data_axis_TSTRB   |   in|    2|        axis|  adc_data_axis_V_strb_V|       pointer|
|adc_data_axis_TUSER   |   in|    1|        axis|  adc_data_axis_V_user_V|       pointer|
|adc_data_axis_TLAST   |   in|    1|        axis|  adc_data_axis_V_last_V|       pointer|
|adc_data_axis_TID     |   in|    5|        axis|    adc_data_axis_V_id_V|       pointer|
|phase_B_TDATA         |  out|   16|        axis|                 phase_B|       pointer|
|phase_B_TVALID        |  out|    1|        axis|                 phase_B|       pointer|
|phase_B_TREADY        |   in|    1|        axis|                 phase_B|       pointer|
|phase_A_TDATA         |  out|   16|        axis|                 phase_A|       pointer|
|phase_A_TVALID        |  out|    1|        axis|                 phase_A|       pointer|
|phase_A_TREADY        |   in|    1|        axis|                 phase_A|       pointer|
|vbus_TDATA            |  out|   16|        axis|                    vbus|       pointer|
|vbus_TVALID           |  out|    1|        axis|                    vbus|       pointer|
|vbus_TREADY           |   in|    1|        axis|                    vbus|       pointer|
+----------------------+-----+-----+------------+------------------------+--------------+

