(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : FishTank-Manage.brd                           )
(    Software Version : 17.4S032                                      )
(    Date/Time        : Sun Jul 30 22:21:40 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'D:/PCBDesign/FishTank-Manage/SCH/net'
Design Directory:            'C:/Users/a1833/OneDrive/文档/Arduino/FishTank-Manage/FishTank-Manage-PCB/PCB'
Old design name:             'C:/Users/a1833/OneDrive/文档/Arduino/FishTank-Manage/FishTank-Manage-PCB/PCB/FishTank-Manage.brd'
New design name:             'C:/Users/a1833/OneDrive/文档/Arduino/FishTank-Manage/FishTank-Manage-PCB/PCB/FishTank-Manage.brd'

CmdLine: netrev -$ -i D:/PCBDesign/FishTank-Manage/SCH/net -y 1 -h -q netrev_constraint_report.xml C:/Users/a1833/OneDrive/文档/Arduino/FishTank-Manage/FishTank-Manage-PCB/PCB/#Taaaaob25292.tmp

------ Preparing to read pst files ------

Starting to read D:/PCBDesign/FishTank-Manage/SCH/net/pstchip.dat 
   Finished reading D:/PCBDesign/FishTank-Manage/SCH/net/pstchip.dat (00:00:00.01)
Starting to read D:/PCBDesign/FishTank-Manage/SCH/net/pstxprt.dat 
   Finished reading D:/PCBDesign/FishTank-Manage/SCH/net/pstxprt.dat (00:00:00.00)
Starting to read D:/PCBDesign/FishTank-Manage/SCH/net/pstxnet.dat 
   Finished reading D:/PCBDesign/FishTank-Manage/SCH/net/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/program files/cadence/spb_17.4/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/program files/cadence/spb_17.4/share/local/pcb/symbols 
           c:/program files/cadence/spb_17.4/share/pcb/pcb_lib/symbols 
           c:/program files/cadence/spb_17.4/share/pcb/allegrolib/symbols 
           D:/PCBDesign/00-LIB 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/program files/cadence/spb_17.4/share/local/pcb/padstacks 
           c:/program files/cadence/spb_17.4/share/pcb/pcb_lib/symbols 
           c:/program files/cadence/spb_17.4/share/pcb/allegrolib/symbols 
           D:/PCBDesign/00-LIB 


------ Summary Statistics ------


netrev run on Jul 30 22:21:40 2023
   DESIGN NAME : 'FISHTANK-MANAGE'
   PACKAGING ON Aug 29 2022 11:07:37

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:39
elapsed time  0:00:00

