\hypertarget{interrupt__sam__nvic_8c}{}\doxysection{src/\+ASF/common/utils/interrupt/interrupt\+\_\+sam\+\_\+nvic.c File Reference}
\label{interrupt__sam__nvic_8c}\index{src/ASF/common/utils/interrupt/interrupt\_sam\_nvic.c@{src/ASF/common/utils/interrupt/interrupt\_sam\_nvic.c}}


Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based)  


{\ttfamily \#include \char`\"{}interrupt\+\_\+sam\+\_\+nvic.\+h\char`\"{}}\newline
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries cpu\+\_\+irq\+\_\+enter\+\_\+critical} (void)
\item 
void {\bfseries cpu\+\_\+irq\+\_\+leave\+\_\+critical} (void)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile bool {\bfseries g\+\_\+interrupt\+\_\+enabled} = true
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based) 

Copyright (c) 2012-\/2018 Microchip Technology Inc. and its subsidiaries.

\textbackslash{}asf\+\_\+license\+\_\+start 