##RobustVerilog project 

SRCFILE = axi_slave.v
DEFFILE =

OUTDIR  = out

INCDIR += ../src/base
INCDIR += ../src/gen

LIST = list.txt
+LISTPATH

+HEADER
