$date
	Sat Oct 22 23:12:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#82615
b1001 !
1"
#82618
b1001 &
b1001 %
1$
#82619
0"
#82622
b11100 &
b11100 %
#82626
b1110 &
b1110 %
#82630
b111 &
b111 %
#82634
b10110 &
b10110 %
#82638
b1011 &
b1011 %
#82642
b100010 &
b100010 %
#82646
b10001 &
b10001 %
#82650
b110100 &
b110100 %
#82654
b11010 &
b11010 %
#82658
b1101 &
b1101 %
#82662
b101000 &
b101000 %
#82666
b10100 &
b10100 %
#82670
b1010 &
b1010 %
#82674
b101 &
b101 %
#82678
b10000 &
b10000 %
#82682
b1000 &
b1000 %
#82686
b100 &
b100 %
#82690
b10 &
b10 %
#82694
b1 &
1#
b1 %
#82698
b0 &
b0 %
0#
0$
#1109174
b11010 &
b11010 %
1$
b11010 !
1"
#1109175
0"
#1109178
b1101 &
b1101 %
#1109182
b101000 &
b101000 %
#1109186
b10100 &
b10100 %
#1109190
b1010 &
b1010 %
#1109194
b101 &
b101 %
#1109198
b10000 &
b10000 %
#1109202
b1000 &
b1000 %
#1109206
b100 &
b100 %
#1109210
b10 &
b10 %
#1109214
b1 &
1#
b1 %
#1109218
b0 &
b0 %
0#
0$
#2052665
b1000 !
1"
#2052666
b1000 &
b1000 %
1$
#2052667
0"
#2052670
b100 &
b100 %
#2052674
b10 &
b10 %
#2052678
b1 &
1#
b1 %
#2052682
b0 &
b0 %
0#
0$
#4500012
