// Seed: 2356985056
module module_1 ();
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  , module_0 ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ;
  module_2();
endmodule
module module_0 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output tri1  module_1
);
  nor (id_0, id_1, id_2, id_3, id_4);
  module_0();
endmodule
module module_2;
  wand id_2;
  always @(*) id_1 = id_2 || id_2;
  final begin
    id_1 <= 1;
  end
endmodule
