# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 4522002383 # Weave simulation time
 time: # Simulator time breakdown
  init: 2418369240605
  bound: 22998362982
  weave: 7026673693
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 14717 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 147172593 # Simulated unhalted cycles
   cCycles: 26974579 # Cycles due to contention stalls
   instrs: 100002154 # Simulated instructions
   uops: 114159810 # Retired micro-ops
   bbls: 2329651 # Basic blocks
   approxInstrs: 553670 # Instrs with approx uop decoding
   mispredBranches: 3170 # Mispredicted branches
   condBranches: 914870 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 9222075 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 11 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 3117 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 3012 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 386508 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 18014479 # Filtered GETS hits
   fhGETX: 5396116 # Filtered GETX hits
   hGETS: 951473 # GETS hits
   hGETX: 756256 # GETX hits
   mGETS: 786152 # GETS misses
   mGETXIM: 4309123 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 306 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 403814868 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 99 # GETS hits
   hGETX: 1999794 # GETX hits
   mGETS: 789170 # GETS misses
   mGETXIM: 2309329 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 785463 # Clean evictions (from lower level)
   PUTX: 4308994 # Dirty evictions (from lower level)
   INV: 4199 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 353217456 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 77 # GETS hits
   hGETX: 50 # GETX hits
   mGETS: 789093 # GETS misses
   mGETXIM: 2309279 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 781638 # Clean evictions (from lower level)
   PUTX: 2308566 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 278853480 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 774555 # Read requests
   wr: 574227 # Write requests
   rdlat: 110612423 # Total latency experienced by read requests
   wrlat: 101419392 # Total latency experienced by write requests
   rdhits: 62 # Read row hits
   wrhits: 12096 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 3
    12: 5
    13: 452223
    14: 156762
    15: 107873
    16: 6794
    17: 30472
    18: 1126
    19: 1693
    20: 2390
    21: 3399
    22: 2100
    23: 1624
    24: 885
    25: 567
    26: 387
    27: 528
    28: 498
    29: 384
    30: 329
    31: 375
    32: 334
    33: 366
    34: 360
    35: 269
    36: 224
    37: 189
    38: 237
    39: 396
    40: 291
    41: 344
    42: 296
    43: 160
    44: 108
    45: 67
    46: 88
    47: 78
    48: 172
    49: 74
    50: 24
    51: 15
    52: 16
    53: 13
    54: 14
    55: 0
    56: 0
    57: 2
    58: 1
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 774577 # Read requests
   wr: 574229 # Write requests
   rdlat: 110547711 # Total latency experienced by read requests
   wrlat: 100665597 # Total latency experienced by write requests
   rdhits: 81 # Read row hits
   wrhits: 13272 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 0
    11: 1
    12: 0
    13: 452532
    14: 157146
    15: 106390
    16: 8547
    17: 30902
    18: 830
    19: 1566
    20: 2071
    21: 3067
    22: 1967
    23: 1569
    24: 869
    25: 667
    26: 381
    27: 543
    28: 393
    29: 390
    30: 371
    31: 363
    32: 349
    33: 346
    34: 308
    35: 265
    36: 214
    37: 214
    38: 223
    39: 411
    40: 278
    41: 317
    42: 288
    43: 167
    44: 95
    45: 46
    46: 81
    47: 76
    48: 179
    49: 88
    50: 15
    51: 12
    52: 10
    53: 13
    54: 10
    55: 4
    56: 1
    57: 0
    58: 1
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 774599 # Read requests
   wr: 574259 # Write requests
   rdlat: 110619266 # Total latency experienced by read requests
   wrlat: 101389306 # Total latency experienced by write requests
   rdhits: 54 # Read row hits
   wrhits: 12859 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 1
    13: 451925
    14: 156309
    15: 108558
    16: 7042
    17: 30281
    18: 1007
    19: 1638
    20: 2422
    21: 3497
    22: 2190
    23: 1683
    24: 867
    25: 546
    26: 398
    27: 539
    28: 484
    29: 410
    30: 340
    31: 356
    32: 367
    33: 382
    34: 341
    35: 273
    36: 235
    37: 230
    38: 234
    39: 403
    40: 276
    41: 306
    42: 302
    43: 168
    44: 99
    45: 48
    46: 69
    47: 94
    48: 159
    49: 77
    50: 13
    51: 9
    52: 4
    53: 7
    54: 7
    55: 2
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 774576 # Read requests
   wr: 574260 # Write requests
   rdlat: 110623810 # Total latency experienced by read requests
   wrlat: 100762021 # Total latency experienced by write requests
   rdhits: 41 # Read row hits
   wrhits: 12651 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 1
    13: 451682
    14: 156853
    15: 107189
    16: 8669
    17: 31060
    18: 834
    19: 1528
    20: 2038
    21: 2962
    22: 1955
    23: 1534
    24: 843
    25: 653
    26: 412
    27: 501
    28: 483
    29: 354
    30: 331
    31: 352
    32: 373
    33: 410
    34: 361
    35: 263
    36: 233
    37: 217
    38: 235
    39: 482
    40: 306
    41: 330
    42: 315
    43: 182
    44: 120
    45: 56
    46: 73
    47: 90
    48: 172
    49: 72
    50: 18
    51: 5
    52: 6
    53: 10
    54: 10
    55: 0
    56: 0
    57: 0
    58: 1
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 14717
  rqSzHist: # Run queue size histogram
   0: 14717
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 147172593
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100002154
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
