<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/assembler_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../sparc/vm_version_sparc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_x86.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/assembler_x86.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
 231       code_section()-&gt;relocate(inst_mark(), rspec, disp32_operand);
 232     else
 233       code_section()-&gt;relocate(inst_mark(), rspec, format);
 234   }
 235   emit_int32(data);
 236 }
 237 
 238 static int encode(Register r) {
 239   int enc = r-&gt;encoding();
 240   if (enc &gt;= 8) {
 241     enc -= 8;
 242   }
 243   return enc;
 244 }
 245 
 246 void Assembler::emit_arith_b(int op1, int op2, Register dst, int imm8) {
 247   assert(dst-&gt;has_byte_register(), &quot;must have byte register&quot;);
 248   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
 249   assert(isByte(imm8), &quot;not a byte&quot;);
 250   assert((op1 &amp; 0x01) == 0, &quot;should be 8bit operation&quot;);
<span class="line-modified"> 251   emit_int8(op1);</span>
<span class="line-removed"> 252   emit_int8(op2 | encode(dst));</span>
<span class="line-removed"> 253   emit_int8(imm8);</span>
 254 }
 255 
 256 
 257 void Assembler::emit_arith(int op1, int op2, Register dst, int32_t imm32) {
 258   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
 259   assert((op1 &amp; 0x01) == 1, &quot;should be 32bit operation&quot;);
 260   assert((op1 &amp; 0x02) == 0, &quot;sign-extension bit should not be set&quot;);
 261   if (is8bit(imm32)) {
<span class="line-modified"> 262     emit_int8(op1 | 0x02); // set sign bit</span>
<span class="line-modified"> 263     emit_int8(op2 | encode(dst));</span>
<span class="line-modified"> 264     emit_int8(imm32 &amp; 0xFF);</span>
 265   } else {
<span class="line-modified"> 266     emit_int8(op1);</span>
<span class="line-removed"> 267     emit_int8(op2 | encode(dst));</span>
 268     emit_int32(imm32);
 269   }
 270 }
 271 
 272 // Force generation of a 4 byte immediate value even if it fits into 8bit
 273 void Assembler::emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32) {
 274   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
 275   assert((op1 &amp; 0x01) == 1, &quot;should be 32bit operation&quot;);
 276   assert((op1 &amp; 0x02) == 0, &quot;sign-extension bit should not be set&quot;);
<span class="line-modified"> 277   emit_int8(op1);</span>
<span class="line-removed"> 278   emit_int8(op2 | encode(dst));</span>
 279   emit_int32(imm32);
 280 }
 281 
 282 // immediate-to-memory forms
 283 void Assembler::emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32) {
 284   assert((op1 &amp; 0x01) == 1, &quot;should be 32bit operation&quot;);
 285   assert((op1 &amp; 0x02) == 0, &quot;sign-extension bit should not be set&quot;);
 286   if (is8bit(imm32)) {
 287     emit_int8(op1 | 0x02); // set sign bit
 288     emit_operand(rm, adr, 1);
 289     emit_int8(imm32 &amp; 0xFF);
 290   } else {
 291     emit_int8(op1);
 292     emit_operand(rm, adr, 4);
 293     emit_int32(imm32);
 294   }
 295 }
 296 
 297 
 298 void Assembler::emit_arith(int op1, int op2, Register dst, Register src) {
 299   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
<span class="line-modified"> 300   emit_int8(op1);</span>
<span class="line-removed"> 301   emit_int8(op2 | encode(dst) &lt;&lt; 3 | encode(src));</span>
 302 }
 303 
 304 
 305 bool Assembler::query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 306                                            int cur_tuple_type, int in_size_in_bits, int cur_encoding) {
 307   int mod_idx = 0;
 308   // We will test if the displacement fits the compressed format and if so
 309   // apply the compression to the displacment iff the result is8bit.
 310   if (VM_Version::supports_evex() &amp;&amp; is_evex_inst) {
 311     switch (cur_tuple_type) {
 312     case EVEX_FV:
 313       if ((cur_encoding &amp; VEX_W) == VEX_W) {
 314         mod_idx = ((cur_encoding &amp; EVEX_Rb) == EVEX_Rb) ? 3 : 2;
 315       } else {
 316         mod_idx = ((cur_encoding &amp; EVEX_Rb) == EVEX_Rb) ? 1 : 0;
 317       }
 318       break;
 319 
 320     case EVEX_HV:
 321       mod_idx = ((cur_encoding &amp; EVEX_Rb) == EVEX_Rb) ? 1 : 0;
</pre>
<hr />
<pre>
 463     if (vector_len &gt;= AVX_128bit &amp;&amp; vector_len &lt;= AVX_512bit) {
 464       int disp_factor = tuple_table[tuple_type + mod_idx][vector_len];
 465       if ((disp % disp_factor) == 0) {
 466         int new_disp = disp / disp_factor;
 467         if (is8bit(new_disp)) {
 468           disp = new_disp;
 469         }
 470       } else {
 471         return false;
 472       }
 473     }
 474   }
 475   return is8bit(disp);
 476 }
 477 
 478 
 479 void Assembler::emit_operand(Register reg, Register base, Register index,
 480                              Address::ScaleFactor scale, int disp,
 481                              RelocationHolder const&amp; rspec,
 482                              int rip_relative_correction) {
<span class="line-modified"> 483   relocInfo::relocType rtype = (relocInfo::relocType) rspec.type();</span>
 484 
 485   // Encode the registers as needed in the fields they are used in
<span class="line-removed"> 486 </span>
 487   int regenc = encode(reg) &lt;&lt; 3;
<span class="line-removed"> 488   int indexenc = index-&gt;is_valid() ? encode(index) &lt;&lt; 3 : 0;</span>
<span class="line-removed"> 489   int baseenc = base-&gt;is_valid() ? encode(base) : 0;</span>
<span class="line-removed"> 490 </span>
 491   if (base-&gt;is_valid()) {

 492     if (index-&gt;is_valid()) {
 493       assert(scale != Address::no_scale, &quot;inconsistent address&quot;);
 494       // [base + index*scale + disp]
<span class="line-modified"> 495       if (disp == 0 &amp;&amp; rtype == relocInfo::none  &amp;&amp;</span>

 496           base != rbp LP64_ONLY(&amp;&amp; base != r13)) {
 497         // [base + index*scale]
 498         // [00 reg 100][ss index base]
 499         assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 500         emit_int8(0x04 | regenc);</span>
<span class="line-modified"> 501         emit_int8(scale &lt;&lt; 6 | indexenc | baseenc);</span>
<span class="line-modified"> 502       } else if (emit_compressed_disp_byte(disp) &amp;&amp; rtype == relocInfo::none) {</span>
 503         // [base + index*scale + imm8]
 504         // [01 reg 100][ss index base] imm8
 505         assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 506         emit_int8(0x44 | regenc);</span>
<span class="line-modified"> 507         emit_int8(scale &lt;&lt; 6 | indexenc | baseenc);</span>
<span class="line-modified"> 508         emit_int8(disp &amp; 0xFF);</span>
 509       } else {
 510         // [base + index*scale + disp32]
 511         // [10 reg 100][ss index base] disp32
 512         assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 513         emit_int8(0x84 | regenc);</span>
<span class="line-modified"> 514         emit_int8(scale &lt;&lt; 6 | indexenc | baseenc);</span>
 515         emit_data(disp, rspec, disp32_operand);
 516       }
 517     } else if (base == rsp LP64_ONLY(|| base == r12)) {
 518       // [rsp + disp]
<span class="line-modified"> 519       if (disp == 0 &amp;&amp; rtype == relocInfo::none) {</span>
 520         // [rsp]
 521         // [00 reg 100][00 100 100]
<span class="line-modified"> 522         emit_int8(0x04 | regenc);</span>
<span class="line-modified"> 523         emit_int8(0x24);</span>
<span class="line-modified"> 524       } else if (emit_compressed_disp_byte(disp) &amp;&amp; rtype == relocInfo::none) {</span>
 525         // [rsp + imm8]
 526         // [01 reg 100][00 100 100] disp8
<span class="line-modified"> 527         emit_int8(0x44 | regenc);</span>
<span class="line-modified"> 528         emit_int8(0x24);</span>
<span class="line-modified"> 529         emit_int8(disp &amp; 0xFF);</span>
 530       } else {
 531         // [rsp + imm32]
 532         // [10 reg 100][00 100 100] disp32
<span class="line-modified"> 533         emit_int8(0x84 | regenc);</span>
<span class="line-modified"> 534         emit_int8(0x24);</span>
 535         emit_data(disp, rspec, disp32_operand);
 536       }
 537     } else {
 538       // [base + disp]
 539       assert(base != rsp LP64_ONLY(&amp;&amp; base != r12), &quot;illegal addressing mode&quot;);
<span class="line-modified"> 540       if (disp == 0 &amp;&amp; rtype == relocInfo::none &amp;&amp;</span>
 541           base != rbp LP64_ONLY(&amp;&amp; base != r13)) {
 542         // [base]
 543         // [00 reg base]
 544         emit_int8(0x00 | regenc | baseenc);
<span class="line-modified"> 545       } else if (emit_compressed_disp_byte(disp) &amp;&amp; rtype == relocInfo::none) {</span>
 546         // [base + disp8]
 547         // [01 reg base] disp8
<span class="line-modified"> 548         emit_int8(0x40 | regenc | baseenc);</span>
<span class="line-modified"> 549         emit_int8(disp &amp; 0xFF);</span>
 550       } else {
 551         // [base + disp32]
 552         // [10 reg base] disp32
 553         emit_int8(0x80 | regenc | baseenc);
 554         emit_data(disp, rspec, disp32_operand);
 555       }
 556     }
 557   } else {
 558     if (index-&gt;is_valid()) {
 559       assert(scale != Address::no_scale, &quot;inconsistent address&quot;);
 560       // [index*scale + disp]
 561       // [00 reg 100][ss index 101] disp32
 562       assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 563       emit_int8(0x04 | regenc);</span>
<span class="line-modified"> 564       emit_int8(scale &lt;&lt; 6 | indexenc | 0x05);</span>
 565       emit_data(disp, rspec, disp32_operand);
<span class="line-modified"> 566     } else if (rtype != relocInfo::none ) {</span>
 567       // [disp] (64bit) RIP-RELATIVE (32bit) abs
 568       // [00 000 101] disp32
 569 
 570       emit_int8(0x05 | regenc);
 571       // Note that the RIP-rel. correction applies to the generated
 572       // disp field, but _not_ to the target address in the rspec.
 573 
 574       // disp was created by converting the target address minus the pc
 575       // at the start of the instruction. That needs more correction here.
 576       // intptr_t disp = target - next_ip;
 577       assert(inst_mark() != NULL, &quot;must be inside InstructionMark&quot;);
 578       address next_ip = pc() + sizeof(int32_t) + rip_relative_correction;
 579       int64_t adjusted = disp;
 580       // Do rip-rel adjustment for 64bit
 581       LP64_ONLY(adjusted -=  (next_ip - inst_mark()));
 582       assert(is_simm32(adjusted),
 583              &quot;must be 32bit offset (RIP relative address)&quot;);
 584       emit_data((int32_t) adjusted, rspec, disp32_operand);
 585 
 586     } else {
 587       // 32bit never did this, did everything as the rip-rel/disp code above
 588       // [disp] ABSOLUTE
 589       // [00 reg 100][00 100 101] disp32
<span class="line-modified"> 590       emit_int8(0x04 | regenc);</span>
<span class="line-modified"> 591       emit_int8(0x25);</span>
 592       emit_data(disp, rspec, disp32_operand);
 593     }
 594   }
 595 }
 596 
 597 void Assembler::emit_operand(XMMRegister reg, Register base, Register index,
 598                              Address::ScaleFactor scale, int disp,
 599                              RelocationHolder const&amp; rspec) {
 600   if (UseAVX &gt; 2) {
 601     int xreg_enc = reg-&gt;encoding();
 602     if (xreg_enc &gt; 15) {
 603       XMMRegister new_reg = as_XMMRegister(xreg_enc &amp; 0xf);
 604       emit_operand((Register)new_reg, base, index, scale, disp, rspec);
 605       return;
 606     }
 607   }
 608   emit_operand((Register)reg, base, index, scale, disp, rspec);
 609 }
 610 
 611 void Assembler::emit_operand(XMMRegister reg, Register base, XMMRegister index,
</pre>
<hr />
<pre>
1131        adr._rspec);
1132     }
1133 }
1134 
1135 // MMX operations
1136 void Assembler::emit_operand(MMXRegister reg, Address adr) {
1137   assert(!adr.base_needs_rex() &amp;&amp; !adr.index_needs_rex(), &quot;no extended registers&quot;);
1138   emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec);
1139 }
1140 
1141 // work around gcc (3.2.1-7a) bug
1142 void Assembler::emit_operand(Address adr, MMXRegister reg) {
1143   assert(!adr.base_needs_rex() &amp;&amp; !adr.index_needs_rex(), &quot;no extended registers&quot;);
1144   emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec);
1145 }
1146 
1147 
1148 void Assembler::emit_farith(int b1, int b2, int i) {
1149   assert(isByte(b1) &amp;&amp; isByte(b2), &quot;wrong opcode&quot;);
1150   assert(0 &lt;= i &amp;&amp;  i &lt; 8, &quot;illegal stack offset&quot;);
<span class="line-modified">1151   emit_int8(b1);</span>
<span class="line-removed">1152   emit_int8(b2 + i);</span>
1153 }
1154 
1155 
1156 // Now the Assembler instructions (identical for 32/64 bits)
1157 
1158 void Assembler::adcl(Address dst, int32_t imm32) {
1159   InstructionMark im(this);
1160   prefix(dst);
1161   emit_arith_operand(0x81, rdx, dst, imm32);
1162 }
1163 
1164 void Assembler::adcl(Address dst, Register src) {
1165   InstructionMark im(this);
1166   prefix(dst, src);
1167   emit_int8(0x11);
1168   emit_operand(src, dst);
1169 }
1170 
1171 void Assembler::adcl(Register dst, int32_t imm32) {
1172   prefix(dst);
</pre>
<hr />
<pre>
1218 void Assembler::addl(Register dst, int32_t imm32) {
1219   prefix(dst);
1220   emit_arith(0x81, 0xC0, dst, imm32);
1221 }
1222 
1223 void Assembler::addl(Register dst, Address src) {
1224   InstructionMark im(this);
1225   prefix(src, dst);
1226   emit_int8(0x03);
1227   emit_operand(dst, src);
1228 }
1229 
1230 void Assembler::addl(Register dst, Register src) {
1231   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
1232   emit_arith(0x03, 0xC0, dst, src);
1233 }
1234 
1235 void Assembler::addr_nop_4() {
1236   assert(UseAddressNop, &quot;no CPU support&quot;);
1237   // 4 bytes: NOP DWORD PTR [EAX+0]
<span class="line-modified">1238   emit_int8(0x0F);</span>
<span class="line-modified">1239   emit_int8(0x1F);</span>
<span class="line-modified">1240   emit_int8(0x40); // emit_rm(cbuf, 0x1, EAX_enc, EAX_enc);</span>
<span class="line-modified">1241   emit_int8(0);    // 8-bits offset (1 byte)</span>
1242 }
1243 
1244 void Assembler::addr_nop_5() {
1245   assert(UseAddressNop, &quot;no CPU support&quot;);
1246   // 5 bytes: NOP DWORD PTR [EAX+EAX*0+0] 8-bits offset
<span class="line-modified">1247   emit_int8(0x0F);</span>
<span class="line-modified">1248   emit_int8(0x1F);</span>
<span class="line-modified">1249   emit_int8(0x44); // emit_rm(cbuf, 0x1, EAX_enc, 0x4);</span>
<span class="line-modified">1250   emit_int8(0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc);</span>
<span class="line-modified">1251   emit_int8(0);    // 8-bits offset (1 byte)</span>
1252 }
1253 
1254 void Assembler::addr_nop_7() {
1255   assert(UseAddressNop, &quot;no CPU support&quot;);
1256   // 7 bytes: NOP DWORD PTR [EAX+0] 32-bits offset
<span class="line-modified">1257   emit_int8(0x0F);</span>
<span class="line-modified">1258   emit_int8(0x1F);</span>
<span class="line-modified">1259   emit_int8((unsigned char)0x80);</span>
1260                    // emit_rm(cbuf, 0x2, EAX_enc, EAX_enc);
1261   emit_int32(0);   // 32-bits offset (4 bytes)
1262 }
1263 
1264 void Assembler::addr_nop_8() {
1265   assert(UseAddressNop, &quot;no CPU support&quot;);
1266   // 8 bytes: NOP DWORD PTR [EAX+EAX*0+0] 32-bits offset
<span class="line-modified">1267   emit_int8(0x0F);</span>
<span class="line-modified">1268   emit_int8(0x1F);</span>
<span class="line-modified">1269   emit_int8((unsigned char)0x84);</span>
<span class="line-modified">1270                    // emit_rm(cbuf, 0x2, EAX_enc, 0x4);</span>
<span class="line-modified">1271   emit_int8(0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc);</span>
<span class="line-modified">1272   emit_int32(0);   // 32-bits offset (4 bytes)</span>
1273 }
1274 
1275 void Assembler::addsd(XMMRegister dst, XMMRegister src) {
1276   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1277   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1278   attributes.set_rex_vex_w_reverted();
1279   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1280   emit_int8(0x58);</span>
<span class="line-removed">1281   emit_int8((unsigned char)(0xC0 | encode));</span>
1282 }
1283 
1284 void Assembler::addsd(XMMRegister dst, Address src) {
1285   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1286   InstructionMark im(this);
1287   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1288   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1289   attributes.set_rex_vex_w_reverted();
1290   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1291   emit_int8(0x58);
1292   emit_operand(dst, src);
1293 }
1294 
1295 void Assembler::addss(XMMRegister dst, XMMRegister src) {
1296   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1297   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1298   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1299   emit_int8(0x58);</span>
<span class="line-removed">1300   emit_int8((unsigned char)(0xC0 | encode));</span>
1301 }
1302 
1303 void Assembler::addss(XMMRegister dst, Address src) {
1304   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1305   InstructionMark im(this);
1306   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1307   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1308   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
1309   emit_int8(0x58);
1310   emit_operand(dst, src);
1311 }
1312 
1313 void Assembler::aesdec(XMMRegister dst, Address src) {
1314   assert(VM_Version::supports_aes(), &quot;&quot;);
1315   InstructionMark im(this);
1316   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1317   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1318   emit_int8((unsigned char)0xDE);
1319   emit_operand(dst, src);
1320 }
1321 
1322 void Assembler::aesdec(XMMRegister dst, XMMRegister src) {
1323   assert(VM_Version::supports_aes(), &quot;&quot;);
1324   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1325   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1326   emit_int8((unsigned char)0xDE);</span>
<span class="line-removed">1327   emit_int8(0xC0 | encode);</span>
1328 }
1329 
1330 void Assembler::vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1331   assert(VM_Version::supports_vaes(), &quot;&quot;);</span>
1332   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1333   attributes.set_is_evex_instruction();
1334   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1335   emit_int8((unsigned char)0xDE);</span>
<span class="line-removed">1336   emit_int8((unsigned char)(0xC0 | encode));</span>
1337 }
1338 
1339 
1340 void Assembler::aesdeclast(XMMRegister dst, Address src) {
1341   assert(VM_Version::supports_aes(), &quot;&quot;);
1342   InstructionMark im(this);
1343   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1344   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1345   emit_int8((unsigned char)0xDF);
1346   emit_operand(dst, src);
1347 }
1348 
1349 void Assembler::aesdeclast(XMMRegister dst, XMMRegister src) {
1350   assert(VM_Version::supports_aes(), &quot;&quot;);
1351   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1352   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1353   emit_int8((unsigned char)0xDF);</span>
<span class="line-removed">1354   emit_int8((unsigned char)(0xC0 | encode));</span>
1355 }
1356 
1357 void Assembler::vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1358   assert(VM_Version::supports_vaes(), &quot;&quot;);</span>
1359   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1360   attributes.set_is_evex_instruction();
1361   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1362   emit_int8((unsigned char)0xDF);</span>
<span class="line-removed">1363   emit_int8((unsigned char)(0xC0 | encode));</span>
1364 }
1365 
1366 void Assembler::aesenc(XMMRegister dst, Address src) {
1367   assert(VM_Version::supports_aes(), &quot;&quot;);
1368   InstructionMark im(this);
1369   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1370   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1371   emit_int8((unsigned char)0xDC);
1372   emit_operand(dst, src);
1373 }
1374 
1375 void Assembler::aesenc(XMMRegister dst, XMMRegister src) {
1376   assert(VM_Version::supports_aes(), &quot;&quot;);
1377   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1378   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1379   emit_int8((unsigned char)0xDC);</span>
<span class="line-removed">1380   emit_int8(0xC0 | encode);</span>
1381 }
1382 
1383 void Assembler::vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1384   assert(VM_Version::supports_vaes(), &quot;requires vaes support/enabling&quot;);</span>
1385   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1386   attributes.set_is_evex_instruction();
1387   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1388   emit_int8((unsigned char)0xDC);</span>
<span class="line-removed">1389   emit_int8((unsigned char)(0xC0 | encode));</span>
1390 }
1391 
1392 void Assembler::aesenclast(XMMRegister dst, Address src) {
1393   assert(VM_Version::supports_aes(), &quot;&quot;);
1394   InstructionMark im(this);
1395   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1396   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1397   emit_int8((unsigned char)0xDD);
1398   emit_operand(dst, src);
1399 }
1400 
1401 void Assembler::aesenclast(XMMRegister dst, XMMRegister src) {
1402   assert(VM_Version::supports_aes(), &quot;&quot;);
1403   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1404   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1405   emit_int8((unsigned char)0xDD);</span>
<span class="line-removed">1406   emit_int8((unsigned char)(0xC0 | encode));</span>
1407 }
1408 
1409 void Assembler::vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1410   assert(VM_Version::supports_vaes(), &quot;requires vaes support/enabling&quot;);</span>
1411   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1412   attributes.set_is_evex_instruction();
1413   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1414   emit_int8((unsigned char)0xDD);</span>
<span class="line-removed">1415   emit_int8((unsigned char)(0xC0 | encode));</span>
1416 }
1417 
1418 void Assembler::andl(Address dst, int32_t imm32) {
1419   InstructionMark im(this);
1420   prefix(dst);
1421   emit_int8((unsigned char)0x81);
1422   emit_operand(rsp, dst, 4);
1423   emit_int32(imm32);
1424 }
1425 
1426 void Assembler::andl(Register dst, int32_t imm32) {
1427   prefix(dst);
1428   emit_arith(0x81, 0xE0, dst, imm32);
1429 }
1430 
1431 void Assembler::andl(Register dst, Address src) {
1432   InstructionMark im(this);
1433   prefix(src, dst);
1434   emit_int8(0x23);
1435   emit_operand(dst, src);
1436 }
1437 
1438 void Assembler::andl(Register dst, Register src) {
1439   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
1440   emit_arith(0x23, 0xC0, dst, src);
1441 }
1442 
1443 void Assembler::andnl(Register dst, Register src1, Register src2) {
1444   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1445   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1446   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1447   emit_int8((unsigned char)0xF2);</span>
<span class="line-removed">1448   emit_int8((unsigned char)(0xC0 | encode));</span>
1449 }
1450 
1451 void Assembler::andnl(Register dst, Register src1, Address src2) {
1452   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1453   InstructionMark im(this);
1454   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1455   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1456   emit_int8((unsigned char)0xF2);
1457   emit_operand(dst, src2);
1458 }
1459 
1460 void Assembler::bsfl(Register dst, Register src) {
1461   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">1462   emit_int8(0x0F);</span>
<span class="line-modified">1463   emit_int8((unsigned char)0xBC);</span>
<span class="line-modified">1464   emit_int8((unsigned char)(0xC0 | encode));</span>
1465 }
1466 
1467 void Assembler::bsrl(Register dst, Register src) {
1468   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">1469   emit_int8(0x0F);</span>
<span class="line-modified">1470   emit_int8((unsigned char)0xBD);</span>
<span class="line-modified">1471   emit_int8((unsigned char)(0xC0 | encode));</span>
1472 }
1473 
1474 void Assembler::bswapl(Register reg) { // bswap
1475   int encode = prefix_and_encode(reg-&gt;encoding());
<span class="line-modified">1476   emit_int8(0x0F);</span>
<span class="line-removed">1477   emit_int8((unsigned char)(0xC8 | encode));</span>
1478 }
1479 
1480 void Assembler::blsil(Register dst, Register src) {
1481   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1482   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1483   int encode = vex_prefix_and_encode(rbx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1484   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">1485   emit_int8((unsigned char)(0xC0 | encode));</span>
1486 }
1487 
1488 void Assembler::blsil(Register dst, Address src) {
1489   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1490   InstructionMark im(this);
1491   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1492   vex_prefix(src, dst-&gt;encoding(), rbx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1493   emit_int8((unsigned char)0xF3);
1494   emit_operand(rbx, src);
1495 }
1496 
1497 void Assembler::blsmskl(Register dst, Register src) {
1498   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1499   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1500   int encode = vex_prefix_and_encode(rdx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1501   emit_int8((unsigned char)0xF3);</span>
<span class="line-modified">1502   emit_int8((unsigned char)(0xC0 | encode));</span>
1503 }
1504 
1505 void Assembler::blsmskl(Register dst, Address src) {
1506   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1507   InstructionMark im(this);
1508   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1509   vex_prefix(src, dst-&gt;encoding(), rdx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1510   emit_int8((unsigned char)0xF3);
1511   emit_operand(rdx, src);
1512 }
1513 
1514 void Assembler::blsrl(Register dst, Register src) {
1515   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1516   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1517   int encode = vex_prefix_and_encode(rcx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1518   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">1519   emit_int8((unsigned char)(0xC0 | encode));</span>
1520 }
1521 
1522 void Assembler::blsrl(Register dst, Address src) {
1523   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1524   InstructionMark im(this);
1525   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1526   vex_prefix(src, dst-&gt;encoding(), rcx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1527   emit_int8((unsigned char)0xF3);
1528   emit_operand(rcx, src);
1529 }
1530 
1531 void Assembler::call(Label&amp; L, relocInfo::relocType rtype) {
1532   // suspect disp32 is always good
1533   int operand = LP64_ONLY(disp32_operand) NOT_LP64(imm_operand);
1534 
1535   if (L.is_bound()) {
1536     const int long_size = 5;
1537     int offs = (int)( target(L) - pc() );
1538     assert(offs &lt;= 0, &quot;assembler error&quot;);
1539     InstructionMark im(this);
1540     // 1110 1000 #32-bit disp
1541     emit_int8((unsigned char)0xE8);
1542     emit_data(offs - long_size, rtype, operand);
1543   } else {
1544     InstructionMark im(this);
1545     // 1110 1000 #32-bit disp
1546     L.add_patch_at(code(), locator());
1547 
1548     emit_int8((unsigned char)0xE8);
1549     emit_data(int(0), rtype, operand);
1550   }
1551 }
1552 
1553 void Assembler::call(Register dst) {
1554   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">1555   emit_int8((unsigned char)0xFF);</span>
<span class="line-removed">1556   emit_int8((unsigned char)(0xD0 | encode));</span>
1557 }
1558 
1559 
1560 void Assembler::call(Address adr) {
1561   InstructionMark im(this);
1562   prefix(adr);
1563   emit_int8((unsigned char)0xFF);
1564   emit_operand(rdx, adr);
1565 }
1566 
1567 void Assembler::call_literal(address entry, RelocationHolder const&amp; rspec) {
1568   InstructionMark im(this);
1569   emit_int8((unsigned char)0xE8);
1570   intptr_t disp = entry - (pc() + sizeof(int32_t));
1571   // Entry is NULL in case of a scratch emit.
1572   assert(entry == NULL || is_simm32(disp), &quot;disp=&quot; INTPTR_FORMAT &quot; must be 32bit offset (call2)&quot;, disp);
1573   // Technically, should use call32_operand, but this format is
1574   // implied by the fact that we&#39;re emitting a call instruction.
1575 
1576   int operand = LP64_ONLY(disp32_operand) NOT_LP64(call32_operand);
1577   emit_data((int) disp, rspec, operand);
1578 }
1579 
1580 void Assembler::cdql() {
1581   emit_int8((unsigned char)0x99);
1582 }
1583 
1584 void Assembler::cld() {
1585   emit_int8((unsigned char)0xFC);
1586 }
1587 
1588 void Assembler::cmovl(Condition cc, Register dst, Register src) {
1589   NOT_LP64(guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;));
1590   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">1591   emit_int8(0x0F);</span>
<span class="line-modified">1592   emit_int8(0x40 | cc);</span>
<span class="line-modified">1593   emit_int8((unsigned char)(0xC0 | encode));</span>
1594 }
1595 
1596 
1597 void Assembler::cmovl(Condition cc, Register dst, Address src) {
1598   NOT_LP64(guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;));
1599   prefix(src, dst);
<span class="line-modified">1600   emit_int8(0x0F);</span>
<span class="line-removed">1601   emit_int8(0x40 | cc);</span>
1602   emit_operand(dst, src);
1603 }
1604 
1605 void Assembler::cmpb(Address dst, int imm8) {
1606   InstructionMark im(this);
1607   prefix(dst);
1608   emit_int8((unsigned char)0x80);
1609   emit_operand(rdi, dst, 1);
1610   emit_int8(imm8);
1611 }
1612 
1613 void Assembler::cmpl(Address dst, int32_t imm32) {
1614   InstructionMark im(this);
1615   prefix(dst);
1616   emit_int8((unsigned char)0x81);
1617   emit_operand(rdi, dst, 4);
1618   emit_int32(imm32);
1619 }
1620 
1621 void Assembler::cmpl(Register dst, int32_t imm32) {
1622   prefix(dst);
1623   emit_arith(0x81, 0xF8, dst, imm32);
1624 }
1625 
1626 void Assembler::cmpl(Register dst, Register src) {
1627   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
1628   emit_arith(0x3B, 0xC0, dst, src);
1629 }
1630 
1631 void Assembler::cmpl(Register dst, Address  src) {
1632   InstructionMark im(this);
1633   prefix(src, dst);
<span class="line-modified">1634   emit_int8((unsigned char)0x3B);</span>
1635   emit_operand(dst, src);
1636 }
1637 
1638 void Assembler::cmpw(Address dst, int imm16) {
1639   InstructionMark im(this);
1640   assert(!dst.base_needs_rex() &amp;&amp; !dst.index_needs_rex(), &quot;no extended registers&quot;);
<span class="line-modified">1641   emit_int8(0x66);</span>
<span class="line-removed">1642   emit_int8((unsigned char)0x81);</span>
1643   emit_operand(rdi, dst, 2);
1644   emit_int16(imm16);
1645 }
1646 
1647 // The 32-bit cmpxchg compares the value at adr with the contents of rax,
1648 // and stores reg into adr if so; otherwise, the value at adr is loaded into rax,.
1649 // The ZF is set if the compared values were equal, and cleared otherwise.
1650 void Assembler::cmpxchgl(Register reg, Address adr) { // cmpxchg
1651   InstructionMark im(this);
1652   prefix(adr, reg);
<span class="line-modified">1653   emit_int8(0x0F);</span>
<span class="line-removed">1654   emit_int8((unsigned char)0xB1);</span>
1655   emit_operand(reg, adr);
1656 }
1657 
1658 // The 8-bit cmpxchg compares the value at adr with the contents of rax,
1659 // and stores reg into adr if so; otherwise, the value at adr is loaded into rax,.
1660 // The ZF is set if the compared values were equal, and cleared otherwise.
1661 void Assembler::cmpxchgb(Register reg, Address adr) { // cmpxchg
1662   InstructionMark im(this);
1663   prefix(adr, reg, true);
<span class="line-modified">1664   emit_int8(0x0F);</span>
<span class="line-removed">1665   emit_int8((unsigned char)0xB0);</span>
1666   emit_operand(reg, adr);
1667 }
1668 
1669 void Assembler::comisd(XMMRegister dst, Address src) {
1670   // NOTE: dbx seems to decode this as comiss even though the
1671   // 0x66 is there. Strangly ucomisd comes out correct
1672   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1673   InstructionMark im(this);
1674   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);;
1675   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1676   attributes.set_rex_vex_w_reverted();
1677   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
1678   emit_int8(0x2F);
1679   emit_operand(dst, src);
1680 }
1681 
1682 void Assembler::comisd(XMMRegister dst, XMMRegister src) {
1683   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1684   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1685   attributes.set_rex_vex_w_reverted();
1686   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1687   emit_int8(0x2F);</span>
<span class="line-removed">1688   emit_int8((unsigned char)(0xC0 | encode));</span>
1689 }
1690 
1691 void Assembler::comiss(XMMRegister dst, Address src) {
1692   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1693   InstructionMark im(this);
1694   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1695   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1696   simd_prefix(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
1697   emit_int8(0x2F);
1698   emit_operand(dst, src);
1699 }
1700 
1701 void Assembler::comiss(XMMRegister dst, XMMRegister src) {
1702   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1703   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1704   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1705   emit_int8(0x2F);</span>
<span class="line-removed">1706   emit_int8((unsigned char)(0xC0 | encode));</span>
1707 }
1708 
1709 void Assembler::cpuid() {
<span class="line-modified">1710   emit_int8(0x0F);</span>
<span class="line-removed">1711   emit_int8((unsigned char)0xA2);</span>
1712 }
1713 
1714 // Opcode / Instruction                      Op /  En  64 - Bit Mode     Compat / Leg Mode Description                  Implemented
1715 // F2 0F 38 F0 / r       CRC32 r32, r / m8   RM        Valid             Valid             Accumulate CRC32 on r / m8.  v
1716 // F2 REX 0F 38 F0 / r   CRC32 r32, r / m8*  RM        Valid             N.E.              Accumulate CRC32 on r / m8.  -
1717 // F2 REX.W 0F 38 F0 / r CRC32 r64, r / m8   RM        Valid             N.E.              Accumulate CRC32 on r / m8.  -
1718 //
1719 // F2 0F 38 F1 / r       CRC32 r32, r / m16  RM        Valid             Valid             Accumulate CRC32 on r / m16. v
1720 //
1721 // F2 0F 38 F1 / r       CRC32 r32, r / m32  RM        Valid             Valid             Accumulate CRC32 on r / m32. v
1722 //
1723 // F2 REX.W 0F 38 F1 / r CRC32 r64, r / m64  RM        Valid             N.E.              Accumulate CRC32 on r / m64. v
1724 void Assembler::crc32(Register crc, Register v, int8_t sizeInBytes) {
1725   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
1726   int8_t w = 0x01;
1727   Prefix p = Prefix_EMPTY;
1728 
<span class="line-modified">1729   emit_int8((int8_t)0xF2);</span>
1730   switch (sizeInBytes) {
1731   case 1:
1732     w = 0;
1733     break;
1734   case 2:
1735   case 4:
1736     break;
1737   LP64_ONLY(case 8:)
1738     // This instruction is not valid in 32 bits
1739     // Note:
1740     // http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf
1741     //
1742     // Page B - 72   Vol. 2C says
1743     // qwreg2 to qwreg            1111 0010 : 0100 1R0B : 0000 1111 : 0011 1000 : 1111 0000 : 11 qwreg1 qwreg2
1744     // mem64 to qwreg             1111 0010 : 0100 1R0B : 0000 1111 : 0011 1000 : 1111 0000 : mod qwreg r / m
1745     //                                                                            F0!!!
1746     // while 3 - 208 Vol. 2A
1747     // F2 REX.W 0F 38 F1 / r       CRC32 r64, r / m64             RM         Valid      N.E.Accumulate CRC32 on r / m64.
1748     //
1749     // the 0 on a last bit is reserved for a different flavor of this instruction :
1750     // F2 REX.W 0F 38 F0 / r       CRC32 r64, r / m8              RM         Valid      N.E.Accumulate CRC32 on r / m8.
1751     p = REX_W;
1752     break;
1753   default:
1754     assert(0, &quot;Unsupported value for a sizeInBytes argument&quot;);
1755     break;
1756   }
1757   LP64_ONLY(prefix(crc, v, p);)
<span class="line-modified">1758   emit_int8((int8_t)0x0F);</span>
<span class="line-modified">1759   emit_int8(0x38);</span>
<span class="line-modified">1760   emit_int8((int8_t)(0xF0 | w));</span>
<span class="line-modified">1761   emit_int8(0xC0 | ((crc-&gt;encoding() &amp; 0x7) &lt;&lt; 3) | (v-&gt;encoding() &amp; 7));</span>
1762 }
1763 
1764 void Assembler::crc32(Register crc, Address adr, int8_t sizeInBytes) {
1765   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
1766   InstructionMark im(this);
1767   int8_t w = 0x01;
1768   Prefix p = Prefix_EMPTY;
1769 
1770   emit_int8((int8_t)0xF2);
1771   switch (sizeInBytes) {
1772   case 1:
1773     w = 0;
1774     break;
1775   case 2:
1776   case 4:
1777     break;
1778   LP64_ONLY(case 8:)
1779     // This instruction is not valid in 32 bits
1780     p = REX_W;
1781     break;
1782   default:
1783     assert(0, &quot;Unsupported value for a sizeInBytes argument&quot;);
1784     break;
1785   }
1786   LP64_ONLY(prefix(crc, adr, p);)
<span class="line-modified">1787   emit_int8((int8_t)0x0F);</span>
<span class="line-removed">1788   emit_int8(0x38);</span>
<span class="line-removed">1789   emit_int8((int8_t)(0xF0 | w));</span>
1790   emit_operand(crc, adr);
1791 }
1792 
1793 void Assembler::cvtdq2pd(XMMRegister dst, XMMRegister src) {
1794   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1795   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1796   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1797   emit_int8((unsigned char)0xE6);</span>
<span class="line-removed">1798   emit_int8((unsigned char)(0xC0 | encode));</span>
1799 }
1800 
1801 void Assembler::cvtdq2ps(XMMRegister dst, XMMRegister src) {
1802   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1803   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1804   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1805   emit_int8(0x5B);</span>
<span class="line-removed">1806   emit_int8((unsigned char)(0xC0 | encode));</span>
1807 }
1808 
1809 void Assembler::cvtsd2ss(XMMRegister dst, XMMRegister src) {
1810   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1811   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1812   attributes.set_rex_vex_w_reverted();
1813   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1814   emit_int8(0x5A);</span>
<span class="line-removed">1815   emit_int8((unsigned char)(0xC0 | encode));</span>
1816 }
1817 
1818 void Assembler::cvtsd2ss(XMMRegister dst, Address src) {
1819   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1820   InstructionMark im(this);
1821   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1822   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1823   attributes.set_rex_vex_w_reverted();
1824   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1825   emit_int8(0x5A);
1826   emit_operand(dst, src);
1827 }
1828 
1829 void Assembler::cvtsi2sdl(XMMRegister dst, Register src) {
1830   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1831   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1832   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1833   emit_int8(0x2A);</span>
<span class="line-removed">1834   emit_int8((unsigned char)(0xC0 | encode));</span>
1835 }
1836 
1837 void Assembler::cvtsi2sdl(XMMRegister dst, Address src) {
1838   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1839   InstructionMark im(this);
1840   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1841   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1842   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1843   emit_int8(0x2A);
1844   emit_operand(dst, src);
1845 }
1846 
1847 void Assembler::cvtsi2ssl(XMMRegister dst, Register src) {
1848   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1849   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1850   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1851   emit_int8(0x2A);</span>
<span class="line-removed">1852   emit_int8((unsigned char)(0xC0 | encode));</span>
1853 }
1854 
1855 void Assembler::cvtsi2ssl(XMMRegister dst, Address src) {
1856   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1857   InstructionMark im(this);
1858   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1859   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1860   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
1861   emit_int8(0x2A);
1862   emit_operand(dst, src);
1863 }
1864 
1865 void Assembler::cvtsi2ssq(XMMRegister dst, Register src) {
1866   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1867   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1868   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1869   emit_int8(0x2A);</span>
<span class="line-removed">1870   emit_int8((unsigned char)(0xC0 | encode));</span>
1871 }
1872 
1873 void Assembler::cvtss2sd(XMMRegister dst, XMMRegister src) {
1874   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1875   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1876   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1877   emit_int8(0x5A);</span>
<span class="line-removed">1878   emit_int8((unsigned char)(0xC0 | encode));</span>
1879 }
1880 
1881 void Assembler::cvtss2sd(XMMRegister dst, Address src) {
1882   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1883   InstructionMark im(this);
1884   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1885   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1886   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
1887   emit_int8(0x5A);
1888   emit_operand(dst, src);
1889 }
1890 
1891 
1892 void Assembler::cvttsd2sil(Register dst, XMMRegister src) {
1893   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1894   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1895   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1896   emit_int8(0x2C);</span>
<span class="line-removed">1897   emit_int8((unsigned char)(0xC0 | encode));</span>
1898 }
1899 
1900 void Assembler::cvttss2sil(Register dst, XMMRegister src) {
1901   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1902   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1903   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1904   emit_int8(0x2C);</span>
<span class="line-removed">1905   emit_int8((unsigned char)(0xC0 | encode));</span>
1906 }
1907 
1908 void Assembler::cvttpd2dq(XMMRegister dst, XMMRegister src) {
1909   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1910   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
1911   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1912   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1913   emit_int8((unsigned char)0xE6);</span>
<span class="line-removed">1914   emit_int8((unsigned char)(0xC0 | encode));</span>
1915 }
1916 
1917 void Assembler::pabsb(XMMRegister dst, XMMRegister src) {
1918   assert(VM_Version::supports_ssse3(), &quot;&quot;);
1919   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1920   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1921   emit_int8(0x1C);</span>
<span class="line-removed">1922   emit_int8((unsigned char)(0xC0 | encode));</span>
1923 }
1924 
1925 void Assembler::pabsw(XMMRegister dst, XMMRegister src) {
1926   assert(VM_Version::supports_ssse3(), &quot;&quot;);
1927   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1928   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1929   emit_int8(0x1D);</span>
<span class="line-removed">1930   emit_int8((unsigned char)(0xC0 | encode));</span>
1931 }
1932 
1933 void Assembler::pabsd(XMMRegister dst, XMMRegister src) {
1934   assert(VM_Version::supports_ssse3(), &quot;&quot;);
1935   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1936   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1937   emit_int8(0x1E);</span>
<span class="line-removed">1938   emit_int8((unsigned char)(0xC0 | encode));</span>
1939 }
1940 
1941 void Assembler::vpabsb(XMMRegister dst, XMMRegister src, int vector_len) {
1942   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
1943   vector_len == AVX_256bit? VM_Version::supports_avx2() :
1944   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
1945   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1946   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1947   emit_int8((unsigned char)0x1C);</span>
<span class="line-removed">1948   emit_int8((unsigned char)(0xC0 | encode));</span>
1949 }
1950 
1951 void Assembler::vpabsw(XMMRegister dst, XMMRegister src, int vector_len) {
1952   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
1953   vector_len == AVX_256bit? VM_Version::supports_avx2() :
1954   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
1955   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1956   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1957   emit_int8((unsigned char)0x1D);</span>
<span class="line-removed">1958   emit_int8((unsigned char)(0xC0 | encode));</span>
1959 }
1960 
1961 void Assembler::vpabsd(XMMRegister dst, XMMRegister src, int vector_len) {
1962   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
1963   vector_len == AVX_256bit? VM_Version::supports_avx2() :
1964   vector_len == AVX_512bit? VM_Version::supports_evex() : 0, &quot;&quot;);
1965   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1966   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1967   emit_int8((unsigned char)0x1E);</span>
<span class="line-removed">1968   emit_int8((unsigned char)(0xC0 | encode));</span>
1969 }
1970 
1971 void Assembler::evpabsq(XMMRegister dst, XMMRegister src, int vector_len) {
1972   assert(UseAVX &gt; 2, &quot;&quot;);
1973   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1974   attributes.set_is_evex_instruction();
1975   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1976   emit_int8((unsigned char)0x1F);</span>
<span class="line-removed">1977   emit_int8((unsigned char)(0xC0 | encode));</span>
1978 }
1979 
1980 void Assembler::decl(Address dst) {
1981   // Don&#39;t use it directly. Use MacroAssembler::decrement() instead.
1982   InstructionMark im(this);
1983   prefix(dst);
1984   emit_int8((unsigned char)0xFF);
1985   emit_operand(rcx, dst);
1986 }
1987 
1988 void Assembler::divsd(XMMRegister dst, Address src) {
1989   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1990   InstructionMark im(this);
1991   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1992   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1993   attributes.set_rex_vex_w_reverted();
1994   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1995   emit_int8(0x5E);
1996   emit_operand(dst, src);
1997 }
1998 
1999 void Assembler::divsd(XMMRegister dst, XMMRegister src) {
2000   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2001   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2002   attributes.set_rex_vex_w_reverted();
2003   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2004   emit_int8(0x5E);</span>
<span class="line-removed">2005   emit_int8((unsigned char)(0xC0 | encode));</span>
2006 }
2007 
2008 void Assembler::divss(XMMRegister dst, Address src) {
2009   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2010   InstructionMark im(this);
2011   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2012   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2013   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2014   emit_int8(0x5E);
2015   emit_operand(dst, src);
2016 }
2017 
2018 void Assembler::divss(XMMRegister dst, XMMRegister src) {
2019   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2020   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2021   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2022   emit_int8(0x5E);</span>
<span class="line-removed">2023   emit_int8((unsigned char)(0xC0 | encode));</span>
2024 }
2025 
2026 void Assembler::emms() {
2027   NOT_LP64(assert(VM_Version::supports_mmx(), &quot;&quot;));
<span class="line-modified">2028   emit_int8(0x0F);</span>
<span class="line-removed">2029   emit_int8(0x77);</span>
2030 }
2031 
2032 void Assembler::hlt() {
2033   emit_int8((unsigned char)0xF4);
2034 }
2035 
2036 void Assembler::idivl(Register src) {
2037   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">2038   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">2039   emit_int8((unsigned char)(0xF8 | encode));</span>
2040 }
2041 
2042 void Assembler::divl(Register src) { // Unsigned
2043   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">2044   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">2045   emit_int8((unsigned char)(0xF0 | encode));</span>
2046 }
2047 
2048 void Assembler::imull(Register src) {
2049   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">2050   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">2051   emit_int8((unsigned char)(0xE8 | encode));</span>
2052 }
2053 
2054 void Assembler::imull(Register dst, Register src) {
2055   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2056   emit_int8(0x0F);</span>
<span class="line-modified">2057   emit_int8((unsigned char)0xAF);</span>
<span class="line-modified">2058   emit_int8((unsigned char)(0xC0 | encode));</span>
2059 }
2060 
2061 
2062 void Assembler::imull(Register dst, Register src, int value) {
2063   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
2064   if (is8bit(value)) {
<span class="line-modified">2065     emit_int8(0x6B);</span>
<span class="line-removed">2066     emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">2067     emit_int8(value &amp; 0xFF);</span>
2068   } else {
<span class="line-modified">2069     emit_int8(0x69);</span>
<span class="line-removed">2070     emit_int8((unsigned char)(0xC0 | encode));</span>
2071     emit_int32(value);
2072   }
2073 }
2074 
2075 void Assembler::imull(Register dst, Address src) {
2076   InstructionMark im(this);
2077   prefix(src, dst);
<span class="line-modified">2078   emit_int8(0x0F);</span>
<span class="line-removed">2079   emit_int8((unsigned char) 0xAF);</span>
2080   emit_operand(dst, src);
2081 }
2082 
2083 
2084 void Assembler::incl(Address dst) {
2085   // Don&#39;t use it directly. Use MacroAssembler::increment() instead.
2086   InstructionMark im(this);
2087   prefix(dst);
2088   emit_int8((unsigned char)0xFF);
2089   emit_operand(rax, dst);
2090 }
2091 
2092 void Assembler::jcc(Condition cc, Label&amp; L, bool maybe_short) {
2093   InstructionMark im(this);
2094   assert((0 &lt;= cc) &amp;&amp; (cc &lt; 16), &quot;illegal cc&quot;);
2095   if (L.is_bound()) {
2096     address dst = target(L);
2097     assert(dst != NULL, &quot;jcc most probably wrong&quot;);
2098 
2099     const int short_size = 2;
2100     const int long_size = 6;
2101     intptr_t offs = (intptr_t)dst - (intptr_t)pc();
2102     if (maybe_short &amp;&amp; is8bit(offs - short_size)) {
2103       // 0111 tttn #8-bit disp
<span class="line-modified">2104       emit_int8(0x70 | cc);</span>
<span class="line-removed">2105       emit_int8((offs - short_size) &amp; 0xFF);</span>
2106     } else {
2107       // 0000 1111 1000 tttn #32-bit disp
2108       assert(is_simm32(offs - long_size),
2109              &quot;must be 32bit offset (call4)&quot;);
<span class="line-modified">2110       emit_int8(0x0F);</span>
<span class="line-removed">2111       emit_int8((unsigned char)(0x80 | cc));</span>
2112       emit_int32(offs - long_size);
2113     }
2114   } else {
2115     // Note: could eliminate cond. jumps to this jump if condition
2116     //       is the same however, seems to be rather unlikely case.
2117     // Note: use jccb() if label to be bound is very close to get
2118     //       an 8-bit displacement
2119     L.add_patch_at(code(), locator());
<span class="line-modified">2120     emit_int8(0x0F);</span>
<span class="line-removed">2121     emit_int8((unsigned char)(0x80 | cc));</span>
2122     emit_int32(0);
2123   }
2124 }
2125 
2126 void Assembler::jccb_0(Condition cc, Label&amp; L, const char* file, int line) {
2127   if (L.is_bound()) {
2128     const int short_size = 2;
2129     address entry = target(L);
2130 #ifdef ASSERT
2131     intptr_t dist = (intptr_t)entry - ((intptr_t)pc() + short_size);
2132     intptr_t delta = short_branch_delta();
2133     if (delta != 0) {
2134       dist += (dist &lt; 0 ? (-delta) :delta);
2135     }
2136     assert(is8bit(dist), &quot;Dispacement too large for a short jmp at %s:%d&quot;, file, line);
2137 #endif
2138     intptr_t offs = (intptr_t)entry - (intptr_t)pc();
2139     // 0111 tttn #8-bit disp
<span class="line-modified">2140     emit_int8(0x70 | cc);</span>
<span class="line-removed">2141     emit_int8((offs - short_size) &amp; 0xFF);</span>
2142   } else {
2143     InstructionMark im(this);
2144     L.add_patch_at(code(), locator(), file, line);
<span class="line-modified">2145     emit_int8(0x70 | cc);</span>
<span class="line-removed">2146     emit_int8(0);</span>
2147   }
2148 }
2149 
2150 void Assembler::jmp(Address adr) {
2151   InstructionMark im(this);
2152   prefix(adr);
2153   emit_int8((unsigned char)0xFF);
2154   emit_operand(rsp, adr);
2155 }
2156 
2157 void Assembler::jmp(Label&amp; L, bool maybe_short) {
2158   if (L.is_bound()) {
2159     address entry = target(L);
2160     assert(entry != NULL, &quot;jmp most probably wrong&quot;);
2161     InstructionMark im(this);
2162     const int short_size = 2;
2163     const int long_size = 5;
2164     intptr_t offs = entry - pc();
2165     if (maybe_short &amp;&amp; is8bit(offs - short_size)) {
<span class="line-modified">2166       emit_int8((unsigned char)0xEB);</span>
<span class="line-removed">2167       emit_int8((offs - short_size) &amp; 0xFF);</span>
2168     } else {
2169       emit_int8((unsigned char)0xE9);
2170       emit_int32(offs - long_size);
2171     }
2172   } else {
2173     // By default, forward jumps are always 32-bit displacements, since
2174     // we can&#39;t yet know where the label will be bound.  If you&#39;re sure that
2175     // the forward jump will not run beyond 256 bytes, use jmpb to
2176     // force an 8-bit displacement.
2177     InstructionMark im(this);
2178     L.add_patch_at(code(), locator());
2179     emit_int8((unsigned char)0xE9);
2180     emit_int32(0);
2181   }
2182 }
2183 
2184 void Assembler::jmp(Register entry) {
2185   int encode = prefix_and_encode(entry-&gt;encoding());
<span class="line-modified">2186   emit_int8((unsigned char)0xFF);</span>
<span class="line-removed">2187   emit_int8((unsigned char)(0xE0 | encode));</span>
2188 }
2189 
2190 void Assembler::jmp_literal(address dest, RelocationHolder const&amp; rspec) {
2191   InstructionMark im(this);
2192   emit_int8((unsigned char)0xE9);
2193   assert(dest != NULL, &quot;must have a target&quot;);
2194   intptr_t disp = dest - (pc() + sizeof(int32_t));
2195   assert(is_simm32(disp), &quot;must be 32bit offset (jmp)&quot;);
2196   emit_data(disp, rspec.reloc(), call32_operand);
2197 }
2198 
2199 void Assembler::jmpb_0(Label&amp; L, const char* file, int line) {
2200   if (L.is_bound()) {
2201     const int short_size = 2;
2202     address entry = target(L);
2203     assert(entry != NULL, &quot;jmp most probably wrong&quot;);
2204 #ifdef ASSERT
2205     intptr_t dist = (intptr_t)entry - ((intptr_t)pc() + short_size);
2206     intptr_t delta = short_branch_delta();
2207     if (delta != 0) {
2208       dist += (dist &lt; 0 ? (-delta) :delta);
2209     }
2210     assert(is8bit(dist), &quot;Dispacement too large for a short jmp at %s:%d&quot;, file, line);
2211 #endif
2212     intptr_t offs = entry - pc();
<span class="line-modified">2213     emit_int8((unsigned char)0xEB);</span>
<span class="line-removed">2214     emit_int8((offs - short_size) &amp; 0xFF);</span>
2215   } else {
2216     InstructionMark im(this);
2217     L.add_patch_at(code(), locator(), file, line);
<span class="line-modified">2218     emit_int8((unsigned char)0xEB);</span>
<span class="line-removed">2219     emit_int8(0);</span>
2220   }
2221 }
2222 
2223 void Assembler::ldmxcsr( Address src) {
2224   if (UseAVX &gt; 0 ) {
2225     InstructionMark im(this);
2226     InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2227     vex_prefix(src, 0, 0, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2228     emit_int8((unsigned char)0xAE);
2229     emit_operand(as_Register(2), src);
2230   } else {
2231     NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2232     InstructionMark im(this);
2233     prefix(src);
<span class="line-modified">2234     emit_int8(0x0F);</span>
<span class="line-removed">2235     emit_int8((unsigned char)0xAE);</span>
2236     emit_operand(as_Register(2), src);
2237   }
2238 }
2239 
2240 void Assembler::leal(Register dst, Address src) {
2241   InstructionMark im(this);
2242 #ifdef _LP64
2243   emit_int8(0x67); // addr32
2244   prefix(src, dst);
2245 #endif // LP64
2246   emit_int8((unsigned char)0x8D);
2247   emit_operand(dst, src);
2248 }
2249 
2250 void Assembler::lfence() {
<span class="line-modified">2251   emit_int8(0x0F);</span>
<span class="line-removed">2252   emit_int8((unsigned char)0xAE);</span>
<span class="line-removed">2253   emit_int8((unsigned char)0xE8);</span>
2254 }
2255 
2256 void Assembler::lock() {
2257   emit_int8((unsigned char)0xF0);
2258 }
2259 
2260 void Assembler::lzcntl(Register dst, Register src) {
2261   assert(VM_Version::supports_lzcnt(), &quot;encoding is treated as BSR&quot;);
2262   emit_int8((unsigned char)0xF3);
2263   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2264   emit_int8(0x0F);</span>
<span class="line-removed">2265   emit_int8((unsigned char)0xBD);</span>
<span class="line-removed">2266   emit_int8((unsigned char)(0xC0 | encode));</span>
2267 }
2268 
2269 // Emit mfence instruction
2270 void Assembler::mfence() {
2271   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;unsupported&quot;);)
<span class="line-modified">2272   emit_int8(0x0F);</span>
<span class="line-removed">2273   emit_int8((unsigned char)0xAE);</span>
<span class="line-removed">2274   emit_int8((unsigned char)0xF0);</span>
2275 }
2276 
2277 // Emit sfence instruction
2278 void Assembler::sfence() {
2279   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;unsupported&quot;);)
<span class="line-modified">2280   emit_int8(0x0F);</span>
<span class="line-removed">2281   emit_int8((unsigned char)0xAE);</span>
<span class="line-removed">2282   emit_int8((unsigned char)0xF8);</span>
2283 }
2284 
2285 void Assembler::mov(Register dst, Register src) {
2286   LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src));
2287 }
2288 
2289 void Assembler::movapd(XMMRegister dst, XMMRegister src) {
2290   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2291   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
2292   InstructionAttr attributes(vector_len, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2293   attributes.set_rex_vex_w_reverted();
2294   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2295   emit_int8(0x28);</span>
<span class="line-removed">2296   emit_int8((unsigned char)(0xC0 | encode));</span>
2297 }
2298 
2299 void Assembler::movaps(XMMRegister dst, XMMRegister src) {
2300   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2301   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
2302   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2303   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2304   emit_int8(0x28);</span>
<span class="line-removed">2305   emit_int8((unsigned char)(0xC0 | encode));</span>
2306 }
2307 
2308 void Assembler::movlhps(XMMRegister dst, XMMRegister src) {
2309   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2310   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2311   int encode = simd_prefix_and_encode(dst, src, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2312   emit_int8(0x16);</span>
<span class="line-removed">2313   emit_int8((unsigned char)(0xC0 | encode));</span>
2314 }
2315 
2316 void Assembler::movb(Register dst, Address src) {
2317   NOT_LP64(assert(dst-&gt;has_byte_register(), &quot;must have byte register&quot;));
2318   InstructionMark im(this);
2319   prefix(src, dst, true);
2320   emit_int8((unsigned char)0x8A);
2321   emit_operand(dst, src);
2322 }
2323 
2324 void Assembler::movddup(XMMRegister dst, XMMRegister src) {
2325   NOT_LP64(assert(VM_Version::supports_sse3(), &quot;&quot;));
2326   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
2327   InstructionAttr attributes(vector_len, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2328   attributes.set_rex_vex_w_reverted();
2329   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2330   emit_int8(0x12);</span>
<span class="line-removed">2331   emit_int8(0xC0 | encode);</span>
2332 }
2333 
2334 void Assembler::kmovbl(KRegister dst, Register src) {
2335   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
2336   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2337   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2338   emit_int8((unsigned char)0x92);</span>
<span class="line-removed">2339   emit_int8((unsigned char)(0xC0 | encode));</span>
2340 }
2341 
2342 void Assembler::kmovbl(Register dst, KRegister src) {
2343   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
2344   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2345   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2346   emit_int8((unsigned char)0x93);</span>
<span class="line-removed">2347   emit_int8((unsigned char)(0xC0 | encode));</span>
2348 }
2349 
2350 void Assembler::kmovwl(KRegister dst, Register src) {
2351   assert(VM_Version::supports_evex(), &quot;&quot;);
2352   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2353   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2354   emit_int8((unsigned char)0x92);</span>
<span class="line-removed">2355   emit_int8((unsigned char)(0xC0 | encode));</span>
2356 }
2357 
2358 void Assembler::kmovwl(Register dst, KRegister src) {
2359   assert(VM_Version::supports_evex(), &quot;&quot;);
2360   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2361   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2362   emit_int8((unsigned char)0x93);</span>
<span class="line-removed">2363   emit_int8((unsigned char)(0xC0 | encode));</span>
2364 }
2365 
2366 void Assembler::kmovwl(KRegister dst, Address src) {
2367   assert(VM_Version::supports_evex(), &quot;&quot;);
2368   InstructionMark im(this);
2369   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2370   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2371   emit_int8((unsigned char)0x90);
2372   emit_operand((Register)dst, src);
2373 }
2374 
2375 void Assembler::kmovdl(KRegister dst, Register src) {
2376   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2377   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2378   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2379   emit_int8((unsigned char)0x92);</span>
<span class="line-removed">2380   emit_int8((unsigned char)(0xC0 | encode));</span>
2381 }
2382 
2383 void Assembler::kmovdl(Register dst, KRegister src) {
2384   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2385   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2386   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2387   emit_int8((unsigned char)0x93);</span>
<span class="line-removed">2388   emit_int8((unsigned char)(0xC0 | encode));</span>
2389 }
2390 
2391 void Assembler::kmovql(KRegister dst, KRegister src) {
2392   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2393   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2394   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2395   emit_int8((unsigned char)0x90);</span>
<span class="line-removed">2396   emit_int8((unsigned char)(0xC0 | encode));</span>
2397 }
2398 
2399 void Assembler::kmovql(KRegister dst, Address src) {
2400   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2401   InstructionMark im(this);
2402   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2403   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2404   emit_int8((unsigned char)0x90);
2405   emit_operand((Register)dst, src);
2406 }
2407 
2408 void Assembler::kmovql(Address dst, KRegister src) {
2409   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2410   InstructionMark im(this);
2411   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2412   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2413   emit_int8((unsigned char)0x90);
2414   emit_operand((Register)src, dst);
2415 }
2416 
2417 void Assembler::kmovql(KRegister dst, Register src) {
2418   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2419   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2420   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2421   emit_int8((unsigned char)0x92);</span>
<span class="line-removed">2422   emit_int8((unsigned char)(0xC0 | encode));</span>
2423 }
2424 
2425 void Assembler::kmovql(Register dst, KRegister src) {
2426   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2427   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2428   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2429   emit_int8((unsigned char)0x93);</span>
<span class="line-removed">2430   emit_int8((unsigned char)(0xC0 | encode));</span>
2431 }
2432 
2433 void Assembler::knotwl(KRegister dst, KRegister src) {
2434   assert(VM_Version::supports_evex(), &quot;&quot;);
2435   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2436   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2437   emit_int8((unsigned char)0x44);</span>
<span class="line-removed">2438   emit_int8((unsigned char)(0xC0 | encode));</span>
2439 }
2440 
2441 // This instruction produces ZF or CF flags
2442 void Assembler::kortestbl(KRegister src1, KRegister src2) {
2443   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
2444   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2445   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2446   emit_int8((unsigned char)0x98);</span>
<span class="line-removed">2447   emit_int8((unsigned char)(0xC0 | encode));</span>
2448 }
2449 
2450 // This instruction produces ZF or CF flags
2451 void Assembler::kortestwl(KRegister src1, KRegister src2) {
2452   assert(VM_Version::supports_evex(), &quot;&quot;);
2453   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2454   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2455   emit_int8((unsigned char)0x98);</span>
<span class="line-removed">2456   emit_int8((unsigned char)(0xC0 | encode));</span>
2457 }
2458 
2459 // This instruction produces ZF or CF flags
2460 void Assembler::kortestdl(KRegister src1, KRegister src2) {
2461   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2462   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2463   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2464   emit_int8((unsigned char)0x98);</span>
<span class="line-removed">2465   emit_int8((unsigned char)(0xC0 | encode));</span>
2466 }
2467 
2468 // This instruction produces ZF or CF flags
2469 void Assembler::kortestql(KRegister src1, KRegister src2) {
2470   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2471   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2472   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2473   emit_int8((unsigned char)0x98);</span>
<span class="line-removed">2474   emit_int8((unsigned char)(0xC0 | encode));</span>
2475 }
2476 
2477 // This instruction produces ZF or CF flags
2478 void Assembler::ktestql(KRegister src1, KRegister src2) {
2479   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2480   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2481   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2482   emit_int8((unsigned char)0x99);</span>
<span class="line-removed">2483   emit_int8((unsigned char)(0xC0 | encode));</span>
2484 }
2485 
2486 void Assembler::ktestq(KRegister src1, KRegister src2) {
2487   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2488   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2489   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2490   emit_int8((unsigned char)0x99);</span>
<span class="line-removed">2491   emit_int8((unsigned char)(0xC0 | encode));</span>
2492 }
2493 
2494 void Assembler::ktestd(KRegister src1, KRegister src2) {
2495   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2496   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2497   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2498   emit_int8((unsigned char)0x99);</span>
<span class="line-removed">2499   emit_int8((unsigned char)(0xC0 | encode));</span>
2500 }
2501 
2502 void Assembler::movb(Address dst, int imm8) {
2503   InstructionMark im(this);
2504    prefix(dst);
2505   emit_int8((unsigned char)0xC6);
2506   emit_operand(rax, dst, 1);
2507   emit_int8(imm8);
2508 }
2509 
2510 
2511 void Assembler::movb(Address dst, Register src) {
2512   assert(src-&gt;has_byte_register(), &quot;must have byte register&quot;);
2513   InstructionMark im(this);
2514   prefix(dst, src, true);
2515   emit_int8((unsigned char)0x88);
2516   emit_operand(src, dst);
2517 }
2518 
2519 void Assembler::movdl(XMMRegister dst, Register src) {
2520   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2521   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2522   int encode = simd_prefix_and_encode(dst, xnoreg, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2523   emit_int8(0x6E);</span>
<span class="line-removed">2524   emit_int8((unsigned char)(0xC0 | encode));</span>
2525 }
2526 
2527 void Assembler::movdl(Register dst, XMMRegister src) {
2528   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2529   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2530   // swap src/dst to get correct prefix
2531   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2532   emit_int8(0x7E);</span>
<span class="line-removed">2533   emit_int8((unsigned char)(0xC0 | encode));</span>
2534 }
2535 
2536 void Assembler::movdl(XMMRegister dst, Address src) {
2537   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2538   InstructionMark im(this);
2539   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2540   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2541   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2542   emit_int8(0x6E);
2543   emit_operand(dst, src);
2544 }
2545 
2546 void Assembler::movdl(Address dst, XMMRegister src) {
2547   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2548   InstructionMark im(this);
2549   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2550   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2551   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2552   emit_int8(0x7E);
2553   emit_operand(src, dst);
2554 }
2555 
2556 void Assembler::movdqa(XMMRegister dst, XMMRegister src) {
2557   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2558   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2559   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2560   emit_int8(0x6F);</span>
<span class="line-removed">2561   emit_int8((unsigned char)(0xC0 | encode));</span>
2562 }
2563 
2564 void Assembler::movdqa(XMMRegister dst, Address src) {
2565   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2566   InstructionMark im(this);
2567   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2568   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2569   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2570   emit_int8(0x6F);
2571   emit_operand(dst, src);
2572 }
2573 
2574 void Assembler::movdqu(XMMRegister dst, Address src) {
2575   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2576   InstructionMark im(this);
2577   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2578   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2579   simd_prefix(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2580   emit_int8(0x6F);
2581   emit_operand(dst, src);
2582 }
2583 
2584 void Assembler::movdqu(XMMRegister dst, XMMRegister src) {
2585   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2586   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2587   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2588   emit_int8(0x6F);</span>
<span class="line-removed">2589   emit_int8((unsigned char)(0xC0 | encode));</span>
2590 }
2591 
2592 void Assembler::movdqu(Address dst, XMMRegister src) {
2593   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2594   InstructionMark im(this);
2595   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2596   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2597   attributes.reset_is_clear_context();
2598   simd_prefix(src, xnoreg, dst, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2599   emit_int8(0x7F);
2600   emit_operand(src, dst);
2601 }
2602 
2603 // Move Unaligned 256bit Vector
2604 void Assembler::vmovdqu(XMMRegister dst, XMMRegister src) {
2605   assert(UseAVX &gt; 0, &quot;&quot;);
2606   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2607   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2608   emit_int8(0x6F);</span>
<span class="line-removed">2609   emit_int8((unsigned char)(0xC0 | encode));</span>
2610 }
2611 
2612 void Assembler::vmovdqu(XMMRegister dst, Address src) {
2613   assert(UseAVX &gt; 0, &quot;&quot;);
2614   InstructionMark im(this);
2615   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2616   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2617   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2618   emit_int8(0x6F);
2619   emit_operand(dst, src);
2620 }
2621 
2622 void Assembler::vmovdqu(Address dst, XMMRegister src) {
2623   assert(UseAVX &gt; 0, &quot;&quot;);
2624   InstructionMark im(this);
2625   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2626   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2627   attributes.reset_is_clear_context();
2628   // swap src&lt;-&gt;dst for encoding
2629   assert(src != xnoreg, &quot;sanity&quot;);
2630   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2631   emit_int8(0x7F);
2632   emit_operand(src, dst);
2633 }
2634 
2635 // Move Unaligned EVEX enabled Vector (programmable : 8,16,32,64)
2636 void Assembler::evmovdqub(XMMRegister dst, XMMRegister src, int vector_len) {
2637   assert(VM_Version::supports_evex(), &quot;&quot;);
2638   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
2639   attributes.set_is_evex_instruction();
2640   int prefix = (_legacy_mode_bw) ? VEX_SIMD_F2 : VEX_SIMD_F3;
2641   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), (Assembler::VexSimdPrefix)prefix, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2642   emit_int8(0x6F);</span>
<span class="line-removed">2643   emit_int8((unsigned char)(0xC0 | encode));</span>
2644 }
2645 
2646 void Assembler::evmovdqub(XMMRegister dst, Address src, int vector_len) {
2647   assert(VM_Version::supports_evex(), &quot;&quot;);
2648   InstructionMark im(this);
2649   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
2650   int prefix = (_legacy_mode_bw) ? VEX_SIMD_F2 : VEX_SIMD_F3;
2651   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2652   attributes.set_is_evex_instruction();
2653   vex_prefix(src, 0, dst-&gt;encoding(), (Assembler::VexSimdPrefix)prefix, VEX_OPCODE_0F, &amp;attributes);
2654   emit_int8(0x6F);
2655   emit_operand(dst, src);
2656 }
2657 
2658 void Assembler::evmovdqub(Address dst, XMMRegister src, int vector_len) {
2659   assert(VM_Version::supports_evex(), &quot;&quot;);
2660   assert(src != xnoreg, &quot;sanity&quot;);
2661   InstructionMark im(this);
2662   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
2663   int prefix = (_legacy_mode_bw) ? VEX_SIMD_F2 : VEX_SIMD_F3;
</pre>
<hr />
<pre>
2719 
2720 void Assembler::evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len) {
2721   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
2722   assert(src != xnoreg, &quot;sanity&quot;);
2723   InstructionMark im(this);
2724   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
2725   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2726   attributes.reset_is_clear_context();
2727   attributes.set_embedded_opmask_register_specifier(mask);
2728   attributes.set_is_evex_instruction();
2729   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
2730   emit_int8(0x7F);
2731   emit_operand(src, dst);
2732 }
2733 
2734 void Assembler::evmovdqul(XMMRegister dst, XMMRegister src, int vector_len) {
2735   assert(VM_Version::supports_evex(), &quot;&quot;);
2736   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2737   attributes.set_is_evex_instruction();
2738   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2739   emit_int8(0x6F);</span>
<span class="line-removed">2740   emit_int8((unsigned char)(0xC0 | encode));</span>
2741 }
2742 
2743 void Assembler::evmovdqul(XMMRegister dst, Address src, int vector_len) {
2744   assert(VM_Version::supports_evex(), &quot;&quot;);
2745   InstructionMark im(this);
2746   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true , /* uses_vl */ true);
2747   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2748   attributes.set_is_evex_instruction();
2749   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2750   emit_int8(0x6F);
2751   emit_operand(dst, src);
2752 }
2753 
2754 void Assembler::evmovdqul(Address dst, XMMRegister src, int vector_len) {
2755   assert(VM_Version::supports_evex(), &quot;&quot;);
2756   assert(src != xnoreg, &quot;sanity&quot;);
2757   InstructionMark im(this);
2758   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2759   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2760   attributes.reset_is_clear_context();
2761   attributes.set_is_evex_instruction();
2762   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2763   emit_int8(0x7F);
2764   emit_operand(src, dst);
2765 }
2766 
2767 void Assembler::evmovdquq(XMMRegister dst, XMMRegister src, int vector_len) {
2768   assert(VM_Version::supports_evex(), &quot;&quot;);
2769   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2770   attributes.set_is_evex_instruction();
2771   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2772   emit_int8(0x6F);</span>
<span class="line-removed">2773   emit_int8((unsigned char)(0xC0 | encode));</span>
2774 }
2775 
2776 void Assembler::evmovdquq(XMMRegister dst, Address src, int vector_len) {
2777   assert(VM_Version::supports_evex(), &quot;&quot;);
2778   InstructionMark im(this);
2779   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2780   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2781   attributes.set_is_evex_instruction();
2782   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2783   emit_int8(0x6F);
2784   emit_operand(dst, src);
2785 }
2786 
2787 void Assembler::evmovdquq(Address dst, XMMRegister src, int vector_len) {
2788   assert(VM_Version::supports_evex(), &quot;&quot;);
2789   assert(src != xnoreg, &quot;sanity&quot;);
2790   InstructionMark im(this);
2791   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2792   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2793   attributes.reset_is_clear_context();
2794   attributes.set_is_evex_instruction();
2795   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2796   emit_int8(0x7F);
2797   emit_operand(src, dst);
2798 }
2799 
2800 // Uses zero extension on 64bit
2801 
2802 void Assembler::movl(Register dst, int32_t imm32) {
2803   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">2804   emit_int8((unsigned char)(0xB8 | encode));</span>
2805   emit_int32(imm32);
2806 }
2807 
2808 void Assembler::movl(Register dst, Register src) {
2809   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2810   emit_int8((unsigned char)0x8B);</span>
<span class="line-removed">2811   emit_int8((unsigned char)(0xC0 | encode));</span>
2812 }
2813 
2814 void Assembler::movl(Register dst, Address src) {
2815   InstructionMark im(this);
2816   prefix(src, dst);
2817   emit_int8((unsigned char)0x8B);
2818   emit_operand(dst, src);
2819 }
2820 
2821 void Assembler::movl(Address dst, int32_t imm32) {
2822   InstructionMark im(this);
2823   prefix(dst);
2824   emit_int8((unsigned char)0xC7);
2825   emit_operand(rax, dst, 4);
2826   emit_int32(imm32);
2827 }
2828 
2829 void Assembler::movl(Address dst, Register src) {
2830   InstructionMark im(this);
2831   prefix(dst, src);
2832   emit_int8((unsigned char)0x89);
2833   emit_operand(src, dst);
2834 }
2835 
2836 // New cpus require to use movsd and movss to avoid partial register stall
2837 // when loading from memory. But for old Opteron use movlpd instead of movsd.
2838 // The selection is done in MacroAssembler::movdbl() and movflt().
2839 void Assembler::movlpd(XMMRegister dst, Address src) {
2840   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2841   InstructionMark im(this);
2842   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2843   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2844   attributes.set_rex_vex_w_reverted();
2845   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2846   emit_int8(0x12);
2847   emit_operand(dst, src);
2848 }
2849 
2850 void Assembler::movq( MMXRegister dst, Address src ) {
2851   assert( VM_Version::supports_mmx(), &quot;&quot; );
<span class="line-modified">2852   emit_int8(0x0F);</span>
<span class="line-removed">2853   emit_int8(0x6F);</span>
2854   emit_operand(dst, src);
2855 }
2856 
2857 void Assembler::movq( Address dst, MMXRegister src ) {
2858   assert( VM_Version::supports_mmx(), &quot;&quot; );
<span class="line-modified">2859   emit_int8(0x0F);</span>
<span class="line-removed">2860   emit_int8(0x7F);</span>
2861   // workaround gcc (3.2.1-7a) bug
2862   // In that version of gcc with only an emit_operand(MMX, Address)
2863   // gcc will tail jump and try and reverse the parameters completely
2864   // obliterating dst in the process. By having a version available
2865   // that doesn&#39;t need to swap the args at the tail jump the bug is
2866   // avoided.
2867   emit_operand(dst, src);
2868 }
2869 
2870 void Assembler::movq(XMMRegister dst, Address src) {
2871   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2872   InstructionMark im(this);
2873   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2874   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2875   attributes.set_rex_vex_w_reverted();
2876   simd_prefix(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2877   emit_int8(0x7E);
2878   emit_operand(dst, src);
2879 }
2880 
2881 void Assembler::movq(Address dst, XMMRegister src) {
2882   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2883   InstructionMark im(this);
2884   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2885   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2886   attributes.set_rex_vex_w_reverted();
2887   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2888   emit_int8((unsigned char)0xD6);
2889   emit_operand(src, dst);
2890 }
2891 
2892 void Assembler::movsbl(Register dst, Address src) { // movsxb
2893   InstructionMark im(this);
2894   prefix(src, dst);
<span class="line-modified">2895   emit_int8(0x0F);</span>
<span class="line-removed">2896   emit_int8((unsigned char)0xBE);</span>
2897   emit_operand(dst, src);
2898 }
2899 
2900 void Assembler::movsbl(Register dst, Register src) { // movsxb
2901   NOT_LP64(assert(src-&gt;has_byte_register(), &quot;must have byte register&quot;));
2902   int encode = prefix_and_encode(dst-&gt;encoding(), false, src-&gt;encoding(), true);
<span class="line-modified">2903   emit_int8(0x0F);</span>
<span class="line-removed">2904   emit_int8((unsigned char)0xBE);</span>
<span class="line-removed">2905   emit_int8((unsigned char)(0xC0 | encode));</span>
2906 }
2907 
2908 void Assembler::movsd(XMMRegister dst, XMMRegister src) {
2909   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2910   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2911   attributes.set_rex_vex_w_reverted();
2912   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2913   emit_int8(0x10);</span>
<span class="line-removed">2914   emit_int8((unsigned char)(0xC0 | encode));</span>
2915 }
2916 
2917 void Assembler::movsd(XMMRegister dst, Address src) {
2918   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2919   InstructionMark im(this);
2920   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2921   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2922   attributes.set_rex_vex_w_reverted();
2923   simd_prefix(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
2924   emit_int8(0x10);
2925   emit_operand(dst, src);
2926 }
2927 
2928 void Assembler::movsd(Address dst, XMMRegister src) {
2929   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2930   InstructionMark im(this);
2931   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2932   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2933   attributes.reset_is_clear_context();
2934   attributes.set_rex_vex_w_reverted();
2935   simd_prefix(src, xnoreg, dst, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
2936   emit_int8(0x11);
2937   emit_operand(src, dst);
2938 }
2939 
2940 void Assembler::movss(XMMRegister dst, XMMRegister src) {
2941   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2942   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2943   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2944   emit_int8(0x10);</span>
<span class="line-removed">2945   emit_int8((unsigned char)(0xC0 | encode));</span>
2946 }
2947 
2948 void Assembler::movss(XMMRegister dst, Address src) {
2949   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2950   InstructionMark im(this);
2951   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2952   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2953   simd_prefix(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2954   emit_int8(0x10);
2955   emit_operand(dst, src);
2956 }
2957 
2958 void Assembler::movss(Address dst, XMMRegister src) {
2959   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2960   InstructionMark im(this);
2961   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2962   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2963   attributes.reset_is_clear_context();
2964   simd_prefix(src, xnoreg, dst, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2965   emit_int8(0x11);
2966   emit_operand(src, dst);
2967 }
2968 
2969 void Assembler::movswl(Register dst, Address src) { // movsxw
2970   InstructionMark im(this);
2971   prefix(src, dst);
<span class="line-modified">2972   emit_int8(0x0F);</span>
<span class="line-removed">2973   emit_int8((unsigned char)0xBF);</span>
2974   emit_operand(dst, src);
2975 }
2976 
2977 void Assembler::movswl(Register dst, Register src) { // movsxw
2978   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2979   emit_int8(0x0F);</span>
<span class="line-removed">2980   emit_int8((unsigned char)0xBF);</span>
<span class="line-removed">2981   emit_int8((unsigned char)(0xC0 | encode));</span>
2982 }
2983 
2984 void Assembler::movw(Address dst, int imm16) {
2985   InstructionMark im(this);
2986 
2987   emit_int8(0x66); // switch to 16-bit mode
2988   prefix(dst);
2989   emit_int8((unsigned char)0xC7);
2990   emit_operand(rax, dst, 2);
2991   emit_int16(imm16);
2992 }
2993 
2994 void Assembler::movw(Register dst, Address src) {
2995   InstructionMark im(this);
2996   emit_int8(0x66);
2997   prefix(src, dst);
2998   emit_int8((unsigned char)0x8B);
2999   emit_operand(dst, src);
3000 }
3001 
3002 void Assembler::movw(Address dst, Register src) {
3003   InstructionMark im(this);
3004   emit_int8(0x66);
3005   prefix(dst, src);
3006   emit_int8((unsigned char)0x89);
3007   emit_operand(src, dst);
3008 }
3009 
3010 void Assembler::movzbl(Register dst, Address src) { // movzxb
3011   InstructionMark im(this);
3012   prefix(src, dst);
<span class="line-modified">3013   emit_int8(0x0F);</span>
<span class="line-removed">3014   emit_int8((unsigned char)0xB6);</span>
3015   emit_operand(dst, src);
3016 }
3017 
3018 void Assembler::movzbl(Register dst, Register src) { // movzxb
3019   NOT_LP64(assert(src-&gt;has_byte_register(), &quot;must have byte register&quot;));
3020   int encode = prefix_and_encode(dst-&gt;encoding(), false, src-&gt;encoding(), true);
<span class="line-modified">3021   emit_int8(0x0F);</span>
<span class="line-removed">3022   emit_int8((unsigned char)0xB6);</span>
<span class="line-removed">3023   emit_int8(0xC0 | encode);</span>
3024 }
3025 
3026 void Assembler::movzwl(Register dst, Address src) { // movzxw
3027   InstructionMark im(this);
3028   prefix(src, dst);
<span class="line-modified">3029   emit_int8(0x0F);</span>
<span class="line-removed">3030   emit_int8((unsigned char)0xB7);</span>
3031   emit_operand(dst, src);
3032 }
3033 
3034 void Assembler::movzwl(Register dst, Register src) { // movzxw
3035   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">3036   emit_int8(0x0F);</span>
<span class="line-removed">3037   emit_int8((unsigned char)0xB7);</span>
<span class="line-removed">3038   emit_int8(0xC0 | encode);</span>
3039 }
3040 
3041 void Assembler::mull(Address src) {
3042   InstructionMark im(this);
3043   prefix(src);
3044   emit_int8((unsigned char)0xF7);
3045   emit_operand(rsp, src);
3046 }
3047 
3048 void Assembler::mull(Register src) {
3049   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">3050   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">3051   emit_int8((unsigned char)(0xE0 | encode));</span>
3052 }
3053 
3054 void Assembler::mulsd(XMMRegister dst, Address src) {
3055   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
3056   InstructionMark im(this);
3057   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
3058   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
3059   attributes.set_rex_vex_w_reverted();
3060   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
3061   emit_int8(0x59);
3062   emit_operand(dst, src);
3063 }
3064 
3065 void Assembler::mulsd(XMMRegister dst, XMMRegister src) {
3066   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
3067   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
3068   attributes.set_rex_vex_w_reverted();
3069   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3070   emit_int8(0x59);</span>
<span class="line-removed">3071   emit_int8((unsigned char)(0xC0 | encode));</span>
3072 }
3073 
3074 void Assembler::mulss(XMMRegister dst, Address src) {
3075   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
3076   InstructionMark im(this);
3077   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
3078   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
3079   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
3080   emit_int8(0x59);
3081   emit_operand(dst, src);
3082 }
3083 
3084 void Assembler::mulss(XMMRegister dst, XMMRegister src) {
3085   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
3086   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
3087   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3088   emit_int8(0x59);</span>
<span class="line-removed">3089   emit_int8((unsigned char)(0xC0 | encode));</span>
3090 }
3091 
3092 void Assembler::negl(Register dst) {
3093   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">3094   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">3095   emit_int8((unsigned char)(0xD8 | encode));</span>
3096 }
3097 
3098 void Assembler::nop(int i) {
3099 #ifdef ASSERT
3100   assert(i &gt; 0, &quot; &quot;);
3101   // The fancy nops aren&#39;t currently recognized by debuggers making it a
3102   // pain to disassemble code while debugging. If asserts are on clearly
3103   // speed is not an issue so simply use the single byte traditional nop
3104   // to do alignment.
3105 
3106   for (; i &gt; 0 ; i--) emit_int8((unsigned char)0x90);
3107   return;
3108 
3109 #endif // ASSERT
3110 
3111   if (UseAddressNop &amp;&amp; VM_Version::is_intel()) {
3112     //
3113     // Using multi-bytes nops &quot;0x0F 0x1F [address]&quot; for Intel
3114     //  1: 0x90
3115     //  2: 0x66 0x90
3116     //  3: 0x66 0x66 0x90 (don&#39;t use &quot;0x0F 0x1F 0x00&quot; - need patching safe padding)
3117     //  4: 0x0F 0x1F 0x40 0x00
3118     //  5: 0x0F 0x1F 0x44 0x00 0x00
3119     //  6: 0x66 0x0F 0x1F 0x44 0x00 0x00
3120     //  7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3121     //  8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3122     //  9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3123     // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3124     // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3125 
3126     // The rest coding is Intel specific - don&#39;t use consecutive address nops
3127 
3128     // 12: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3129     // 13: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3130     // 14: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3131     // 15: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3132 
3133     while(i &gt;= 15) {
3134       // For Intel don&#39;t generate consecutive addess nops (mix with regular nops)
3135       i -= 15;
<span class="line-modified">3136       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3137       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3138       emit_int8(0x66);   // size prefix</span>
3139       addr_nop_8();
<span class="line-modified">3140       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3141       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3142       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3143       emit_int8((unsigned char)0x90);</span>
<span class="line-removed">3144                          // nop</span>
3145     }
3146     switch (i) {
3147       case 14:
3148         emit_int8(0x66); // size prefix
3149       case 13:
3150         emit_int8(0x66); // size prefix
3151       case 12:
3152         addr_nop_8();
<span class="line-modified">3153         emit_int8(0x66); // size prefix</span>
<span class="line-removed">3154         emit_int8(0x66); // size prefix</span>
<span class="line-removed">3155         emit_int8(0x66); // size prefix</span>
<span class="line-removed">3156         emit_int8((unsigned char)0x90);</span>
<span class="line-removed">3157                          // nop</span>
3158         break;
3159       case 11:
3160         emit_int8(0x66); // size prefix
3161       case 10:
3162         emit_int8(0x66); // size prefix
3163       case 9:
3164         emit_int8(0x66); // size prefix
3165       case 8:
3166         addr_nop_8();
3167         break;
3168       case 7:
3169         addr_nop_7();
3170         break;
3171       case 6:
3172         emit_int8(0x66); // size prefix
3173       case 5:
3174         addr_nop_5();
3175         break;
3176       case 4:
3177         addr_nop_4();
</pre>
<hr />
<pre>
3199     //  4: 0x0F 0x1F 0x40 0x00
3200     //  5: 0x0F 0x1F 0x44 0x00 0x00
3201     //  6: 0x66 0x0F 0x1F 0x44 0x00 0x00
3202     //  7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3203     //  8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3204     //  9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3205     // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3206     // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3207 
3208     // The rest coding is AMD specific - use consecutive address nops
3209 
3210     // 12: 0x66 0x0F 0x1F 0x44 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00
3211     // 13: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00
3212     // 14: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3213     // 15: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3214     // 16: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3215     //     Size prefixes (0x66) are added for larger sizes
3216 
3217     while(i &gt;= 22) {
3218       i -= 11;
<span class="line-modified">3219       emit_int8(0x66); // size prefix</span>
<span class="line-removed">3220       emit_int8(0x66); // size prefix</span>
<span class="line-removed">3221       emit_int8(0x66); // size prefix</span>
3222       addr_nop_8();
3223     }
3224     // Generate first nop for size between 21-12
3225     switch (i) {
3226       case 21:
3227         i -= 1;
3228         emit_int8(0x66); // size prefix
3229       case 20:
3230       case 19:
3231         i -= 1;
3232         emit_int8(0x66); // size prefix
3233       case 18:
3234       case 17:
3235         i -= 1;
3236         emit_int8(0x66); // size prefix
3237       case 16:
3238       case 15:
3239         i -= 8;
3240         addr_nop_8();
3241         break;
</pre>
<hr />
<pre>
3298     //  3: 0x66 0x66 0x90 (don&#39;t use &quot;0x0F 0x1F 0x00&quot; - need patching safe padding)
3299     //  4: 0x0F 0x1F 0x40 0x00
3300     //  5: 0x0F 0x1F 0x44 0x00 0x00
3301     //  6: 0x66 0x0F 0x1F 0x44 0x00 0x00
3302     //  7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3303     //  8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3304     //  9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3305     // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3306     // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3307 
3308     // The rest coding is ZX specific - don&#39;t use consecutive address nops
3309 
3310     // 12: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3311     // 13: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3312     // 14: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3313     // 15: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3314 
3315     while (i &gt;= 15) {
3316       // For ZX don&#39;t generate consecutive addess nops (mix with regular nops)
3317       i -= 15;
<span class="line-modified">3318       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3319       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3320       emit_int8(0x66);   // size prefix</span>
3321       addr_nop_8();
<span class="line-modified">3322       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3323       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3324       emit_int8(0x66);   // size prefix</span>
<span class="line-removed">3325       emit_int8((unsigned char)0x90);</span>
<span class="line-removed">3326                          // nop</span>
3327     }
3328     switch (i) {
3329       case 14:
3330         emit_int8(0x66); // size prefix
3331       case 13:
3332         emit_int8(0x66); // size prefix
3333       case 12:
3334         addr_nop_8();
<span class="line-modified">3335         emit_int8(0x66); // size prefix</span>
<span class="line-removed">3336         emit_int8(0x66); // size prefix</span>
<span class="line-removed">3337         emit_int8(0x66); // size prefix</span>
<span class="line-removed">3338         emit_int8((unsigned char)0x90);</span>
<span class="line-removed">3339                          // nop</span>
3340         break;
3341       case 11:
3342         emit_int8(0x66); // size prefix
3343       case 10:
3344         emit_int8(0x66); // size prefix
3345       case 9:
3346         emit_int8(0x66); // size prefix
3347       case 8:
3348         addr_nop_8();
3349         break;
3350       case 7:
3351         addr_nop_7();
3352         break;
3353       case 6:
3354         emit_int8(0x66); // size prefix
3355       case 5:
3356         addr_nop_5();
3357         break;
3358       case 4:
3359         addr_nop_4();
</pre>
<hr />
<pre>
3369         break;
3370       default:
3371         assert(i == 0, &quot; &quot;);
3372     }
3373     return;
3374   }
3375 
3376   // Using nops with size prefixes &quot;0x66 0x90&quot;.
3377   // From AMD Optimization Guide:
3378   //  1: 0x90
3379   //  2: 0x66 0x90
3380   //  3: 0x66 0x66 0x90
3381   //  4: 0x66 0x66 0x66 0x90
3382   //  5: 0x66 0x66 0x90 0x66 0x90
3383   //  6: 0x66 0x66 0x90 0x66 0x66 0x90
3384   //  7: 0x66 0x66 0x66 0x90 0x66 0x66 0x90
3385   //  8: 0x66 0x66 0x66 0x90 0x66 0x66 0x66 0x90
3386   //  9: 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90
3387   // 10: 0x66 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90
3388   //
<span class="line-modified">3389   while(i &gt; 12) {</span>
3390     i -= 4;
<span class="line-modified">3391     emit_int8(0x66); // size prefix</span>
<span class="line-removed">3392     emit_int8(0x66);</span>
<span class="line-removed">3393     emit_int8(0x66);</span>
<span class="line-removed">3394     emit_int8((unsigned char)0x90);</span>
<span class="line-removed">3395                      // nop</span>
3396   }
3397   // 1 - 12 nops
<span class="line-modified">3398   if(i &gt; 8) {</span>
<span class="line-modified">3399     if(i &gt; 9) {</span>
3400       i -= 1;
3401       emit_int8(0x66);
3402     }
3403     i -= 3;
<span class="line-modified">3404     emit_int8(0x66);</span>
<span class="line-removed">3405     emit_int8(0x66);</span>
<span class="line-removed">3406     emit_int8((unsigned char)0x90);</span>
3407   }
3408   // 1 - 8 nops
<span class="line-modified">3409   if(i &gt; 4) {</span>
<span class="line-modified">3410     if(i &gt; 6) {</span>
3411       i -= 1;
3412       emit_int8(0x66);
3413     }
3414     i -= 3;
<span class="line-modified">3415     emit_int8(0x66);</span>
<span class="line-removed">3416     emit_int8(0x66);</span>
<span class="line-removed">3417     emit_int8((unsigned char)0x90);</span>
3418   }
3419   switch (i) {
3420     case 4:
3421       emit_int8(0x66);
3422     case 3:
3423       emit_int8(0x66);
3424     case 2:
3425       emit_int8(0x66);
3426     case 1:
3427       emit_int8((unsigned char)0x90);
3428       break;
3429     default:
3430       assert(i == 0, &quot; &quot;);
3431   }
3432 }
3433 
3434 void Assembler::notl(Register dst) {
3435   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">3436   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">3437   emit_int8((unsigned char)(0xD0 | encode));</span>
3438 }
3439 
3440 void Assembler::orl(Address dst, int32_t imm32) {
3441   InstructionMark im(this);
3442   prefix(dst);
3443   emit_arith_operand(0x81, rcx, dst, imm32);
3444 }
3445 
3446 void Assembler::orl(Register dst, int32_t imm32) {
3447   prefix(dst);
3448   emit_arith(0x81, 0xC8, dst, imm32);
3449 }
3450 
3451 void Assembler::orl(Register dst, Address src) {
3452   InstructionMark im(this);
3453   prefix(src, dst);
3454   emit_int8(0x0B);
3455   emit_operand(dst, src);
3456 }
3457 
</pre>
<hr />
<pre>
3473   emit_int8((unsigned char)0x80);
3474   emit_operand(rcx, dst, 1);
3475   emit_int8(imm8);
3476 }
3477 
3478 void Assembler::packuswb(XMMRegister dst, Address src) {
3479   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
3480   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
3481   InstructionMark im(this);
3482   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3483   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
3484   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3485   emit_int8(0x67);
3486   emit_operand(dst, src);
3487 }
3488 
3489 void Assembler::packuswb(XMMRegister dst, XMMRegister src) {
3490   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
3491   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3492   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3493   emit_int8(0x67);</span>
<span class="line-removed">3494   emit_int8((unsigned char)(0xC0 | encode));</span>
3495 }
3496 
3497 void Assembler::vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3498   assert(UseAVX &gt; 0, &quot;some form of AVX must be enabled&quot;);
3499   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3500   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3501   emit_int8(0x67);</span>
<span class="line-removed">3502   emit_int8((unsigned char)(0xC0 | encode));</span>
3503 }
3504 
3505 void Assembler::vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len) {
3506   assert(VM_Version::supports_avx2(), &quot;&quot;);
3507   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3508   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3509   emit_int8(0x00);</span>
<span class="line-removed">3510   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3511   emit_int8(imm8);</span>
3512 }
3513 
3514 void Assembler::vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3515   assert(UseAVX &gt; 2, &quot;requires AVX512F&quot;);
3516   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3517   attributes.set_is_evex_instruction();
3518   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3519   emit_int8((unsigned char)0x36);</span>
<span class="line-removed">3520   emit_int8((unsigned char)(0xC0 | encode));</span>
3521 }
3522 
3523 void Assembler::vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8) {
3524   assert(VM_Version::supports_avx2(), &quot;&quot;);
3525   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3526   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3527   emit_int8(0x46);</span>
<span class="line-removed">3528   emit_int8(0xC0 | encode);</span>
<span class="line-removed">3529   emit_int8(imm8);</span>
3530 }
3531 
3532 void Assembler::vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8) {
3533   assert(VM_Version::supports_avx(), &quot;&quot;);
3534   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3535   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3536   emit_int8(0x06);</span>
<span class="line-removed">3537   emit_int8(0xC0 | encode);</span>
<span class="line-removed">3538   emit_int8(imm8);</span>
3539 }
3540 
3541 void Assembler::evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3542   assert(VM_Version::supports_evex(), &quot;&quot;);
3543   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3544   attributes.set_is_evex_instruction();
3545   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3546   emit_int8(0x76);</span>
<span class="line-removed">3547   emit_int8((unsigned char)(0xC0 | encode));</span>
3548 }
3549 
3550 
3551 void Assembler::pause() {
<span class="line-modified">3552   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">3553   emit_int8((unsigned char)0x90);</span>
3554 }
3555 
3556 void Assembler::ud2() {
<span class="line-modified">3557   emit_int8(0x0F);</span>
<span class="line-removed">3558   emit_int8(0x0B);</span>
3559 }
3560 
3561 void Assembler::pcmpestri(XMMRegister dst, Address src, int imm8) {
3562   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
3563   InstructionMark im(this);
3564   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3565   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3566   emit_int8(0x61);
3567   emit_operand(dst, src);
3568   emit_int8(imm8);
3569 }
3570 
3571 void Assembler::pcmpestri(XMMRegister dst, XMMRegister src, int imm8) {
3572   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
3573   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3574   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3575   emit_int8(0x61);</span>
<span class="line-removed">3576   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3577   emit_int8(imm8);</span>
3578 }
3579 
3580 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3581 void Assembler::pcmpeqb(XMMRegister dst, XMMRegister src) {
3582   assert(VM_Version::supports_sse2(), &quot;&quot;);
3583   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3584   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3585   emit_int8(0x74);</span>
<span class="line-removed">3586   emit_int8((unsigned char)(0xC0 | encode));</span>
3587 }
3588 
3589 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3590 void Assembler::vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3591   assert(VM_Version::supports_avx(), &quot;&quot;);
3592   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3593   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3594   emit_int8(0x74);</span>
<span class="line-removed">3595   emit_int8((unsigned char)(0xC0 | encode));</span>
3596 }
3597 
3598 // In this context, kdst is written the mask used to process the equal components
3599 void Assembler::evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3600   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3601   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3602   attributes.set_is_evex_instruction();
3603   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3604   emit_int8(0x74);</span>
<span class="line-removed">3605   emit_int8((unsigned char)(0xC0 | encode));</span>
3606 }
3607 
3608 void Assembler::evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3609   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3610   InstructionMark im(this);
3611   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3612   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3613   attributes.set_is_evex_instruction();
3614   int dst_enc = kdst-&gt;encoding();
3615   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3616   emit_int8(0x64);
3617   emit_operand(as_Register(dst_enc), src);
3618 }
3619 
3620 void Assembler::evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len) {
3621   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3622   InstructionMark im(this);
3623   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
3624   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3625   attributes.reset_is_clear_context();
3626   attributes.set_embedded_opmask_register_specifier(mask);
3627   attributes.set_is_evex_instruction();
3628   int dst_enc = kdst-&gt;encoding();
3629   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3630   emit_int8(0x64);
3631   emit_operand(as_Register(dst_enc), src);
3632 }
3633 
3634 void Assembler::evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len) {
3635   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3636   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3637   attributes.set_is_evex_instruction();
3638   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3639   emit_int8(0x3E);</span>
<span class="line-removed">3640   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3641   emit_int8(vcc);</span>
3642 }
3643 
3644 void Assembler::evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len) {
3645   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3646   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
3647   attributes.reset_is_clear_context();
3648   attributes.set_embedded_opmask_register_specifier(mask);
3649   attributes.set_is_evex_instruction();
3650   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3651   emit_int8(0x3E);</span>
<span class="line-removed">3652   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3653   emit_int8(vcc);</span>
3654 }
3655 
3656 void Assembler::evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len) {
3657   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3658   InstructionMark im(this);
3659   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3660   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3661   attributes.set_is_evex_instruction();
3662   int dst_enc = kdst-&gt;encoding();
3663   vex_prefix(src, nds-&gt;encoding(), kdst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3664   emit_int8(0x3E);
3665   emit_operand(as_Register(dst_enc), src);
3666   emit_int8(vcc);
3667 }
3668 
3669 void Assembler::evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3670   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3671   InstructionMark im(this);
3672   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3673   attributes.set_is_evex_instruction();
</pre>
<hr />
<pre>
3679 }
3680 
3681 void Assembler::evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len) {
3682   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3683   InstructionMark im(this);
3684   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_reg_mask */ false, /* uses_vl */ true);
3685   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3686   attributes.reset_is_clear_context();
3687   attributes.set_embedded_opmask_register_specifier(mask);
3688   attributes.set_is_evex_instruction();
3689   vex_prefix(src, nds-&gt;encoding(), kdst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3690   emit_int8(0x74);
3691   emit_operand(as_Register(kdst-&gt;encoding()), src);
3692 }
3693 
3694 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3695 void Assembler::pcmpeqw(XMMRegister dst, XMMRegister src) {
3696   assert(VM_Version::supports_sse2(), &quot;&quot;);
3697   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3698   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3699   emit_int8(0x75);</span>
<span class="line-removed">3700   emit_int8((unsigned char)(0xC0 | encode));</span>
3701 }
3702 
3703 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3704 void Assembler::vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3705   assert(VM_Version::supports_avx(), &quot;&quot;);
3706   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3707   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3708   emit_int8(0x75);</span>
<span class="line-removed">3709   emit_int8((unsigned char)(0xC0 | encode));</span>
3710 }
3711 
3712 // In this context, kdst is written the mask used to process the equal components
3713 void Assembler::evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3714   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3715   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3716   attributes.set_is_evex_instruction();
3717   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3718   emit_int8(0x75);</span>
<span class="line-removed">3719   emit_int8((unsigned char)(0xC0 | encode));</span>
3720 }
3721 
3722 void Assembler::evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3723   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3724   InstructionMark im(this);
3725   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3726   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3727   attributes.set_is_evex_instruction();
3728   int dst_enc = kdst-&gt;encoding();
3729   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3730   emit_int8(0x75);
3731   emit_operand(as_Register(dst_enc), src);
3732 }
3733 
3734 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3735 void Assembler::pcmpeqd(XMMRegister dst, XMMRegister src) {
3736   assert(VM_Version::supports_sse2(), &quot;&quot;);
3737   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3738   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3739   emit_int8(0x76);</span>
<span class="line-removed">3740   emit_int8((unsigned char)(0xC0 | encode));</span>
3741 }
3742 
3743 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3744 void Assembler::vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3745   assert(VM_Version::supports_avx(), &quot;&quot;);
3746   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3747   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3748   emit_int8(0x76);</span>
<span class="line-removed">3749   emit_int8((unsigned char)(0xC0 | encode));</span>
3750 }
3751 
3752 // In this context, kdst is written the mask used to process the equal components
3753 void Assembler::evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3754   assert(VM_Version::supports_evex(), &quot;&quot;);
3755   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3756   attributes.set_is_evex_instruction();
3757   attributes.reset_is_clear_context();
3758   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3759   emit_int8(0x76);</span>
<span class="line-removed">3760   emit_int8((unsigned char)(0xC0 | encode));</span>
3761 }
3762 
3763 void Assembler::evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3764   assert(VM_Version::supports_evex(), &quot;&quot;);
3765   InstructionMark im(this);
3766   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3767   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
3768   attributes.reset_is_clear_context();
3769   attributes.set_is_evex_instruction();
3770   int dst_enc = kdst-&gt;encoding();
3771   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3772   emit_int8(0x76);
3773   emit_operand(as_Register(dst_enc), src);
3774 }
3775 
3776 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3777 void Assembler::pcmpeqq(XMMRegister dst, XMMRegister src) {
3778   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3779   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3780   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3781   emit_int8(0x29);</span>
<span class="line-removed">3782   emit_int8((unsigned char)(0xC0 | encode));</span>
3783 }
3784 
3785 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3786 void Assembler::vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3787   assert(VM_Version::supports_avx(), &quot;&quot;);
3788   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3789   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3790   emit_int8(0x29);</span>
<span class="line-removed">3791   emit_int8((unsigned char)(0xC0 | encode));</span>
3792 }
3793 
3794 // In this context, kdst is written the mask used to process the equal components
3795 void Assembler::evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3796   assert(VM_Version::supports_evex(), &quot;&quot;);
3797   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3798   attributes.reset_is_clear_context();
3799   attributes.set_is_evex_instruction();
3800   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3801   emit_int8(0x29);</span>
<span class="line-removed">3802   emit_int8((unsigned char)(0xC0 | encode));</span>
3803 }
3804 
3805 // In this context, kdst is written the mask used to process the equal components
3806 void Assembler::evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3807   assert(VM_Version::supports_evex(), &quot;&quot;);
3808   InstructionMark im(this);
3809   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3810   attributes.reset_is_clear_context();
3811   attributes.set_is_evex_instruction();
3812   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
3813   int dst_enc = kdst-&gt;encoding();
3814   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
3815   emit_int8(0x29);
3816   emit_operand(as_Register(dst_enc), src);
3817 }
3818 
3819 void Assembler::pmovmskb(Register dst, XMMRegister src) {
3820   assert(VM_Version::supports_sse2(), &quot;&quot;);
3821   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3822   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3823   emit_int8((unsigned char)0xD7);</span>
<span class="line-removed">3824   emit_int8((unsigned char)(0xC0 | encode));</span>
3825 }
3826 
3827 void Assembler::vpmovmskb(Register dst, XMMRegister src) {
3828   assert(VM_Version::supports_avx2(), &quot;&quot;);
3829   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3830   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3831   emit_int8((unsigned char)0xD7);</span>
<span class="line-removed">3832   emit_int8((unsigned char)(0xC0 | encode));</span>
3833 }
3834 
3835 void Assembler::pextrd(Register dst, XMMRegister src, int imm8) {
3836   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3837   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3838   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3839   emit_int8(0x16);</span>
<span class="line-removed">3840   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3841   emit_int8(imm8);</span>
3842 }
3843 
3844 void Assembler::pextrd(Address dst, XMMRegister src, int imm8) {
3845   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3846   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3847   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
3848   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3849   emit_int8(0x16);
3850   emit_operand(src, dst);
3851   emit_int8(imm8);
3852 }
3853 
3854 void Assembler::pextrq(Register dst, XMMRegister src, int imm8) {
3855   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3856   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3857   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3858   emit_int8(0x16);</span>
<span class="line-removed">3859   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3860   emit_int8(imm8);</span>
3861 }
3862 
3863 void Assembler::pextrq(Address dst, XMMRegister src, int imm8) {
3864   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3865   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3866   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
3867   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3868   emit_int8(0x16);
3869   emit_operand(src, dst);
3870   emit_int8(imm8);
3871 }
3872 
3873 void Assembler::pextrw(Register dst, XMMRegister src, int imm8) {
3874   assert(VM_Version::supports_sse2(), &quot;&quot;);
3875   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3876   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3877   emit_int8((unsigned char)0xC5);</span>
<span class="line-removed">3878   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3879   emit_int8(imm8);</span>
3880 }
3881 
3882 void Assembler::pextrw(Address dst, XMMRegister src, int imm8) {
3883   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3884   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3885   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_16bit);
3886   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3887   emit_int8((unsigned char)0x15);</span>
3888   emit_operand(src, dst);
3889   emit_int8(imm8);
3890 }
3891 
3892 void Assembler::pextrb(Address dst, XMMRegister src, int imm8) {
3893   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3894   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3895   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_8bit);
3896   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3897   emit_int8(0x14);
3898   emit_operand(src, dst);
3899   emit_int8(imm8);
3900 }
3901 
3902 void Assembler::pinsrd(XMMRegister dst, Register src, int imm8) {
3903   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3904   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3905   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3906   emit_int8(0x22);</span>
<span class="line-removed">3907   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3908   emit_int8(imm8);</span>
3909 }
3910 
3911 void Assembler::pinsrd(XMMRegister dst, Address src, int imm8) {
3912   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3913   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3914   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
3915   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3916   emit_int8(0x22);
3917   emit_operand(dst,src);
3918   emit_int8(imm8);
3919 }
3920 
3921 void Assembler::pinsrq(XMMRegister dst, Register src, int imm8) {
3922   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3923   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3924   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3925   emit_int8(0x22);</span>
<span class="line-removed">3926   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3927   emit_int8(imm8);</span>
3928 }
3929 
3930 void Assembler::pinsrq(XMMRegister dst, Address src, int imm8) {
3931   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3932   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3933   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
3934   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3935   emit_int8(0x22);
3936   emit_operand(dst, src);
3937   emit_int8(imm8);
3938 }
3939 
3940 void Assembler::pinsrw(XMMRegister dst, Register src, int imm8) {
3941   assert(VM_Version::supports_sse2(), &quot;&quot;);
3942   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3943   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3944   emit_int8((unsigned char)0xC4);</span>
<span class="line-removed">3945   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">3946   emit_int8(imm8);</span>
3947 }
3948 
3949 void Assembler::pinsrw(XMMRegister dst, Address src, int imm8) {
3950   assert(VM_Version::supports_sse2(), &quot;&quot;);
3951   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3952   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_16bit);
3953   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3954   emit_int8((unsigned char)0xC4);
3955   emit_operand(dst, src);
3956   emit_int8(imm8);
3957 }
3958 
3959 void Assembler::pinsrb(XMMRegister dst, Address src, int imm8) {
3960   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3961   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3962   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_8bit);
3963   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3964   emit_int8(0x20);
3965   emit_operand(dst, src);
3966   emit_int8(imm8);
3967 }
3968 
3969 void Assembler::pmovzxbw(XMMRegister dst, Address src) {
3970   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3971   InstructionMark im(this);
3972   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3973   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
3974   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
3975   emit_int8(0x30);
3976   emit_operand(dst, src);
3977 }
3978 
3979 void Assembler::pmovzxbw(XMMRegister dst, XMMRegister src) {
3980   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3981   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3982   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3983   emit_int8(0x30);</span>
<span class="line-removed">3984   emit_int8((unsigned char)(0xC0 | encode));</span>
3985 }
3986 
3987 void Assembler::pmovsxbw(XMMRegister dst, XMMRegister src) {
3988   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3989   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3990   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3991   emit_int8(0x20);</span>
<span class="line-removed">3992   emit_int8((unsigned char)(0xC0 | encode));</span>
3993 }
3994 
3995 void Assembler::vpmovzxbw(XMMRegister dst, Address src, int vector_len) {
3996   assert(VM_Version::supports_avx(), &quot;&quot;);
3997   InstructionMark im(this);
3998   assert(dst != xnoreg, &quot;sanity&quot;);
3999   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4000   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
4001   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4002   emit_int8(0x30);
4003   emit_operand(dst, src);
4004 }
4005 
4006 void Assembler::vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len) {
4007   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4008   vector_len == AVX_256bit? VM_Version::supports_avx2() :
4009   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4010   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4011   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4012   emit_int8(0x30);</span>
<span class="line-removed">4013   emit_int8((unsigned char) (0xC0 | encode));</span>
4014 }
4015 
4016 void Assembler::vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len) {
4017   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4018   vector_len == AVX_256bit? VM_Version::supports_avx2() :
4019   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4020   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4021   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4022   emit_int8(0x20);</span>
<span class="line-removed">4023   emit_int8((unsigned char)(0xC0 | encode));</span>
4024 }
4025 
4026 void Assembler::evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len) {
4027   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
4028   assert(dst != xnoreg, &quot;sanity&quot;);
4029   InstructionMark im(this);
4030   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
4031   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
4032   attributes.set_embedded_opmask_register_specifier(mask);
4033   attributes.set_is_evex_instruction();
4034   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4035   emit_int8(0x30);
4036   emit_operand(dst, src);
4037 }
4038 void Assembler::evpmovwb(Address dst, XMMRegister src, int vector_len) {
4039   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
4040   assert(src != xnoreg, &quot;sanity&quot;);
4041   InstructionMark im(this);
4042   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4043   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
</pre>
<hr />
<pre>
4062 }
4063 
4064 void Assembler::evpmovdb(Address dst, XMMRegister src, int vector_len) {
4065   assert(VM_Version::supports_evex(), &quot;&quot;);
4066   assert(src != xnoreg, &quot;sanity&quot;);
4067   InstructionMark im(this);
4068   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4069   attributes.set_address_attributes(/* tuple_type */ EVEX_QVM, /* input_size_in_bits */ EVEX_NObit);
4070   attributes.set_is_evex_instruction();
4071   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F_38, &amp;attributes);
4072   emit_int8(0x31);
4073   emit_operand(src, dst);
4074 }
4075 
4076 void Assembler::vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len) {
4077   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4078   vector_len == AVX_256bit? VM_Version::supports_avx2() :
4079   vector_len == AVX_512bit? VM_Version::supports_evex() : 0, &quot; &quot;);
4080   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4081   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4082   emit_int8(0x33);</span>
<span class="line-removed">4083   emit_int8((unsigned char)(0xC0 | encode));</span>
4084 }
4085 
4086 void Assembler::pmaddwd(XMMRegister dst, XMMRegister src) {
4087   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4088   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4089   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4090   emit_int8((unsigned char)0xF5);</span>
<span class="line-removed">4091   emit_int8((unsigned char)(0xC0 | encode));</span>
4092 }
4093 
4094 void Assembler::vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
4095   assert(vector_len == AVX_128bit ? VM_Version::supports_avx() :
4096     (vector_len == AVX_256bit ? VM_Version::supports_avx2() :
4097     (vector_len == AVX_512bit ? VM_Version::supports_evex() : 0)), &quot;&quot;);
4098   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4099   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4100   emit_int8((unsigned char)0xF5);</span>
<span class="line-removed">4101   emit_int8((unsigned char)(0xC0 | encode));</span>
4102 }
4103 
4104 void Assembler::evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
4105   assert(VM_Version::supports_evex(), &quot;&quot;);
<span class="line-modified">4106   assert(VM_Version::supports_vnni(), &quot;must support vnni&quot;);</span>
4107   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4108   attributes.set_is_evex_instruction();
4109   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4110   emit_int8(0x52);</span>
<span class="line-removed">4111   emit_int8((unsigned char)(0xC0 | encode));</span>
4112 }
4113 
4114 // generic
4115 void Assembler::pop(Register dst) {
4116   int encode = prefix_and_encode(dst-&gt;encoding());
4117   emit_int8(0x58 | encode);
4118 }
4119 
4120 void Assembler::popcntl(Register dst, Address src) {
4121   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);
4122   InstructionMark im(this);
4123   emit_int8((unsigned char)0xF3);
4124   prefix(src, dst);
<span class="line-modified">4125   emit_int8(0x0F);</span>
<span class="line-removed">4126   emit_int8((unsigned char)0xB8);</span>
4127   emit_operand(dst, src);
4128 }
4129 
4130 void Assembler::popcntl(Register dst, Register src) {
4131   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);
4132   emit_int8((unsigned char)0xF3);
4133   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">4134   emit_int8(0x0F);</span>
<span class="line-removed">4135   emit_int8((unsigned char)0xB8);</span>
<span class="line-removed">4136   emit_int8((unsigned char)(0xC0 | encode));</span>
4137 }
4138 
4139 void Assembler::vpopcntd(XMMRegister dst, XMMRegister src, int vector_len) {
<span class="line-modified">4140   assert(VM_Version::supports_vpopcntdq(), &quot;must support vpopcntdq feature&quot;);</span>
4141   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4142   attributes.set_is_evex_instruction();
4143   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4144   emit_int8(0x55);</span>
<span class="line-removed">4145   emit_int8((unsigned char)(0xC0 | encode));</span>
4146 }
4147 
4148 void Assembler::popf() {
4149   emit_int8((unsigned char)0x9D);
4150 }
4151 
4152 #ifndef _LP64 // no 32bit push/pop on amd64
4153 void Assembler::popl(Address dst) {
4154   // NOTE: this will adjust stack by 8byte on 64bits
4155   InstructionMark im(this);
4156   prefix(dst);
4157   emit_int8((unsigned char)0x8F);
4158   emit_operand(rax, dst);
4159 }
4160 #endif
4161 
<span class="line-removed">4162 void Assembler::prefetch_prefix(Address src) {</span>
<span class="line-removed">4163   prefix(src);</span>
<span class="line-removed">4164   emit_int8(0x0F);</span>
<span class="line-removed">4165 }</span>
<span class="line-removed">4166 </span>
4167 void Assembler::prefetchnta(Address src) {
4168   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
4169   InstructionMark im(this);
<span class="line-modified">4170   prefetch_prefix(src);</span>
<span class="line-modified">4171   emit_int8(0x18);</span>
4172   emit_operand(rax, src); // 0, src
4173 }
4174 
4175 void Assembler::prefetchr(Address src) {
4176   assert(VM_Version::supports_3dnow_prefetch(), &quot;must support&quot;);
4177   InstructionMark im(this);
<span class="line-modified">4178   prefetch_prefix(src);</span>
<span class="line-modified">4179   emit_int8(0x0D);</span>
4180   emit_operand(rax, src); // 0, src
4181 }
4182 
4183 void Assembler::prefetcht0(Address src) {
4184   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
4185   InstructionMark im(this);
<span class="line-modified">4186   prefetch_prefix(src);</span>
<span class="line-modified">4187   emit_int8(0x18);</span>
4188   emit_operand(rcx, src); // 1, src
4189 }
4190 
4191 void Assembler::prefetcht1(Address src) {
4192   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
4193   InstructionMark im(this);
<span class="line-modified">4194   prefetch_prefix(src);</span>
<span class="line-modified">4195   emit_int8(0x18);</span>
4196   emit_operand(rdx, src); // 2, src
4197 }
4198 
4199 void Assembler::prefetcht2(Address src) {
4200   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
4201   InstructionMark im(this);
<span class="line-modified">4202   prefetch_prefix(src);</span>
<span class="line-modified">4203   emit_int8(0x18);</span>
4204   emit_operand(rbx, src); // 3, src
4205 }
4206 
4207 void Assembler::prefetchw(Address src) {
4208   assert(VM_Version::supports_3dnow_prefetch(), &quot;must support&quot;);
4209   InstructionMark im(this);
<span class="line-modified">4210   prefetch_prefix(src);</span>
<span class="line-modified">4211   emit_int8(0x0D);</span>
4212   emit_operand(rcx, src); // 1, src
4213 }
4214 
4215 void Assembler::prefix(Prefix p) {
4216   emit_int8(p);
4217 }
4218 
4219 void Assembler::pshufb(XMMRegister dst, XMMRegister src) {
4220   assert(VM_Version::supports_ssse3(), &quot;&quot;);
4221   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4222   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4223   emit_int8(0x00);</span>
<span class="line-removed">4224   emit_int8((unsigned char)(0xC0 | encode));</span>
4225 }
4226 
4227 void Assembler::vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
4228   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4229          vector_len == AVX_256bit? VM_Version::supports_avx2() :
4230          vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4231   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4232   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4233   emit_int8(0x00);</span>
<span class="line-removed">4234   emit_int8((unsigned char)(0xC0 | encode));</span>
4235 }
4236 
4237 void Assembler::pshufb(XMMRegister dst, Address src) {
4238   assert(VM_Version::supports_ssse3(), &quot;&quot;);
4239   InstructionMark im(this);
4240   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4241   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
4242   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4243   emit_int8(0x00);
4244   emit_operand(dst, src);
4245 }
4246 
4247 void Assembler::pshufd(XMMRegister dst, XMMRegister src, int mode) {
4248   assert(isByte(mode), &quot;invalid value&quot;);
4249   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4250   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
4251   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4252   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4253   emit_int8(0x70);</span>
<span class="line-removed">4254   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4255   emit_int8(mode &amp; 0xFF);</span>
4256 }
4257 
4258 void Assembler::vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len) {
4259   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4260          (vector_len == AVX_256bit? VM_Version::supports_avx2() :
4261          (vector_len == AVX_512bit? VM_Version::supports_evex() : 0)), &quot;&quot;);
4262   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4263   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4264   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4265   emit_int8(0x70);</span>
<span class="line-removed">4266   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4267   emit_int8(mode &amp; 0xFF);</span>
4268 }
4269 
4270 void Assembler::pshufd(XMMRegister dst, Address src, int mode) {
4271   assert(isByte(mode), &quot;invalid value&quot;);
4272   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4273   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4274   InstructionMark im(this);
4275   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4276   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
4277   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4278   emit_int8(0x70);
4279   emit_operand(dst, src);
4280   emit_int8(mode &amp; 0xFF);
4281 }
4282 
4283 void Assembler::pshuflw(XMMRegister dst, XMMRegister src, int mode) {
4284   assert(isByte(mode), &quot;invalid value&quot;);
4285   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4286   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4287   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4288   emit_int8(0x70);</span>
<span class="line-removed">4289   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4290   emit_int8(mode &amp; 0xFF);</span>
4291 }
4292 
4293 void Assembler::pshuflw(XMMRegister dst, Address src, int mode) {
4294   assert(isByte(mode), &quot;invalid value&quot;);
4295   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4296   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4297   InstructionMark im(this);
4298   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4299   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
4300   simd_prefix(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4301   emit_int8(0x70);
4302   emit_operand(dst, src);
4303   emit_int8(mode &amp; 0xFF);
4304 }
4305 
4306 void Assembler::evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len) {
4307   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
4308   assert(vector_len == Assembler::AVX_256bit || vector_len == Assembler::AVX_512bit, &quot;&quot;);
4309   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4310   attributes.set_is_evex_instruction();
4311   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4312   emit_int8(0x43);</span>
<span class="line-removed">4313   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4314   emit_int8(imm8 &amp; 0xFF);</span>
4315 }
4316 
4317 void Assembler::psrldq(XMMRegister dst, int shift) {
4318   // Shift left 128 bit value in dst XMMRegister by shift number of bytes.
4319   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4320   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4321   int encode = simd_prefix_and_encode(xmm3, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4322   emit_int8(0x73);</span>
<span class="line-removed">4323   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4324   emit_int8(shift);</span>
4325 }
4326 
4327 void Assembler::vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
4328   assert(vector_len == AVX_128bit ? VM_Version::supports_avx() :
4329          vector_len == AVX_256bit ? VM_Version::supports_avx2() :
4330          vector_len == AVX_512bit ? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4331   InstructionAttr attributes(vector_len, /*vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4332   int encode = vex_prefix_and_encode(xmm3-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4333   emit_int8(0x73);</span>
<span class="line-removed">4334   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4335   emit_int8(shift &amp; 0xFF);</span>
4336 }
4337 
4338 void Assembler::pslldq(XMMRegister dst, int shift) {
4339   // Shift left 128 bit value in dst XMMRegister by shift number of bytes.
4340   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4341   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4342   // XMM7 is for /7 encoding: 66 0F 73 /7 ib
4343   int encode = simd_prefix_and_encode(xmm7, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4344   emit_int8(0x73);</span>
<span class="line-removed">4345   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4346   emit_int8(shift);</span>
4347 }
4348 
4349 void Assembler::vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
4350   assert(vector_len == AVX_128bit ? VM_Version::supports_avx() :
4351          vector_len == AVX_256bit ? VM_Version::supports_avx2() :
4352          vector_len == AVX_512bit ? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4353   InstructionAttr attributes(vector_len, /*vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4354   int encode = vex_prefix_and_encode(xmm7-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4355   emit_int8(0x73);</span>
<span class="line-removed">4356   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4357   emit_int8(shift &amp; 0xFF);</span>
4358 }
4359 
4360 void Assembler::ptest(XMMRegister dst, Address src) {
4361   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4362   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4363   InstructionMark im(this);
4364   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4365   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4366   emit_int8(0x17);
4367   emit_operand(dst, src);
4368 }
4369 
4370 void Assembler::ptest(XMMRegister dst, XMMRegister src) {
4371   assert(VM_Version::supports_sse4_1() || VM_Version::supports_avx(), &quot;&quot;);
4372   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4373   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4374   emit_int8(0x17);
<span class="line-modified">4375   emit_int8((unsigned char)(0xC0 | encode));</span>
4376 }
4377 
4378 void Assembler::vptest(XMMRegister dst, Address src) {
4379   assert(VM_Version::supports_avx(), &quot;&quot;);
4380   InstructionMark im(this);
4381   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4382   assert(dst != xnoreg, &quot;sanity&quot;);
4383   // swap src&lt;-&gt;dst for encoding
4384   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4385   emit_int8(0x17);
4386   emit_operand(dst, src);
4387 }
4388 
4389 void Assembler::vptest(XMMRegister dst, XMMRegister src) {
4390   assert(VM_Version::supports_avx(), &quot;&quot;);
4391   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4392   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4393   emit_int8(0x17);</span>
<span class="line-removed">4394   emit_int8((unsigned char)(0xC0 | encode));</span>
4395 }
4396 
4397 void Assembler::punpcklbw(XMMRegister dst, Address src) {
4398   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4399   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4400   InstructionMark im(this);
4401   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_vlbw, /* no_mask_reg */ true, /* uses_vl */ true);
4402   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
4403   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4404   emit_int8(0x60);
4405   emit_operand(dst, src);
4406 }
4407 
4408 void Assembler::punpcklbw(XMMRegister dst, XMMRegister src) {
4409   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4410   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_vlbw, /* no_mask_reg */ true, /* uses_vl */ true);
4411   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4412   emit_int8(0x60);</span>
<span class="line-removed">4413   emit_int8((unsigned char)(0xC0 | encode));</span>
4414 }
4415 
4416 void Assembler::punpckldq(XMMRegister dst, Address src) {
4417   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4418   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4419   InstructionMark im(this);
4420   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4421   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
4422   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4423   emit_int8(0x62);
4424   emit_operand(dst, src);
4425 }
4426 
4427 void Assembler::punpckldq(XMMRegister dst, XMMRegister src) {
4428   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4429   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4430   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4431   emit_int8(0x62);</span>
<span class="line-removed">4432   emit_int8((unsigned char)(0xC0 | encode));</span>
4433 }
4434 
4435 void Assembler::punpcklqdq(XMMRegister dst, XMMRegister src) {
4436   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4437   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4438   attributes.set_rex_vex_w_reverted();
4439   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4440   emit_int8(0x6C);</span>
<span class="line-removed">4441   emit_int8((unsigned char)(0xC0 | encode));</span>
4442 }
4443 
4444 void Assembler::push(int32_t imm32) {
4445   // in 64bits we push 64bits onto the stack but only
4446   // take a 32bit immediate
4447   emit_int8(0x68);
4448   emit_int32(imm32);
4449 }
4450 
4451 void Assembler::push(Register src) {
4452   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-removed">4453 </span>
4454   emit_int8(0x50 | encode);
4455 }
4456 
4457 void Assembler::pushf() {
4458   emit_int8((unsigned char)0x9C);
4459 }
4460 
4461 #ifndef _LP64 // no 32bit push/pop on amd64
4462 void Assembler::pushl(Address src) {
4463   // Note this will push 64bit on 64bit
4464   InstructionMark im(this);
4465   prefix(src);
4466   emit_int8((unsigned char)0xFF);
4467   emit_operand(rsi, src);
4468 }
4469 #endif
4470 
4471 void Assembler::rcll(Register dst, int imm8) {
4472   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4473   int encode = prefix_and_encode(dst-&gt;encoding());
4474   if (imm8 == 1) {
<span class="line-modified">4475     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">4476     emit_int8((unsigned char)(0xD0 | encode));</span>
4477   } else {
<span class="line-modified">4478     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">4479     emit_int8((unsigned char)0xD0 | encode);</span>
<span class="line-removed">4480     emit_int8(imm8);</span>
4481   }
4482 }
4483 
4484 void Assembler::rcpps(XMMRegister dst, XMMRegister src) {
4485   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4486   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4487   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4488   emit_int8(0x53);</span>
<span class="line-removed">4489   emit_int8((unsigned char)(0xC0 | encode));</span>
4490 }
4491 
4492 void Assembler::rcpss(XMMRegister dst, XMMRegister src) {
4493   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4494   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4495   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4496   emit_int8(0x53);</span>
<span class="line-removed">4497   emit_int8((unsigned char)(0xC0 | encode));</span>
4498 }
4499 
4500 void Assembler::rdtsc() {
<span class="line-modified">4501   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">4502   emit_int8((unsigned char)0x31);</span>
4503 }
4504 
4505 // copies data from [esi] to [edi] using rcx pointer sized words
4506 // generic
4507 void Assembler::rep_mov() {
<span class="line-modified">4508   emit_int8((unsigned char)0xF3);</span>
4509   // MOVSQ
<span class="line-modified">4510   LP64_ONLY(prefix(REX_W));</span>
<span class="line-modified">4511   emit_int8((unsigned char)0xA5);</span>
4512 }
4513 
4514 // sets rcx bytes with rax, value at [edi]
4515 void Assembler::rep_stosb() {
<span class="line-modified">4516   emit_int8((unsigned char)0xF3); // REP</span>
<span class="line-modified">4517   LP64_ONLY(prefix(REX_W));</span>
<span class="line-modified">4518   emit_int8((unsigned char)0xAA); // STOSB</span>

4519 }
4520 
4521 // sets rcx pointer sized words with rax, value at [edi]
4522 // generic
4523 void Assembler::rep_stos() {
<span class="line-modified">4524   emit_int8((unsigned char)0xF3); // REP</span>
<span class="line-modified">4525   LP64_ONLY(prefix(REX_W));       // LP64:STOSQ, LP32:STOSD</span>
<span class="line-modified">4526   emit_int8((unsigned char)0xAB);</span>

4527 }
4528 
4529 // scans rcx pointer sized words at [edi] for occurance of rax,
4530 // generic
4531 void Assembler::repne_scan() { // repne_scan
<span class="line-removed">4532   emit_int8((unsigned char)0xF2);</span>
4533   // SCASQ
<span class="line-modified">4534   LP64_ONLY(prefix(REX_W));</span>
<span class="line-modified">4535   emit_int8((unsigned char)0xAF);</span>
4536 }
4537 
4538 #ifdef _LP64
4539 // scans rcx 4 byte words at [edi] for occurance of rax,
4540 // generic
4541 void Assembler::repne_scanl() { // repne_scan
<span class="line-removed">4542   emit_int8((unsigned char)0xF2);</span>
4543   // SCASL
<span class="line-modified">4544   emit_int8((unsigned char)0xAF);</span>
4545 }
4546 #endif
4547 
4548 void Assembler::ret(int imm16) {
4549   if (imm16 == 0) {
4550     emit_int8((unsigned char)0xC3);
4551   } else {
4552     emit_int8((unsigned char)0xC2);
4553     emit_int16(imm16);
4554   }
4555 }
4556 
4557 void Assembler::sahf() {
4558 #ifdef _LP64
4559   // Not supported in 64bit mode
4560   ShouldNotReachHere();
4561 #endif
4562   emit_int8((unsigned char)0x9E);
4563 }
4564 
4565 void Assembler::sarl(Register dst, int imm8) {
4566   int encode = prefix_and_encode(dst-&gt;encoding());
4567   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4568   if (imm8 == 1) {
<span class="line-modified">4569     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">4570     emit_int8((unsigned char)(0xF8 | encode));</span>
4571   } else {
<span class="line-modified">4572     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">4573     emit_int8((unsigned char)(0xF8 | encode));</span>
<span class="line-removed">4574     emit_int8(imm8);</span>
4575   }
4576 }
4577 
4578 void Assembler::sarl(Register dst) {
4579   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4580   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">4581   emit_int8((unsigned char)(0xF8 | encode));</span>
4582 }
4583 
4584 void Assembler::sbbl(Address dst, int32_t imm32) {
4585   InstructionMark im(this);
4586   prefix(dst);
4587   emit_arith_operand(0x81, rbx, dst, imm32);
4588 }
4589 
4590 void Assembler::sbbl(Register dst, int32_t imm32) {
4591   prefix(dst);
4592   emit_arith(0x81, 0xD8, dst, imm32);
4593 }
4594 
4595 
4596 void Assembler::sbbl(Register dst, Address src) {
4597   InstructionMark im(this);
4598   prefix(src, dst);
4599   emit_int8(0x1B);
4600   emit_operand(dst, src);
4601 }
4602 
4603 void Assembler::sbbl(Register dst, Register src) {
4604   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
4605   emit_arith(0x1B, 0xC0, dst, src);
4606 }
4607 
4608 void Assembler::setb(Condition cc, Register dst) {
4609   assert(0 &lt;= cc &amp;&amp; cc &lt; 16, &quot;illegal cc&quot;);
4610   int encode = prefix_and_encode(dst-&gt;encoding(), true);
<span class="line-modified">4611   emit_int8(0x0F);</span>
<span class="line-removed">4612   emit_int8((unsigned char)0x90 | cc);</span>
<span class="line-removed">4613   emit_int8((unsigned char)(0xC0 | encode));</span>
4614 }
4615 
4616 void Assembler::palignr(XMMRegister dst, XMMRegister src, int imm8) {
4617   assert(VM_Version::supports_ssse3(), &quot;&quot;);
4618   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4619   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4620   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">4621   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4622   emit_int8(imm8);</span>
4623 }
4624 
4625 void Assembler::vpalignr(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len) {
4626   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4627          vector_len == AVX_256bit? VM_Version::supports_avx2() :
4628          0, &quot;&quot;);
4629   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4630   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4631   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">4632   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4633   emit_int8(imm8);</span>
4634 }
4635 
4636 void Assembler::evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
4637   assert(VM_Version::supports_evex(), &quot;&quot;);
4638   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4639   attributes.set_is_evex_instruction();
4640   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4641   emit_int8(0x3);</span>
<span class="line-removed">4642   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4643   emit_int8(imm8);</span>
4644 }
4645 
4646 void Assembler::pblendw(XMMRegister dst, XMMRegister src, int imm8) {
4647   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4648   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4649   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4650   emit_int8((unsigned char)0x0E);</span>
<span class="line-removed">4651   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4652   emit_int8(imm8);</span>
4653 }
4654 
4655 void Assembler::sha1rnds4(XMMRegister dst, XMMRegister src, int imm8) {
4656   assert(VM_Version::supports_sha(), &quot;&quot;);
4657   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3A, /* rex_w */ false);
<span class="line-modified">4658   emit_int8((unsigned char)0xCC);</span>
<span class="line-removed">4659   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4660   emit_int8((unsigned char)imm8);</span>
4661 }
4662 
4663 void Assembler::sha1nexte(XMMRegister dst, XMMRegister src) {
4664   assert(VM_Version::supports_sha(), &quot;&quot;);
4665   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4666   emit_int8((unsigned char)0xC8);</span>
<span class="line-removed">4667   emit_int8((unsigned char)(0xC0 | encode));</span>
4668 }
4669 
4670 void Assembler::sha1msg1(XMMRegister dst, XMMRegister src) {
4671   assert(VM_Version::supports_sha(), &quot;&quot;);
4672   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4673   emit_int8((unsigned char)0xC9);</span>
<span class="line-removed">4674   emit_int8((unsigned char)(0xC0 | encode));</span>
4675 }
4676 
4677 void Assembler::sha1msg2(XMMRegister dst, XMMRegister src) {
4678   assert(VM_Version::supports_sha(), &quot;&quot;);
4679   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4680   emit_int8((unsigned char)0xCA);</span>
<span class="line-removed">4681   emit_int8((unsigned char)(0xC0 | encode));</span>
4682 }
4683 
4684 // xmm0 is implicit additional source to this instruction.
4685 void Assembler::sha256rnds2(XMMRegister dst, XMMRegister src) {
4686   assert(VM_Version::supports_sha(), &quot;&quot;);
4687   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4688   emit_int8((unsigned char)0xCB);</span>
<span class="line-removed">4689   emit_int8((unsigned char)(0xC0 | encode));</span>
4690 }
4691 
4692 void Assembler::sha256msg1(XMMRegister dst, XMMRegister src) {
4693   assert(VM_Version::supports_sha(), &quot;&quot;);
4694   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4695   emit_int8((unsigned char)0xCC);</span>
<span class="line-removed">4696   emit_int8((unsigned char)(0xC0 | encode));</span>
4697 }
4698 
4699 void Assembler::sha256msg2(XMMRegister dst, XMMRegister src) {
4700   assert(VM_Version::supports_sha(), &quot;&quot;);
4701   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4702   emit_int8((unsigned char)0xCD);</span>
<span class="line-removed">4703   emit_int8((unsigned char)(0xC0 | encode));</span>
4704 }
4705 
4706 
4707 void Assembler::shll(Register dst, int imm8) {
4708   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4709   int encode = prefix_and_encode(dst-&gt;encoding());
4710   if (imm8 == 1 ) {
<span class="line-modified">4711     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">4712     emit_int8((unsigned char)(0xE0 | encode));</span>
4713   } else {
<span class="line-modified">4714     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">4715     emit_int8((unsigned char)(0xE0 | encode));</span>
<span class="line-removed">4716     emit_int8(imm8);</span>
4717   }
4718 }
4719 
4720 void Assembler::shll(Register dst) {
4721   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4722   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">4723   emit_int8((unsigned char)(0xE0 | encode));</span>
4724 }
4725 
4726 void Assembler::shrl(Register dst, int imm8) {
4727   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4728   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4729   emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">4730   emit_int8((unsigned char)(0xE8 | encode));</span>
<span class="line-removed">4731   emit_int8(imm8);</span>
4732 }
4733 
4734 void Assembler::shrl(Register dst) {
4735   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4736   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">4737   emit_int8((unsigned char)(0xE8 | encode));</span>
4738 }
4739 
4740 void Assembler::shldl(Register dst, Register src) {
4741   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4742   emit_int8(0x0F);</span>
<span class="line-removed">4743   emit_int8((unsigned char)0xA5);</span>
<span class="line-removed">4744   emit_int8((unsigned char)(0xC0 | encode));</span>
4745 }
4746 
4747 void Assembler::shldl(Register dst, Register src, int8_t imm8) {
4748   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4749   emit_int8(0x0F);</span>
<span class="line-removed">4750   emit_int8((unsigned char)0xA4);</span>
<span class="line-removed">4751   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4752   emit_int8(imm8);</span>
4753 }
4754 
4755 void Assembler::shrdl(Register dst, Register src) {
4756   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4757   emit_int8(0x0F);</span>
<span class="line-removed">4758   emit_int8((unsigned char)0xAD);</span>
<span class="line-removed">4759   emit_int8((unsigned char)(0xC0 | encode));</span>
4760 }
4761 
4762 void Assembler::shrdl(Register dst, Register src, int8_t imm8) {
4763   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4764   emit_int8(0x0F);</span>
<span class="line-removed">4765   emit_int8((unsigned char)0xAC);</span>
<span class="line-removed">4766   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4767   emit_int8(imm8);</span>
4768 }
4769 
4770 // copies a single word from [esi] to [edi]
4771 void Assembler::smovl() {
4772   emit_int8((unsigned char)0xA5);
4773 }
4774 
4775 void Assembler::roundsd(XMMRegister dst, XMMRegister src, int32_t rmode) {
4776   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4777   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4778   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4779   emit_int8(0x0B);</span>
<span class="line-removed">4780   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">4781   emit_int8((unsigned char)rmode);</span>
4782 }
4783 
4784 void Assembler::roundsd(XMMRegister dst, Address src, int32_t rmode) {
4785   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4786   InstructionMark im(this);
4787   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4788   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
4789   emit_int8(0x0B);
4790   emit_operand(dst, src);
4791   emit_int8((unsigned char)rmode);
4792 }
4793 
4794 void Assembler::sqrtsd(XMMRegister dst, XMMRegister src) {
4795   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4796   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4797   attributes.set_rex_vex_w_reverted();
4798   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4799   emit_int8(0x51);</span>
<span class="line-removed">4800   emit_int8((unsigned char)(0xC0 | encode));</span>
4801 }
4802 
4803 void Assembler::sqrtsd(XMMRegister dst, Address src) {
4804   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4805   InstructionMark im(this);
4806   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4807   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4808   attributes.set_rex_vex_w_reverted();
4809   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4810   emit_int8(0x51);
4811   emit_operand(dst, src);
4812 }
4813 
4814 void Assembler::sqrtss(XMMRegister dst, XMMRegister src) {
4815   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4816   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4817   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4818   emit_int8(0x51);</span>
<span class="line-removed">4819   emit_int8((unsigned char)(0xC0 | encode));</span>
4820 }
4821 
4822 void Assembler::std() {
4823   emit_int8((unsigned char)0xFD);
4824 }
4825 
4826 void Assembler::sqrtss(XMMRegister dst, Address src) {
4827   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4828   InstructionMark im(this);
4829   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4830   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4831   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4832   emit_int8(0x51);
4833   emit_operand(dst, src);
4834 }
4835 
4836 void Assembler::stmxcsr( Address dst) {
4837   if (UseAVX &gt; 0 ) {
4838     assert(VM_Version::supports_avx(), &quot;&quot;);
4839     InstructionMark im(this);
4840     InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4841     vex_prefix(dst, 0, 0, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
4842     emit_int8((unsigned char)0xAE);
4843     emit_operand(as_Register(3), dst);
4844   } else {
4845     NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4846     InstructionMark im(this);
4847     prefix(dst);
<span class="line-modified">4848     emit_int8(0x0F);</span>
<span class="line-removed">4849     emit_int8((unsigned char)0xAE);</span>
4850     emit_operand(as_Register(3), dst);
4851   }
4852 }
4853 
4854 void Assembler::subl(Address dst, int32_t imm32) {
4855   InstructionMark im(this);
4856   prefix(dst);
4857   emit_arith_operand(0x81, rbp, dst, imm32);
4858 }
4859 
4860 void Assembler::subl(Address dst, Register src) {
4861   InstructionMark im(this);
4862   prefix(dst, src);
4863   emit_int8(0x29);
4864   emit_operand(src, dst);
4865 }
4866 
4867 void Assembler::subl(Register dst, int32_t imm32) {
4868   prefix(dst);
4869   emit_arith(0x81, 0xE8, dst, imm32);
</pre>
<hr />
<pre>
4875   emit_arith_imm32(0x81, 0xE8, dst, imm32);
4876 }
4877 
4878 void Assembler::subl(Register dst, Address src) {
4879   InstructionMark im(this);
4880   prefix(src, dst);
4881   emit_int8(0x2B);
4882   emit_operand(dst, src);
4883 }
4884 
4885 void Assembler::subl(Register dst, Register src) {
4886   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
4887   emit_arith(0x2B, 0xC0, dst, src);
4888 }
4889 
4890 void Assembler::subsd(XMMRegister dst, XMMRegister src) {
4891   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4892   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4893   attributes.set_rex_vex_w_reverted();
4894   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4895   emit_int8(0x5C);</span>
<span class="line-removed">4896   emit_int8((unsigned char)(0xC0 | encode));</span>
4897 }
4898 
4899 void Assembler::subsd(XMMRegister dst, Address src) {
4900   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4901   InstructionMark im(this);
4902   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4903   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4904   attributes.set_rex_vex_w_reverted();
4905   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4906   emit_int8(0x5C);
4907   emit_operand(dst, src);
4908 }
4909 
4910 void Assembler::subss(XMMRegister dst, XMMRegister src) {
4911   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4912   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true , /* uses_vl */ false);
4913   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4914   emit_int8(0x5C);</span>
<span class="line-removed">4915   emit_int8((unsigned char)(0xC0 | encode));</span>
4916 }
4917 
4918 void Assembler::subss(XMMRegister dst, Address src) {
4919   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4920   InstructionMark im(this);
4921   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4922   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4923   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4924   emit_int8(0x5C);
4925   emit_operand(dst, src);
4926 }
4927 
4928 void Assembler::testb(Register dst, int imm8) {
4929   NOT_LP64(assert(dst-&gt;has_byte_register(), &quot;must have byte register&quot;));
4930   (void) prefix_and_encode(dst-&gt;encoding(), true);
4931   emit_arith_b(0xF6, 0xC0, dst, imm8);
4932 }
4933 
4934 void Assembler::testb(Address dst, int imm8) {
4935   InstructionMark im(this);
4936   prefix(dst);
4937   emit_int8((unsigned char)0xF6);
4938   emit_operand(rax, dst, 1);
4939   emit_int8(imm8);
4940 }
4941 
4942 void Assembler::testl(Register dst, int32_t imm32) {
4943   // not using emit_arith because test
4944   // doesn&#39;t support sign-extension of
4945   // 8bit operands
4946   int encode = dst-&gt;encoding();
4947   if (encode == 0) {
4948     emit_int8((unsigned char)0xA9);
4949   } else {
4950     encode = prefix_and_encode(encode);
<span class="line-modified">4951     emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">4952     emit_int8((unsigned char)(0xC0 | encode));</span>
4953   }
4954   emit_int32(imm32);
4955 }
4956 
4957 void Assembler::testl(Register dst, Register src) {
4958   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
4959   emit_arith(0x85, 0xC0, dst, src);
4960 }
4961 
4962 void Assembler::testl(Register dst, Address src) {
4963   InstructionMark im(this);
4964   prefix(src, dst);
4965   emit_int8((unsigned char)0x85);
4966   emit_operand(dst, src);
4967 }
4968 
4969 void Assembler::tzcntl(Register dst, Register src) {
4970   assert(VM_Version::supports_bmi1(), &quot;tzcnt instruction not supported&quot;);
4971   emit_int8((unsigned char)0xF3);
4972   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">4973   emit_int8(0x0F);</span>
<span class="line-modified">4974   emit_int8((unsigned char)0xBC);</span>
<span class="line-modified">4975   emit_int8((unsigned char)0xC0 | encode);</span>
4976 }
4977 
4978 void Assembler::tzcntq(Register dst, Register src) {
4979   assert(VM_Version::supports_bmi1(), &quot;tzcnt instruction not supported&quot;);
4980   emit_int8((unsigned char)0xF3);
4981   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">4982   emit_int8(0x0F);</span>
<span class="line-removed">4983   emit_int8((unsigned char)0xBC);</span>
<span class="line-removed">4984   emit_int8((unsigned char)(0xC0 | encode));</span>
4985 }
4986 
4987 void Assembler::ucomisd(XMMRegister dst, Address src) {
4988   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4989   InstructionMark im(this);
4990   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4991   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4992   attributes.set_rex_vex_w_reverted();
4993   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4994   emit_int8(0x2E);
4995   emit_operand(dst, src);
4996 }
4997 
4998 void Assembler::ucomisd(XMMRegister dst, XMMRegister src) {
4999   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5000   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5001   attributes.set_rex_vex_w_reverted();
5002   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5003   emit_int8(0x2E);</span>
<span class="line-removed">5004   emit_int8((unsigned char)(0xC0 | encode));</span>
5005 }
5006 
5007 void Assembler::ucomiss(XMMRegister dst, Address src) {
5008   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5009   InstructionMark im(this);
5010   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5011   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
5012   simd_prefix(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5013   emit_int8(0x2E);
5014   emit_operand(dst, src);
5015 }
5016 
5017 void Assembler::ucomiss(XMMRegister dst, XMMRegister src) {
5018   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5019   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5020   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5021   emit_int8(0x2E);</span>
<span class="line-removed">5022   emit_int8((unsigned char)(0xC0 | encode));</span>
5023 }
5024 
5025 void Assembler::xabort(int8_t imm8) {
<span class="line-modified">5026   emit_int8((unsigned char)0xC6);</span>
<span class="line-removed">5027   emit_int8((unsigned char)0xF8);</span>
<span class="line-removed">5028   emit_int8((unsigned char)(imm8 &amp; 0xFF));</span>
5029 }
5030 
5031 void Assembler::xaddb(Address dst, Register src) {
5032   InstructionMark im(this);
5033   prefix(dst, src, true);
<span class="line-modified">5034   emit_int8(0x0F);</span>
<span class="line-removed">5035   emit_int8((unsigned char)0xC0);</span>
5036   emit_operand(src, dst);
5037 }
5038 
5039 void Assembler::xaddw(Address dst, Register src) {
5040   InstructionMark im(this);
5041   emit_int8(0x66);
5042   prefix(dst, src);
<span class="line-modified">5043   emit_int8(0x0F);</span>
<span class="line-removed">5044   emit_int8((unsigned char)0xC1);</span>
5045   emit_operand(src, dst);
5046 }
5047 
5048 void Assembler::xaddl(Address dst, Register src) {
5049   InstructionMark im(this);
5050   prefix(dst, src);
<span class="line-modified">5051   emit_int8(0x0F);</span>
<span class="line-removed">5052   emit_int8((unsigned char)0xC1);</span>
5053   emit_operand(src, dst);
5054 }
5055 
5056 void Assembler::xbegin(Label&amp; abort, relocInfo::relocType rtype) {
5057   InstructionMark im(this);
5058   relocate(rtype);
5059   if (abort.is_bound()) {
5060     address entry = target(abort);
5061     assert(entry != NULL, &quot;abort entry NULL&quot;);
5062     intptr_t offset = entry - pc();
<span class="line-modified">5063     emit_int8((unsigned char)0xC7);</span>
<span class="line-removed">5064     emit_int8((unsigned char)0xF8);</span>
5065     emit_int32(offset - 6); // 2 opcode + 4 address
5066   } else {
5067     abort.add_patch_at(code(), locator());
<span class="line-modified">5068     emit_int8((unsigned char)0xC7);</span>
<span class="line-removed">5069     emit_int8((unsigned char)0xF8);</span>
5070     emit_int32(0);
5071   }
5072 }
5073 
5074 void Assembler::xchgb(Register dst, Address src) { // xchg
5075   InstructionMark im(this);
5076   prefix(src, dst, true);
5077   emit_int8((unsigned char)0x86);
5078   emit_operand(dst, src);
5079 }
5080 
5081 void Assembler::xchgw(Register dst, Address src) { // xchg
5082   InstructionMark im(this);
5083   emit_int8(0x66);
5084   prefix(src, dst);
5085   emit_int8((unsigned char)0x87);
5086   emit_operand(dst, src);
5087 }
5088 
5089 void Assembler::xchgl(Register dst, Address src) { // xchg
5090   InstructionMark im(this);
5091   prefix(src, dst);
5092   emit_int8((unsigned char)0x87);
5093   emit_operand(dst, src);
5094 }
5095 
5096 void Assembler::xchgl(Register dst, Register src) {
5097   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">5098   emit_int8((unsigned char)0x87);</span>
<span class="line-removed">5099   emit_int8((unsigned char)(0xC0 | encode));</span>
5100 }
5101 
5102 void Assembler::xend() {
<span class="line-modified">5103   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">5104   emit_int8((unsigned char)0x01);</span>
<span class="line-removed">5105   emit_int8((unsigned char)0xD5);</span>
5106 }
5107 
5108 void Assembler::xgetbv() {
<span class="line-modified">5109   emit_int8(0x0F);</span>
<span class="line-removed">5110   emit_int8(0x01);</span>
<span class="line-removed">5111   emit_int8((unsigned char)0xD0);</span>
5112 }
5113 
5114 void Assembler::xorl(Register dst, int32_t imm32) {
5115   prefix(dst);
5116   emit_arith(0x81, 0xF0, dst, imm32);
5117 }
5118 
5119 void Assembler::xorl(Register dst, Address src) {
5120   InstructionMark im(this);
5121   prefix(src, dst);
5122   emit_int8(0x33);
5123   emit_operand(dst, src);
5124 }
5125 
5126 void Assembler::xorl(Register dst, Register src) {
5127   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
5128   emit_arith(0x33, 0xC0, dst, src);
5129 }
5130 
5131 void Assembler::xorb(Register dst, Address src) {
</pre>
<hr />
<pre>
5136 }
5137 
5138 // AVX 3-operands scalar float-point arithmetic instructions
5139 
5140 void Assembler::vaddsd(XMMRegister dst, XMMRegister nds, Address src) {
5141   assert(VM_Version::supports_avx(), &quot;&quot;);
5142   InstructionMark im(this);
5143   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5144   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
5145   attributes.set_rex_vex_w_reverted();
5146   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
5147   emit_int8(0x58);
5148   emit_operand(dst, src);
5149 }
5150 
5151 void Assembler::vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5152   assert(VM_Version::supports_avx(), &quot;&quot;);
5153   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5154   attributes.set_rex_vex_w_reverted();
5155   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5156   emit_int8(0x58);</span>
<span class="line-removed">5157   emit_int8((unsigned char)(0xC0 | encode));</span>
5158 }
5159 
5160 void Assembler::vaddss(XMMRegister dst, XMMRegister nds, Address src) {
5161   assert(VM_Version::supports_avx(), &quot;&quot;);
5162   InstructionMark im(this);
5163   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5164   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
5165   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
5166   emit_int8(0x58);
5167   emit_operand(dst, src);
5168 }
5169 
5170 void Assembler::vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5171   assert(VM_Version::supports_avx(), &quot;&quot;);
5172   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5173   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5174   emit_int8(0x58);</span>
<span class="line-removed">5175   emit_int8((unsigned char)(0xC0 | encode));</span>
5176 }
5177 
5178 void Assembler::vdivsd(XMMRegister dst, XMMRegister nds, Address src) {
5179   assert(VM_Version::supports_avx(), &quot;&quot;);
5180   InstructionMark im(this);
5181   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5182   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
5183   attributes.set_rex_vex_w_reverted();
5184   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
5185   emit_int8(0x5E);
5186   emit_operand(dst, src);
5187 }
5188 
5189 void Assembler::vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5190   assert(VM_Version::supports_avx(), &quot;&quot;);
5191   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5192   attributes.set_rex_vex_w_reverted();
5193   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5194   emit_int8(0x5E);</span>
<span class="line-removed">5195   emit_int8((unsigned char)(0xC0 | encode));</span>
5196 }
5197 
5198 void Assembler::vdivss(XMMRegister dst, XMMRegister nds, Address src) {
5199   assert(VM_Version::supports_avx(), &quot;&quot;);
5200   InstructionMark im(this);
5201   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5202   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
5203   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
5204   emit_int8(0x5E);
5205   emit_operand(dst, src);
5206 }
5207 
5208 void Assembler::vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5209   assert(VM_Version::supports_avx(), &quot;&quot;);
5210   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5211   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5212   emit_int8(0x5E);</span>
<span class="line-removed">5213   emit_int8((unsigned char)(0xC0 | encode));</span>
5214 }
5215 
5216 void Assembler::vfmadd231sd(XMMRegister dst, XMMRegister src1, XMMRegister src2) {
5217   assert(VM_Version::supports_fma(), &quot;&quot;);
5218   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5219   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5220   emit_int8((unsigned char)0xB9);</span>
<span class="line-removed">5221   emit_int8((unsigned char)(0xC0 | encode));</span>
5222 }
5223 
5224 void Assembler::vfmadd231ss(XMMRegister dst, XMMRegister src1, XMMRegister src2) {
5225   assert(VM_Version::supports_fma(), &quot;&quot;);
5226   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5227   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5228   emit_int8((unsigned char)0xB9);</span>
<span class="line-removed">5229   emit_int8((unsigned char)(0xC0 | encode));</span>
5230 }
5231 
5232 void Assembler::vmulsd(XMMRegister dst, XMMRegister nds, Address src) {
5233   assert(VM_Version::supports_avx(), &quot;&quot;);
5234   InstructionMark im(this);
5235   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5236   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
5237   attributes.set_rex_vex_w_reverted();
5238   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
5239   emit_int8(0x59);
5240   emit_operand(dst, src);
5241 }
5242 
5243 void Assembler::vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5244   assert(VM_Version::supports_avx(), &quot;&quot;);
5245   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5246   attributes.set_rex_vex_w_reverted();
5247   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5248   emit_int8(0x59);</span>
<span class="line-removed">5249   emit_int8((unsigned char)(0xC0 | encode));</span>
5250 }
5251 
5252 void Assembler::vmulss(XMMRegister dst, XMMRegister nds, Address src) {
5253   assert(VM_Version::supports_avx(), &quot;&quot;);
5254   InstructionMark im(this);
5255   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5256   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
5257   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
5258   emit_int8(0x59);
5259   emit_operand(dst, src);
5260 }
5261 
5262 void Assembler::vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5263   assert(VM_Version::supports_avx(), &quot;&quot;);
5264   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5265   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5266   emit_int8(0x59);</span>
<span class="line-removed">5267   emit_int8((unsigned char)(0xC0 | encode));</span>
5268 }
5269 
5270 void Assembler::vsubsd(XMMRegister dst, XMMRegister nds, Address src) {
5271   assert(VM_Version::supports_avx(), &quot;&quot;);
5272   InstructionMark im(this);
5273   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5274   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
5275   attributes.set_rex_vex_w_reverted();
5276   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
5277   emit_int8(0x5C);
5278   emit_operand(dst, src);
5279 }
5280 
5281 void Assembler::vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5282   assert(VM_Version::supports_avx(), &quot;&quot;);
5283   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5284   attributes.set_rex_vex_w_reverted();
5285   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5286   emit_int8(0x5C);</span>
<span class="line-removed">5287   emit_int8((unsigned char)(0xC0 | encode));</span>
5288 }
5289 
5290 void Assembler::vsubss(XMMRegister dst, XMMRegister nds, Address src) {
5291   assert(VM_Version::supports_avx(), &quot;&quot;);
5292   InstructionMark im(this);
5293   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5294   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
5295   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
5296   emit_int8(0x5C);
5297   emit_operand(dst, src);
5298 }
5299 
5300 void Assembler::vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
5301   assert(VM_Version::supports_avx(), &quot;&quot;);
5302   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
5303   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5304   emit_int8(0x5C);</span>
<span class="line-removed">5305   emit_int8((unsigned char)(0xC0 | encode));</span>
5306 }
5307 
5308 //====================VECTOR ARITHMETIC=====================================
5309 
5310 // Float-point vector arithmetic
5311 
5312 void Assembler::addpd(XMMRegister dst, XMMRegister src) {
5313   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5314   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5315   attributes.set_rex_vex_w_reverted();
5316   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5317   emit_int8(0x58);</span>
<span class="line-removed">5318   emit_int8((unsigned char)(0xC0 | encode));</span>
5319 }
5320 
5321 void Assembler::addpd(XMMRegister dst, Address src) {
5322   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5323   InstructionMark im(this);
5324   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5325   attributes.set_rex_vex_w_reverted();
5326   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5327   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5328   emit_int8(0x58);
5329   emit_operand(dst, src);
5330 }
5331 
5332 
5333 void Assembler::addps(XMMRegister dst, XMMRegister src) {
5334   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5335   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5336   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5337   emit_int8(0x58);</span>
<span class="line-removed">5338   emit_int8((unsigned char)(0xC0 | encode));</span>
5339 }
5340 
5341 void Assembler::vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5342   assert(VM_Version::supports_avx(), &quot;&quot;);
5343   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5344   attributes.set_rex_vex_w_reverted();
5345   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5346   emit_int8(0x58);</span>
<span class="line-removed">5347   emit_int8((unsigned char)(0xC0 | encode));</span>
5348 }
5349 
5350 void Assembler::vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5351   assert(VM_Version::supports_avx(), &quot;&quot;);
5352   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5353   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5354   emit_int8(0x58);</span>
<span class="line-removed">5355   emit_int8((unsigned char)(0xC0 | encode));</span>
5356 }
5357 
5358 void Assembler::vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5359   assert(VM_Version::supports_avx(), &quot;&quot;);
5360   InstructionMark im(this);
5361   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5362   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5363   attributes.set_rex_vex_w_reverted();
5364   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5365   emit_int8(0x58);
5366   emit_operand(dst, src);
5367 }
5368 
5369 void Assembler::vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5370   assert(VM_Version::supports_avx(), &quot;&quot;);
5371   InstructionMark im(this);
5372   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5373   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5374   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5375   emit_int8(0x58);
5376   emit_operand(dst, src);
5377 }
5378 
5379 void Assembler::subpd(XMMRegister dst, XMMRegister src) {
5380   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5381   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5382   attributes.set_rex_vex_w_reverted();
5383   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5384   emit_int8(0x5C);</span>
<span class="line-removed">5385   emit_int8((unsigned char)(0xC0 | encode));</span>
5386 }
5387 
5388 void Assembler::subps(XMMRegister dst, XMMRegister src) {
5389   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5390   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5391   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5392   emit_int8(0x5C);</span>
<span class="line-removed">5393   emit_int8((unsigned char)(0xC0 | encode));</span>
5394 }
5395 
5396 void Assembler::vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5397   assert(VM_Version::supports_avx(), &quot;&quot;);
5398   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5399   attributes.set_rex_vex_w_reverted();
5400   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5401   emit_int8(0x5C);</span>
<span class="line-removed">5402   emit_int8((unsigned char)(0xC0 | encode));</span>
5403 }
5404 
5405 void Assembler::vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5406   assert(VM_Version::supports_avx(), &quot;&quot;);
5407   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5408   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5409   emit_int8(0x5C);</span>
<span class="line-removed">5410   emit_int8((unsigned char)(0xC0 | encode));</span>
5411 }
5412 
5413 void Assembler::vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5414   assert(VM_Version::supports_avx(), &quot;&quot;);
5415   InstructionMark im(this);
5416   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5417   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5418   attributes.set_rex_vex_w_reverted();
5419   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5420   emit_int8(0x5C);
5421   emit_operand(dst, src);
5422 }
5423 
5424 void Assembler::vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5425   assert(VM_Version::supports_avx(), &quot;&quot;);
5426   InstructionMark im(this);
5427   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5428   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5429   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5430   emit_int8(0x5C);
5431   emit_operand(dst, src);
5432 }
5433 
5434 void Assembler::mulpd(XMMRegister dst, XMMRegister src) {
5435   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5436   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5437   attributes.set_rex_vex_w_reverted();
5438   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5439   emit_int8(0x59);</span>
<span class="line-removed">5440   emit_int8((unsigned char)(0xC0 | encode));</span>
5441 }
5442 
5443 void Assembler::mulpd(XMMRegister dst, Address src) {
5444   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5445   InstructionMark im(this);
5446   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5447   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5448   attributes.set_rex_vex_w_reverted();
5449   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5450   emit_int8(0x59);
5451   emit_operand(dst, src);
5452 }
5453 
5454 void Assembler::mulps(XMMRegister dst, XMMRegister src) {
5455   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5456   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5457   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5458   emit_int8(0x59);</span>
<span class="line-removed">5459   emit_int8((unsigned char)(0xC0 | encode));</span>
5460 }
5461 
5462 void Assembler::vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5463   assert(VM_Version::supports_avx(), &quot;&quot;);
5464   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5465   attributes.set_rex_vex_w_reverted();
5466   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5467   emit_int8(0x59);</span>
<span class="line-removed">5468   emit_int8((unsigned char)(0xC0 | encode));</span>
5469 }
5470 
5471 void Assembler::vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5472   assert(VM_Version::supports_avx(), &quot;&quot;);
5473   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5474   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5475   emit_int8(0x59);</span>
<span class="line-removed">5476   emit_int8((unsigned char)(0xC0 | encode));</span>
5477 }
5478 
5479 void Assembler::vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5480   assert(VM_Version::supports_avx(), &quot;&quot;);
5481   InstructionMark im(this);
5482   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5483   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5484   attributes.set_rex_vex_w_reverted();
5485   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5486   emit_int8(0x59);
5487   emit_operand(dst, src);
5488 }
5489 
5490 void Assembler::vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5491   assert(VM_Version::supports_avx(), &quot;&quot;);
5492   InstructionMark im(this);
5493   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5494   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5495   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5496   emit_int8(0x59);
5497   emit_operand(dst, src);
5498 }
5499 
5500 void Assembler::vfmadd231pd(XMMRegister dst, XMMRegister src1, XMMRegister src2, int vector_len) {
5501   assert(VM_Version::supports_fma(), &quot;&quot;);
5502   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5503   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5504   emit_int8((unsigned char)0xB8);</span>
<span class="line-removed">5505   emit_int8((unsigned char)(0xC0 | encode));</span>
5506 }
5507 
5508 void Assembler::vfmadd231ps(XMMRegister dst, XMMRegister src1, XMMRegister src2, int vector_len) {
5509   assert(VM_Version::supports_fma(), &quot;&quot;);
5510   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5511   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5512   emit_int8((unsigned char)0xB8);</span>
<span class="line-removed">5513   emit_int8((unsigned char)(0xC0 | encode));</span>
5514 }
5515 
5516 void Assembler::vfmadd231pd(XMMRegister dst, XMMRegister src1, Address src2, int vector_len) {
5517   assert(VM_Version::supports_fma(), &quot;&quot;);
5518   InstructionMark im(this);
5519   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5520   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5521   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
5522   emit_int8((unsigned char)0xB8);
5523   emit_operand(dst, src2);
5524 }
5525 
5526 void Assembler::vfmadd231ps(XMMRegister dst, XMMRegister src1, Address src2, int vector_len) {
5527   assert(VM_Version::supports_fma(), &quot;&quot;);
5528   InstructionMark im(this);
5529   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5530   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5531   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
5532   emit_int8((unsigned char)0xB8);
5533   emit_operand(dst, src2);
5534 }
5535 
5536 void Assembler::divpd(XMMRegister dst, XMMRegister src) {
5537   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5538   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5539   attributes.set_rex_vex_w_reverted();
5540   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5541   emit_int8(0x5E);</span>
<span class="line-removed">5542   emit_int8((unsigned char)(0xC0 | encode));</span>
5543 }
5544 
5545 void Assembler::divps(XMMRegister dst, XMMRegister src) {
5546   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5547   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5548   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5549   emit_int8(0x5E);</span>
<span class="line-removed">5550   emit_int8((unsigned char)(0xC0 | encode));</span>
5551 }
5552 
5553 void Assembler::vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5554   assert(VM_Version::supports_avx(), &quot;&quot;);
5555   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5556   attributes.set_rex_vex_w_reverted();
5557   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5558   emit_int8(0x5E);</span>
<span class="line-removed">5559   emit_int8((unsigned char)(0xC0 | encode));</span>
5560 }
5561 
5562 void Assembler::vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5563   assert(VM_Version::supports_avx(), &quot;&quot;);
5564   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5565   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5566   emit_int8(0x5E);</span>
<span class="line-removed">5567   emit_int8((unsigned char)(0xC0 | encode));</span>
5568 }
5569 
5570 void Assembler::vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5571   assert(VM_Version::supports_avx(), &quot;&quot;);
5572   InstructionMark im(this);
5573   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5574   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5575   attributes.set_rex_vex_w_reverted();
5576   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5577   emit_int8(0x5E);
5578   emit_operand(dst, src);
5579 }
5580 
5581 void Assembler::vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5582   assert(VM_Version::supports_avx(), &quot;&quot;);
5583   InstructionMark im(this);
5584   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5585   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5586   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5587   emit_int8(0x5E);
5588   emit_operand(dst, src);
5589 }
5590 
5591 void Assembler::vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len) {
5592   assert(VM_Version::supports_avx(), &quot;&quot;);
5593   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
5594   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">5595   emit_int8(0x09);</span>
<span class="line-removed">5596   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">5597   emit_int8((unsigned char)(rmode));</span>
5598 }
5599 
5600 void Assembler::vroundpd(XMMRegister dst, Address src, int32_t rmode,  int vector_len) {
5601   assert(VM_Version::supports_avx(), &quot;&quot;);
5602   InstructionMark im(this);
5603   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
5604   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
5605   emit_int8(0x09);
5606   emit_operand(dst, src);
<span class="line-modified">5607   emit_int8((unsigned char)(rmode));</span>
5608 }
5609 
5610 void Assembler::vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len) {
5611   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
5612   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5613   attributes.set_is_evex_instruction();
5614   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">5615   emit_int8((unsigned char)0x09);</span>
<span class="line-removed">5616   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">5617   emit_int8((unsigned char)(rmode));</span>
5618 }
5619 
5620 void Assembler::vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len) {
5621   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
5622   assert(dst != xnoreg, &quot;sanity&quot;);
5623   InstructionMark im(this);
5624   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5625   attributes.set_is_evex_instruction();
5626   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5627   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">5628   emit_int8((unsigned char)0x09);</span>
5629   emit_operand(dst, src);
<span class="line-modified">5630   emit_int8((unsigned char)(rmode));</span>
5631 }
5632 
5633 
5634 void Assembler::vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len) {
5635   assert(VM_Version::supports_avx(), &quot;&quot;);
5636   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5637   attributes.set_rex_vex_w_reverted();
5638   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5639   emit_int8(0x51);</span>
<span class="line-removed">5640   emit_int8((unsigned char)(0xC0 | encode));</span>
5641 }
5642 
5643 void Assembler::vsqrtpd(XMMRegister dst, Address src, int vector_len) {
5644   assert(VM_Version::supports_avx(), &quot;&quot;);
5645   InstructionMark im(this);
5646   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5647   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5648   attributes.set_rex_vex_w_reverted();
5649   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5650   emit_int8(0x51);
5651   emit_operand(dst, src);
5652 }
5653 
5654 void Assembler::vsqrtps(XMMRegister dst, XMMRegister src, int vector_len) {
5655   assert(VM_Version::supports_avx(), &quot;&quot;);
5656   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5657   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5658   emit_int8(0x51);</span>
<span class="line-removed">5659   emit_int8((unsigned char)(0xC0 | encode));</span>
5660 }
5661 
5662 void Assembler::vsqrtps(XMMRegister dst, Address src, int vector_len) {
5663   assert(VM_Version::supports_avx(), &quot;&quot;);
5664   InstructionMark im(this);
5665   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5666   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5667   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5668   emit_int8(0x51);
5669   emit_operand(dst, src);
5670 }
5671 
5672 void Assembler::andpd(XMMRegister dst, XMMRegister src) {
5673   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5674   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5675   attributes.set_rex_vex_w_reverted();
5676   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5677   emit_int8(0x54);</span>
<span class="line-removed">5678   emit_int8((unsigned char)(0xC0 | encode));</span>
5679 }
5680 
5681 void Assembler::andps(XMMRegister dst, XMMRegister src) {
5682   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5683   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5684   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5685   emit_int8(0x54);</span>
<span class="line-removed">5686   emit_int8((unsigned char)(0xC0 | encode));</span>
5687 }
5688 
5689 void Assembler::andps(XMMRegister dst, Address src) {
5690   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5691   InstructionMark im(this);
5692   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5693   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5694   simd_prefix(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5695   emit_int8(0x54);
5696   emit_operand(dst, src);
5697 }
5698 
5699 void Assembler::andpd(XMMRegister dst, Address src) {
5700   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5701   InstructionMark im(this);
5702   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5703   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5704   attributes.set_rex_vex_w_reverted();
5705   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5706   emit_int8(0x54);
5707   emit_operand(dst, src);
5708 }
5709 
5710 void Assembler::vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5711   assert(VM_Version::supports_avx(), &quot;&quot;);
5712   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5713   attributes.set_rex_vex_w_reverted();
5714   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5715   emit_int8(0x54);</span>
<span class="line-removed">5716   emit_int8((unsigned char)(0xC0 | encode));</span>
5717 }
5718 
5719 void Assembler::vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5720   assert(VM_Version::supports_avx(), &quot;&quot;);
5721   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5722   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5723   emit_int8(0x54);</span>
<span class="line-removed">5724   emit_int8((unsigned char)(0xC0 | encode));</span>
5725 }
5726 
5727 void Assembler::vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5728   assert(VM_Version::supports_avx(), &quot;&quot;);
5729   InstructionMark im(this);
5730   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5731   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5732   attributes.set_rex_vex_w_reverted();
5733   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5734   emit_int8(0x54);
5735   emit_operand(dst, src);
5736 }
5737 
5738 void Assembler::vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5739   assert(VM_Version::supports_avx(), &quot;&quot;);
5740   InstructionMark im(this);
5741   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5742   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5743   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5744   emit_int8(0x54);
5745   emit_operand(dst, src);
5746 }
5747 
5748 void Assembler::unpckhpd(XMMRegister dst, XMMRegister src) {
5749   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5750   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5751   attributes.set_rex_vex_w_reverted();
5752   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5753   emit_int8(0x15);
<span class="line-modified">5754   emit_int8((unsigned char)(0xC0 | encode));</span>
5755 }
5756 
5757 void Assembler::unpcklpd(XMMRegister dst, XMMRegister src) {
5758   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5759   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5760   attributes.set_rex_vex_w_reverted();
5761   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5762   emit_int8(0x14);</span>
<span class="line-removed">5763   emit_int8((unsigned char)(0xC0 | encode));</span>
5764 }
5765 
5766 void Assembler::xorpd(XMMRegister dst, XMMRegister src) {
5767   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5768   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5769   attributes.set_rex_vex_w_reverted();
5770   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5771   emit_int8(0x57);</span>
<span class="line-removed">5772   emit_int8((unsigned char)(0xC0 | encode));</span>
5773 }
5774 
5775 void Assembler::xorps(XMMRegister dst, XMMRegister src) {
5776   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5777   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5778   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5779   emit_int8(0x57);</span>
<span class="line-removed">5780   emit_int8((unsigned char)(0xC0 | encode));</span>
5781 }
5782 
5783 void Assembler::xorpd(XMMRegister dst, Address src) {
5784   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5785   InstructionMark im(this);
5786   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5787   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5788   attributes.set_rex_vex_w_reverted();
5789   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5790   emit_int8(0x57);
5791   emit_operand(dst, src);
5792 }
5793 
5794 void Assembler::xorps(XMMRegister dst, Address src) {
5795   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5796   InstructionMark im(this);
5797   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5798   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5799   simd_prefix(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5800   emit_int8(0x57);
5801   emit_operand(dst, src);
5802 }
5803 
5804 void Assembler::vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5805   assert(VM_Version::supports_avx(), &quot;&quot;);
5806   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5807   attributes.set_rex_vex_w_reverted();
5808   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5809   emit_int8(0x57);</span>
<span class="line-removed">5810   emit_int8((unsigned char)(0xC0 | encode));</span>
5811 }
5812 
5813 void Assembler::vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5814   assert(VM_Version::supports_avx(), &quot;&quot;);
5815   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5816   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5817   emit_int8(0x57);</span>
<span class="line-removed">5818   emit_int8((unsigned char)(0xC0 | encode));</span>
5819 }
5820 
5821 void Assembler::vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5822   assert(VM_Version::supports_avx(), &quot;&quot;);
5823   InstructionMark im(this);
5824   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5825   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5826   attributes.set_rex_vex_w_reverted();
5827   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5828   emit_int8(0x57);
5829   emit_operand(dst, src);
5830 }
5831 
5832 void Assembler::vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5833   assert(VM_Version::supports_avx(), &quot;&quot;);
5834   InstructionMark im(this);
5835   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5836   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5837   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5838   emit_int8(0x57);
5839   emit_operand(dst, src);
5840 }
5841 
5842 // Integer vector arithmetic
5843 void Assembler::vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5844   assert(VM_Version::supports_avx() &amp;&amp; (vector_len == 0) ||
5845          VM_Version::supports_avx2(), &quot;256 bit integer vectors requires AVX2&quot;);
5846   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5847   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5848   emit_int8(0x01);</span>
<span class="line-removed">5849   emit_int8((unsigned char)(0xC0 | encode));</span>
5850 }
5851 
5852 void Assembler::vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5853   assert(VM_Version::supports_avx() &amp;&amp; (vector_len == 0) ||
5854          VM_Version::supports_avx2(), &quot;256 bit integer vectors requires AVX2&quot;);
5855   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5856   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5857   emit_int8(0x02);</span>
<span class="line-removed">5858   emit_int8((unsigned char)(0xC0 | encode));</span>
5859 }
5860 
5861 void Assembler::paddb(XMMRegister dst, XMMRegister src) {
5862   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5863   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5864   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5865   emit_int8((unsigned char)0xFC);</span>
<span class="line-removed">5866   emit_int8((unsigned char)(0xC0 | encode));</span>
5867 }
5868 
5869 void Assembler::paddw(XMMRegister dst, XMMRegister src) {
5870   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5871   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5872   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5873   emit_int8((unsigned char)0xFD);</span>
<span class="line-removed">5874   emit_int8((unsigned char)(0xC0 | encode));</span>
5875 }
5876 
5877 void Assembler::paddd(XMMRegister dst, XMMRegister src) {
5878   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5879   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5880   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5881   emit_int8((unsigned char)0xFE);</span>
<span class="line-removed">5882   emit_int8((unsigned char)(0xC0 | encode));</span>
5883 }
5884 
5885 void Assembler::paddd(XMMRegister dst, Address src) {
5886   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5887   InstructionMark im(this);
5888   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5889   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5890   emit_int8((unsigned char)0xFE);
5891   emit_operand(dst, src);
5892 }
5893 
5894 void Assembler::paddq(XMMRegister dst, XMMRegister src) {
5895   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5896   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5897   attributes.set_rex_vex_w_reverted();
5898   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5899   emit_int8((unsigned char)0xD4);</span>
<span class="line-removed">5900   emit_int8((unsigned char)(0xC0 | encode));</span>
5901 }
5902 
5903 void Assembler::phaddw(XMMRegister dst, XMMRegister src) {
5904   assert(VM_Version::supports_sse3(), &quot;&quot;);
5905   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5906   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5907   emit_int8(0x01);</span>
<span class="line-removed">5908   emit_int8((unsigned char)(0xC0 | encode));</span>
5909 }
5910 
5911 void Assembler::phaddd(XMMRegister dst, XMMRegister src) {
5912   assert(VM_Version::supports_sse3(), &quot;&quot;);
5913   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5914   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5915   emit_int8(0x02);</span>
<span class="line-removed">5916   emit_int8((unsigned char)(0xC0 | encode));</span>
5917 }
5918 
5919 void Assembler::vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5920   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5921   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5922   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5923   emit_int8((unsigned char)0xFC);</span>
<span class="line-removed">5924   emit_int8((unsigned char)(0xC0 | encode));</span>
5925 }
5926 
5927 void Assembler::vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5928   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5929   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5930   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5931   emit_int8((unsigned char)0xFD);</span>
<span class="line-removed">5932   emit_int8((unsigned char)(0xC0 | encode));</span>
5933 }
5934 
5935 void Assembler::vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5936   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5937   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5938   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5939   emit_int8((unsigned char)0xFE);</span>
<span class="line-removed">5940   emit_int8((unsigned char)(0xC0 | encode));</span>
5941 }
5942 
5943 void Assembler::vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5944   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5945   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5946   attributes.set_rex_vex_w_reverted();
5947   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5948   emit_int8((unsigned char)0xD4);</span>
<span class="line-removed">5949   emit_int8((unsigned char)(0xC0 | encode));</span>
5950 }
5951 
5952 void Assembler::vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5953   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5954   InstructionMark im(this);
5955   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5956   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
5957   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5958   emit_int8((unsigned char)0xFC);
5959   emit_operand(dst, src);
5960 }
5961 
5962 void Assembler::vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5963   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5964   InstructionMark im(this);
5965   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5966   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
5967   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5968   emit_int8((unsigned char)0xFD);
5969   emit_operand(dst, src);
</pre>
<hr />
<pre>
5977   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5978   emit_int8((unsigned char)0xFE);
5979   emit_operand(dst, src);
5980 }
5981 
5982 void Assembler::vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5983   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5984   InstructionMark im(this);
5985   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5986   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5987   attributes.set_rex_vex_w_reverted();
5988   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5989   emit_int8((unsigned char)0xD4);
5990   emit_operand(dst, src);
5991 }
5992 
5993 void Assembler::psubb(XMMRegister dst, XMMRegister src) {
5994   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5995   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5996   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5997   emit_int8((unsigned char)0xF8);</span>
<span class="line-removed">5998   emit_int8((unsigned char)(0xC0 | encode));</span>
5999 }
6000 
6001 void Assembler::psubw(XMMRegister dst, XMMRegister src) {
6002   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6003   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6004   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6005   emit_int8((unsigned char)0xF9);</span>
<span class="line-removed">6006   emit_int8((unsigned char)(0xC0 | encode));</span>
6007 }
6008 
6009 void Assembler::psubd(XMMRegister dst, XMMRegister src) {
6010   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6011   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6012   emit_int8((unsigned char)0xFA);</span>
<span class="line-removed">6013   emit_int8((unsigned char)(0xC0 | encode));</span>
6014 }
6015 
6016 void Assembler::psubq(XMMRegister dst, XMMRegister src) {
6017   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6018   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6019   attributes.set_rex_vex_w_reverted();
6020   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6021   emit_int8((unsigned char)0xFB);
<span class="line-modified">6022   emit_int8((unsigned char)(0xC0 | encode));</span>
6023 }
6024 
6025 void Assembler::vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6026   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6027   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6028   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6029   emit_int8((unsigned char)0xF8);</span>
<span class="line-removed">6030   emit_int8((unsigned char)(0xC0 | encode));</span>
6031 }
6032 
6033 void Assembler::vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6034   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6035   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6036   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6037   emit_int8((unsigned char)0xF9);</span>
<span class="line-removed">6038   emit_int8((unsigned char)(0xC0 | encode));</span>
6039 }
6040 
6041 void Assembler::vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6042   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6043   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6044   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6045   emit_int8((unsigned char)0xFA);</span>
<span class="line-removed">6046   emit_int8((unsigned char)(0xC0 | encode));</span>
6047 }
6048 
6049 void Assembler::vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6050   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6051   InstructionAttr attributes(vector_len, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6052   attributes.set_rex_vex_w_reverted();
6053   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6054   emit_int8((unsigned char)0xFB);</span>
<span class="line-removed">6055   emit_int8((unsigned char)(0xC0 | encode));</span>
6056 }
6057 
6058 void Assembler::vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6059   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6060   InstructionMark im(this);
6061   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6062   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
6063   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6064   emit_int8((unsigned char)0xF8);
6065   emit_operand(dst, src);
6066 }
6067 
6068 void Assembler::vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6069   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6070   InstructionMark im(this);
6071   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6072   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
6073   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6074   emit_int8((unsigned char)0xF9);
6075   emit_operand(dst, src);
</pre>
<hr />
<pre>
6083   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6084   emit_int8((unsigned char)0xFA);
6085   emit_operand(dst, src);
6086 }
6087 
6088 void Assembler::vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6089   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6090   InstructionMark im(this);
6091   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6092   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
6093   attributes.set_rex_vex_w_reverted();
6094   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6095   emit_int8((unsigned char)0xFB);
6096   emit_operand(dst, src);
6097 }
6098 
6099 void Assembler::pmullw(XMMRegister dst, XMMRegister src) {
6100   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6101   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6102   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6103   emit_int8((unsigned char)0xD5);</span>
<span class="line-removed">6104   emit_int8((unsigned char)(0xC0 | encode));</span>
6105 }
6106 
6107 void Assembler::pmulld(XMMRegister dst, XMMRegister src) {
6108   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
6109   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6110   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6111   emit_int8(0x40);</span>
<span class="line-removed">6112   emit_int8((unsigned char)(0xC0 | encode));</span>
6113 }
6114 
6115 void Assembler::vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6116   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6117   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6118   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6119   emit_int8((unsigned char)0xD5);</span>
<span class="line-removed">6120   emit_int8((unsigned char)(0xC0 | encode));</span>
6121 }
6122 
6123 void Assembler::vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6124   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6125   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6126   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6127   emit_int8(0x40);</span>
<span class="line-removed">6128   emit_int8((unsigned char)(0xC0 | encode));</span>
6129 }
6130 
6131 void Assembler::vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6132   assert(UseAVX &gt; 2, &quot;requires some form of EVEX&quot;);
6133   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
6134   attributes.set_is_evex_instruction();
6135   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6136   emit_int8(0x40);</span>
<span class="line-removed">6137   emit_int8((unsigned char)(0xC0 | encode));</span>
6138 }
6139 
6140 void Assembler::vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6141   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6142   InstructionMark im(this);
6143   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6144   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
6145   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6146   emit_int8((unsigned char)0xD5);
6147   emit_operand(dst, src);
6148 }
6149 
6150 void Assembler::vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6151   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6152   InstructionMark im(this);
6153   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6154   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
6155   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6156   emit_int8(0x40);
6157   emit_operand(dst, src);
6158 }
6159 
6160 void Assembler::vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6161   assert(UseAVX &gt; 2, &quot;requires some form of EVEX&quot;);
6162   InstructionMark im(this);
6163   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
6164   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
6165   attributes.set_is_evex_instruction();
6166   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6167   emit_int8(0x40);
6168   emit_operand(dst, src);
6169 }
6170 
6171 // Shift packed integers left by specified number of bits.
6172 void Assembler::psllw(XMMRegister dst, int shift) {
6173   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6174   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6175   // XMM6 is for /6 encoding: 66 0F 71 /6 ib
6176   int encode = simd_prefix_and_encode(xmm6, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6177   emit_int8(0x71);</span>
<span class="line-removed">6178   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6179   emit_int8(shift &amp; 0xFF);</span>
6180 }
6181 
6182 void Assembler::pslld(XMMRegister dst, int shift) {
6183   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6184   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6185   // XMM6 is for /6 encoding: 66 0F 72 /6 ib
6186   int encode = simd_prefix_and_encode(xmm6, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6187   emit_int8(0x72);</span>
<span class="line-removed">6188   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6189   emit_int8(shift &amp; 0xFF);</span>
6190 }
6191 
6192 void Assembler::psllq(XMMRegister dst, int shift) {
6193   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6194   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6195   // XMM6 is for /6 encoding: 66 0F 73 /6 ib
6196   int encode = simd_prefix_and_encode(xmm6, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6197   emit_int8(0x73);</span>
<span class="line-removed">6198   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6199   emit_int8(shift &amp; 0xFF);</span>
6200 }
6201 
6202 void Assembler::psllw(XMMRegister dst, XMMRegister shift) {
6203   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6204   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6205   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6206   emit_int8((unsigned char)0xF1);</span>
<span class="line-removed">6207   emit_int8((unsigned char)(0xC0 | encode));</span>
6208 }
6209 
6210 void Assembler::pslld(XMMRegister dst, XMMRegister shift) {
6211   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6212   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6213   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6214   emit_int8((unsigned char)0xF2);</span>
<span class="line-removed">6215   emit_int8((unsigned char)(0xC0 | encode));</span>
6216 }
6217 
6218 void Assembler::psllq(XMMRegister dst, XMMRegister shift) {
6219   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6220   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6221   attributes.set_rex_vex_w_reverted();
6222   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6223   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">6224   emit_int8((unsigned char)(0xC0 | encode));</span>
6225 }
6226 
6227 void Assembler::vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6228   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6229   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6230   // XMM6 is for /6 encoding: 66 0F 71 /6 ib
6231   int encode = vex_prefix_and_encode(xmm6-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6232   emit_int8(0x71);</span>
<span class="line-removed">6233   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6234   emit_int8(shift &amp; 0xFF);</span>
6235 }
6236 
6237 void Assembler::vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6238   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6239   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6240   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6241   // XMM6 is for /6 encoding: 66 0F 72 /6 ib
6242   int encode = vex_prefix_and_encode(xmm6-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6243   emit_int8(0x72);</span>
<span class="line-removed">6244   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6245   emit_int8(shift &amp; 0xFF);</span>
6246 }
6247 
6248 void Assembler::vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6249   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6250   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6251   attributes.set_rex_vex_w_reverted();
6252   // XMM6 is for /6 encoding: 66 0F 73 /6 ib
6253   int encode = vex_prefix_and_encode(xmm6-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6254   emit_int8(0x73);</span>
<span class="line-removed">6255   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6256   emit_int8(shift &amp; 0xFF);</span>
6257 }
6258 
6259 void Assembler::vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6260   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6261   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6262   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6263   emit_int8((unsigned char)0xF1);</span>
<span class="line-removed">6264   emit_int8((unsigned char)(0xC0 | encode));</span>
6265 }
6266 
6267 void Assembler::vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6268   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6269   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6270   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6271   emit_int8((unsigned char)0xF2);</span>
<span class="line-removed">6272   emit_int8((unsigned char)(0xC0 | encode));</span>
6273 }
6274 
6275 void Assembler::vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6276   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6277   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6278   attributes.set_rex_vex_w_reverted();
6279   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6280   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">6281   emit_int8((unsigned char)(0xC0 | encode));</span>
6282 }
6283 
6284 // Shift packed integers logically right by specified number of bits.
6285 void Assembler::psrlw(XMMRegister dst, int shift) {
6286   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6287   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6288   // XMM2 is for /2 encoding: 66 0F 71 /2 ib
6289   int encode = simd_prefix_and_encode(xmm2, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6290   emit_int8(0x71);</span>
<span class="line-removed">6291   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6292   emit_int8(shift &amp; 0xFF);</span>
6293 }
6294 
6295 void Assembler::psrld(XMMRegister dst, int shift) {
6296   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6297   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6298   // XMM2 is for /2 encoding: 66 0F 72 /2 ib
6299   int encode = simd_prefix_and_encode(xmm2, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6300   emit_int8(0x72);</span>
<span class="line-removed">6301   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6302   emit_int8(shift &amp; 0xFF);</span>
6303 }
6304 
6305 void Assembler::psrlq(XMMRegister dst, int shift) {
6306   // Do not confuse it with psrldq SSE2 instruction which
6307   // shifts 128 bit value in xmm register by number of bytes.
6308   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6309   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6310   attributes.set_rex_vex_w_reverted();
6311   // XMM2 is for /2 encoding: 66 0F 73 /2 ib
6312   int encode = simd_prefix_and_encode(xmm2, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6313   emit_int8(0x73);</span>
<span class="line-removed">6314   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6315   emit_int8(shift &amp; 0xFF);</span>
6316 }
6317 
6318 void Assembler::psrlw(XMMRegister dst, XMMRegister shift) {
6319   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6320   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6321   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6322   emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">6323   emit_int8((unsigned char)(0xC0 | encode));</span>
6324 }
6325 
6326 void Assembler::psrld(XMMRegister dst, XMMRegister shift) {
6327   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6328   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6329   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6330   emit_int8((unsigned char)0xD2);</span>
<span class="line-removed">6331   emit_int8((unsigned char)(0xC0 | encode));</span>
6332 }
6333 
6334 void Assembler::psrlq(XMMRegister dst, XMMRegister shift) {
6335   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6336   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6337   attributes.set_rex_vex_w_reverted();
6338   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6339   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">6340   emit_int8((unsigned char)(0xC0 | encode));</span>
6341 }
6342 
6343 void Assembler::vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6344   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6345   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6346   // XMM2 is for /2 encoding: 66 0F 71 /2 ib
6347   int encode = vex_prefix_and_encode(xmm2-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6348   emit_int8(0x71);</span>
<span class="line-removed">6349   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6350   emit_int8(shift &amp; 0xFF);</span>
6351 }
6352 
6353 void Assembler::vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6354   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6355   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6356   // XMM2 is for /2 encoding: 66 0F 72 /2 ib
6357   int encode = vex_prefix_and_encode(xmm2-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6358   emit_int8(0x72);</span>
<span class="line-removed">6359   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6360   emit_int8(shift &amp; 0xFF);</span>
6361 }
6362 
6363 void Assembler::vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6364   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6365   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6366   attributes.set_rex_vex_w_reverted();
6367   // XMM2 is for /2 encoding: 66 0F 73 /2 ib
6368   int encode = vex_prefix_and_encode(xmm2-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6369   emit_int8(0x73);</span>
<span class="line-removed">6370   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6371   emit_int8(shift &amp; 0xFF);</span>
6372 }
6373 
6374 void Assembler::vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6375   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6376   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6377   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6378   emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">6379   emit_int8((unsigned char)(0xC0 | encode));</span>
6380 }
6381 
6382 void Assembler::vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6383   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6384   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6385   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6386   emit_int8((unsigned char)0xD2);</span>
<span class="line-removed">6387   emit_int8((unsigned char)(0xC0 | encode));</span>
6388 }
6389 
6390 void Assembler::vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6391   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6392   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6393   attributes.set_rex_vex_w_reverted();
6394   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6395   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">6396   emit_int8((unsigned char)(0xC0 | encode));</span>
6397 }
6398 
6399 void Assembler::evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6400   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
6401   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6402   attributes.set_is_evex_instruction();
6403   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6404   emit_int8(0x10);</span>
<span class="line-removed">6405   emit_int8((unsigned char)(0xC0 | encode));</span>
6406 }
6407 
6408 void Assembler::evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6409   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
6410   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6411   attributes.set_is_evex_instruction();
6412   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6413   emit_int8(0x12);</span>
<span class="line-removed">6414   emit_int8((unsigned char)(0xC0 | encode));</span>
6415 }
6416 
6417 // Shift packed integers arithmetically right by specified number of bits.
6418 void Assembler::psraw(XMMRegister dst, int shift) {
6419   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6420   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6421   // XMM4 is for /4 encoding: 66 0F 71 /4 ib
6422   int encode = simd_prefix_and_encode(xmm4, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6423   emit_int8(0x71);</span>
<span class="line-removed">6424   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6425   emit_int8(shift &amp; 0xFF);</span>
6426 }
6427 
6428 void Assembler::psrad(XMMRegister dst, int shift) {
6429   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6430   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6431   // XMM4 is for /4 encoding: 66 0F 72 /4 ib
6432   int encode = simd_prefix_and_encode(xmm4, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6433   emit_int8(0x72);
<span class="line-modified">6434   emit_int8((unsigned char)(0xC0 | encode));</span>
6435   emit_int8(shift &amp; 0xFF);
6436 }
6437 
6438 void Assembler::psraw(XMMRegister dst, XMMRegister shift) {
6439   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6440   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6441   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6442   emit_int8((unsigned char)0xE1);</span>
<span class="line-removed">6443   emit_int8((unsigned char)(0xC0 | encode));</span>
6444 }
6445 
6446 void Assembler::psrad(XMMRegister dst, XMMRegister shift) {
6447   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6448   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6449   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6450   emit_int8((unsigned char)0xE2);</span>
<span class="line-removed">6451   emit_int8((unsigned char)(0xC0 | encode));</span>
6452 }
6453 
6454 void Assembler::vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6455   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6456   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6457   // XMM4 is for /4 encoding: 66 0F 71 /4 ib
6458   int encode = vex_prefix_and_encode(xmm4-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6459   emit_int8(0x71);</span>
<span class="line-removed">6460   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6461   emit_int8(shift &amp; 0xFF);</span>
6462 }
6463 
6464 void Assembler::vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6465   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6466   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6467   // XMM4 is for /4 encoding: 66 0F 71 /4 ib
6468   int encode = vex_prefix_and_encode(xmm4-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6469   emit_int8(0x72);</span>
<span class="line-removed">6470   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6471   emit_int8(shift &amp; 0xFF);</span>
6472 }
6473 
6474 void Assembler::vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6475   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6476   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6477   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6478   emit_int8((unsigned char)0xE1);</span>
<span class="line-removed">6479   emit_int8((unsigned char)(0xC0 | encode));</span>
6480 }
6481 
6482 void Assembler::vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6483   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6484   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6485   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6486   emit_int8((unsigned char)0xE2);</span>
<span class="line-removed">6487   emit_int8((unsigned char)(0xC0 | encode));</span>
6488 }
6489 
6490 void Assembler::evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6491   assert(UseAVX &gt; 2, &quot;requires AVX512&quot;);
6492   assert ((VM_Version::supports_avx512vl() || vector_len == 2), &quot;requires AVX512vl&quot;);
6493   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6494   attributes.set_is_evex_instruction();
6495   int encode = vex_prefix_and_encode(xmm4-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6496   emit_int8((unsigned char)0x72);</span>
<span class="line-removed">6497   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">6498   emit_int8(shift &amp; 0xFF);</span>
6499 }
6500 
6501 void Assembler::evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6502   assert(UseAVX &gt; 2, &quot;requires AVX512&quot;);
6503   assert ((VM_Version::supports_avx512vl() || vector_len == 2), &quot;requires AVX512vl&quot;);
6504   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6505   attributes.set_is_evex_instruction();
6506   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6507   emit_int8((unsigned char)0xE2);</span>
<span class="line-removed">6508   emit_int8((unsigned char)(0xC0 | encode));</span>
6509 }
6510 
6511 // logical operations packed integers
6512 void Assembler::pand(XMMRegister dst, XMMRegister src) {
6513   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6514   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6515   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6516   emit_int8((unsigned char)0xDB);</span>
<span class="line-removed">6517   emit_int8((unsigned char)(0xC0 | encode));</span>
6518 }
6519 
6520 void Assembler::vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6521   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6522   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6523   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6524   emit_int8((unsigned char)0xDB);</span>
<span class="line-removed">6525   emit_int8((unsigned char)(0xC0 | encode));</span>
6526 }
6527 
6528 void Assembler::vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6529   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6530   InstructionMark im(this);
6531   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6532   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
6533   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6534   emit_int8((unsigned char)0xDB);
6535   emit_operand(dst, src);
6536 }
6537 
6538 void Assembler::vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6539   assert(VM_Version::supports_evex(), &quot;&quot;);
6540   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6541   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6542   emit_int8((unsigned char)0xDB);</span>
<span class="line-removed">6543   emit_int8((unsigned char)(0xC0 | encode));</span>
6544 }
6545 
6546 void Assembler::vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
<span class="line-modified">6547   assert(VM_Version::supports_vbmi2(), &quot;requires vbmi2&quot;);</span>
6548   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6549   attributes.set_is_evex_instruction();
6550   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6551   emit_int8(0x71);
<span class="line-modified">6552   emit_int8((unsigned char)(0xC0 | encode));</span>
6553 }
6554 
6555 void Assembler::vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
<span class="line-modified">6556   assert(VM_Version::supports_vbmi2(), &quot;requires vbmi2&quot;);</span>
6557   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6558   attributes.set_is_evex_instruction();
6559   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6560   emit_int8(0x73);</span>
<span class="line-removed">6561   emit_int8((unsigned char)(0xC0 | encode));</span>
6562 }
6563 
6564 void Assembler::pandn(XMMRegister dst, XMMRegister src) {
6565   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6566   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6567   attributes.set_rex_vex_w_reverted();
6568   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6569   emit_int8((unsigned char)0xDF);</span>
<span class="line-removed">6570   emit_int8((unsigned char)(0xC0 | encode));</span>
6571 }
6572 
6573 void Assembler::vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6574   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6575   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6576   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6577   emit_int8((unsigned char)0xDF);</span>
<span class="line-removed">6578   emit_int8((unsigned char)(0xC0 | encode));</span>
6579 }
6580 
6581 
6582 void Assembler::por(XMMRegister dst, XMMRegister src) {
6583   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6584   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6585   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6586   emit_int8((unsigned char)0xEB);</span>
<span class="line-removed">6587   emit_int8((unsigned char)(0xC0 | encode));</span>
6588 }
6589 
6590 void Assembler::vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6591   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6592   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6593   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6594   emit_int8((unsigned char)0xEB);</span>
<span class="line-removed">6595   emit_int8((unsigned char)(0xC0 | encode));</span>
6596 }
6597 
6598 void Assembler::vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6599   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6600   InstructionMark im(this);
6601   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6602   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
6603   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6604   emit_int8((unsigned char)0xEB);
6605   emit_operand(dst, src);
6606 }
6607 
6608 void Assembler::vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6609   assert(VM_Version::supports_evex(), &quot;&quot;);
6610   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6611   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6612   emit_int8((unsigned char)0xEB);</span>
<span class="line-removed">6613   emit_int8((unsigned char)(0xC0 | encode));</span>
6614 }
6615 
6616 
6617 void Assembler::pxor(XMMRegister dst, XMMRegister src) {
6618   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6619   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6620   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6621   emit_int8((unsigned char)0xEF);</span>
<span class="line-removed">6622   emit_int8((unsigned char)(0xC0 | encode));</span>
6623 }
6624 
6625 void Assembler::vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6626   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6627   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6628   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6629   emit_int8((unsigned char)0xEF);</span>
<span class="line-removed">6630   emit_int8((unsigned char)(0xC0 | encode));</span>
6631 }
6632 
6633 void Assembler::vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6634   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6635   InstructionMark im(this);
6636   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6637   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
6638   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6639   emit_int8((unsigned char)0xEF);
6640   emit_operand(dst, src);
6641 }
6642 
6643 void Assembler::evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6644   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
6645   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6646   attributes.set_is_evex_instruction();
6647   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6648   emit_int8((unsigned char)0xEF);
<span class="line-modified">6649   emit_int8((unsigned char)(0xC0 | encode));</span>
6650 }
6651 
6652 void Assembler::evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6653   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
6654   assert(dst != xnoreg, &quot;sanity&quot;);
6655   InstructionMark im(this);
6656   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6657   attributes.set_is_evex_instruction();
6658   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
6659   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6660   emit_int8((unsigned char)0xEF);
6661   emit_operand(dst, src);
6662 }
6663 
6664 
6665 // vinserti forms
6666 
6667 void Assembler::vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6668   assert(VM_Version::supports_avx2(), &quot;&quot;);
6669   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6670   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6671   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6672   emit_int8(0x38);</span>
<span class="line-removed">6673   emit_int8((unsigned char)(0xC0 | encode));</span>
6674   // 0x00 - insert into lower 128 bits
6675   // 0x01 - insert into upper 128 bits
<span class="line-modified">6676   emit_int8(imm8 &amp; 0x01);</span>
6677 }
6678 
6679 void Assembler::vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6680   assert(VM_Version::supports_avx2(), &quot;&quot;);
6681   assert(dst != xnoreg, &quot;sanity&quot;);
6682   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6683   InstructionMark im(this);
6684   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6685   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6686   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6687   emit_int8(0x38);
6688   emit_operand(dst, src);
6689   // 0x00 - insert into lower 128 bits
6690   // 0x01 - insert into upper 128 bits
6691   emit_int8(imm8 &amp; 0x01);
6692 }
6693 
6694 void Assembler::vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6695   assert(VM_Version::supports_evex(), &quot;&quot;);
6696   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6697   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6698   attributes.set_is_evex_instruction();
6699   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6700   emit_int8(0x38);</span>
<span class="line-removed">6701   emit_int8((unsigned char)(0xC0 | encode));</span>
6702   // 0x00 - insert into q0 128 bits (0..127)
6703   // 0x01 - insert into q1 128 bits (128..255)
6704   // 0x02 - insert into q2 128 bits (256..383)
6705   // 0x03 - insert into q3 128 bits (384..511)
<span class="line-modified">6706   emit_int8(imm8 &amp; 0x03);</span>
6707 }
6708 
6709 void Assembler::vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6710   assert(VM_Version::supports_avx(), &quot;&quot;);
6711   assert(dst != xnoreg, &quot;sanity&quot;);
6712   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6713   InstructionMark im(this);
6714   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6715   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6716   attributes.set_is_evex_instruction();
6717   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6718   emit_int8(0x18);
6719   emit_operand(dst, src);
6720   // 0x00 - insert into q0 128 bits (0..127)
6721   // 0x01 - insert into q1 128 bits (128..255)
6722   // 0x02 - insert into q2 128 bits (256..383)
6723   // 0x03 - insert into q3 128 bits (384..511)
6724   emit_int8(imm8 &amp; 0x03);
6725 }
6726 
6727 void Assembler::vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6728   assert(VM_Version::supports_evex(), &quot;&quot;);
6729   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6730   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6731   attributes.set_is_evex_instruction();
6732   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6733   emit_int8(0x3A);</span>
<span class="line-removed">6734   emit_int8((unsigned char)(0xC0 | encode));</span>
6735   // 0x00 - insert into lower 256 bits
6736   // 0x01 - insert into upper 256 bits
<span class="line-modified">6737   emit_int8(imm8 &amp; 0x01);</span>
6738 }
6739 
6740 
6741 // vinsertf forms
6742 
6743 void Assembler::vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6744   assert(VM_Version::supports_avx(), &quot;&quot;);
6745   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6746   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6747   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6748   emit_int8(0x18);</span>
<span class="line-removed">6749   emit_int8((unsigned char)(0xC0 | encode));</span>
6750   // 0x00 - insert into lower 128 bits
6751   // 0x01 - insert into upper 128 bits
<span class="line-modified">6752   emit_int8(imm8 &amp; 0x01);</span>
6753 }
6754 
6755 void Assembler::vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6756   assert(VM_Version::supports_avx(), &quot;&quot;);
6757   assert(dst != xnoreg, &quot;sanity&quot;);
6758   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6759   InstructionMark im(this);
6760   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6761   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6762   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6763   emit_int8(0x18);
6764   emit_operand(dst, src);
6765   // 0x00 - insert into lower 128 bits
6766   // 0x01 - insert into upper 128 bits
6767   emit_int8(imm8 &amp; 0x01);
6768 }
6769 
6770 void Assembler::vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6771   assert(VM_Version::supports_avx2(), &quot;&quot;);
6772   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6773   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6774   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6775   emit_int8(0x18);</span>
<span class="line-removed">6776   emit_int8((unsigned char)(0xC0 | encode));</span>
6777   // 0x00 - insert into q0 128 bits (0..127)
6778   // 0x01 - insert into q1 128 bits (128..255)
6779   // 0x02 - insert into q0 128 bits (256..383)
6780   // 0x03 - insert into q1 128 bits (384..512)
<span class="line-modified">6781   emit_int8(imm8 &amp; 0x03);</span>
6782 }
6783 
6784 void Assembler::vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6785   assert(VM_Version::supports_avx(), &quot;&quot;);
6786   assert(dst != xnoreg, &quot;sanity&quot;);
6787   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6788   InstructionMark im(this);
6789   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6790   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6791   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6792   emit_int8(0x18);
6793   emit_operand(dst, src);
6794   // 0x00 - insert into q0 128 bits (0..127)
6795   // 0x01 - insert into q1 128 bits (128..255)
6796   // 0x02 - insert into q0 128 bits (256..383)
6797   // 0x03 - insert into q1 128 bits (384..512)
6798   emit_int8(imm8 &amp; 0x03);
6799 }
6800 
6801 void Assembler::vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6802   assert(VM_Version::supports_evex(), &quot;&quot;);
6803   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6804   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6805   attributes.set_is_evex_instruction();
6806   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6807   emit_int8(0x1A);</span>
<span class="line-removed">6808   emit_int8((unsigned char)(0xC0 | encode));</span>
6809   // 0x00 - insert into lower 256 bits
6810   // 0x01 - insert into upper 256 bits
<span class="line-modified">6811   emit_int8(imm8 &amp; 0x01);</span>
6812 }
6813 
6814 void Assembler::vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6815   assert(VM_Version::supports_evex(), &quot;&quot;);
6816   assert(dst != xnoreg, &quot;sanity&quot;);
6817   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6818   InstructionMark im(this);
6819   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6820   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_64bit);
6821   attributes.set_is_evex_instruction();
6822   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6823   emit_int8(0x1A);
6824   emit_operand(dst, src);
6825   // 0x00 - insert into lower 256 bits
6826   // 0x01 - insert into upper 256 bits
6827   emit_int8(imm8 &amp; 0x01);
6828 }
6829 
6830 
6831 // vextracti forms
6832 
6833 void Assembler::vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6834   assert(VM_Version::supports_avx2(), &quot;&quot;);
6835   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6836   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6837   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6838   emit_int8(0x39);</span>
<span class="line-removed">6839   emit_int8((unsigned char)(0xC0 | encode));</span>
6840   // 0x00 - extract from lower 128 bits
6841   // 0x01 - extract from upper 128 bits
<span class="line-modified">6842   emit_int8(imm8 &amp; 0x01);</span>
6843 }
6844 
6845 void Assembler::vextracti128(Address dst, XMMRegister src, uint8_t imm8) {
6846   assert(VM_Version::supports_avx2(), &quot;&quot;);
6847   assert(src != xnoreg, &quot;sanity&quot;);
6848   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6849   InstructionMark im(this);
6850   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6851   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6852   attributes.reset_is_clear_context();
6853   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6854   emit_int8(0x39);
6855   emit_operand(src, dst);
6856   // 0x00 - extract from lower 128 bits
6857   // 0x01 - extract from upper 128 bits
6858   emit_int8(imm8 &amp; 0x01);
6859 }
6860 
6861 void Assembler::vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6862   assert(VM_Version::supports_evex(), &quot;&quot;);
6863   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6864   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6865   attributes.set_is_evex_instruction();
6866   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6867   emit_int8(0x39);</span>
<span class="line-removed">6868   emit_int8((unsigned char)(0xC0 | encode));</span>
6869   // 0x00 - extract from bits 127:0
6870   // 0x01 - extract from bits 255:128
6871   // 0x02 - extract from bits 383:256
6872   // 0x03 - extract from bits 511:384
<span class="line-modified">6873   emit_int8(imm8 &amp; 0x03);</span>
6874 }
6875 
6876 void Assembler::vextracti32x4(Address dst, XMMRegister src, uint8_t imm8) {
6877   assert(VM_Version::supports_evex(), &quot;&quot;);
6878   assert(src != xnoreg, &quot;sanity&quot;);
6879   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6880   InstructionMark im(this);
6881   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6882   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6883   attributes.reset_is_clear_context();
6884   attributes.set_is_evex_instruction();
6885   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6886   emit_int8(0x39);
6887   emit_operand(src, dst);
6888   // 0x00 - extract from bits 127:0
6889   // 0x01 - extract from bits 255:128
6890   // 0x02 - extract from bits 383:256
6891   // 0x03 - extract from bits 511:384
6892   emit_int8(imm8 &amp; 0x03);
6893 }
6894 
6895 void Assembler::vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6896   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
6897   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6898   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6899   attributes.set_is_evex_instruction();
6900   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6901   emit_int8(0x39);</span>
<span class="line-removed">6902   emit_int8((unsigned char)(0xC0 | encode));</span>
6903   // 0x00 - extract from bits 127:0
6904   // 0x01 - extract from bits 255:128
6905   // 0x02 - extract from bits 383:256
6906   // 0x03 - extract from bits 511:384
<span class="line-modified">6907   emit_int8(imm8 &amp; 0x03);</span>
6908 }
6909 
6910 void Assembler::vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6911   assert(VM_Version::supports_evex(), &quot;&quot;);
6912   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6913   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6914   attributes.set_is_evex_instruction();
6915   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6916   emit_int8(0x3B);</span>
<span class="line-removed">6917   emit_int8((unsigned char)(0xC0 | encode));</span>
6918   // 0x00 - extract from lower 256 bits
6919   // 0x01 - extract from upper 256 bits
<span class="line-modified">6920   emit_int8(imm8 &amp; 0x01);</span>
6921 }
6922 
6923 void Assembler::vextracti64x4(Address dst, XMMRegister src, uint8_t imm8) {
6924   assert(VM_Version::supports_evex(), &quot;&quot;);
6925   assert(src != xnoreg, &quot;sanity&quot;);
6926   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6927   InstructionMark im(this);
6928   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6929   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_64bit);
6930   attributes.reset_is_clear_context();
6931   attributes.set_is_evex_instruction();
6932   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6933   emit_int8(0x38);
6934   emit_operand(src, dst);
6935   // 0x00 - extract from lower 256 bits
6936   // 0x01 - extract from upper 256 bits
6937   emit_int8(imm8 &amp; 0x01);
6938 }
6939 // vextractf forms
6940 
6941 void Assembler::vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6942   assert(VM_Version::supports_avx(), &quot;&quot;);
6943   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6944   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6945   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6946   emit_int8(0x19);</span>
<span class="line-removed">6947   emit_int8((unsigned char)(0xC0 | encode));</span>
6948   // 0x00 - extract from lower 128 bits
6949   // 0x01 - extract from upper 128 bits
<span class="line-modified">6950   emit_int8(imm8 &amp; 0x01);</span>
6951 }
6952 
6953 void Assembler::vextractf128(Address dst, XMMRegister src, uint8_t imm8) {
6954   assert(VM_Version::supports_avx(), &quot;&quot;);
6955   assert(src != xnoreg, &quot;sanity&quot;);
6956   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6957   InstructionMark im(this);
6958   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6959   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6960   attributes.reset_is_clear_context();
6961   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6962   emit_int8(0x19);
6963   emit_operand(src, dst);
6964   // 0x00 - extract from lower 128 bits
6965   // 0x01 - extract from upper 128 bits
6966   emit_int8(imm8 &amp; 0x01);
6967 }
6968 
6969 void Assembler::vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6970   assert(VM_Version::supports_evex(), &quot;&quot;);
6971   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6972   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6973   attributes.set_is_evex_instruction();
6974   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6975   emit_int8(0x19);</span>
<span class="line-removed">6976   emit_int8((unsigned char)(0xC0 | encode));</span>
6977   // 0x00 - extract from bits 127:0
6978   // 0x01 - extract from bits 255:128
6979   // 0x02 - extract from bits 383:256
6980   // 0x03 - extract from bits 511:384
<span class="line-modified">6981   emit_int8(imm8 &amp; 0x03);</span>
6982 }
6983 
6984 void Assembler::vextractf32x4(Address dst, XMMRegister src, uint8_t imm8) {
6985   assert(VM_Version::supports_evex(), &quot;&quot;);
6986   assert(src != xnoreg, &quot;sanity&quot;);
6987   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6988   InstructionMark im(this);
6989   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6990   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6991   attributes.reset_is_clear_context();
6992   attributes.set_is_evex_instruction();
6993   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6994   emit_int8(0x19);
6995   emit_operand(src, dst);
6996   // 0x00 - extract from bits 127:0
6997   // 0x01 - extract from bits 255:128
6998   // 0x02 - extract from bits 383:256
6999   // 0x03 - extract from bits 511:384
7000   emit_int8(imm8 &amp; 0x03);
7001 }
7002 
7003 void Assembler::vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8) {
7004   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
7005   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
7006   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7007   attributes.set_is_evex_instruction();
7008   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">7009   emit_int8(0x19);</span>
<span class="line-removed">7010   emit_int8((unsigned char)(0xC0 | encode));</span>
7011   // 0x00 - extract from bits 127:0
7012   // 0x01 - extract from bits 255:128
7013   // 0x02 - extract from bits 383:256
7014   // 0x03 - extract from bits 511:384
<span class="line-modified">7015   emit_int8(imm8 &amp; 0x03);</span>
7016 }
7017 
7018 void Assembler::vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
7019   assert(VM_Version::supports_evex(), &quot;&quot;);
7020   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
7021   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7022   attributes.set_is_evex_instruction();
7023   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">7024   emit_int8(0x1B);</span>
<span class="line-removed">7025   emit_int8((unsigned char)(0xC0 | encode));</span>
7026   // 0x00 - extract from lower 256 bits
7027   // 0x01 - extract from upper 256 bits
<span class="line-modified">7028   emit_int8(imm8 &amp; 0x01);</span>
7029 }
7030 
7031 void Assembler::vextractf64x4(Address dst, XMMRegister src, uint8_t imm8) {
7032   assert(VM_Version::supports_evex(), &quot;&quot;);
7033   assert(src != xnoreg, &quot;sanity&quot;);
7034   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
7035   InstructionMark im(this);
7036   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7037   attributes.set_address_attributes(/* tuple_type */ EVEX_T4,/* input_size_in_bits */  EVEX_64bit);
7038   attributes.reset_is_clear_context();
7039   attributes.set_is_evex_instruction();
7040   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
7041   emit_int8(0x1B);
7042   emit_operand(src, dst);
7043   // 0x00 - extract from lower 256 bits
7044   // 0x01 - extract from upper 256 bits
7045   emit_int8(imm8 &amp; 0x01);
7046 }
7047 
7048 // duplicate 1-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
7049 void Assembler::vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len) {
7050   assert(VM_Version::supports_avx2(), &quot;&quot;);
7051   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
7052   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7053   emit_int8(0x78);</span>
<span class="line-removed">7054   emit_int8((unsigned char)(0xC0 | encode));</span>
7055 }
7056 
7057 void Assembler::vpbroadcastb(XMMRegister dst, Address src, int vector_len) {
7058   assert(VM_Version::supports_avx2(), &quot;&quot;);
7059   assert(dst != xnoreg, &quot;sanity&quot;);
7060   InstructionMark im(this);
7061   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
7062   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_8bit);
7063   // swap src&lt;-&gt;dst for encoding
7064   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7065   emit_int8(0x78);
7066   emit_operand(dst, src);
7067 }
7068 
7069 // duplicate 2-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
7070 void Assembler::vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len) {
7071   assert(VM_Version::supports_avx2(), &quot;&quot;);
7072   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
7073   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7074   emit_int8(0x79);</span>
<span class="line-removed">7075   emit_int8((unsigned char)(0xC0 | encode));</span>
7076 }
7077 
7078 void Assembler::vpbroadcastw(XMMRegister dst, Address src, int vector_len) {
7079   assert(VM_Version::supports_avx2(), &quot;&quot;);
7080   assert(dst != xnoreg, &quot;sanity&quot;);
7081   InstructionMark im(this);
7082   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
7083   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_16bit);
7084   // swap src&lt;-&gt;dst for encoding
7085   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7086   emit_int8(0x79);
7087   emit_operand(dst, src);
7088 }
7089 
7090 // xmm/mem sourced byte/word/dword/qword replicate
7091 
7092 // duplicate 4-byte integer data from src into programmed locations in dest : requires AVX512VL
7093 void Assembler::vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len) {
7094   assert(UseAVX &gt;= 2, &quot;&quot;);
7095   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7096   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7097   emit_int8(0x58);</span>
<span class="line-removed">7098   emit_int8((unsigned char)(0xC0 | encode));</span>
7099 }
7100 
7101 void Assembler::vpbroadcastd(XMMRegister dst, Address src, int vector_len) {
7102   assert(VM_Version::supports_avx2(), &quot;&quot;);
7103   assert(dst != xnoreg, &quot;sanity&quot;);
7104   InstructionMark im(this);
7105   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7106   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
7107   // swap src&lt;-&gt;dst for encoding
7108   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7109   emit_int8(0x58);
7110   emit_operand(dst, src);
7111 }
7112 
7113 // duplicate 8-byte integer data from src into programmed locations in dest : requires AVX512VL
7114 void Assembler::vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len) {
7115   assert(VM_Version::supports_avx2(), &quot;&quot;);
7116   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7117   attributes.set_rex_vex_w_reverted();
7118   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7119   emit_int8(0x59);</span>
<span class="line-removed">7120   emit_int8((unsigned char)(0xC0 | encode));</span>
7121 }
7122 
7123 void Assembler::vpbroadcastq(XMMRegister dst, Address src, int vector_len) {
7124   assert(VM_Version::supports_avx2(), &quot;&quot;);
7125   assert(dst != xnoreg, &quot;sanity&quot;);
7126   InstructionMark im(this);
7127   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7128   attributes.set_rex_vex_w_reverted();
7129   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
7130   // swap src&lt;-&gt;dst for encoding
7131   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7132   emit_int8(0x59);
7133   emit_operand(dst, src);
7134 }
7135 void Assembler::evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len) {
7136   assert(vector_len != Assembler::AVX_128bit, &quot;&quot;);
7137   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
7138   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7139   attributes.set_rex_vex_w_reverted();
7140   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7141   emit_int8(0x5A);</span>
<span class="line-removed">7142   emit_int8((unsigned char)(0xC0 | encode));</span>
7143 }
7144 
7145 void Assembler::evbroadcasti64x2(XMMRegister dst, Address src, int vector_len) {
7146   assert(vector_len != Assembler::AVX_128bit, &quot;&quot;);
7147   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
7148   assert(dst != xnoreg, &quot;sanity&quot;);
7149   InstructionMark im(this);
7150   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7151   attributes.set_rex_vex_w_reverted();
7152   attributes.set_address_attributes(/* tuple_type */ EVEX_T2, /* input_size_in_bits */ EVEX_64bit);
7153   // swap src&lt;-&gt;dst for encoding
7154   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7155   emit_int8(0x5A);
7156   emit_operand(dst, src);
7157 }
7158 
7159 // scalar single/double precision replicate
7160 
7161 // duplicate single precision data from src into programmed locations in dest : requires AVX512VL
<span class="line-modified">7162 void Assembler::vpbroadcastss(XMMRegister dst, XMMRegister src, int vector_len) {</span>
<span class="line-modified">7163   assert(VM_Version::supports_avx(), &quot;&quot;);</span>
7164   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7165   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7166   emit_int8(0x18);</span>
<span class="line-removed">7167   emit_int8((unsigned char)(0xC0 | encode));</span>
7168 }
7169 
<span class="line-modified">7170 void Assembler::vpbroadcastss(XMMRegister dst, Address src, int vector_len) {</span>
7171   assert(VM_Version::supports_avx(), &quot;&quot;);
7172   assert(dst != xnoreg, &quot;sanity&quot;);
7173   InstructionMark im(this);
7174   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7175   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
7176   // swap src&lt;-&gt;dst for encoding
7177   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7178   emit_int8(0x18);
7179   emit_operand(dst, src);
7180 }
7181 
7182 // duplicate double precision data from src into programmed locations in dest : requires AVX512VL
<span class="line-modified">7183 void Assembler::vpbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len) {</span>
<span class="line-modified">7184   assert(VM_Version::supports_avx(), &quot;&quot;);</span>

7185   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7186   attributes.set_rex_vex_w_reverted();
7187   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7188   emit_int8(0x19);</span>
<span class="line-removed">7189   emit_int8((unsigned char)(0xC0 | encode));</span>
7190 }
7191 
<span class="line-modified">7192 void Assembler::vpbroadcastsd(XMMRegister dst, Address src, int vector_len) {</span>
7193   assert(VM_Version::supports_avx(), &quot;&quot;);

7194   assert(dst != xnoreg, &quot;sanity&quot;);
7195   InstructionMark im(this);
7196   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7197   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
7198   attributes.set_rex_vex_w_reverted();
7199   // swap src&lt;-&gt;dst for encoding
7200   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7201   emit_int8(0x19);
7202   emit_operand(dst, src);
7203 }
7204 
7205 
7206 // gpr source broadcast forms
7207 
7208 // duplicate 1-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
7209 void Assembler::evpbroadcastb(XMMRegister dst, Register src, int vector_len) {
7210   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
7211   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
7212   attributes.set_is_evex_instruction();
7213   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7214   emit_int8(0x7A);</span>
<span class="line-removed">7215   emit_int8((unsigned char)(0xC0 | encode));</span>
7216 }
7217 
7218 // duplicate 2-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
7219 void Assembler::evpbroadcastw(XMMRegister dst, Register src, int vector_len) {
7220   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
7221   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
7222   attributes.set_is_evex_instruction();
7223   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7224   emit_int8(0x7B);</span>
<span class="line-removed">7225   emit_int8((unsigned char)(0xC0 | encode));</span>
7226 }
7227 
7228 // duplicate 4-byte integer data from src into programmed locations in dest : requires AVX512VL
7229 void Assembler::evpbroadcastd(XMMRegister dst, Register src, int vector_len) {
7230   assert(VM_Version::supports_evex(), &quot;&quot;);
7231   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7232   attributes.set_is_evex_instruction();
7233   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7234   emit_int8(0x7C);</span>
<span class="line-removed">7235   emit_int8((unsigned char)(0xC0 | encode));</span>
7236 }
7237 
7238 // duplicate 8-byte integer data from src into programmed locations in dest : requires AVX512VL
7239 void Assembler::evpbroadcastq(XMMRegister dst, Register src, int vector_len) {
7240   assert(VM_Version::supports_evex(), &quot;&quot;);
7241   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7242   attributes.set_is_evex_instruction();
7243   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7244   emit_int8(0x7C);</span>
<span class="line-removed">7245   emit_int8((unsigned char)(0xC0 | encode));</span>
7246 }
7247 void Assembler::evpgatherdd(XMMRegister dst, KRegister mask, Address src, int vector_len) {
7248   assert(VM_Version::supports_evex(), &quot;&quot;);
7249   assert(dst != xnoreg, &quot;sanity&quot;);
7250   InstructionMark im(this);
7251   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
7252   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
7253   attributes.reset_is_clear_context();
7254   attributes.set_embedded_opmask_register_specifier(mask);
7255   attributes.set_is_evex_instruction();
7256   // swap src&lt;-&gt;dst for encoding
7257   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
7258   emit_int8((unsigned char)0x90);
7259   emit_operand(dst, src);
7260 }
7261 // Carry-Less Multiplication Quadword
7262 void Assembler::pclmulqdq(XMMRegister dst, XMMRegister src, int mask) {
7263   assert(VM_Version::supports_clmul(), &quot;&quot;);
7264   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7265   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">7266   emit_int8(0x44);</span>
<span class="line-removed">7267   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">7268   emit_int8((unsigned char)mask);</span>
7269 }
7270 
7271 // Carry-Less Multiplication Quadword
7272 void Assembler::vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask) {
7273   assert(VM_Version::supports_avx() &amp;&amp; VM_Version::supports_clmul(), &quot;&quot;);
7274   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7275   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">7276   emit_int8(0x44);</span>
<span class="line-removed">7277   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">7278   emit_int8((unsigned char)mask);</span>
7279 }
7280 
7281 void Assembler::evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len) {
7282   assert(VM_Version::supports_avx512_vpclmulqdq(), &quot;Requires vector carryless multiplication support&quot;);
7283   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
7284   attributes.set_is_evex_instruction();
7285   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">7286   emit_int8(0x44);</span>
<span class="line-removed">7287   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">7288   emit_int8((unsigned char)mask);</span>
7289 }
7290 
<span class="line-modified">7291 void Assembler::vzeroupper() {</span>
7292   if (VM_Version::supports_vzeroupper()) {
7293     InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
7294     (void)vex_prefix_and_encode(0, 0, 0, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
7295     emit_int8(0x77);
7296   }
7297 }
7298 
7299 #ifndef _LP64
7300 // 32bit only pieces of the assembler
7301 




7302 void Assembler::cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec) {
7303   // NO PREFIX AS NEVER 64BIT
7304   InstructionMark im(this);
<span class="line-modified">7305   emit_int8((unsigned char)0x81);</span>
<span class="line-removed">7306   emit_int8((unsigned char)(0xF8 | src1-&gt;encoding()));</span>
7307   emit_data(imm32, rspec, 0);
7308 }
7309 
7310 void Assembler::cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec) {
7311   // NO PREFIX AS NEVER 64BIT (not even 32bit versions of 64bit regs
7312   InstructionMark im(this);
7313   emit_int8((unsigned char)0x81);
7314   emit_operand(rdi, src1);
7315   emit_data(imm32, rspec, 0);
7316 }
7317 
7318 // The 64-bit (32bit platform) cmpxchg compares the value at adr with the contents of rdx:rax,
7319 // and stores rcx:rbx into adr if so; otherwise, the value at adr is loaded
7320 // into rdx:rax.  The ZF is set if the compared values were equal, and cleared otherwise.
7321 void Assembler::cmpxchg8(Address adr) {
7322   InstructionMark im(this);
<span class="line-modified">7323   emit_int8(0x0F);</span>
<span class="line-removed">7324   emit_int8((unsigned char)0xC7);</span>
7325   emit_operand(rcx, adr);
7326 }
7327 
7328 void Assembler::decl(Register dst) {
7329   // Don&#39;t use it directly. Use MacroAssembler::decrementl() instead.
7330  emit_int8(0x48 | dst-&gt;encoding());
7331 }
7332 
7333 // 64bit doesn&#39;t use the x87
7334 
7335 void Assembler::fabs() {
<span class="line-modified">7336   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7337   emit_int8((unsigned char)0xE1);</span>
7338 }
7339 
7340 void Assembler::fadd(int i) {
7341   emit_farith(0xD8, 0xC0, i);
7342 }
7343 
7344 void Assembler::fadd_d(Address src) {
7345   InstructionMark im(this);
7346   emit_int8((unsigned char)0xDC);
7347   emit_operand32(rax, src);
7348 }
7349 
7350 void Assembler::fadd_s(Address src) {
7351   InstructionMark im(this);
7352   emit_int8((unsigned char)0xD8);
7353   emit_operand32(rax, src);
7354 }
7355 
7356 void Assembler::fadda(int i) {
7357   emit_farith(0xDC, 0xC0, i);
7358 }
7359 
7360 void Assembler::faddp(int i) {
7361   emit_farith(0xDE, 0xC0, i);
7362 }
7363 
7364 void Assembler::fchs() {
<span class="line-modified">7365   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7366   emit_int8((unsigned char)0xE0);</span>
7367 }
7368 
7369 void Assembler::fcom(int i) {
7370   emit_farith(0xD8, 0xD0, i);
7371 }
7372 
7373 void Assembler::fcomp(int i) {
7374   emit_farith(0xD8, 0xD8, i);
7375 }
7376 
7377 void Assembler::fcomp_d(Address src) {
7378   InstructionMark im(this);
7379   emit_int8((unsigned char)0xDC);
7380   emit_operand32(rbx, src);
7381 }
7382 
7383 void Assembler::fcomp_s(Address src) {
7384   InstructionMark im(this);
7385   emit_int8((unsigned char)0xD8);
7386   emit_operand32(rbx, src);
7387 }
7388 
7389 void Assembler::fcompp() {
<span class="line-modified">7390   emit_int8((unsigned char)0xDE);</span>
<span class="line-removed">7391   emit_int8((unsigned char)0xD9);</span>
7392 }
7393 
7394 void Assembler::fcos() {
<span class="line-modified">7395   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7396   emit_int8((unsigned char)0xFF);</span>
7397 }
7398 
7399 void Assembler::fdecstp() {
<span class="line-modified">7400   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7401   emit_int8((unsigned char)0xF6);</span>
7402 }
7403 
7404 void Assembler::fdiv(int i) {
7405   emit_farith(0xD8, 0xF0, i);
7406 }
7407 
7408 void Assembler::fdiv_d(Address src) {
7409   InstructionMark im(this);
7410   emit_int8((unsigned char)0xDC);
7411   emit_operand32(rsi, src);
7412 }
7413 
7414 void Assembler::fdiv_s(Address src) {
7415   InstructionMark im(this);
7416   emit_int8((unsigned char)0xD8);
7417   emit_operand32(rsi, src);
7418 }
7419 
7420 void Assembler::fdiva(int i) {
7421   emit_farith(0xDC, 0xF8, i);
</pre>
<hr />
<pre>
7452   emit_farith(0xDE, 0xF0, i);                    // ST(0) &lt;- ST(1) / ST(0) and pop (Intel manual wrong)
7453 }
7454 
7455 void Assembler::ffree(int i) {
7456   emit_farith(0xDD, 0xC0, i);
7457 }
7458 
7459 void Assembler::fild_d(Address adr) {
7460   InstructionMark im(this);
7461   emit_int8((unsigned char)0xDF);
7462   emit_operand32(rbp, adr);
7463 }
7464 
7465 void Assembler::fild_s(Address adr) {
7466   InstructionMark im(this);
7467   emit_int8((unsigned char)0xDB);
7468   emit_operand32(rax, adr);
7469 }
7470 
7471 void Assembler::fincstp() {
<span class="line-modified">7472   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7473   emit_int8((unsigned char)0xF7);</span>
7474 }
7475 
7476 void Assembler::finit() {
<span class="line-modified">7477   emit_int8((unsigned char)0x9B);</span>
<span class="line-removed">7478   emit_int8((unsigned char)0xDB);</span>
<span class="line-removed">7479   emit_int8((unsigned char)0xE3);</span>
7480 }
7481 
7482 void Assembler::fist_s(Address adr) {
7483   InstructionMark im(this);
7484   emit_int8((unsigned char)0xDB);
7485   emit_operand32(rdx, adr);
7486 }
7487 
7488 void Assembler::fistp_d(Address adr) {
7489   InstructionMark im(this);
7490   emit_int8((unsigned char)0xDF);
7491   emit_operand32(rdi, adr);
7492 }
7493 
7494 void Assembler::fistp_s(Address adr) {
7495   InstructionMark im(this);
7496   emit_int8((unsigned char)0xDB);
7497   emit_operand32(rbx, adr);
7498 }
7499 
7500 void Assembler::fld1() {
<span class="line-modified">7501   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7502   emit_int8((unsigned char)0xE8);</span>
7503 }
7504 
7505 void Assembler::fld_d(Address adr) {
7506   InstructionMark im(this);
7507   emit_int8((unsigned char)0xDD);
7508   emit_operand32(rax, adr);
7509 }
7510 
7511 void Assembler::fld_s(Address adr) {
7512   InstructionMark im(this);
7513   emit_int8((unsigned char)0xD9);
7514   emit_operand32(rax, adr);
7515 }
7516 
7517 
7518 void Assembler::fld_s(int index) {
7519   emit_farith(0xD9, 0xC0, index);
7520 }
7521 
7522 void Assembler::fld_x(Address adr) {
7523   InstructionMark im(this);
7524   emit_int8((unsigned char)0xDB);
7525   emit_operand32(rbp, adr);
7526 }
7527 
7528 void Assembler::fldcw(Address src) {
7529   InstructionMark im(this);
7530   emit_int8((unsigned char)0xD9);
7531   emit_operand32(rbp, src);
7532 }
7533 
7534 void Assembler::fldenv(Address src) {
7535   InstructionMark im(this);
7536   emit_int8((unsigned char)0xD9);
7537   emit_operand32(rsp, src);
7538 }
7539 
7540 void Assembler::fldlg2() {
<span class="line-modified">7541   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7542   emit_int8((unsigned char)0xEC);</span>
7543 }
7544 
7545 void Assembler::fldln2() {
<span class="line-modified">7546   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7547   emit_int8((unsigned char)0xED);</span>
7548 }
7549 
7550 void Assembler::fldz() {
<span class="line-modified">7551   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7552   emit_int8((unsigned char)0xEE);</span>
7553 }
7554 
7555 void Assembler::flog() {
7556   fldln2();
7557   fxch();
7558   fyl2x();
7559 }
7560 
7561 void Assembler::flog10() {
7562   fldlg2();
7563   fxch();
7564   fyl2x();
7565 }
7566 
7567 void Assembler::fmul(int i) {
7568   emit_farith(0xD8, 0xC8, i);
7569 }
7570 
7571 void Assembler::fmul_d(Address src) {
7572   InstructionMark im(this);
</pre>
<hr />
<pre>
7579   emit_int8((unsigned char)0xD8);
7580   emit_operand32(rcx, src);
7581 }
7582 
7583 void Assembler::fmula(int i) {
7584   emit_farith(0xDC, 0xC8, i);
7585 }
7586 
7587 void Assembler::fmulp(int i) {
7588   emit_farith(0xDE, 0xC8, i);
7589 }
7590 
7591 void Assembler::fnsave(Address dst) {
7592   InstructionMark im(this);
7593   emit_int8((unsigned char)0xDD);
7594   emit_operand32(rsi, dst);
7595 }
7596 
7597 void Assembler::fnstcw(Address src) {
7598   InstructionMark im(this);
<span class="line-modified">7599   emit_int8((unsigned char)0x9B);</span>
<span class="line-removed">7600   emit_int8((unsigned char)0xD9);</span>
7601   emit_operand32(rdi, src);
7602 }
7603 
7604 void Assembler::fnstsw_ax() {
<span class="line-modified">7605   emit_int8((unsigned char)0xDF);</span>
<span class="line-removed">7606   emit_int8((unsigned char)0xE0);</span>
7607 }
7608 
7609 void Assembler::fprem() {
<span class="line-modified">7610   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7611   emit_int8((unsigned char)0xF8);</span>
7612 }
7613 
7614 void Assembler::fprem1() {
<span class="line-modified">7615   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7616   emit_int8((unsigned char)0xF5);</span>
7617 }
7618 
7619 void Assembler::frstor(Address src) {
7620   InstructionMark im(this);
7621   emit_int8((unsigned char)0xDD);
7622   emit_operand32(rsp, src);
7623 }
7624 
7625 void Assembler::fsin() {
<span class="line-modified">7626   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7627   emit_int8((unsigned char)0xFE);</span>
7628 }
7629 
7630 void Assembler::fsqrt() {
<span class="line-modified">7631   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7632   emit_int8((unsigned char)0xFA);</span>
7633 }
7634 
7635 void Assembler::fst_d(Address adr) {
7636   InstructionMark im(this);
7637   emit_int8((unsigned char)0xDD);
7638   emit_operand32(rdx, adr);
7639 }
7640 
7641 void Assembler::fst_s(Address adr) {
7642   InstructionMark im(this);
7643   emit_int8((unsigned char)0xD9);
7644   emit_operand32(rdx, adr);
7645 }
7646 
7647 void Assembler::fstp_d(Address adr) {
7648   InstructionMark im(this);
7649   emit_int8((unsigned char)0xDD);
7650   emit_operand32(rbx, adr);
7651 }
7652 
</pre>
<hr />
<pre>
7698   InstructionMark im(this);
7699   emit_int8((unsigned char)0xDC);
7700   emit_operand32(rbp, src);
7701 }
7702 
7703 void Assembler::fsubr_s(Address src) {
7704   InstructionMark im(this);
7705   emit_int8((unsigned char)0xD8);
7706   emit_operand32(rbp, src);
7707 }
7708 
7709 void Assembler::fsubra(int i) {
7710   emit_farith(0xDC, 0xE0, i);
7711 }
7712 
7713 void Assembler::fsubrp(int i) {
7714   emit_farith(0xDE, 0xE0, i);                    // ST(0) &lt;- ST(1) - ST(0) and pop (Intel manual wrong)
7715 }
7716 
7717 void Assembler::ftan() {
<span class="line-modified">7718   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7719   emit_int8((unsigned char)0xF2);</span>
<span class="line-removed">7720   emit_int8((unsigned char)0xDD);</span>
<span class="line-removed">7721   emit_int8((unsigned char)0xD8);</span>
7722 }
7723 
7724 void Assembler::ftst() {
<span class="line-modified">7725   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7726   emit_int8((unsigned char)0xE4);</span>
7727 }
7728 
7729 void Assembler::fucomi(int i) {
7730   // make sure the instruction is supported (introduced for P6, together with cmov)
7731   guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;);
7732   emit_farith(0xDB, 0xE8, i);
7733 }
7734 
7735 void Assembler::fucomip(int i) {
7736   // make sure the instruction is supported (introduced for P6, together with cmov)
7737   guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;);
7738   emit_farith(0xDF, 0xE8, i);
7739 }
7740 
7741 void Assembler::fwait() {
7742   emit_int8((unsigned char)0x9B);
7743 }
7744 
7745 void Assembler::fxch(int i) {
7746   emit_farith(0xD9, 0xC8, i);
7747 }
7748 
7749 void Assembler::fyl2x() {
<span class="line-modified">7750   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7751   emit_int8((unsigned char)0xF1);</span>
7752 }
7753 
7754 void Assembler::frndint() {
<span class="line-modified">7755   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7756   emit_int8((unsigned char)0xFC);</span>
7757 }
7758 
7759 void Assembler::f2xm1() {
<span class="line-modified">7760   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7761   emit_int8((unsigned char)0xF0);</span>
7762 }
7763 
7764 void Assembler::fldl2e() {
<span class="line-modified">7765   emit_int8((unsigned char)0xD9);</span>
<span class="line-removed">7766   emit_int8((unsigned char)0xEA);</span>
7767 }
7768 #endif // !_LP64
7769 
7770 // SSE SIMD prefix byte values corresponding to VexSimdPrefix encoding.
7771 static int simd_pre[4] = { 0, 0x66, 0xF3, 0xF2 };
7772 // SSE opcode second byte values (first is 0x0F) corresponding to VexOpcode encoding.
7773 static int simd_opc[4] = { 0,    0, 0x38, 0x3A };
7774 
7775 // Generate SSE legacy REX prefix and SIMD opcode based on VEX encoding.
7776 void Assembler::rex_prefix(Address adr, XMMRegister xreg, VexSimdPrefix pre, VexOpcode opc, bool rex_w) {
7777   if (pre &gt; 0) {
7778     emit_int8(simd_pre[pre]);
7779   }
7780   if (rex_w) {
7781     prefixq(adr, xreg);
7782   } else {
7783     prefix(adr, xreg);
7784   }
7785   if (opc &gt; 0) {
7786     emit_int8(0x0F);
</pre>
<hr />
<pre>
7794 int Assembler::rex_prefix_and_encode(int dst_enc, int src_enc, VexSimdPrefix pre, VexOpcode opc, bool rex_w) {
7795   if (pre &gt; 0) {
7796     emit_int8(simd_pre[pre]);
7797   }
7798   int encode = (rex_w) ? prefixq_and_encode(dst_enc, src_enc) : prefix_and_encode(dst_enc, src_enc);
7799   if (opc &gt; 0) {
7800     emit_int8(0x0F);
7801     int opc2 = simd_opc[opc];
7802     if (opc2 &gt; 0) {
7803       emit_int8(opc2);
7804     }
7805   }
7806   return encode;
7807 }
7808 
7809 
7810 void Assembler::vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc) {
7811   int vector_len = _attributes-&gt;get_vector_len();
7812   bool vex_w = _attributes-&gt;is_rex_vex_w();
7813   if (vex_b || vex_x || vex_w || (opc == VEX_OPCODE_0F_38) || (opc == VEX_OPCODE_0F_3A)) {
<span class="line-removed">7814     prefix(VEX_3bytes);</span>
<span class="line-removed">7815 </span>
7816     int byte1 = (vex_r ? VEX_R : 0) | (vex_x ? VEX_X : 0) | (vex_b ? VEX_B : 0);
7817     byte1 = (~byte1) &amp; 0xE0;
7818     byte1 |= opc;
<span class="line-removed">7819     emit_int8(byte1);</span>
7820 
7821     int byte2 = ((~nds_enc) &amp; 0xf) &lt;&lt; 3;
7822     byte2 |= (vex_w ? VEX_W : 0) | ((vector_len &gt; 0) ? 4 : 0) | pre;
<span class="line-removed">7823     emit_int8(byte2);</span>
<span class="line-removed">7824   } else {</span>
<span class="line-removed">7825     prefix(VEX_2bytes);</span>
7826 


7827     int byte1 = vex_r ? VEX_R : 0;
7828     byte1 = (~byte1) &amp; 0x80;
7829     byte1 |= ((~nds_enc) &amp; 0xf) &lt;&lt; 3;
7830     byte1 |= ((vector_len &gt; 0 ) ? 4 : 0) | pre;
<span class="line-modified">7831     emit_int8(byte1);</span>
7832   }
7833 }
7834 
7835 // This is a 4 byte encoding
7836 void Assembler::evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v, int nds_enc, VexSimdPrefix pre, VexOpcode opc){
7837   // EVEX 0x62 prefix
<span class="line-modified">7838   prefix(EVEX_4bytes);</span>

7839   bool vex_w = _attributes-&gt;is_rex_vex_w();
7840   int evex_encoding = (vex_w ? VEX_W : 0);
7841   // EVEX.b is not currently used for broadcast of single element or data rounding modes
7842   _attributes-&gt;set_evex_encoding(evex_encoding);
7843 
7844   // P0: byte 2, initialized to RXBR`00mm
7845   // instead of not&#39;d
7846   int byte2 = (vex_r ? VEX_R : 0) | (vex_x ? VEX_X : 0) | (vex_b ? VEX_B : 0) | (evex_r ? EVEX_Rb : 0);
7847   byte2 = (~byte2) &amp; 0xF0;
7848   // confine opc opcode extensions in mm bits to lower two bits
7849   // of form {0F, 0F_38, 0F_3A}
7850   byte2 |= opc;
<span class="line-removed">7851   emit_int8(byte2);</span>
7852 
7853   // P1: byte 3 as Wvvvv1pp
7854   int byte3 = ((~nds_enc) &amp; 0xf) &lt;&lt; 3;
7855   // p[10] is always 1
7856   byte3 |= EVEX_F;
7857   byte3 |= (vex_w &amp; 1) &lt;&lt; 7;
7858   // confine pre opcode extensions in pp bits to lower two bits
7859   // of form {66, F3, F2}
7860   byte3 |= pre;
<span class="line-removed">7861   emit_int8(byte3);</span>
7862 
7863   // P2: byte 4 as zL&#39;Lbv&#39;aaa
7864   // kregs are implemented in the low 3 bits as aaa
7865   int byte4 = (_attributes-&gt;is_no_reg_mask()) ?
7866               0 :
7867               _attributes-&gt;get_embedded_opmask_register_specifier();
7868   // EVEX.v` for extending EVEX.vvvv or VIDX
7869   byte4 |= (evex_v ? 0: EVEX_V);
7870   // third EXEC.b for broadcast actions
7871   byte4 |= (_attributes-&gt;is_extended_context() ? EVEX_Rb : 0);
7872   // fourth EVEX.L&#39;L for vector length : 0 is 128, 1 is 256, 2 is 512, currently we do not support 1024
7873   byte4 |= ((_attributes-&gt;get_vector_len())&amp; 0x3) &lt;&lt; 5;
7874   // last is EVEX.z for zero/merge actions
7875   if (_attributes-&gt;is_no_reg_mask() == false) {
7876     byte4 |= (_attributes-&gt;is_clear_context() ? EVEX_Z : 0);
7877   }
<span class="line-modified">7878   emit_int8(byte4);</span>

7879 }
7880 
7881 void Assembler::vex_prefix(Address adr, int nds_enc, int xreg_enc, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) {
<span class="line-modified">7882   bool vex_r = ((xreg_enc &amp; 8) == 8) ? 1 : 0;</span>
7883   bool vex_b = adr.base_needs_rex();
7884   bool vex_x;
7885   if (adr.isxmmindex()) {
7886     vex_x = adr.xmmindex_needs_rex();
7887   } else {
7888     vex_x = adr.index_needs_rex();
7889   }
7890   set_attributes(attributes);
7891   attributes-&gt;set_current_assembler(this);
7892 
7893   // For EVEX instruction (which is not marked as pure EVEX instruction) check and see if this instruction
7894   // is allowed in legacy mode and has resources which will fit in it.
7895   // Pure EVEX instructions will have is_evex_instruction set in their definition.
7896   if (!attributes-&gt;is_legacy_mode()) {
<span class="line-modified">7897     if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_evex_instruction() &amp;&amp; !_is_managed) {</span>
7898       if ((attributes-&gt;get_vector_len() != AVX_512bit) &amp;&amp; (nds_enc &lt; 16) &amp;&amp; (xreg_enc &lt; 16)) {
7899           attributes-&gt;set_is_legacy_mode();
7900       }
7901     }
7902   }
7903 
7904   if (UseAVX &gt; 2) {
7905     assert(((!attributes-&gt;uses_vl()) ||
7906             (attributes-&gt;get_vector_len() == AVX_512bit) ||
7907             (!_legacy_mode_vl) ||
7908             (attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7909     assert(((nds_enc &lt; 16 &amp;&amp; xreg_enc &lt; 16) || (!attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7910   }
7911 
<span class="line-modified">7912   _is_managed = false;</span>
7913   if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_legacy_mode())
7914   {
7915     bool evex_r = (xreg_enc &gt;= 16);
7916     bool evex_v;
7917     // EVEX.V&#39; is set to true when VSIB is used as we may need to use higher order XMM registers (16-31)
7918     if (adr.isxmmindex())  {
7919       evex_v = ((adr._xmmindex-&gt;encoding() &gt; 15) ? true : false);
7920     } else {
7921       evex_v = (nds_enc &gt;= 16);
7922     }
7923     attributes-&gt;set_is_evex_instruction();
7924     evex_prefix(vex_r, vex_b, vex_x, evex_r, evex_v, nds_enc, pre, opc);
7925   } else {
7926     if (UseAVX &gt; 2 &amp;&amp; attributes-&gt;is_rex_vex_w_reverted()) {
7927       attributes-&gt;set_rex_vex_w(false);
7928     }
7929     vex_prefix(vex_r, vex_b, vex_x, nds_enc, pre, opc);
7930   }
7931 }
7932 
7933 int Assembler::vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) {
<span class="line-modified">7934   bool vex_r = ((dst_enc &amp; 8) == 8) ? 1 : 0;</span>
<span class="line-modified">7935   bool vex_b = ((src_enc &amp; 8) == 8) ? 1 : 0;</span>
7936   bool vex_x = false;
7937   set_attributes(attributes);
7938   attributes-&gt;set_current_assembler(this);
7939 
7940   // For EVEX instruction (which is not marked as pure EVEX instruction) check and see if this instruction
7941   // is allowed in legacy mode and has resources which will fit in it.
7942   // Pure EVEX instructions will have is_evex_instruction set in their definition.
7943   if (!attributes-&gt;is_legacy_mode()) {
<span class="line-modified">7944     if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_evex_instruction() &amp;&amp; !_is_managed) {</span>
7945       if ((!attributes-&gt;uses_vl() || (attributes-&gt;get_vector_len() != AVX_512bit)) &amp;&amp;
7946           (dst_enc &lt; 16) &amp;&amp; (nds_enc &lt; 16) &amp;&amp; (src_enc &lt; 16)) {
7947           attributes-&gt;set_is_legacy_mode();
7948       }
7949     }
7950   }
7951 
7952   if (UseAVX &gt; 2) {
7953     // All the scalar fp instructions (with uses_vl as false) can have legacy_mode as false
7954     // Instruction with uses_vl true are vector instructions
7955     // All the vector instructions with AVX_512bit length can have legacy_mode as false
7956     // All the vector instructions with &lt; AVX_512bit length can have legacy_mode as false if AVX512vl() is supported
7957     // Rest all should have legacy_mode set as true
7958     assert(((!attributes-&gt;uses_vl()) ||
7959             (attributes-&gt;get_vector_len() == AVX_512bit) ||
7960             (!_legacy_mode_vl) ||
7961             (attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7962     // Instruction with legacy_mode true should have dst, nds and src &lt; 15
7963     assert(((dst_enc &lt; 16 &amp;&amp; nds_enc &lt; 16 &amp;&amp; src_enc &lt; 16) || (!attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7964   }
7965 
<span class="line-modified">7966   _is_managed = false;</span>
7967   if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_legacy_mode())
7968   {
7969     bool evex_r = (dst_enc &gt;= 16);
7970     bool evex_v = (nds_enc &gt;= 16);
7971     // can use vex_x as bank extender on rm encoding
7972     vex_x = (src_enc &gt;= 16);
7973     attributes-&gt;set_is_evex_instruction();
7974     evex_prefix(vex_r, vex_b, vex_x, evex_r, evex_v, nds_enc, pre, opc);
7975   } else {
7976     if (UseAVX &gt; 2 &amp;&amp; attributes-&gt;is_rex_vex_w_reverted()) {
7977       attributes-&gt;set_rex_vex_w(false);
7978     }
7979     vex_prefix(vex_r, vex_b, vex_x, nds_enc, pre, opc);
7980   }
7981 
7982   // return modrm byte components for operands
7983   return (((dst_enc &amp; 7) &lt;&lt; 3) | (src_enc &amp; 7));
7984 }
7985 
7986 
</pre>
<hr />
<pre>
7996   }
7997 }
7998 
7999 int Assembler::simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
8000                                       VexOpcode opc, InstructionAttr *attributes) {
8001   int dst_enc = dst-&gt;encoding();
8002   int src_enc = src-&gt;encoding();
8003   if (UseAVX &gt; 0) {
8004     int nds_enc = nds-&gt;is_valid() ? nds-&gt;encoding() : 0;
8005     return vex_prefix_and_encode(dst_enc, nds_enc, src_enc, pre, opc, attributes);
8006   } else {
8007     assert((nds == dst) || (nds == src) || (nds == xnoreg), &quot;wrong sse encoding&quot;);
8008     return rex_prefix_and_encode(dst_enc, src_enc, pre, opc, attributes-&gt;is_rex_vex_w());
8009   }
8010 }
8011 
8012 void Assembler::vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
8013   assert(VM_Version::supports_avx(), &quot;&quot;);
8014   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8015   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8016   emit_int8(0x5F);</span>
<span class="line-removed">8017   emit_int8((unsigned char)(0xC0 | encode));</span>
8018 }
8019 
8020 void Assembler::vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
8021   assert(VM_Version::supports_avx(), &quot;&quot;);
8022   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8023   attributes.set_rex_vex_w_reverted();
8024   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8025   emit_int8(0x5F);</span>
<span class="line-removed">8026   emit_int8((unsigned char)(0xC0 | encode));</span>
8027 }
8028 
8029 void Assembler::vminss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
8030   assert(VM_Version::supports_avx(), &quot;&quot;);
8031   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8032   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8033   emit_int8(0x5D);</span>
<span class="line-removed">8034   emit_int8((unsigned char)(0xC0 | encode));</span>
8035 }
8036 
8037 void Assembler::vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
8038   assert(VM_Version::supports_avx(), &quot;&quot;);
8039   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8040   attributes.set_rex_vex_w_reverted();
8041   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8042   emit_int8(0x5D);</span>
<span class="line-removed">8043   emit_int8((unsigned char)(0xC0 | encode));</span>
8044 }
8045 
8046 void Assembler::cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
8047   assert(VM_Version::supports_avx(), &quot;&quot;);
8048   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
8049   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
8050   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8051   emit_int8((unsigned char)0xC2);</span>
<span class="line-removed">8052   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">8053   emit_int8((unsigned char)(0xF &amp; cop));</span>
8054 }
8055 
8056 void Assembler::blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
8057   assert(VM_Version::supports_avx(), &quot;&quot;);
8058   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
8059   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
8060   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-removed">8061   emit_int8((unsigned char)0x4B);</span>
<span class="line-removed">8062   emit_int8((unsigned char)(0xC0 | encode));</span>
8063   int src2_enc = src2-&gt;encoding();
<span class="line-modified">8064   emit_int8((unsigned char)(0xF0 &amp; src2_enc&lt;&lt;4));</span>
8065 }
8066 
8067 void Assembler::cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
8068   assert(VM_Version::supports_avx(), &quot;&quot;);
8069   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
8070   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
8071   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8072   emit_int8((unsigned char)0xC2);</span>
<span class="line-removed">8073   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">8074   emit_int8((unsigned char)(0xF &amp; cop));</span>
8075 }
8076 
8077 void Assembler::blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
8078   assert(VM_Version::supports_avx(), &quot;&quot;);
8079   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
8080   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
8081   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-removed">8082   emit_int8((unsigned char)0x4A);</span>
<span class="line-removed">8083   emit_int8((unsigned char)(0xC0 | encode));</span>
8084   int src2_enc = src2-&gt;encoding();
<span class="line-modified">8085   emit_int8((unsigned char)(0xF0 &amp; src2_enc&lt;&lt;4));</span>
8086 }
8087 
8088 void Assembler::vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len) {
8089   assert(VM_Version::supports_avx2(), &quot;&quot;);
8090   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
8091   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">8092   emit_int8((unsigned char)0x02);</span>
<span class="line-removed">8093   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">8094   emit_int8((unsigned char)imm8);</span>
8095 }
8096 
8097 void Assembler::shlxl(Register dst, Register src1, Register src2) {
8098   assert(VM_Version::supports_bmi2(), &quot;&quot;);
8099   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
8100   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src2-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8101   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">8102   emit_int8((unsigned char)(0xC0 | encode));</span>
8103 }
8104 
8105 void Assembler::shlxq(Register dst, Register src1, Register src2) {
8106   assert(VM_Version::supports_bmi2(), &quot;&quot;);
8107   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
8108   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src2-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8109   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">8110   emit_int8((unsigned char)(0xC0 | encode));</span>
8111 }
8112 
8113 #ifndef _LP64
8114 
8115 void Assembler::incl(Register dst) {
8116   // Don&#39;t use it directly. Use MacroAssembler::incrementl() instead.
8117   emit_int8(0x40 | dst-&gt;encoding());
8118 }
8119 
8120 void Assembler::lea(Register dst, Address src) {
8121   leal(dst, src);
8122 }
8123 
8124 void Assembler::mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec) {
8125   InstructionMark im(this);
8126   emit_int8((unsigned char)0xC7);
8127   emit_operand(rax, dst);
8128   emit_data((int)imm32, rspec, 0);
8129 }
8130 
8131 void Assembler::mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec) {
8132   InstructionMark im(this);
8133   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">8134   emit_int8((unsigned char)(0xB8 | encode));</span>
8135   emit_data((int)imm32, rspec, 0);
8136 }
8137 
8138 void Assembler::popa() { // 32bit
8139   emit_int8(0x61);
8140 }
8141 
8142 void Assembler::push_literal32(int32_t imm32, RelocationHolder const&amp; rspec) {
8143   InstructionMark im(this);
8144   emit_int8(0x68);
8145   emit_data(imm32, rspec, 0);
8146 }
8147 
8148 void Assembler::pusha() { // 32bit
8149   emit_int8(0x60);
8150 }
8151 
8152 void Assembler::set_byte_if_not_zero(Register dst) {
<span class="line-modified">8153   emit_int8(0x0F);</span>
<span class="line-removed">8154   emit_int8((unsigned char)0x95);</span>
<span class="line-removed">8155   emit_int8((unsigned char)(0xE0 | dst-&gt;encoding()));</span>
8156 }
8157 
8158 #else // LP64
8159 
8160 void Assembler::set_byte_if_not_zero(Register dst) {
8161   int enc = prefix_and_encode(dst-&gt;encoding(), true);
<span class="line-modified">8162   emit_int8(0x0F);</span>
<span class="line-removed">8163   emit_int8((unsigned char)0x95);</span>
<span class="line-removed">8164   emit_int8((unsigned char)(0xE0 | enc));</span>
8165 }
8166 
8167 // 64bit only pieces of the assembler
8168 // This should only be used by 64bit instructions that can use rip-relative
8169 // it cannot be used by instructions that want an immediate value.
8170 
8171 bool Assembler::reachable(AddressLiteral adr) {
8172   int64_t disp;


8173   // None will force a 64bit literal to the code stream. Likely a placeholder
8174   // for something that will be patched later and we need to certain it will
8175   // always be reachable.
<span class="line-modified">8176   if (adr.reloc() == relocInfo::none) {</span>
8177     return false;
8178   }
<span class="line-modified">8179   if (adr.reloc() == relocInfo::internal_word_type) {</span>
8180     // This should be rip relative and easily reachable.
8181     return true;
8182   }
<span class="line-modified">8183   if (adr.reloc() == relocInfo::virtual_call_type ||</span>
<span class="line-modified">8184       adr.reloc() == relocInfo::opt_virtual_call_type ||</span>
<span class="line-modified">8185       adr.reloc() == relocInfo::static_call_type ||</span>
<span class="line-modified">8186       adr.reloc() == relocInfo::static_stub_type ) {</span>
8187     // This should be rip relative within the code cache and easily
8188     // reachable until we get huge code caches. (At which point
8189     // ic code is going to have issues).
8190     return true;
8191   }
<span class="line-modified">8192   if (adr.reloc() != relocInfo::external_word_type &amp;&amp;</span>
<span class="line-modified">8193       adr.reloc() != relocInfo::poll_return_type &amp;&amp;  // these are really external_word but need special</span>
<span class="line-modified">8194       adr.reloc() != relocInfo::poll_type &amp;&amp;         // relocs to identify them</span>
<span class="line-modified">8195       adr.reloc() != relocInfo::runtime_call_type ) {</span>
8196     return false;
8197   }
8198 
8199   // Stress the correction code
8200   if (ForceUnreachable) {
8201     // Must be runtimecall reloc, see if it is in the codecache
8202     // Flipping stuff in the codecache to be unreachable causes issues
8203     // with things like inline caches where the additional instructions
8204     // are not handled.
8205     if (CodeCache::find_blob(adr._target) == NULL) {
8206       return false;
8207     }
8208   }
8209   // For external_word_type/runtime_call_type if it is reachable from where we
8210   // are now (possibly a temp buffer) and where we might end up
8211   // anywhere in the codeCache then we are always reachable.
8212   // This would have to change if we ever save/restore shared code
8213   // to be more pessimistic.
8214   disp = (int64_t)adr._target - ((int64_t)CodeCache::low_bound() + sizeof(int));
8215   if (!is_simm32(disp)) return false;
</pre>
<hr />
<pre>
8251   } else {
8252     emit_data64(data, Relocation::spec_simple(rtype), format);
8253   }
8254 }
8255 
8256 void Assembler::emit_data64(jlong data,
8257                             RelocationHolder const&amp; rspec,
8258                             int format) {
8259   assert(imm_operand == 0, &quot;default format must be immediate in this file&quot;);
8260   assert(imm_operand == format, &quot;must be immediate&quot;);
8261   assert(inst_mark() != NULL, &quot;must be inside InstructionMark&quot;);
8262   // Do not use AbstractAssembler::relocate, which is not intended for
8263   // embedded words.  Instead, relocate to the enclosing instruction.
8264   code_section()-&gt;relocate(inst_mark(), rspec, format);
8265 #ifdef ASSERT
8266   check_relocation(rspec, format);
8267 #endif
8268   emit_int64(data);
8269 }
8270 
<span class="line-removed">8271 int Assembler::prefix_and_encode(int reg_enc, bool byteinst) {</span>
<span class="line-removed">8272   if (reg_enc &gt;= 8) {</span>
<span class="line-removed">8273     prefix(REX_B);</span>
<span class="line-removed">8274     reg_enc -= 8;</span>
<span class="line-removed">8275   } else if (byteinst &amp;&amp; reg_enc &gt;= 4) {</span>
<span class="line-removed">8276     prefix(REX);</span>
<span class="line-removed">8277   }</span>
<span class="line-removed">8278   return reg_enc;</span>
<span class="line-removed">8279 }</span>
<span class="line-removed">8280 </span>
<span class="line-removed">8281 int Assembler::prefixq_and_encode(int reg_enc) {</span>
<span class="line-removed">8282   if (reg_enc &lt; 8) {</span>
<span class="line-removed">8283     prefix(REX_W);</span>
<span class="line-removed">8284   } else {</span>
<span class="line-removed">8285     prefix(REX_WB);</span>
<span class="line-removed">8286     reg_enc -= 8;</span>
<span class="line-removed">8287   }</span>
<span class="line-removed">8288   return reg_enc;</span>
<span class="line-removed">8289 }</span>
<span class="line-removed">8290 </span>
<span class="line-removed">8291 int Assembler::prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte) {</span>
<span class="line-removed">8292   if (dst_enc &lt; 8) {</span>
<span class="line-removed">8293     if (src_enc &gt;= 8) {</span>
<span class="line-removed">8294       prefix(REX_B);</span>
<span class="line-removed">8295       src_enc -= 8;</span>
<span class="line-removed">8296     } else if ((src_is_byte &amp;&amp; src_enc &gt;= 4) || (dst_is_byte &amp;&amp; dst_enc &gt;= 4)) {</span>
<span class="line-removed">8297       prefix(REX);</span>
<span class="line-removed">8298     }</span>
<span class="line-removed">8299   } else {</span>
<span class="line-removed">8300     if (src_enc &lt; 8) {</span>
<span class="line-removed">8301       prefix(REX_R);</span>
<span class="line-removed">8302     } else {</span>
<span class="line-removed">8303       prefix(REX_RB);</span>
<span class="line-removed">8304       src_enc -= 8;</span>
<span class="line-removed">8305     }</span>
<span class="line-removed">8306     dst_enc -= 8;</span>
<span class="line-removed">8307   }</span>
<span class="line-removed">8308   return dst_enc &lt;&lt; 3 | src_enc;</span>
<span class="line-removed">8309 }</span>
<span class="line-removed">8310 </span>
<span class="line-removed">8311 int Assembler::prefixq_and_encode(int dst_enc, int src_enc) {</span>
<span class="line-removed">8312   if (dst_enc &lt; 8) {</span>
<span class="line-removed">8313     if (src_enc &lt; 8) {</span>
<span class="line-removed">8314       prefix(REX_W);</span>
<span class="line-removed">8315     } else {</span>
<span class="line-removed">8316       prefix(REX_WB);</span>
<span class="line-removed">8317       src_enc -= 8;</span>
<span class="line-removed">8318     }</span>
<span class="line-removed">8319   } else {</span>
<span class="line-removed">8320     if (src_enc &lt; 8) {</span>
<span class="line-removed">8321       prefix(REX_WR);</span>
<span class="line-removed">8322     } else {</span>
<span class="line-removed">8323       prefix(REX_WRB);</span>
<span class="line-removed">8324       src_enc -= 8;</span>
<span class="line-removed">8325     }</span>
<span class="line-removed">8326     dst_enc -= 8;</span>
<span class="line-removed">8327   }</span>
<span class="line-removed">8328   return dst_enc &lt;&lt; 3 | src_enc;</span>
<span class="line-removed">8329 }</span>
<span class="line-removed">8330 </span>
8331 void Assembler::prefix(Register reg) {
8332   if (reg-&gt;encoding() &gt;= 8) {
8333     prefix(REX_B);
8334   }
8335 }
8336 
8337 void Assembler::prefix(Register dst, Register src, Prefix p) {
8338   if (src-&gt;encoding() &gt;= 8) {
8339     p = (Prefix)(p | REX_B);
8340   }
8341   if (dst-&gt;encoding() &gt;= 8) {
<span class="line-modified">8342     p = (Prefix)( p | REX_R);</span>
8343   }
8344   if (p != Prefix_EMPTY) {
8345     // do not generate an empty prefix
8346     prefix(p);
8347   }
8348 }
8349 
8350 void Assembler::prefix(Register dst, Address adr, Prefix p) {
8351   if (adr.base_needs_rex()) {
8352     if (adr.index_needs_rex()) {
8353       assert(false, &quot;prefix(Register dst, Address adr, Prefix p) does not support handling of an X&quot;);
8354     } else {
8355       prefix(REX_B);
8356     }
8357   } else {
8358     if (adr.index_needs_rex()) {
8359       assert(false, &quot;prefix(Register dst, Address adr, Prefix p) does not support handling of an X&quot;);
8360     }
8361   }
8362   if (dst-&gt;encoding() &gt;= 8) {
</pre>
<hr />
<pre>
8365   if (p != Prefix_EMPTY) {
8366     // do not generate an empty prefix
8367     prefix(p);
8368   }
8369 }
8370 
8371 void Assembler::prefix(Address adr) {
8372   if (adr.base_needs_rex()) {
8373     if (adr.index_needs_rex()) {
8374       prefix(REX_XB);
8375     } else {
8376       prefix(REX_B);
8377     }
8378   } else {
8379     if (adr.index_needs_rex()) {
8380       prefix(REX_X);
8381     }
8382   }
8383 }
8384 
<span class="line-removed">8385 void Assembler::prefixq(Address adr) {</span>
<span class="line-removed">8386   if (adr.base_needs_rex()) {</span>
<span class="line-removed">8387     if (adr.index_needs_rex()) {</span>
<span class="line-removed">8388       prefix(REX_WXB);</span>
<span class="line-removed">8389     } else {</span>
<span class="line-removed">8390       prefix(REX_WB);</span>
<span class="line-removed">8391     }</span>
<span class="line-removed">8392   } else {</span>
<span class="line-removed">8393     if (adr.index_needs_rex()) {</span>
<span class="line-removed">8394       prefix(REX_WX);</span>
<span class="line-removed">8395     } else {</span>
<span class="line-removed">8396       prefix(REX_W);</span>
<span class="line-removed">8397     }</span>
<span class="line-removed">8398   }</span>
<span class="line-removed">8399 }</span>
<span class="line-removed">8400 </span>
<span class="line-removed">8401 </span>
8402 void Assembler::prefix(Address adr, Register reg, bool byteinst) {
8403   if (reg-&gt;encoding() &lt; 8) {
8404     if (adr.base_needs_rex()) {
8405       if (adr.index_needs_rex()) {
8406         prefix(REX_XB);
8407       } else {
8408         prefix(REX_B);
8409       }
8410     } else {
8411       if (adr.index_needs_rex()) {
8412         prefix(REX_X);
<span class="line-modified">8413       } else if (byteinst &amp;&amp; reg-&gt;encoding() &gt;= 4 ) {</span>
8414         prefix(REX);
8415       }
8416     }
8417   } else {
8418     if (adr.base_needs_rex()) {
8419       if (adr.index_needs_rex()) {
8420         prefix(REX_RXB);
8421       } else {
8422         prefix(REX_RB);
8423       }
8424     } else {
8425       if (adr.index_needs_rex()) {
8426         prefix(REX_RX);
8427       } else {
8428         prefix(REX_R);
8429       }
8430     }
8431   }
8432 }
8433 
<span class="line-modified">8434 void Assembler::prefixq(Address adr, Register src) {</span>
<span class="line-modified">8435   if (src-&gt;encoding() &lt; 8) {</span>
8436     if (adr.base_needs_rex()) {
8437       if (adr.index_needs_rex()) {
<span class="line-modified">8438         prefix(REX_WXB);</span>
8439       } else {
<span class="line-modified">8440         prefix(REX_WB);</span>
8441       }
8442     } else {
8443       if (adr.index_needs_rex()) {
<span class="line-modified">8444         prefix(REX_WX);</span>
<span class="line-removed">8445       } else {</span>
<span class="line-removed">8446         prefix(REX_W);</span>
8447       }
8448     }
8449   } else {
8450     if (adr.base_needs_rex()) {
8451       if (adr.index_needs_rex()) {
<span class="line-modified">8452         prefix(REX_WRXB);</span>
8453       } else {
<span class="line-modified">8454         prefix(REX_WRB);</span>
8455       }
8456     } else {
8457       if (adr.index_needs_rex()) {
<span class="line-modified">8458         prefix(REX_WRX);</span>
8459       } else {
<span class="line-modified">8460         prefix(REX_WR);</span>
8461       }
8462     }
8463   }
8464 }
8465 
<span class="line-modified">8466 void Assembler::prefix(Address adr, XMMRegister reg) {</span>
<span class="line-modified">8467   if (reg-&gt;encoding() &lt; 8) {</span>









































8468     if (adr.base_needs_rex()) {
8469       if (adr.index_needs_rex()) {
<span class="line-modified">8470         prefix(REX_XB);</span>
8471       } else {
<span class="line-modified">8472         prefix(REX_B);</span>
8473       }
8474     } else {
8475       if (adr.index_needs_rex()) {
<span class="line-modified">8476         prefix(REX_X);</span>


8477       }
8478     }
8479   } else {
8480     if (adr.base_needs_rex()) {
8481       if (adr.index_needs_rex()) {
<span class="line-modified">8482         prefix(REX_RXB);</span>
8483       } else {
<span class="line-modified">8484         prefix(REX_RB);</span>
8485       }
8486     } else {
8487       if (adr.index_needs_rex()) {
<span class="line-modified">8488         prefix(REX_RX);</span>
8489       } else {
<span class="line-modified">8490         prefix(REX_R);</span>
8491       }
8492     }
8493   }










8494 }
8495 
8496 void Assembler::prefixq(Address adr, XMMRegister src) {
8497   if (src-&gt;encoding() &lt; 8) {
8498     if (adr.base_needs_rex()) {
8499       if (adr.index_needs_rex()) {
8500         prefix(REX_WXB);
8501       } else {
8502         prefix(REX_WB);
8503       }
8504     } else {
8505       if (adr.index_needs_rex()) {
8506         prefix(REX_WX);
8507       } else {
8508         prefix(REX_W);
8509       }
8510     }
8511   } else {
8512     if (adr.base_needs_rex()) {
8513       if (adr.index_needs_rex()) {
8514         prefix(REX_WRXB);
8515       } else {
8516         prefix(REX_WRB);
8517       }
8518     } else {
8519       if (adr.index_needs_rex()) {
8520         prefix(REX_WRX);
8521       } else {
8522         prefix(REX_WR);
8523       }
8524     }
8525   }
8526 }
8527 






























8528 void Assembler::adcq(Register dst, int32_t imm32) {
8529   (void) prefixq_and_encode(dst-&gt;encoding());
8530   emit_arith(0x81, 0xD0, dst, imm32);
8531 }
8532 
8533 void Assembler::adcq(Register dst, Address src) {
8534   InstructionMark im(this);
<span class="line-modified">8535   prefixq(src, dst);</span>
<span class="line-removed">8536   emit_int8(0x13);</span>
8537   emit_operand(dst, src);
8538 }
8539 
8540 void Assembler::adcq(Register dst, Register src) {
8541   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8542   emit_arith(0x13, 0xC0, dst, src);
8543 }
8544 
8545 void Assembler::addq(Address dst, int32_t imm32) {
8546   InstructionMark im(this);
8547   prefixq(dst);
<span class="line-modified">8548   emit_arith_operand(0x81, rax, dst,imm32);</span>
8549 }
8550 
8551 void Assembler::addq(Address dst, Register src) {
8552   InstructionMark im(this);
<span class="line-modified">8553   prefixq(dst, src);</span>
<span class="line-removed">8554   emit_int8(0x01);</span>
8555   emit_operand(src, dst);
8556 }
8557 
8558 void Assembler::addq(Register dst, int32_t imm32) {
8559   (void) prefixq_and_encode(dst-&gt;encoding());
8560   emit_arith(0x81, 0xC0, dst, imm32);
8561 }
8562 
8563 void Assembler::addq(Register dst, Address src) {
8564   InstructionMark im(this);
<span class="line-modified">8565   prefixq(src, dst);</span>
<span class="line-removed">8566   emit_int8(0x03);</span>
8567   emit_operand(dst, src);
8568 }
8569 
8570 void Assembler::addq(Register dst, Register src) {
8571   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8572   emit_arith(0x03, 0xC0, dst, src);
8573 }
8574 
8575 void Assembler::adcxq(Register dst, Register src) {
8576   //assert(VM_Version::supports_adx(), &quot;adx instructions not supported&quot;);
<span class="line-modified">8577   emit_int8((unsigned char)0x66);</span>
8578   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8579   emit_int8(0x0F);</span>
<span class="line-modified">8580   emit_int8(0x38);</span>
<span class="line-modified">8581   emit_int8((unsigned char)0xF6);</span>
<span class="line-modified">8582   emit_int8((unsigned char)(0xC0 | encode));</span>
8583 }
8584 
8585 void Assembler::adoxq(Register dst, Register src) {
8586   //assert(VM_Version::supports_adx(), &quot;adx instructions not supported&quot;);
8587   emit_int8((unsigned char)0xF3);
8588   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8589   emit_int8(0x0F);</span>
<span class="line-modified">8590   emit_int8(0x38);</span>
<span class="line-modified">8591   emit_int8((unsigned char)0xF6);</span>
<span class="line-modified">8592   emit_int8((unsigned char)(0xC0 | encode));</span>
8593 }
8594 
8595 void Assembler::andq(Address dst, int32_t imm32) {
8596   InstructionMark im(this);
<span class="line-modified">8597   prefixq(dst);</span>
<span class="line-removed">8598   emit_int8((unsigned char)0x81);</span>
8599   emit_operand(rsp, dst, 4);
8600   emit_int32(imm32);
8601 }
8602 
8603 void Assembler::andq(Register dst, int32_t imm32) {
8604   (void) prefixq_and_encode(dst-&gt;encoding());
8605   emit_arith(0x81, 0xE0, dst, imm32);
8606 }
8607 
8608 void Assembler::andq(Register dst, Address src) {
8609   InstructionMark im(this);
<span class="line-modified">8610   prefixq(src, dst);</span>
<span class="line-removed">8611   emit_int8(0x23);</span>
8612   emit_operand(dst, src);
8613 }
8614 
8615 void Assembler::andq(Register dst, Register src) {
8616   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8617   emit_arith(0x23, 0xC0, dst, src);
8618 }
8619 
8620 void Assembler::andnq(Register dst, Register src1, Register src2) {
8621   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8622   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8623   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8624   emit_int8((unsigned char)0xF2);</span>
<span class="line-removed">8625   emit_int8((unsigned char)(0xC0 | encode));</span>
8626 }
8627 
8628 void Assembler::andnq(Register dst, Register src1, Address src2) {
8629   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8630   InstructionMark im(this);
8631   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8632   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8633   emit_int8((unsigned char)0xF2);
8634   emit_operand(dst, src2);
8635 }
8636 
8637 void Assembler::bsfq(Register dst, Register src) {
8638   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8639   emit_int8(0x0F);</span>
<span class="line-removed">8640   emit_int8((unsigned char)0xBC);</span>
<span class="line-removed">8641   emit_int8((unsigned char)(0xC0 | encode));</span>
8642 }
8643 
8644 void Assembler::bsrq(Register dst, Register src) {
8645   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8646   emit_int8(0x0F);</span>
<span class="line-removed">8647   emit_int8((unsigned char)0xBD);</span>
<span class="line-removed">8648   emit_int8((unsigned char)(0xC0 | encode));</span>
8649 }
8650 
8651 void Assembler::bswapq(Register reg) {
8652   int encode = prefixq_and_encode(reg-&gt;encoding());
<span class="line-modified">8653   emit_int8(0x0F);</span>
<span class="line-removed">8654   emit_int8((unsigned char)(0xC8 | encode));</span>
8655 }
8656 
8657 void Assembler::blsiq(Register dst, Register src) {
8658   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8659   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8660   int encode = vex_prefix_and_encode(rbx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8661   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">8662   emit_int8((unsigned char)(0xC0 | encode));</span>
8663 }
8664 
8665 void Assembler::blsiq(Register dst, Address src) {
8666   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8667   InstructionMark im(this);
8668   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8669   vex_prefix(src, dst-&gt;encoding(), rbx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8670   emit_int8((unsigned char)0xF3);
8671   emit_operand(rbx, src);
8672 }
8673 
8674 void Assembler::blsmskq(Register dst, Register src) {
8675   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8676   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8677   int encode = vex_prefix_and_encode(rdx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8678   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">8679   emit_int8((unsigned char)(0xC0 | encode));</span>
8680 }
8681 
8682 void Assembler::blsmskq(Register dst, Address src) {
8683   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8684   InstructionMark im(this);
8685   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8686   vex_prefix(src, dst-&gt;encoding(), rdx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8687   emit_int8((unsigned char)0xF3);
8688   emit_operand(rdx, src);
8689 }
8690 
8691 void Assembler::blsrq(Register dst, Register src) {
8692   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8693   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8694   int encode = vex_prefix_and_encode(rcx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8695   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">8696   emit_int8((unsigned char)(0xC0 | encode));</span>
8697 }
8698 
8699 void Assembler::blsrq(Register dst, Address src) {
8700   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8701   InstructionMark im(this);
8702   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8703   vex_prefix(src, dst-&gt;encoding(), rcx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8704   emit_int8((unsigned char)0xF3);
8705   emit_operand(rcx, src);
8706 }
8707 
8708 void Assembler::cdqq() {
<span class="line-modified">8709   prefix(REX_W);</span>
<span class="line-removed">8710   emit_int8((unsigned char)0x99);</span>
8711 }
8712 
8713 void Assembler::clflush(Address adr) {
8714   assert(VM_Version::supports_clflush(), &quot;should do&quot;);
8715   prefix(adr);
<span class="line-modified">8716   emit_int8(0x0F);</span>
<span class="line-removed">8717   emit_int8((unsigned char)0xAE);</span>
8718   emit_operand(rdi, adr);
8719 }
8720 
8721 void Assembler::clflushopt(Address adr) {
8722   assert(VM_Version::supports_clflushopt(), &quot;should do!&quot;);
8723   // adr should be base reg only with no index or offset
8724   assert(adr.index() == noreg, &quot;index should be noreg&quot;);
8725   assert(adr.scale() == Address::no_scale, &quot;scale should be no_scale&quot;);
8726   assert(adr.disp() == 0, &quot;displacement should be 0&quot;);
8727   // instruction prefix is 0x66
8728   emit_int8(0x66);
8729   prefix(adr);
<span class="line-modified">8730   // opcode family is 0x0f 0xAE</span>
<span class="line-modified">8731   emit_int8(0x0F);</span>
<span class="line-removed">8732   emit_int8((unsigned char)0xAE);</span>
8733   // extended opcode byte is 7 == rdi
8734   emit_operand(rdi, adr);
8735 }
8736 
8737 void Assembler::clwb(Address adr) {
8738   assert(VM_Version::supports_clwb(), &quot;should do!&quot;);
8739   // adr should be base reg only with no index or offset
8740   assert(adr.index() == noreg, &quot;index should be noreg&quot;);
8741   assert(adr.scale() == Address::no_scale, &quot;scale should be no_scale&quot;);
8742   assert(adr.disp() == 0, &quot;displacement should be 0&quot;);
8743   // instruction prefix is 0x66
8744   emit_int8(0x66);
8745   prefix(adr);
8746   // opcode family is 0x0f 0xAE
<span class="line-modified">8747   emit_int8(0x0F);</span>
<span class="line-removed">8748   emit_int8((unsigned char)0xAE);</span>
8749   // extended opcode byte is 6 == rsi
8750   emit_operand(rsi, adr);
8751 }
8752 
8753 void Assembler::cmovq(Condition cc, Register dst, Register src) {
8754   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8755   emit_int8(0x0F);</span>
<span class="line-removed">8756   emit_int8(0x40 | cc);</span>
<span class="line-removed">8757   emit_int8((unsigned char)(0xC0 | encode));</span>
8758 }
8759 
8760 void Assembler::cmovq(Condition cc, Register dst, Address src) {
8761   InstructionMark im(this);
<span class="line-modified">8762   prefixq(src, dst);</span>
<span class="line-removed">8763   emit_int8(0x0F);</span>
<span class="line-removed">8764   emit_int8(0x40 | cc);</span>
8765   emit_operand(dst, src);
8766 }
8767 
8768 void Assembler::cmpq(Address dst, int32_t imm32) {
8769   InstructionMark im(this);
<span class="line-modified">8770   prefixq(dst);</span>
<span class="line-removed">8771   emit_int8((unsigned char)0x81);</span>
8772   emit_operand(rdi, dst, 4);
8773   emit_int32(imm32);
8774 }
8775 
8776 void Assembler::cmpq(Register dst, int32_t imm32) {
8777   (void) prefixq_and_encode(dst-&gt;encoding());
8778   emit_arith(0x81, 0xF8, dst, imm32);
8779 }
8780 
8781 void Assembler::cmpq(Address dst, Register src) {
8782   InstructionMark im(this);
<span class="line-modified">8783   prefixq(dst, src);</span>
<span class="line-removed">8784   emit_int8(0x3B);</span>
8785   emit_operand(src, dst);
8786 }
8787 
8788 void Assembler::cmpq(Register dst, Register src) {
8789   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8790   emit_arith(0x3B, 0xC0, dst, src);
8791 }
8792 
<span class="line-modified">8793 void Assembler::cmpq(Register dst, Address  src) {</span>
8794   InstructionMark im(this);
<span class="line-modified">8795   prefixq(src, dst);</span>
<span class="line-removed">8796   emit_int8(0x3B);</span>
8797   emit_operand(dst, src);
8798 }
8799 
8800 void Assembler::cmpxchgq(Register reg, Address adr) {
8801   InstructionMark im(this);
<span class="line-modified">8802   prefixq(adr, reg);</span>
<span class="line-removed">8803   emit_int8(0x0F);</span>
<span class="line-removed">8804   emit_int8((unsigned char)0xB1);</span>
8805   emit_operand(reg, adr);
8806 }
8807 
8808 void Assembler::cvtsi2sdq(XMMRegister dst, Register src) {
8809   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8810   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8811   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8812   emit_int8(0x2A);</span>
<span class="line-removed">8813   emit_int8((unsigned char)(0xC0 | encode));</span>
8814 }
8815 
8816 void Assembler::cvtsi2sdq(XMMRegister dst, Address src) {
8817   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8818   InstructionMark im(this);
8819   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8820   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
8821   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
8822   emit_int8(0x2A);
8823   emit_operand(dst, src);
8824 }
8825 
8826 void Assembler::cvtsi2ssq(XMMRegister dst, Address src) {
8827   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
8828   InstructionMark im(this);
8829   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8830   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
8831   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
8832   emit_int8(0x2A);
8833   emit_operand(dst, src);
8834 }
8835 
8836 void Assembler::cvttsd2siq(Register dst, Address src) {
8837   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8838   // F2 REX.W 0F 2C /r
8839   // CVTTSD2SI r64, xmm1/m64
8840   InstructionMark im(this);
<span class="line-modified">8841   emit_int8((unsigned char)0xF2);</span>
<span class="line-removed">8842   prefix(REX_W);</span>
<span class="line-removed">8843   emit_int8(0x0F);</span>
<span class="line-removed">8844   emit_int8(0x2C);</span>
8845   emit_operand(dst, src);
8846 }
8847 
8848 void Assembler::cvttsd2siq(Register dst, XMMRegister src) {
8849   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8850   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8851   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8852   emit_int8(0x2C);</span>
<span class="line-removed">8853   emit_int8((unsigned char)(0xC0 | encode));</span>
8854 }
8855 
8856 void Assembler::cvttss2siq(Register dst, XMMRegister src) {
8857   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
8858   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8859   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8860   emit_int8(0x2C);</span>
<span class="line-removed">8861   emit_int8((unsigned char)(0xC0 | encode));</span>
8862 }
8863 
8864 void Assembler::decl(Register dst) {
8865   // Don&#39;t use it directly. Use MacroAssembler::decrementl() instead.
8866   // Use two-byte form (one-byte form is a REX prefix in 64-bit mode)
8867   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">8868   emit_int8((unsigned char)0xFF);</span>
<span class="line-removed">8869   emit_int8((unsigned char)(0xC8 | encode));</span>
8870 }
8871 
8872 void Assembler::decq(Register dst) {
8873   // Don&#39;t use it directly. Use MacroAssembler::decrementq() instead.
8874   // Use two-byte form (one-byte from is a REX prefix in 64-bit mode)
8875   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8876   emit_int8((unsigned char)0xFF);</span>
<span class="line-removed">8877   emit_int8(0xC8 | encode);</span>
8878 }
8879 
8880 void Assembler::decq(Address dst) {
8881   // Don&#39;t use it directly. Use MacroAssembler::decrementq() instead.
8882   InstructionMark im(this);
<span class="line-modified">8883   prefixq(dst);</span>
<span class="line-removed">8884   emit_int8((unsigned char)0xFF);</span>
8885   emit_operand(rcx, dst);
8886 }
8887 
8888 void Assembler::fxrstor(Address src) {
<span class="line-modified">8889   prefixq(src);</span>
<span class="line-removed">8890   emit_int8(0x0F);</span>
<span class="line-removed">8891   emit_int8((unsigned char)0xAE);</span>
8892   emit_operand(as_Register(1), src);
8893 }
8894 
8895 void Assembler::xrstor(Address src) {
<span class="line-modified">8896   prefixq(src);</span>
<span class="line-removed">8897   emit_int8(0x0F);</span>
<span class="line-removed">8898   emit_int8((unsigned char)0xAE);</span>
8899   emit_operand(as_Register(5), src);
8900 }
8901 
8902 void Assembler::fxsave(Address dst) {
<span class="line-modified">8903   prefixq(dst);</span>
<span class="line-removed">8904   emit_int8(0x0F);</span>
<span class="line-removed">8905   emit_int8((unsigned char)0xAE);</span>
8906   emit_operand(as_Register(0), dst);
8907 }
8908 
8909 void Assembler::xsave(Address dst) {
<span class="line-modified">8910   prefixq(dst);</span>
<span class="line-removed">8911   emit_int8(0x0F);</span>
<span class="line-removed">8912   emit_int8((unsigned char)0xAE);</span>
8913   emit_operand(as_Register(4), dst);
8914 }
8915 
8916 void Assembler::idivq(Register src) {
8917   int encode = prefixq_and_encode(src-&gt;encoding());
<span class="line-modified">8918   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">8919   emit_int8((unsigned char)(0xF8 | encode));</span>
8920 }
8921 
8922 void Assembler::imulq(Register dst, Register src) {
8923   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8924   emit_int8(0x0F);</span>
<span class="line-removed">8925   emit_int8((unsigned char)0xAF);</span>
<span class="line-removed">8926   emit_int8((unsigned char)(0xC0 | encode));</span>
8927 }
8928 
8929 void Assembler::imulq(Register dst, Register src, int value) {
8930   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8931   if (is8bit(value)) {
<span class="line-modified">8932     emit_int8(0x6B);</span>
<span class="line-removed">8933     emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">8934     emit_int8(value &amp; 0xFF);</span>
8935   } else {
<span class="line-modified">8936     emit_int8(0x69);</span>
<span class="line-removed">8937     emit_int8((unsigned char)(0xC0 | encode));</span>
8938     emit_int32(value);
8939   }
8940 }
8941 
8942 void Assembler::imulq(Register dst, Address src) {
8943   InstructionMark im(this);
<span class="line-modified">8944   prefixq(src, dst);</span>
<span class="line-removed">8945   emit_int8(0x0F);</span>
<span class="line-removed">8946   emit_int8((unsigned char) 0xAF);</span>
8947   emit_operand(dst, src);
8948 }
8949 
8950 void Assembler::incl(Register dst) {
8951   // Don&#39;t use it directly. Use MacroAssembler::incrementl() instead.
8952   // Use two-byte form (one-byte from is a REX prefix in 64-bit mode)
8953   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">8954   emit_int8((unsigned char)0xFF);</span>
<span class="line-removed">8955   emit_int8((unsigned char)(0xC0 | encode));</span>
8956 }
8957 
8958 void Assembler::incq(Register dst) {
8959   // Don&#39;t use it directly. Use MacroAssembler::incrementq() instead.
8960   // Use two-byte form (one-byte from is a REX prefix in 64-bit mode)
8961   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8962   emit_int8((unsigned char)0xFF);</span>
<span class="line-removed">8963   emit_int8((unsigned char)(0xC0 | encode));</span>
8964 }
8965 
8966 void Assembler::incq(Address dst) {
8967   // Don&#39;t use it directly. Use MacroAssembler::incrementq() instead.
8968   InstructionMark im(this);
<span class="line-modified">8969   prefixq(dst);</span>
<span class="line-removed">8970   emit_int8((unsigned char)0xFF);</span>
8971   emit_operand(rax, dst);
8972 }
8973 
8974 void Assembler::lea(Register dst, Address src) {
8975   leaq(dst, src);
8976 }
8977 
8978 void Assembler::leaq(Register dst, Address src) {
8979   InstructionMark im(this);
<span class="line-modified">8980   prefixq(src, dst);</span>
<span class="line-removed">8981   emit_int8((unsigned char)0x8D);</span>
8982   emit_operand(dst, src);
8983 }
8984 
8985 void Assembler::mov64(Register dst, int64_t imm64) {
8986   InstructionMark im(this);
8987   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8988   emit_int8((unsigned char)(0xB8 | encode));</span>
8989   emit_int64(imm64);
8990 }
8991 
8992 void Assembler::mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec) {
8993   InstructionMark im(this);
8994   int encode = prefixq_and_encode(dst-&gt;encoding());
8995   emit_int8(0xB8 | encode);
8996   emit_data64(imm64, rspec);
8997 }
8998 
8999 void Assembler::mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec) {
9000   InstructionMark im(this);
9001   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">9002   emit_int8((unsigned char)(0xB8 | encode));</span>
9003   emit_data((int)imm32, rspec, narrow_oop_operand);
9004 }
9005 
9006 void Assembler::mov_narrow_oop(Address dst, int32_t imm32,  RelocationHolder const&amp; rspec) {
9007   InstructionMark im(this);
9008   prefix(dst);
9009   emit_int8((unsigned char)0xC7);
9010   emit_operand(rax, dst, 4);
9011   emit_data((int)imm32, rspec, narrow_oop_operand);
9012 }
9013 
9014 void Assembler::cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec) {
9015   InstructionMark im(this);
9016   int encode = prefix_and_encode(src1-&gt;encoding());
<span class="line-modified">9017   emit_int8((unsigned char)0x81);</span>
<span class="line-removed">9018   emit_int8((unsigned char)(0xF8 | encode));</span>
9019   emit_data((int)imm32, rspec, narrow_oop_operand);
9020 }
9021 
9022 void Assembler::cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec) {
9023   InstructionMark im(this);
9024   prefix(src1);
9025   emit_int8((unsigned char)0x81);
9026   emit_operand(rax, src1, 4);
9027   emit_data((int)imm32, rspec, narrow_oop_operand);
9028 }
9029 
9030 void Assembler::lzcntq(Register dst, Register src) {
9031   assert(VM_Version::supports_lzcnt(), &quot;encoding is treated as BSR&quot;);
9032   emit_int8((unsigned char)0xF3);
9033   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9034   emit_int8(0x0F);</span>
<span class="line-removed">9035   emit_int8((unsigned char)0xBD);</span>
<span class="line-removed">9036   emit_int8((unsigned char)(0xC0 | encode));</span>
9037 }
9038 
9039 void Assembler::movdq(XMMRegister dst, Register src) {
9040   // table D-1 says MMX/SSE2
9041   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
9042   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
9043   int encode = simd_prefix_and_encode(dst, xnoreg, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">9044   emit_int8(0x6E);</span>
<span class="line-removed">9045   emit_int8((unsigned char)(0xC0 | encode));</span>
9046 }
9047 
9048 void Assembler::movdq(Register dst, XMMRegister src) {
9049   // table D-1 says MMX/SSE2
9050   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
9051   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
9052   // swap src/dst to get correct prefix
9053   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">9054   emit_int8(0x7E);</span>
<span class="line-modified">9055   emit_int8((unsigned char)(0xC0 | encode));</span>
9056 }
9057 
9058 void Assembler::movq(Register dst, Register src) {
9059   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9060   emit_int8((unsigned char)0x8B);</span>
<span class="line-modified">9061   emit_int8((unsigned char)(0xC0 | encode));</span>
9062 }
9063 
9064 void Assembler::movq(Register dst, Address src) {
9065   InstructionMark im(this);
<span class="line-modified">9066   prefixq(src, dst);</span>
<span class="line-removed">9067   emit_int8((unsigned char)0x8B);</span>
9068   emit_operand(dst, src);
9069 }
9070 
9071 void Assembler::movq(Address dst, Register src) {
9072   InstructionMark im(this);
<span class="line-modified">9073   prefixq(dst, src);</span>
<span class="line-removed">9074   emit_int8((unsigned char)0x89);</span>
9075   emit_operand(src, dst);
9076 }
9077 
9078 void Assembler::movsbq(Register dst, Address src) {
9079   InstructionMark im(this);
<span class="line-modified">9080   prefixq(src, dst);</span>
<span class="line-modified">9081   emit_int8(0x0F);</span>
<span class="line-modified">9082   emit_int8((unsigned char)0xBE);</span>
9083   emit_operand(dst, src);
9084 }
9085 
9086 void Assembler::movsbq(Register dst, Register src) {
9087   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9088   emit_int8(0x0F);</span>
<span class="line-removed">9089   emit_int8((unsigned char)0xBE);</span>
<span class="line-removed">9090   emit_int8((unsigned char)(0xC0 | encode));</span>
9091 }
9092 
9093 void Assembler::movslq(Register dst, int32_t imm32) {
9094   // dbx shows movslq(rcx, 3) as movq     $0x0000000049000000,(%rbx)
9095   // and movslq(r8, 3); as movl     $0x0000000048000000,(%rbx)
9096   // as a result we shouldn&#39;t use until tested at runtime...
9097   ShouldNotReachHere();
9098   InstructionMark im(this);
9099   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">9100   emit_int8((unsigned char)(0xC7 | encode));</span>
9101   emit_int32(imm32);
9102 }
9103 
9104 void Assembler::movslq(Address dst, int32_t imm32) {
9105   assert(is_simm32(imm32), &quot;lost bits&quot;);
9106   InstructionMark im(this);
<span class="line-modified">9107   prefixq(dst);</span>
<span class="line-removed">9108   emit_int8((unsigned char)0xC7);</span>
9109   emit_operand(rax, dst, 4);
9110   emit_int32(imm32);
9111 }
9112 
9113 void Assembler::movslq(Register dst, Address src) {
9114   InstructionMark im(this);
<span class="line-modified">9115   prefixq(src, dst);</span>
<span class="line-removed">9116   emit_int8(0x63);</span>
9117   emit_operand(dst, src);
9118 }
9119 
9120 void Assembler::movslq(Register dst, Register src) {
9121   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9122   emit_int8(0x63);</span>
<span class="line-removed">9123   emit_int8((unsigned char)(0xC0 | encode));</span>
9124 }
9125 
9126 void Assembler::movswq(Register dst, Address src) {
9127   InstructionMark im(this);
<span class="line-modified">9128   prefixq(src, dst);</span>
<span class="line-modified">9129   emit_int8(0x0F);</span>
<span class="line-modified">9130   emit_int8((unsigned char)0xBF);</span>
9131   emit_operand(dst, src);
9132 }
9133 
9134 void Assembler::movswq(Register dst, Register src) {
9135   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9136   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">9137   emit_int8((unsigned char)0xBF);</span>
<span class="line-removed">9138   emit_int8((unsigned char)(0xC0 | encode));</span>
9139 }
9140 
9141 void Assembler::movzbq(Register dst, Address src) {
9142   InstructionMark im(this);
<span class="line-modified">9143   prefixq(src, dst);</span>
<span class="line-modified">9144   emit_int8((unsigned char)0x0F);</span>
<span class="line-modified">9145   emit_int8((unsigned char)0xB6);</span>
9146   emit_operand(dst, src);
9147 }
9148 
9149 void Assembler::movzbq(Register dst, Register src) {
9150   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9151   emit_int8(0x0F);</span>
<span class="line-removed">9152   emit_int8((unsigned char)0xB6);</span>
<span class="line-removed">9153   emit_int8(0xC0 | encode);</span>
9154 }
9155 
9156 void Assembler::movzwq(Register dst, Address src) {
9157   InstructionMark im(this);
<span class="line-modified">9158   prefixq(src, dst);</span>
<span class="line-modified">9159   emit_int8((unsigned char)0x0F);</span>
<span class="line-modified">9160   emit_int8((unsigned char)0xB7);</span>
9161   emit_operand(dst, src);
9162 }
9163 
9164 void Assembler::movzwq(Register dst, Register src) {
9165   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9166   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">9167   emit_int8((unsigned char)0xB7);</span>
<span class="line-removed">9168   emit_int8((unsigned char)(0xC0 | encode));</span>
9169 }
9170 
9171 void Assembler::mulq(Address src) {
9172   InstructionMark im(this);
<span class="line-modified">9173   prefixq(src);</span>
<span class="line-removed">9174   emit_int8((unsigned char)0xF7);</span>
9175   emit_operand(rsp, src);
9176 }
9177 
9178 void Assembler::mulq(Register src) {
9179   int encode = prefixq_and_encode(src-&gt;encoding());
<span class="line-modified">9180   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">9181   emit_int8((unsigned char)(0xE0 | encode));</span>
9182 }
9183 
9184 void Assembler::mulxq(Register dst1, Register dst2, Register src) {
9185   assert(VM_Version::supports_bmi2(), &quot;bit manipulation instructions not supported&quot;);
9186   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
9187   int encode = vex_prefix_and_encode(dst1-&gt;encoding(), dst2-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">9188   emit_int8((unsigned char)0xF6);</span>
<span class="line-removed">9189   emit_int8((unsigned char)(0xC0 | encode));</span>
9190 }
9191 
9192 void Assembler::negq(Register dst) {
9193   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">9194   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">9195   emit_int8((unsigned char)(0xD8 | encode));</span>
9196 }
9197 
9198 void Assembler::notq(Register dst) {
9199   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">9200   emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">9201   emit_int8((unsigned char)(0xD0 | encode));</span>
9202 }
9203 
9204 void Assembler::btsq(Address dst, int imm8) {
9205   assert(isByte(imm8), &quot;not a byte&quot;);
9206   InstructionMark im(this);
<span class="line-modified">9207   prefixq(dst);</span>
<span class="line-modified">9208   emit_int8((unsigned char)0x0F);</span>
<span class="line-modified">9209   emit_int8((unsigned char)0xBA);</span>
9210   emit_operand(rbp /* 5 */, dst, 1);
9211   emit_int8(imm8);
9212 }
9213 
9214 void Assembler::btrq(Address dst, int imm8) {
9215   assert(isByte(imm8), &quot;not a byte&quot;);
9216   InstructionMark im(this);
<span class="line-modified">9217   prefixq(dst);</span>
<span class="line-modified">9218   emit_int8((unsigned char)0x0F);</span>
<span class="line-modified">9219   emit_int8((unsigned char)0xBA);</span>
9220   emit_operand(rsi /* 6 */, dst, 1);
9221   emit_int8(imm8);
9222 }
9223 
9224 void Assembler::orq(Address dst, int32_t imm32) {
9225   InstructionMark im(this);
<span class="line-modified">9226   prefixq(dst);</span>
<span class="line-removed">9227   emit_int8((unsigned char)0x81);</span>
9228   emit_operand(rcx, dst, 4);
9229   emit_int32(imm32);
9230 }
9231 
9232 void Assembler::orq(Register dst, int32_t imm32) {
9233   (void) prefixq_and_encode(dst-&gt;encoding());
9234   emit_arith(0x81, 0xC8, dst, imm32);
9235 }
9236 
9237 void Assembler::orq(Register dst, Address src) {
9238   InstructionMark im(this);
<span class="line-modified">9239   prefixq(src, dst);</span>
<span class="line-removed">9240   emit_int8(0x0B);</span>
9241   emit_operand(dst, src);
9242 }
9243 
9244 void Assembler::orq(Register dst, Register src) {
9245   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
9246   emit_arith(0x0B, 0xC0, dst, src);
9247 }
9248 


























































































9249 void Assembler::popa() { // 64bit




9250   movq(r15, Address(rsp, 0));
9251   movq(r14, Address(rsp, wordSize));
9252   movq(r13, Address(rsp, 2 * wordSize));
9253   movq(r12, Address(rsp, 3 * wordSize));
9254   movq(r11, Address(rsp, 4 * wordSize));
9255   movq(r10, Address(rsp, 5 * wordSize));
9256   movq(r9,  Address(rsp, 6 * wordSize));
9257   movq(r8,  Address(rsp, 7 * wordSize));
9258   movq(rdi, Address(rsp, 8 * wordSize));
9259   movq(rsi, Address(rsp, 9 * wordSize));
9260   movq(rbp, Address(rsp, 10 * wordSize));
9261   // skip rsp
9262   movq(rbx, Address(rsp, 12 * wordSize));
9263   movq(rdx, Address(rsp, 13 * wordSize));
9264   movq(rcx, Address(rsp, 14 * wordSize));
9265   movq(rax, Address(rsp, 15 * wordSize));
9266 
9267   addq(rsp, 16 * wordSize);
9268 }
9269 
<span class="line-modified">9270 void Assembler::popcntq(Register dst, Address src) {</span>
<span class="line-modified">9271   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);</span>
<span class="line-removed">9272   InstructionMark im(this);</span>
<span class="line-removed">9273   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">9274   prefixq(src, dst);</span>
<span class="line-removed">9275   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">9276   emit_int8((unsigned char)0xB8);</span>
<span class="line-removed">9277   emit_operand(dst, src);</span>
<span class="line-removed">9278 }</span>
<span class="line-removed">9279 </span>
<span class="line-removed">9280 void Assembler::popcntq(Register dst, Register src) {</span>
<span class="line-removed">9281   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);</span>
<span class="line-removed">9282   emit_int8((unsigned char)0xF3);</span>
<span class="line-removed">9283   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());</span>
<span class="line-removed">9284   emit_int8((unsigned char)0x0F);</span>
<span class="line-removed">9285   emit_int8((unsigned char)0xB8);</span>
<span class="line-removed">9286   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">9287 }</span>
<span class="line-removed">9288 </span>
<span class="line-removed">9289 void Assembler::popq(Address dst) {</span>
<span class="line-removed">9290   InstructionMark im(this);</span>
<span class="line-removed">9291   prefixq(dst);</span>
<span class="line-removed">9292   emit_int8((unsigned char)0x8F);</span>
<span class="line-removed">9293   emit_operand(rax, dst);</span>
9294 }
9295 
<span class="line-modified">9296 void Assembler::pusha() { // 64bit</span>
9297   // we have to store original rsp.  ABI says that 128 bytes
9298   // below rsp are local scratch.
9299   movq(Address(rsp, -5 * wordSize), rsp);
9300 
9301   subq(rsp, 16 * wordSize);
9302 
9303   movq(Address(rsp, 15 * wordSize), rax);
9304   movq(Address(rsp, 14 * wordSize), rcx);
9305   movq(Address(rsp, 13 * wordSize), rdx);
9306   movq(Address(rsp, 12 * wordSize), rbx);
9307   // skip rsp
9308   movq(Address(rsp, 10 * wordSize), rbp);
9309   movq(Address(rsp, 9 * wordSize), rsi);
9310   movq(Address(rsp, 8 * wordSize), rdi);
9311   movq(Address(rsp, 7 * wordSize), r8);
9312   movq(Address(rsp, 6 * wordSize), r9);
9313   movq(Address(rsp, 5 * wordSize), r10);
9314   movq(Address(rsp, 4 * wordSize), r11);
9315   movq(Address(rsp, 3 * wordSize), r12);
9316   movq(Address(rsp, 2 * wordSize), r13);
9317   movq(Address(rsp, wordSize), r14);
9318   movq(Address(rsp, 0), r15);
9319 }
9320 




9321 void Assembler::pushq(Address src) {
9322   InstructionMark im(this);
<span class="line-modified">9323   prefixq(src);</span>
<span class="line-removed">9324   emit_int8((unsigned char)0xFF);</span>
9325   emit_operand(rsi, src);
9326 }
9327 
9328 void Assembler::rclq(Register dst, int imm8) {
9329   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
9330   int encode = prefixq_and_encode(dst-&gt;encoding());
9331   if (imm8 == 1) {
<span class="line-modified">9332     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">9333     emit_int8((unsigned char)(0xD0 | encode));</span>
9334   } else {
<span class="line-modified">9335     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">9336     emit_int8((unsigned char)(0xD0 | encode));</span>
<span class="line-removed">9337     emit_int8(imm8);</span>
9338   }
9339 }
9340 
9341 void Assembler::rcrq(Register dst, int imm8) {
9342   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
9343   int encode = prefixq_and_encode(dst-&gt;encoding());
9344   if (imm8 == 1) {
<span class="line-modified">9345     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">9346     emit_int8((unsigned char)(0xD8 | encode));</span>
9347   } else {
<span class="line-modified">9348     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">9349     emit_int8((unsigned char)(0xD8 | encode));</span>
<span class="line-removed">9350     emit_int8(imm8);</span>
9351   }
9352 }
9353 
9354 void Assembler::rorq(Register dst, int imm8) {
9355   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
9356   int encode = prefixq_and_encode(dst-&gt;encoding());
9357   if (imm8 == 1) {
<span class="line-modified">9358     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">9359     emit_int8((unsigned char)(0xC8 | encode));</span>
9360   } else {
<span class="line-modified">9361     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">9362     emit_int8((unsigned char)(0xc8 | encode));</span>
<span class="line-removed">9363     emit_int8(imm8);</span>
9364   }
9365 }
9366 
9367 void Assembler::rorxq(Register dst, Register src, int imm8) {
9368   assert(VM_Version::supports_bmi2(), &quot;bit manipulation instructions not supported&quot;);
9369   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
9370   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">9371   emit_int8((unsigned char)0xF0);</span>
<span class="line-removed">9372   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">9373   emit_int8(imm8);</span>
9374 }
9375 
9376 void Assembler::rorxd(Register dst, Register src, int imm8) {
9377   assert(VM_Version::supports_bmi2(), &quot;bit manipulation instructions not supported&quot;);
9378   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
9379   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">9380   emit_int8((unsigned char)0xF0);</span>
<span class="line-removed">9381   emit_int8((unsigned char)(0xC0 | encode));</span>
<span class="line-removed">9382   emit_int8(imm8);</span>
9383 }
9384 
9385 void Assembler::sarq(Register dst, int imm8) {
9386   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
9387   int encode = prefixq_and_encode(dst-&gt;encoding());
9388   if (imm8 == 1) {
<span class="line-modified">9389     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">9390     emit_int8((unsigned char)(0xF8 | encode));</span>
9391   } else {
<span class="line-modified">9392     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">9393     emit_int8((unsigned char)(0xF8 | encode));</span>
<span class="line-removed">9394     emit_int8(imm8);</span>
9395   }
9396 }
9397 
9398 void Assembler::sarq(Register dst) {
9399   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">9400   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">9401   emit_int8((unsigned char)(0xF8 | encode));</span>
9402 }
9403 
9404 void Assembler::sbbq(Address dst, int32_t imm32) {
9405   InstructionMark im(this);
9406   prefixq(dst);
9407   emit_arith_operand(0x81, rbx, dst, imm32);
9408 }
9409 
9410 void Assembler::sbbq(Register dst, int32_t imm32) {
9411   (void) prefixq_and_encode(dst-&gt;encoding());
9412   emit_arith(0x81, 0xD8, dst, imm32);
9413 }
9414 
9415 void Assembler::sbbq(Register dst, Address src) {
9416   InstructionMark im(this);
<span class="line-modified">9417   prefixq(src, dst);</span>
<span class="line-removed">9418   emit_int8(0x1B);</span>
9419   emit_operand(dst, src);
9420 }
9421 
9422 void Assembler::sbbq(Register dst, Register src) {
9423   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
9424   emit_arith(0x1B, 0xC0, dst, src);
9425 }
9426 
9427 void Assembler::shlq(Register dst, int imm8) {
9428   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
9429   int encode = prefixq_and_encode(dst-&gt;encoding());
9430   if (imm8 == 1) {
<span class="line-modified">9431     emit_int8((unsigned char)0xD1);</span>
<span class="line-removed">9432     emit_int8((unsigned char)(0xE0 | encode));</span>
9433   } else {
<span class="line-modified">9434     emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">9435     emit_int8((unsigned char)(0xE0 | encode));</span>
<span class="line-removed">9436     emit_int8(imm8);</span>
9437   }
9438 }
9439 
9440 void Assembler::shlq(Register dst) {
9441   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">9442   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">9443   emit_int8((unsigned char)(0xE0 | encode));</span>
9444 }
9445 
9446 void Assembler::shrq(Register dst, int imm8) {
9447   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
9448   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">9449   emit_int8((unsigned char)0xC1);</span>
<span class="line-removed">9450   emit_int8((unsigned char)(0xE8 | encode));</span>
<span class="line-removed">9451   emit_int8(imm8);</span>
9452 }
9453 
9454 void Assembler::shrq(Register dst) {
9455   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">9456   emit_int8((unsigned char)0xD3);</span>
<span class="line-removed">9457   emit_int8(0xE8 | encode);</span>
9458 }
9459 
9460 void Assembler::subq(Address dst, int32_t imm32) {
9461   InstructionMark im(this);
9462   prefixq(dst);
9463   emit_arith_operand(0x81, rbp, dst, imm32);
9464 }
9465 
9466 void Assembler::subq(Address dst, Register src) {
9467   InstructionMark im(this);
<span class="line-modified">9468   prefixq(dst, src);</span>
<span class="line-removed">9469   emit_int8(0x29);</span>
9470   emit_operand(src, dst);
9471 }
9472 
9473 void Assembler::subq(Register dst, int32_t imm32) {
9474   (void) prefixq_and_encode(dst-&gt;encoding());
9475   emit_arith(0x81, 0xE8, dst, imm32);
9476 }
9477 
9478 // Force generation of a 4 byte immediate value even if it fits into 8bit
9479 void Assembler::subq_imm32(Register dst, int32_t imm32) {
9480   (void) prefixq_and_encode(dst-&gt;encoding());
9481   emit_arith_imm32(0x81, 0xE8, dst, imm32);
9482 }
9483 
9484 void Assembler::subq(Register dst, Address src) {
9485   InstructionMark im(this);
<span class="line-modified">9486   prefixq(src, dst);</span>
<span class="line-removed">9487   emit_int8(0x2B);</span>
9488   emit_operand(dst, src);
9489 }
9490 
9491 void Assembler::subq(Register dst, Register src) {
9492   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
9493   emit_arith(0x2B, 0xC0, dst, src);
9494 }
9495 
9496 void Assembler::testq(Register dst, int32_t imm32) {
9497   // not using emit_arith because test
9498   // doesn&#39;t support sign-extension of
9499   // 8bit operands
9500   int encode = dst-&gt;encoding();
9501   if (encode == 0) {
<span class="line-modified">9502     prefix(REX_W);</span>
<span class="line-removed">9503     emit_int8((unsigned char)0xA9);</span>
9504   } else {
9505     encode = prefixq_and_encode(encode);
<span class="line-modified">9506     emit_int8((unsigned char)0xF7);</span>
<span class="line-removed">9507     emit_int8((unsigned char)(0xC0 | encode));</span>
9508   }
9509   emit_int32(imm32);
9510 }
9511 
9512 void Assembler::testq(Register dst, Register src) {
9513   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
9514   emit_arith(0x85, 0xC0, dst, src);
9515 }
9516 
9517 void Assembler::testq(Register dst, Address src) {
9518   InstructionMark im(this);
<span class="line-modified">9519   prefixq(src, dst);</span>
<span class="line-removed">9520   emit_int8((unsigned char)0x85);</span>
9521   emit_operand(dst, src);
9522 }
9523 
9524 void Assembler::xaddq(Address dst, Register src) {
9525   InstructionMark im(this);
<span class="line-modified">9526   prefixq(dst, src);</span>
<span class="line-removed">9527   emit_int8(0x0F);</span>
<span class="line-removed">9528   emit_int8((unsigned char)0xC1);</span>
9529   emit_operand(src, dst);
9530 }
9531 
9532 void Assembler::xchgq(Register dst, Address src) {
9533   InstructionMark im(this);
<span class="line-modified">9534   prefixq(src, dst);</span>
<span class="line-removed">9535   emit_int8((unsigned char)0x87);</span>
9536   emit_operand(dst, src);
9537 }
9538 
9539 void Assembler::xchgq(Register dst, Register src) {
9540   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">9541   emit_int8((unsigned char)0x87);</span>
<span class="line-removed">9542   emit_int8((unsigned char)(0xc0 | encode));</span>
9543 }
9544 
9545 void Assembler::xorq(Register dst, Register src) {
9546   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
9547   emit_arith(0x33, 0xC0, dst, src);
9548 }
9549 
9550 void Assembler::xorq(Register dst, Address src) {
9551   InstructionMark im(this);
<span class="line-modified">9552   prefixq(src, dst);</span>
<span class="line-removed">9553   emit_int8(0x33);</span>
9554   emit_operand(dst, src);
9555 }
9556 
9557 #endif // !LP64
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
</pre>
<hr />
<pre>
 231       code_section()-&gt;relocate(inst_mark(), rspec, disp32_operand);
 232     else
 233       code_section()-&gt;relocate(inst_mark(), rspec, format);
 234   }
 235   emit_int32(data);
 236 }
 237 
 238 static int encode(Register r) {
 239   int enc = r-&gt;encoding();
 240   if (enc &gt;= 8) {
 241     enc -= 8;
 242   }
 243   return enc;
 244 }
 245 
 246 void Assembler::emit_arith_b(int op1, int op2, Register dst, int imm8) {
 247   assert(dst-&gt;has_byte_register(), &quot;must have byte register&quot;);
 248   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
 249   assert(isByte(imm8), &quot;not a byte&quot;);
 250   assert((op1 &amp; 0x01) == 0, &quot;should be 8bit operation&quot;);
<span class="line-modified"> 251   emit_int24(op1, (op2 | encode(dst)), imm8);</span>


 252 }
 253 
 254 
 255 void Assembler::emit_arith(int op1, int op2, Register dst, int32_t imm32) {
 256   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
 257   assert((op1 &amp; 0x01) == 1, &quot;should be 32bit operation&quot;);
 258   assert((op1 &amp; 0x02) == 0, &quot;sign-extension bit should not be set&quot;);
 259   if (is8bit(imm32)) {
<span class="line-modified"> 260     emit_int24(op1 | 0x02,        // set sign bit</span>
<span class="line-modified"> 261                op2 | encode(dst),</span>
<span class="line-modified"> 262                imm32 &amp; 0xFF);</span>
 263   } else {
<span class="line-modified"> 264     emit_int16(op1, (op2 | encode(dst)));</span>

 265     emit_int32(imm32);
 266   }
 267 }
 268 
 269 // Force generation of a 4 byte immediate value even if it fits into 8bit
 270 void Assembler::emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32) {
 271   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
 272   assert((op1 &amp; 0x01) == 1, &quot;should be 32bit operation&quot;);
 273   assert((op1 &amp; 0x02) == 0, &quot;sign-extension bit should not be set&quot;);
<span class="line-modified"> 274   emit_int16(op1, (op2 | encode(dst)));</span>

 275   emit_int32(imm32);
 276 }
 277 
 278 // immediate-to-memory forms
 279 void Assembler::emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32) {
 280   assert((op1 &amp; 0x01) == 1, &quot;should be 32bit operation&quot;);
 281   assert((op1 &amp; 0x02) == 0, &quot;sign-extension bit should not be set&quot;);
 282   if (is8bit(imm32)) {
 283     emit_int8(op1 | 0x02); // set sign bit
 284     emit_operand(rm, adr, 1);
 285     emit_int8(imm32 &amp; 0xFF);
 286   } else {
 287     emit_int8(op1);
 288     emit_operand(rm, adr, 4);
 289     emit_int32(imm32);
 290   }
 291 }
 292 
 293 
 294 void Assembler::emit_arith(int op1, int op2, Register dst, Register src) {
 295   assert(isByte(op1) &amp;&amp; isByte(op2), &quot;wrong opcode&quot;);
<span class="line-modified"> 296   emit_int16(op1, (op2 | encode(dst) &lt;&lt; 3 | encode(src)));</span>

 297 }
 298 
 299 
 300 bool Assembler::query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 301                                            int cur_tuple_type, int in_size_in_bits, int cur_encoding) {
 302   int mod_idx = 0;
 303   // We will test if the displacement fits the compressed format and if so
 304   // apply the compression to the displacment iff the result is8bit.
 305   if (VM_Version::supports_evex() &amp;&amp; is_evex_inst) {
 306     switch (cur_tuple_type) {
 307     case EVEX_FV:
 308       if ((cur_encoding &amp; VEX_W) == VEX_W) {
 309         mod_idx = ((cur_encoding &amp; EVEX_Rb) == EVEX_Rb) ? 3 : 2;
 310       } else {
 311         mod_idx = ((cur_encoding &amp; EVEX_Rb) == EVEX_Rb) ? 1 : 0;
 312       }
 313       break;
 314 
 315     case EVEX_HV:
 316       mod_idx = ((cur_encoding &amp; EVEX_Rb) == EVEX_Rb) ? 1 : 0;
</pre>
<hr />
<pre>
 458     if (vector_len &gt;= AVX_128bit &amp;&amp; vector_len &lt;= AVX_512bit) {
 459       int disp_factor = tuple_table[tuple_type + mod_idx][vector_len];
 460       if ((disp % disp_factor) == 0) {
 461         int new_disp = disp / disp_factor;
 462         if (is8bit(new_disp)) {
 463           disp = new_disp;
 464         }
 465       } else {
 466         return false;
 467       }
 468     }
 469   }
 470   return is8bit(disp);
 471 }
 472 
 473 
 474 void Assembler::emit_operand(Register reg, Register base, Register index,
 475                              Address::ScaleFactor scale, int disp,
 476                              RelocationHolder const&amp; rspec,
 477                              int rip_relative_correction) {
<span class="line-modified"> 478   bool no_relocation = (rspec.type() == relocInfo::none);</span>
 479 
 480   // Encode the registers as needed in the fields they are used in

 481   int regenc = encode(reg) &lt;&lt; 3;



 482   if (base-&gt;is_valid()) {
<span class="line-added"> 483     int baseenc = encode(base);</span>
 484     if (index-&gt;is_valid()) {
 485       assert(scale != Address::no_scale, &quot;inconsistent address&quot;);
 486       // [base + index*scale + disp]
<span class="line-modified"> 487       int indexenc = encode(index) &lt;&lt; 3;</span>
<span class="line-added"> 488       if (disp == 0 &amp;&amp; no_relocation &amp;&amp;</span>
 489           base != rbp LP64_ONLY(&amp;&amp; base != r13)) {
 490         // [base + index*scale]
 491         // [00 reg 100][ss index base]
 492         assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 493         emit_int16((0x04 | regenc),</span>
<span class="line-modified"> 494                    (scale &lt;&lt; 6 | indexenc | baseenc));</span>
<span class="line-modified"> 495       } else if (emit_compressed_disp_byte(disp) &amp;&amp; no_relocation) {</span>
 496         // [base + index*scale + imm8]
 497         // [01 reg 100][ss index base] imm8
 498         assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 499         emit_int24(0x44 | regenc,</span>
<span class="line-modified"> 500                    scale &lt;&lt; 6 | indexenc | baseenc,</span>
<span class="line-modified"> 501                    disp &amp; 0xFF);</span>
 502       } else {
 503         // [base + index*scale + disp32]
 504         // [10 reg 100][ss index base] disp32
 505         assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 506         emit_int16(0x84 | regenc,</span>
<span class="line-modified"> 507                    scale &lt;&lt; 6 | indexenc | baseenc);</span>
 508         emit_data(disp, rspec, disp32_operand);
 509       }
 510     } else if (base == rsp LP64_ONLY(|| base == r12)) {
 511       // [rsp + disp]
<span class="line-modified"> 512       if (disp == 0 &amp;&amp; no_relocation) {</span>
 513         // [rsp]
 514         // [00 reg 100][00 100 100]
<span class="line-modified"> 515         emit_int16(0x04 | regenc,</span>
<span class="line-modified"> 516                    0x24);</span>
<span class="line-modified"> 517       } else if (emit_compressed_disp_byte(disp) &amp;&amp; no_relocation) {</span>
 518         // [rsp + imm8]
 519         // [01 reg 100][00 100 100] disp8
<span class="line-modified"> 520         emit_int24(0x44 | regenc,</span>
<span class="line-modified"> 521                    0x24,</span>
<span class="line-modified"> 522                    disp &amp; 0xFF);</span>
 523       } else {
 524         // [rsp + imm32]
 525         // [10 reg 100][00 100 100] disp32
<span class="line-modified"> 526         emit_int16(0x84 | regenc,</span>
<span class="line-modified"> 527                    0x24);</span>
 528         emit_data(disp, rspec, disp32_operand);
 529       }
 530     } else {
 531       // [base + disp]
 532       assert(base != rsp LP64_ONLY(&amp;&amp; base != r12), &quot;illegal addressing mode&quot;);
<span class="line-modified"> 533       if (disp == 0 &amp;&amp; no_relocation &amp;&amp;</span>
 534           base != rbp LP64_ONLY(&amp;&amp; base != r13)) {
 535         // [base]
 536         // [00 reg base]
 537         emit_int8(0x00 | regenc | baseenc);
<span class="line-modified"> 538       } else if (emit_compressed_disp_byte(disp) &amp;&amp; no_relocation) {</span>
 539         // [base + disp8]
 540         // [01 reg base] disp8
<span class="line-modified"> 541         emit_int16(0x40 | regenc | baseenc,</span>
<span class="line-modified"> 542                    disp &amp; 0xFF);</span>
 543       } else {
 544         // [base + disp32]
 545         // [10 reg base] disp32
 546         emit_int8(0x80 | regenc | baseenc);
 547         emit_data(disp, rspec, disp32_operand);
 548       }
 549     }
 550   } else {
 551     if (index-&gt;is_valid()) {
 552       assert(scale != Address::no_scale, &quot;inconsistent address&quot;);
 553       // [index*scale + disp]
 554       // [00 reg 100][ss index 101] disp32
 555       assert(index != rsp, &quot;illegal addressing mode&quot;);
<span class="line-modified"> 556       emit_int16(0x04 | regenc,</span>
<span class="line-modified"> 557                  scale &lt;&lt; 6 | (encode(index) &lt;&lt; 3) | 0x05);</span>
 558       emit_data(disp, rspec, disp32_operand);
<span class="line-modified"> 559     } else if (!no_relocation) {</span>
 560       // [disp] (64bit) RIP-RELATIVE (32bit) abs
 561       // [00 000 101] disp32
 562 
 563       emit_int8(0x05 | regenc);
 564       // Note that the RIP-rel. correction applies to the generated
 565       // disp field, but _not_ to the target address in the rspec.
 566 
 567       // disp was created by converting the target address minus the pc
 568       // at the start of the instruction. That needs more correction here.
 569       // intptr_t disp = target - next_ip;
 570       assert(inst_mark() != NULL, &quot;must be inside InstructionMark&quot;);
 571       address next_ip = pc() + sizeof(int32_t) + rip_relative_correction;
 572       int64_t adjusted = disp;
 573       // Do rip-rel adjustment for 64bit
 574       LP64_ONLY(adjusted -=  (next_ip - inst_mark()));
 575       assert(is_simm32(adjusted),
 576              &quot;must be 32bit offset (RIP relative address)&quot;);
 577       emit_data((int32_t) adjusted, rspec, disp32_operand);
 578 
 579     } else {
 580       // 32bit never did this, did everything as the rip-rel/disp code above
 581       // [disp] ABSOLUTE
 582       // [00 reg 100][00 100 101] disp32
<span class="line-modified"> 583       emit_int16(0x04 | regenc,</span>
<span class="line-modified"> 584                  0x25);</span>
 585       emit_data(disp, rspec, disp32_operand);
 586     }
 587   }
 588 }
 589 
 590 void Assembler::emit_operand(XMMRegister reg, Register base, Register index,
 591                              Address::ScaleFactor scale, int disp,
 592                              RelocationHolder const&amp; rspec) {
 593   if (UseAVX &gt; 2) {
 594     int xreg_enc = reg-&gt;encoding();
 595     if (xreg_enc &gt; 15) {
 596       XMMRegister new_reg = as_XMMRegister(xreg_enc &amp; 0xf);
 597       emit_operand((Register)new_reg, base, index, scale, disp, rspec);
 598       return;
 599     }
 600   }
 601   emit_operand((Register)reg, base, index, scale, disp, rspec);
 602 }
 603 
 604 void Assembler::emit_operand(XMMRegister reg, Register base, XMMRegister index,
</pre>
<hr />
<pre>
1124        adr._rspec);
1125     }
1126 }
1127 
1128 // MMX operations
1129 void Assembler::emit_operand(MMXRegister reg, Address adr) {
1130   assert(!adr.base_needs_rex() &amp;&amp; !adr.index_needs_rex(), &quot;no extended registers&quot;);
1131   emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec);
1132 }
1133 
1134 // work around gcc (3.2.1-7a) bug
1135 void Assembler::emit_operand(Address adr, MMXRegister reg) {
1136   assert(!adr.base_needs_rex() &amp;&amp; !adr.index_needs_rex(), &quot;no extended registers&quot;);
1137   emit_operand((Register)reg, adr._base, adr._index, adr._scale, adr._disp, adr._rspec);
1138 }
1139 
1140 
1141 void Assembler::emit_farith(int b1, int b2, int i) {
1142   assert(isByte(b1) &amp;&amp; isByte(b2), &quot;wrong opcode&quot;);
1143   assert(0 &lt;= i &amp;&amp;  i &lt; 8, &quot;illegal stack offset&quot;);
<span class="line-modified">1144   emit_int16(b1, b2 + i);</span>

1145 }
1146 
1147 
1148 // Now the Assembler instructions (identical for 32/64 bits)
1149 
1150 void Assembler::adcl(Address dst, int32_t imm32) {
1151   InstructionMark im(this);
1152   prefix(dst);
1153   emit_arith_operand(0x81, rdx, dst, imm32);
1154 }
1155 
1156 void Assembler::adcl(Address dst, Register src) {
1157   InstructionMark im(this);
1158   prefix(dst, src);
1159   emit_int8(0x11);
1160   emit_operand(src, dst);
1161 }
1162 
1163 void Assembler::adcl(Register dst, int32_t imm32) {
1164   prefix(dst);
</pre>
<hr />
<pre>
1210 void Assembler::addl(Register dst, int32_t imm32) {
1211   prefix(dst);
1212   emit_arith(0x81, 0xC0, dst, imm32);
1213 }
1214 
1215 void Assembler::addl(Register dst, Address src) {
1216   InstructionMark im(this);
1217   prefix(src, dst);
1218   emit_int8(0x03);
1219   emit_operand(dst, src);
1220 }
1221 
1222 void Assembler::addl(Register dst, Register src) {
1223   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
1224   emit_arith(0x03, 0xC0, dst, src);
1225 }
1226 
1227 void Assembler::addr_nop_4() {
1228   assert(UseAddressNop, &quot;no CPU support&quot;);
1229   // 4 bytes: NOP DWORD PTR [EAX+0]
<span class="line-modified">1230   emit_int32(0x0F,</span>
<span class="line-modified">1231              0x1F,</span>
<span class="line-modified">1232              0x40, // emit_rm(cbuf, 0x1, EAX_enc, EAX_enc);</span>
<span class="line-modified">1233              0);   // 8-bits offset (1 byte)</span>
1234 }
1235 
1236 void Assembler::addr_nop_5() {
1237   assert(UseAddressNop, &quot;no CPU support&quot;);
1238   // 5 bytes: NOP DWORD PTR [EAX+EAX*0+0] 8-bits offset
<span class="line-modified">1239   emit_int32(0x0F,</span>
<span class="line-modified">1240              0x1F,</span>
<span class="line-modified">1241              0x44,  // emit_rm(cbuf, 0x1, EAX_enc, 0x4);</span>
<span class="line-modified">1242              0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc);</span>
<span class="line-modified">1243   emit_int8(0);     // 8-bits offset (1 byte)</span>
1244 }
1245 
1246 void Assembler::addr_nop_7() {
1247   assert(UseAddressNop, &quot;no CPU support&quot;);
1248   // 7 bytes: NOP DWORD PTR [EAX+0] 32-bits offset
<span class="line-modified">1249   emit_int24(0x0F,</span>
<span class="line-modified">1250              0x1F,</span>
<span class="line-modified">1251              (unsigned char)0x80);</span>
1252                    // emit_rm(cbuf, 0x2, EAX_enc, EAX_enc);
1253   emit_int32(0);   // 32-bits offset (4 bytes)
1254 }
1255 
1256 void Assembler::addr_nop_8() {
1257   assert(UseAddressNop, &quot;no CPU support&quot;);
1258   // 8 bytes: NOP DWORD PTR [EAX+EAX*0+0] 32-bits offset
<span class="line-modified">1259   emit_int32(0x0F,</span>
<span class="line-modified">1260              0x1F,</span>
<span class="line-modified">1261              (unsigned char)0x84,</span>
<span class="line-modified">1262                     // emit_rm(cbuf, 0x2, EAX_enc, 0x4);</span>
<span class="line-modified">1263              0x00); // emit_rm(cbuf, 0x0, EAX_enc, EAX_enc);</span>
<span class="line-modified">1264   emit_int32(0);    // 32-bits offset (4 bytes)</span>
1265 }
1266 
1267 void Assembler::addsd(XMMRegister dst, XMMRegister src) {
1268   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1269   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1270   attributes.set_rex_vex_w_reverted();
1271   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1272   emit_int16(0x58, (0xC0 | encode));</span>

1273 }
1274 
1275 void Assembler::addsd(XMMRegister dst, Address src) {
1276   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1277   InstructionMark im(this);
1278   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1279   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1280   attributes.set_rex_vex_w_reverted();
1281   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1282   emit_int8(0x58);
1283   emit_operand(dst, src);
1284 }
1285 
1286 void Assembler::addss(XMMRegister dst, XMMRegister src) {
1287   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1288   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1289   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1290   emit_int16(0x58, (0xC0 | encode));</span>

1291 }
1292 
1293 void Assembler::addss(XMMRegister dst, Address src) {
1294   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1295   InstructionMark im(this);
1296   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1297   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1298   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
1299   emit_int8(0x58);
1300   emit_operand(dst, src);
1301 }
1302 
1303 void Assembler::aesdec(XMMRegister dst, Address src) {
1304   assert(VM_Version::supports_aes(), &quot;&quot;);
1305   InstructionMark im(this);
1306   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1307   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1308   emit_int8((unsigned char)0xDE);
1309   emit_operand(dst, src);
1310 }
1311 
1312 void Assembler::aesdec(XMMRegister dst, XMMRegister src) {
1313   assert(VM_Version::supports_aes(), &quot;&quot;);
1314   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1315   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1316   emit_int16((unsigned char)0xDE, (0xC0 | encode));</span>

1317 }
1318 
1319 void Assembler::vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1320   assert(VM_Version::supports_avx512_vaes(), &quot;&quot;);</span>
1321   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1322   attributes.set_is_evex_instruction();
1323   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1324   emit_int16((unsigned char)0xDE, (0xC0 | encode));</span>

1325 }
1326 
1327 
1328 void Assembler::aesdeclast(XMMRegister dst, Address src) {
1329   assert(VM_Version::supports_aes(), &quot;&quot;);
1330   InstructionMark im(this);
1331   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1332   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1333   emit_int8((unsigned char)0xDF);
1334   emit_operand(dst, src);
1335 }
1336 
1337 void Assembler::aesdeclast(XMMRegister dst, XMMRegister src) {
1338   assert(VM_Version::supports_aes(), &quot;&quot;);
1339   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1340   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1341   emit_int16((unsigned char)0xDF, (0xC0 | encode));</span>

1342 }
1343 
1344 void Assembler::vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1345   assert(VM_Version::supports_avx512_vaes(), &quot;&quot;);</span>
1346   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1347   attributes.set_is_evex_instruction();
1348   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1349   emit_int16((unsigned char)0xDF, (0xC0 | encode));</span>

1350 }
1351 
1352 void Assembler::aesenc(XMMRegister dst, Address src) {
1353   assert(VM_Version::supports_aes(), &quot;&quot;);
1354   InstructionMark im(this);
1355   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1356   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1357   emit_int8((unsigned char)0xDC);
1358   emit_operand(dst, src);
1359 }
1360 
1361 void Assembler::aesenc(XMMRegister dst, XMMRegister src) {
1362   assert(VM_Version::supports_aes(), &quot;&quot;);
1363   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1364   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1365   emit_int16((unsigned char)0xDC, 0xC0 | encode);</span>

1366 }
1367 
1368 void Assembler::vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1369   assert(VM_Version::supports_avx512_vaes(), &quot;requires vaes support/enabling&quot;);</span>
1370   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1371   attributes.set_is_evex_instruction();
1372   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1373   emit_int16((unsigned char)0xDC, (0xC0 | encode));</span>

1374 }
1375 
1376 void Assembler::aesenclast(XMMRegister dst, Address src) {
1377   assert(VM_Version::supports_aes(), &quot;&quot;);
1378   InstructionMark im(this);
1379   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1380   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
1381   emit_int8((unsigned char)0xDD);
1382   emit_operand(dst, src);
1383 }
1384 
1385 void Assembler::aesenclast(XMMRegister dst, XMMRegister src) {
1386   assert(VM_Version::supports_aes(), &quot;&quot;);
1387   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1388   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1389   emit_int16((unsigned char)0xDD, (0xC0 | encode));</span>

1390 }
1391 
1392 void Assembler::vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
<span class="line-modified">1393   assert(VM_Version::supports_avx512_vaes(), &quot;requires vaes support/enabling&quot;);</span>
1394   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1395   attributes.set_is_evex_instruction();
1396   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1397   emit_int16((unsigned char)0xDD, (0xC0 | encode));</span>

1398 }
1399 
1400 void Assembler::andl(Address dst, int32_t imm32) {
1401   InstructionMark im(this);
1402   prefix(dst);
1403   emit_int8((unsigned char)0x81);
1404   emit_operand(rsp, dst, 4);
1405   emit_int32(imm32);
1406 }
1407 
1408 void Assembler::andl(Register dst, int32_t imm32) {
1409   prefix(dst);
1410   emit_arith(0x81, 0xE0, dst, imm32);
1411 }
1412 
1413 void Assembler::andl(Register dst, Address src) {
1414   InstructionMark im(this);
1415   prefix(src, dst);
1416   emit_int8(0x23);
1417   emit_operand(dst, src);
1418 }
1419 
1420 void Assembler::andl(Register dst, Register src) {
1421   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
1422   emit_arith(0x23, 0xC0, dst, src);
1423 }
1424 
1425 void Assembler::andnl(Register dst, Register src1, Register src2) {
1426   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1427   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1428   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1429   emit_int16((unsigned char)0xF2, (0xC0 | encode));</span>

1430 }
1431 
1432 void Assembler::andnl(Register dst, Register src1, Address src2) {
1433   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1434   InstructionMark im(this);
1435   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1436   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1437   emit_int8((unsigned char)0xF2);
1438   emit_operand(dst, src2);
1439 }
1440 
1441 void Assembler::bsfl(Register dst, Register src) {
1442   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">1443   emit_int24(0x0F,</span>
<span class="line-modified">1444              (unsigned char)0xBC,</span>
<span class="line-modified">1445              0xC0 | encode);</span>
1446 }
1447 
1448 void Assembler::bsrl(Register dst, Register src) {
1449   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">1450   emit_int24(0x0F,</span>
<span class="line-modified">1451              (unsigned char)0xBD,</span>
<span class="line-modified">1452              0xC0 | encode);</span>
1453 }
1454 
1455 void Assembler::bswapl(Register reg) { // bswap
1456   int encode = prefix_and_encode(reg-&gt;encoding());
<span class="line-modified">1457   emit_int16(0x0F, (0xC8 | encode));</span>

1458 }
1459 
1460 void Assembler::blsil(Register dst, Register src) {
1461   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1462   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1463   int encode = vex_prefix_and_encode(rbx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1464   emit_int16((unsigned char)0xF3, (0xC0 | encode));</span>

1465 }
1466 
1467 void Assembler::blsil(Register dst, Address src) {
1468   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1469   InstructionMark im(this);
1470   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1471   vex_prefix(src, dst-&gt;encoding(), rbx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1472   emit_int8((unsigned char)0xF3);
1473   emit_operand(rbx, src);
1474 }
1475 
1476 void Assembler::blsmskl(Register dst, Register src) {
1477   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1478   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1479   int encode = vex_prefix_and_encode(rdx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1480   emit_int16((unsigned char)0xF3,</span>
<span class="line-modified">1481              0xC0 | encode);</span>
1482 }
1483 
1484 void Assembler::blsmskl(Register dst, Address src) {
1485   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1486   InstructionMark im(this);
1487   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1488   vex_prefix(src, dst-&gt;encoding(), rdx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1489   emit_int8((unsigned char)0xF3);
1490   emit_operand(rdx, src);
1491 }
1492 
1493 void Assembler::blsrl(Register dst, Register src) {
1494   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1495   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1496   int encode = vex_prefix_and_encode(rcx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1497   emit_int16((unsigned char)0xF3, (0xC0 | encode));</span>

1498 }
1499 
1500 void Assembler::blsrl(Register dst, Address src) {
1501   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
1502   InstructionMark im(this);
1503   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
1504   vex_prefix(src, dst-&gt;encoding(), rcx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
1505   emit_int8((unsigned char)0xF3);
1506   emit_operand(rcx, src);
1507 }
1508 
1509 void Assembler::call(Label&amp; L, relocInfo::relocType rtype) {
1510   // suspect disp32 is always good
1511   int operand = LP64_ONLY(disp32_operand) NOT_LP64(imm_operand);
1512 
1513   if (L.is_bound()) {
1514     const int long_size = 5;
1515     int offs = (int)( target(L) - pc() );
1516     assert(offs &lt;= 0, &quot;assembler error&quot;);
1517     InstructionMark im(this);
1518     // 1110 1000 #32-bit disp
1519     emit_int8((unsigned char)0xE8);
1520     emit_data(offs - long_size, rtype, operand);
1521   } else {
1522     InstructionMark im(this);
1523     // 1110 1000 #32-bit disp
1524     L.add_patch_at(code(), locator());
1525 
1526     emit_int8((unsigned char)0xE8);
1527     emit_data(int(0), rtype, operand);
1528   }
1529 }
1530 
1531 void Assembler::call(Register dst) {
1532   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">1533   emit_int16((unsigned char)0xFF, (0xD0 | encode));</span>

1534 }
1535 
1536 
1537 void Assembler::call(Address adr) {
1538   InstructionMark im(this);
1539   prefix(adr);
1540   emit_int8((unsigned char)0xFF);
1541   emit_operand(rdx, adr);
1542 }
1543 
1544 void Assembler::call_literal(address entry, RelocationHolder const&amp; rspec) {
1545   InstructionMark im(this);
1546   emit_int8((unsigned char)0xE8);
1547   intptr_t disp = entry - (pc() + sizeof(int32_t));
1548   // Entry is NULL in case of a scratch emit.
1549   assert(entry == NULL || is_simm32(disp), &quot;disp=&quot; INTPTR_FORMAT &quot; must be 32bit offset (call2)&quot;, disp);
1550   // Technically, should use call32_operand, but this format is
1551   // implied by the fact that we&#39;re emitting a call instruction.
1552 
1553   int operand = LP64_ONLY(disp32_operand) NOT_LP64(call32_operand);
1554   emit_data((int) disp, rspec, operand);
1555 }
1556 
1557 void Assembler::cdql() {
1558   emit_int8((unsigned char)0x99);
1559 }
1560 
1561 void Assembler::cld() {
1562   emit_int8((unsigned char)0xFC);
1563 }
1564 
1565 void Assembler::cmovl(Condition cc, Register dst, Register src) {
1566   NOT_LP64(guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;));
1567   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">1568   emit_int24(0x0F,</span>
<span class="line-modified">1569              0x40 | cc,</span>
<span class="line-modified">1570              0xC0 | encode);</span>
1571 }
1572 
1573 
1574 void Assembler::cmovl(Condition cc, Register dst, Address src) {
1575   NOT_LP64(guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;));
1576   prefix(src, dst);
<span class="line-modified">1577   emit_int16(0x0F, (0x40 | cc));</span>

1578   emit_operand(dst, src);
1579 }
1580 
1581 void Assembler::cmpb(Address dst, int imm8) {
1582   InstructionMark im(this);
1583   prefix(dst);
1584   emit_int8((unsigned char)0x80);
1585   emit_operand(rdi, dst, 1);
1586   emit_int8(imm8);
1587 }
1588 
1589 void Assembler::cmpl(Address dst, int32_t imm32) {
1590   InstructionMark im(this);
1591   prefix(dst);
1592   emit_int8((unsigned char)0x81);
1593   emit_operand(rdi, dst, 4);
1594   emit_int32(imm32);
1595 }
1596 
1597 void Assembler::cmpl(Register dst, int32_t imm32) {
1598   prefix(dst);
1599   emit_arith(0x81, 0xF8, dst, imm32);
1600 }
1601 
1602 void Assembler::cmpl(Register dst, Register src) {
1603   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
1604   emit_arith(0x3B, 0xC0, dst, src);
1605 }
1606 
1607 void Assembler::cmpl(Register dst, Address  src) {
1608   InstructionMark im(this);
1609   prefix(src, dst);
<span class="line-modified">1610   emit_int8(0x3B);</span>
1611   emit_operand(dst, src);
1612 }
1613 
1614 void Assembler::cmpw(Address dst, int imm16) {
1615   InstructionMark im(this);
1616   assert(!dst.base_needs_rex() &amp;&amp; !dst.index_needs_rex(), &quot;no extended registers&quot;);
<span class="line-modified">1617   emit_int16(0x66, (unsigned char)0x81);</span>

1618   emit_operand(rdi, dst, 2);
1619   emit_int16(imm16);
1620 }
1621 
1622 // The 32-bit cmpxchg compares the value at adr with the contents of rax,
1623 // and stores reg into adr if so; otherwise, the value at adr is loaded into rax,.
1624 // The ZF is set if the compared values were equal, and cleared otherwise.
1625 void Assembler::cmpxchgl(Register reg, Address adr) { // cmpxchg
1626   InstructionMark im(this);
1627   prefix(adr, reg);
<span class="line-modified">1628   emit_int16(0x0F, (unsigned char)0xB1);</span>

1629   emit_operand(reg, adr);
1630 }
1631 
1632 // The 8-bit cmpxchg compares the value at adr with the contents of rax,
1633 // and stores reg into adr if so; otherwise, the value at adr is loaded into rax,.
1634 // The ZF is set if the compared values were equal, and cleared otherwise.
1635 void Assembler::cmpxchgb(Register reg, Address adr) { // cmpxchg
1636   InstructionMark im(this);
1637   prefix(adr, reg, true);
<span class="line-modified">1638   emit_int16(0x0F, (unsigned char)0xB0);</span>

1639   emit_operand(reg, adr);
1640 }
1641 
1642 void Assembler::comisd(XMMRegister dst, Address src) {
1643   // NOTE: dbx seems to decode this as comiss even though the
1644   // 0x66 is there. Strangly ucomisd comes out correct
1645   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1646   InstructionMark im(this);
1647   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);;
1648   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1649   attributes.set_rex_vex_w_reverted();
1650   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
1651   emit_int8(0x2F);
1652   emit_operand(dst, src);
1653 }
1654 
1655 void Assembler::comisd(XMMRegister dst, XMMRegister src) {
1656   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1657   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1658   attributes.set_rex_vex_w_reverted();
1659   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1660   emit_int16(0x2F, (0xC0 | encode));</span>

1661 }
1662 
1663 void Assembler::comiss(XMMRegister dst, Address src) {
1664   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1665   InstructionMark im(this);
1666   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1667   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1668   simd_prefix(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
1669   emit_int8(0x2F);
1670   emit_operand(dst, src);
1671 }
1672 
1673 void Assembler::comiss(XMMRegister dst, XMMRegister src) {
1674   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1675   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1676   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1677   emit_int16(0x2F, (0xC0 | encode));</span>

1678 }
1679 
1680 void Assembler::cpuid() {
<span class="line-modified">1681   emit_int16(0x0F, (unsigned char)0xA2);</span>

1682 }
1683 
1684 // Opcode / Instruction                      Op /  En  64 - Bit Mode     Compat / Leg Mode Description                  Implemented
1685 // F2 0F 38 F0 / r       CRC32 r32, r / m8   RM        Valid             Valid             Accumulate CRC32 on r / m8.  v
1686 // F2 REX 0F 38 F0 / r   CRC32 r32, r / m8*  RM        Valid             N.E.              Accumulate CRC32 on r / m8.  -
1687 // F2 REX.W 0F 38 F0 / r CRC32 r64, r / m8   RM        Valid             N.E.              Accumulate CRC32 on r / m8.  -
1688 //
1689 // F2 0F 38 F1 / r       CRC32 r32, r / m16  RM        Valid             Valid             Accumulate CRC32 on r / m16. v
1690 //
1691 // F2 0F 38 F1 / r       CRC32 r32, r / m32  RM        Valid             Valid             Accumulate CRC32 on r / m32. v
1692 //
1693 // F2 REX.W 0F 38 F1 / r CRC32 r64, r / m64  RM        Valid             N.E.              Accumulate CRC32 on r / m64. v
1694 void Assembler::crc32(Register crc, Register v, int8_t sizeInBytes) {
1695   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
1696   int8_t w = 0x01;
1697   Prefix p = Prefix_EMPTY;
1698 
<span class="line-modified">1699   emit_int8((unsigned char)0xF2);</span>
1700   switch (sizeInBytes) {
1701   case 1:
1702     w = 0;
1703     break;
1704   case 2:
1705   case 4:
1706     break;
1707   LP64_ONLY(case 8:)
1708     // This instruction is not valid in 32 bits
1709     // Note:
1710     // http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf
1711     //
1712     // Page B - 72   Vol. 2C says
1713     // qwreg2 to qwreg            1111 0010 : 0100 1R0B : 0000 1111 : 0011 1000 : 1111 0000 : 11 qwreg1 qwreg2
1714     // mem64 to qwreg             1111 0010 : 0100 1R0B : 0000 1111 : 0011 1000 : 1111 0000 : mod qwreg r / m
1715     //                                                                            F0!!!
1716     // while 3 - 208 Vol. 2A
1717     // F2 REX.W 0F 38 F1 / r       CRC32 r64, r / m64             RM         Valid      N.E.Accumulate CRC32 on r / m64.
1718     //
1719     // the 0 on a last bit is reserved for a different flavor of this instruction :
1720     // F2 REX.W 0F 38 F0 / r       CRC32 r64, r / m8              RM         Valid      N.E.Accumulate CRC32 on r / m8.
1721     p = REX_W;
1722     break;
1723   default:
1724     assert(0, &quot;Unsupported value for a sizeInBytes argument&quot;);
1725     break;
1726   }
1727   LP64_ONLY(prefix(crc, v, p);)
<span class="line-modified">1728   emit_int32(0x0F,</span>
<span class="line-modified">1729              0x38,</span>
<span class="line-modified">1730              0xF0 | w,</span>
<span class="line-modified">1731              0xC0 | ((crc-&gt;encoding() &amp; 0x7) &lt;&lt; 3) | (v-&gt;encoding() &amp; 7));</span>
1732 }
1733 
1734 void Assembler::crc32(Register crc, Address adr, int8_t sizeInBytes) {
1735   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
1736   InstructionMark im(this);
1737   int8_t w = 0x01;
1738   Prefix p = Prefix_EMPTY;
1739 
1740   emit_int8((int8_t)0xF2);
1741   switch (sizeInBytes) {
1742   case 1:
1743     w = 0;
1744     break;
1745   case 2:
1746   case 4:
1747     break;
1748   LP64_ONLY(case 8:)
1749     // This instruction is not valid in 32 bits
1750     p = REX_W;
1751     break;
1752   default:
1753     assert(0, &quot;Unsupported value for a sizeInBytes argument&quot;);
1754     break;
1755   }
1756   LP64_ONLY(prefix(crc, adr, p);)
<span class="line-modified">1757   emit_int24(0x0F, 0x38, (0xF0 | w));</span>


1758   emit_operand(crc, adr);
1759 }
1760 
1761 void Assembler::cvtdq2pd(XMMRegister dst, XMMRegister src) {
1762   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1763   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1764   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1765   emit_int16((unsigned char)0xE6, (0xC0 | encode));</span>

1766 }
1767 
1768 void Assembler::cvtdq2ps(XMMRegister dst, XMMRegister src) {
1769   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1770   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1771   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1772   emit_int16(0x5B, (0xC0 | encode));</span>

1773 }
1774 
1775 void Assembler::cvtsd2ss(XMMRegister dst, XMMRegister src) {
1776   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1777   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1778   attributes.set_rex_vex_w_reverted();
1779   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1780   emit_int16(0x5A, (0xC0 | encode));</span>

1781 }
1782 
1783 void Assembler::cvtsd2ss(XMMRegister dst, Address src) {
1784   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1785   InstructionMark im(this);
1786   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1787   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1788   attributes.set_rex_vex_w_reverted();
1789   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1790   emit_int8(0x5A);
1791   emit_operand(dst, src);
1792 }
1793 
1794 void Assembler::cvtsi2sdl(XMMRegister dst, Register src) {
1795   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1796   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1797   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1798   emit_int16(0x2A, (0xC0 | encode));</span>

1799 }
1800 
1801 void Assembler::cvtsi2sdl(XMMRegister dst, Address src) {
1802   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1803   InstructionMark im(this);
1804   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1805   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1806   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1807   emit_int8(0x2A);
1808   emit_operand(dst, src);
1809 }
1810 
1811 void Assembler::cvtsi2ssl(XMMRegister dst, Register src) {
1812   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1813   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1814   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1815   emit_int16(0x2A, (0xC0 | encode));</span>

1816 }
1817 
1818 void Assembler::cvtsi2ssl(XMMRegister dst, Address src) {
1819   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1820   InstructionMark im(this);
1821   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1822   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1823   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
1824   emit_int8(0x2A);
1825   emit_operand(dst, src);
1826 }
1827 
1828 void Assembler::cvtsi2ssq(XMMRegister dst, Register src) {
1829   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1830   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1831   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1832   emit_int16(0x2A, (0xC0 | encode));</span>

1833 }
1834 
1835 void Assembler::cvtss2sd(XMMRegister dst, XMMRegister src) {
1836   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1837   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1838   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1839   emit_int16(0x5A, (0xC0 | encode));</span>

1840 }
1841 
1842 void Assembler::cvtss2sd(XMMRegister dst, Address src) {
1843   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1844   InstructionMark im(this);
1845   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1846   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1847   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
1848   emit_int8(0x5A);
1849   emit_operand(dst, src);
1850 }
1851 
1852 
1853 void Assembler::cvttsd2sil(Register dst, XMMRegister src) {
1854   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1855   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1856   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1857   emit_int16(0x2C, (0xC0 | encode));</span>

1858 }
1859 
1860 void Assembler::cvttss2sil(Register dst, XMMRegister src) {
1861   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1862   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1863   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1864   emit_int16(0x2C, (0xC0 | encode));</span>

1865 }
1866 
1867 void Assembler::cvttpd2dq(XMMRegister dst, XMMRegister src) {
1868   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1869   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
1870   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1871   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1872   emit_int16((unsigned char)0xE6, (0xC0 | encode));</span>

1873 }
1874 
1875 void Assembler::pabsb(XMMRegister dst, XMMRegister src) {
1876   assert(VM_Version::supports_ssse3(), &quot;&quot;);
1877   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1878   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1879   emit_int16(0x1C, (0xC0 | encode));</span>

1880 }
1881 
1882 void Assembler::pabsw(XMMRegister dst, XMMRegister src) {
1883   assert(VM_Version::supports_ssse3(), &quot;&quot;);
1884   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1885   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1886   emit_int16(0x1D, (0xC0 | encode));</span>

1887 }
1888 
1889 void Assembler::pabsd(XMMRegister dst, XMMRegister src) {
1890   assert(VM_Version::supports_ssse3(), &quot;&quot;);
1891   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1892   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1893   emit_int16(0x1E, (0xC0 | encode));</span>

1894 }
1895 
1896 void Assembler::vpabsb(XMMRegister dst, XMMRegister src, int vector_len) {
1897   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
1898   vector_len == AVX_256bit? VM_Version::supports_avx2() :
1899   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
1900   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1901   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1902   emit_int16(0x1C, (0xC0 | encode));</span>

1903 }
1904 
1905 void Assembler::vpabsw(XMMRegister dst, XMMRegister src, int vector_len) {
1906   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
1907   vector_len == AVX_256bit? VM_Version::supports_avx2() :
1908   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
1909   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
1910   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1911   emit_int16(0x1D, (0xC0 | encode));</span>

1912 }
1913 
1914 void Assembler::vpabsd(XMMRegister dst, XMMRegister src, int vector_len) {
1915   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
1916   vector_len == AVX_256bit? VM_Version::supports_avx2() :
1917   vector_len == AVX_512bit? VM_Version::supports_evex() : 0, &quot;&quot;);
1918   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1919   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1920   emit_int16(0x1E, (0xC0 | encode));</span>

1921 }
1922 
1923 void Assembler::evpabsq(XMMRegister dst, XMMRegister src, int vector_len) {
1924   assert(UseAVX &gt; 2, &quot;&quot;);
1925   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
1926   attributes.set_is_evex_instruction();
1927   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">1928   emit_int16(0x1F, (0xC0 | encode));</span>

1929 }
1930 
1931 void Assembler::decl(Address dst) {
1932   // Don&#39;t use it directly. Use MacroAssembler::decrement() instead.
1933   InstructionMark im(this);
1934   prefix(dst);
1935   emit_int8((unsigned char)0xFF);
1936   emit_operand(rcx, dst);
1937 }
1938 
1939 void Assembler::divsd(XMMRegister dst, Address src) {
1940   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1941   InstructionMark im(this);
1942   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1943   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
1944   attributes.set_rex_vex_w_reverted();
1945   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
1946   emit_int8(0x5E);
1947   emit_operand(dst, src);
1948 }
1949 
1950 void Assembler::divsd(XMMRegister dst, XMMRegister src) {
1951   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
1952   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1953   attributes.set_rex_vex_w_reverted();
1954   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1955   emit_int16(0x5E, (0xC0 | encode));</span>

1956 }
1957 
1958 void Assembler::divss(XMMRegister dst, Address src) {
1959   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1960   InstructionMark im(this);
1961   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1962   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
1963   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
1964   emit_int8(0x5E);
1965   emit_operand(dst, src);
1966 }
1967 
1968 void Assembler::divss(XMMRegister dst, XMMRegister src) {
1969   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
1970   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
1971   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">1972   emit_int16(0x5E, (0xC0 | encode));</span>

1973 }
1974 
1975 void Assembler::emms() {
1976   NOT_LP64(assert(VM_Version::supports_mmx(), &quot;&quot;));
<span class="line-modified">1977   emit_int16(0x0F, 0x77);</span>

1978 }
1979 
1980 void Assembler::hlt() {
1981   emit_int8((unsigned char)0xF4);
1982 }
1983 
1984 void Assembler::idivl(Register src) {
1985   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">1986   emit_int16((unsigned char)0xF7, (0xF8 | encode));</span>

1987 }
1988 
1989 void Assembler::divl(Register src) { // Unsigned
1990   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">1991   emit_int16((unsigned char)0xF7, (0xF0 | encode));</span>

1992 }
1993 
1994 void Assembler::imull(Register src) {
1995   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">1996   emit_int16((unsigned char)0xF7, (0xE8 | encode));</span>

1997 }
1998 
1999 void Assembler::imull(Register dst, Register src) {
2000   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2001   emit_int24(0x0F,</span>
<span class="line-modified">2002              (unsigned char)0xAF,</span>
<span class="line-modified">2003              (0xC0 | encode));</span>
2004 }
2005 
2006 
2007 void Assembler::imull(Register dst, Register src, int value) {
2008   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
2009   if (is8bit(value)) {
<span class="line-modified">2010     emit_int24(0x6B, (0xC0 | encode), value &amp; 0xFF);</span>


2011   } else {
<span class="line-modified">2012     emit_int16(0x69, (0xC0 | encode));</span>

2013     emit_int32(value);
2014   }
2015 }
2016 
2017 void Assembler::imull(Register dst, Address src) {
2018   InstructionMark im(this);
2019   prefix(src, dst);
<span class="line-modified">2020   emit_int16(0x0F, (unsigned char)0xAF);</span>

2021   emit_operand(dst, src);
2022 }
2023 
2024 
2025 void Assembler::incl(Address dst) {
2026   // Don&#39;t use it directly. Use MacroAssembler::increment() instead.
2027   InstructionMark im(this);
2028   prefix(dst);
2029   emit_int8((unsigned char)0xFF);
2030   emit_operand(rax, dst);
2031 }
2032 
2033 void Assembler::jcc(Condition cc, Label&amp; L, bool maybe_short) {
2034   InstructionMark im(this);
2035   assert((0 &lt;= cc) &amp;&amp; (cc &lt; 16), &quot;illegal cc&quot;);
2036   if (L.is_bound()) {
2037     address dst = target(L);
2038     assert(dst != NULL, &quot;jcc most probably wrong&quot;);
2039 
2040     const int short_size = 2;
2041     const int long_size = 6;
2042     intptr_t offs = (intptr_t)dst - (intptr_t)pc();
2043     if (maybe_short &amp;&amp; is8bit(offs - short_size)) {
2044       // 0111 tttn #8-bit disp
<span class="line-modified">2045       emit_int16(0x70 | cc, (offs - short_size) &amp; 0xFF);</span>

2046     } else {
2047       // 0000 1111 1000 tttn #32-bit disp
2048       assert(is_simm32(offs - long_size),
2049              &quot;must be 32bit offset (call4)&quot;);
<span class="line-modified">2050       emit_int16(0x0F, (0x80 | cc));</span>

2051       emit_int32(offs - long_size);
2052     }
2053   } else {
2054     // Note: could eliminate cond. jumps to this jump if condition
2055     //       is the same however, seems to be rather unlikely case.
2056     // Note: use jccb() if label to be bound is very close to get
2057     //       an 8-bit displacement
2058     L.add_patch_at(code(), locator());
<span class="line-modified">2059     emit_int16(0x0F, (0x80 | cc));</span>

2060     emit_int32(0);
2061   }
2062 }
2063 
2064 void Assembler::jccb_0(Condition cc, Label&amp; L, const char* file, int line) {
2065   if (L.is_bound()) {
2066     const int short_size = 2;
2067     address entry = target(L);
2068 #ifdef ASSERT
2069     intptr_t dist = (intptr_t)entry - ((intptr_t)pc() + short_size);
2070     intptr_t delta = short_branch_delta();
2071     if (delta != 0) {
2072       dist += (dist &lt; 0 ? (-delta) :delta);
2073     }
2074     assert(is8bit(dist), &quot;Dispacement too large for a short jmp at %s:%d&quot;, file, line);
2075 #endif
2076     intptr_t offs = (intptr_t)entry - (intptr_t)pc();
2077     // 0111 tttn #8-bit disp
<span class="line-modified">2078     emit_int16(0x70 | cc, (offs - short_size) &amp; 0xFF);</span>

2079   } else {
2080     InstructionMark im(this);
2081     L.add_patch_at(code(), locator(), file, line);
<span class="line-modified">2082     emit_int16(0x70 | cc, 0);</span>

2083   }
2084 }
2085 
2086 void Assembler::jmp(Address adr) {
2087   InstructionMark im(this);
2088   prefix(adr);
2089   emit_int8((unsigned char)0xFF);
2090   emit_operand(rsp, adr);
2091 }
2092 
2093 void Assembler::jmp(Label&amp; L, bool maybe_short) {
2094   if (L.is_bound()) {
2095     address entry = target(L);
2096     assert(entry != NULL, &quot;jmp most probably wrong&quot;);
2097     InstructionMark im(this);
2098     const int short_size = 2;
2099     const int long_size = 5;
2100     intptr_t offs = entry - pc();
2101     if (maybe_short &amp;&amp; is8bit(offs - short_size)) {
<span class="line-modified">2102       emit_int16((unsigned char)0xEB, ((offs - short_size) &amp; 0xFF));</span>

2103     } else {
2104       emit_int8((unsigned char)0xE9);
2105       emit_int32(offs - long_size);
2106     }
2107   } else {
2108     // By default, forward jumps are always 32-bit displacements, since
2109     // we can&#39;t yet know where the label will be bound.  If you&#39;re sure that
2110     // the forward jump will not run beyond 256 bytes, use jmpb to
2111     // force an 8-bit displacement.
2112     InstructionMark im(this);
2113     L.add_patch_at(code(), locator());
2114     emit_int8((unsigned char)0xE9);
2115     emit_int32(0);
2116   }
2117 }
2118 
2119 void Assembler::jmp(Register entry) {
2120   int encode = prefix_and_encode(entry-&gt;encoding());
<span class="line-modified">2121   emit_int16((unsigned char)0xFF, (0xE0 | encode));</span>

2122 }
2123 
2124 void Assembler::jmp_literal(address dest, RelocationHolder const&amp; rspec) {
2125   InstructionMark im(this);
2126   emit_int8((unsigned char)0xE9);
2127   assert(dest != NULL, &quot;must have a target&quot;);
2128   intptr_t disp = dest - (pc() + sizeof(int32_t));
2129   assert(is_simm32(disp), &quot;must be 32bit offset (jmp)&quot;);
2130   emit_data(disp, rspec.reloc(), call32_operand);
2131 }
2132 
2133 void Assembler::jmpb_0(Label&amp; L, const char* file, int line) {
2134   if (L.is_bound()) {
2135     const int short_size = 2;
2136     address entry = target(L);
2137     assert(entry != NULL, &quot;jmp most probably wrong&quot;);
2138 #ifdef ASSERT
2139     intptr_t dist = (intptr_t)entry - ((intptr_t)pc() + short_size);
2140     intptr_t delta = short_branch_delta();
2141     if (delta != 0) {
2142       dist += (dist &lt; 0 ? (-delta) :delta);
2143     }
2144     assert(is8bit(dist), &quot;Dispacement too large for a short jmp at %s:%d&quot;, file, line);
2145 #endif
2146     intptr_t offs = entry - pc();
<span class="line-modified">2147     emit_int16((unsigned char)0xEB, (offs - short_size) &amp; 0xFF);</span>

2148   } else {
2149     InstructionMark im(this);
2150     L.add_patch_at(code(), locator(), file, line);
<span class="line-modified">2151     emit_int16((unsigned char)0xEB, 0);</span>

2152   }
2153 }
2154 
2155 void Assembler::ldmxcsr( Address src) {
2156   if (UseAVX &gt; 0 ) {
2157     InstructionMark im(this);
2158     InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2159     vex_prefix(src, 0, 0, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2160     emit_int8((unsigned char)0xAE);
2161     emit_operand(as_Register(2), src);
2162   } else {
2163     NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2164     InstructionMark im(this);
2165     prefix(src);
<span class="line-modified">2166     emit_int16(0x0F, (unsigned char)0xAE);</span>

2167     emit_operand(as_Register(2), src);
2168   }
2169 }
2170 
2171 void Assembler::leal(Register dst, Address src) {
2172   InstructionMark im(this);
2173 #ifdef _LP64
2174   emit_int8(0x67); // addr32
2175   prefix(src, dst);
2176 #endif // LP64
2177   emit_int8((unsigned char)0x8D);
2178   emit_operand(dst, src);
2179 }
2180 
2181 void Assembler::lfence() {
<span class="line-modified">2182   emit_int24(0x0F, (unsigned char)0xAE, (unsigned char)0xE8);</span>


2183 }
2184 
2185 void Assembler::lock() {
2186   emit_int8((unsigned char)0xF0);
2187 }
2188 
2189 void Assembler::lzcntl(Register dst, Register src) {
2190   assert(VM_Version::supports_lzcnt(), &quot;encoding is treated as BSR&quot;);
2191   emit_int8((unsigned char)0xF3);
2192   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2193   emit_int24(0x0F, (unsigned char)0xBD, (0xC0 | encode));</span>


2194 }
2195 
2196 // Emit mfence instruction
2197 void Assembler::mfence() {
2198   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;unsupported&quot;);)
<span class="line-modified">2199   emit_int24(0x0F, (unsigned char)0xAE, (unsigned char)0xF0);</span>


2200 }
2201 
2202 // Emit sfence instruction
2203 void Assembler::sfence() {
2204   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;unsupported&quot;);)
<span class="line-modified">2205   emit_int24(0x0F, (unsigned char)0xAE, (unsigned char)0xF8);</span>


2206 }
2207 
2208 void Assembler::mov(Register dst, Register src) {
2209   LP64_ONLY(movq(dst, src)) NOT_LP64(movl(dst, src));
2210 }
2211 
2212 void Assembler::movapd(XMMRegister dst, XMMRegister src) {
2213   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2214   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
2215   InstructionAttr attributes(vector_len, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2216   attributes.set_rex_vex_w_reverted();
2217   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2218   emit_int16(0x28, (0xC0 | encode));</span>

2219 }
2220 
2221 void Assembler::movaps(XMMRegister dst, XMMRegister src) {
2222   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2223   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
2224   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2225   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2226   emit_int16(0x28, (0xC0 | encode));</span>

2227 }
2228 
2229 void Assembler::movlhps(XMMRegister dst, XMMRegister src) {
2230   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2231   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2232   int encode = simd_prefix_and_encode(dst, src, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2233   emit_int16(0x16, (0xC0 | encode));</span>

2234 }
2235 
2236 void Assembler::movb(Register dst, Address src) {
2237   NOT_LP64(assert(dst-&gt;has_byte_register(), &quot;must have byte register&quot;));
2238   InstructionMark im(this);
2239   prefix(src, dst, true);
2240   emit_int8((unsigned char)0x8A);
2241   emit_operand(dst, src);
2242 }
2243 
2244 void Assembler::movddup(XMMRegister dst, XMMRegister src) {
2245   NOT_LP64(assert(VM_Version::supports_sse3(), &quot;&quot;));
2246   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
2247   InstructionAttr attributes(vector_len, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2248   attributes.set_rex_vex_w_reverted();
2249   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2250   emit_int16(0x12, 0xC0 | encode);</span>

2251 }
2252 
2253 void Assembler::kmovbl(KRegister dst, Register src) {
2254   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
2255   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2256   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2257   emit_int16((unsigned char)0x92, (0xC0 | encode));</span>

2258 }
2259 
2260 void Assembler::kmovbl(Register dst, KRegister src) {
2261   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
2262   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2263   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2264   emit_int16((unsigned char)0x93, (0xC0 | encode));</span>

2265 }
2266 
2267 void Assembler::kmovwl(KRegister dst, Register src) {
2268   assert(VM_Version::supports_evex(), &quot;&quot;);
2269   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2270   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2271   emit_int16((unsigned char)0x92, (0xC0 | encode));</span>

2272 }
2273 
2274 void Assembler::kmovwl(Register dst, KRegister src) {
2275   assert(VM_Version::supports_evex(), &quot;&quot;);
2276   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2277   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2278   emit_int16((unsigned char)0x93, (0xC0 | encode));</span>

2279 }
2280 
2281 void Assembler::kmovwl(KRegister dst, Address src) {
2282   assert(VM_Version::supports_evex(), &quot;&quot;);
2283   InstructionMark im(this);
2284   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2285   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2286   emit_int8((unsigned char)0x90);
2287   emit_operand((Register)dst, src);
2288 }
2289 
2290 void Assembler::kmovdl(KRegister dst, Register src) {
2291   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2292   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2293   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2294   emit_int16((unsigned char)0x92, (0xC0 | encode));</span>

2295 }
2296 
2297 void Assembler::kmovdl(Register dst, KRegister src) {
2298   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2299   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2300   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2301   emit_int16((unsigned char)0x93, (0xC0 | encode));</span>

2302 }
2303 
2304 void Assembler::kmovql(KRegister dst, KRegister src) {
2305   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2306   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2307   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2308   emit_int16((unsigned char)0x90, (0xC0 | encode));</span>

2309 }
2310 
2311 void Assembler::kmovql(KRegister dst, Address src) {
2312   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2313   InstructionMark im(this);
2314   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2315   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2316   emit_int8((unsigned char)0x90);
2317   emit_operand((Register)dst, src);
2318 }
2319 
2320 void Assembler::kmovql(Address dst, KRegister src) {
2321   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2322   InstructionMark im(this);
2323   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2324   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
2325   emit_int8((unsigned char)0x90);
2326   emit_operand((Register)src, dst);
2327 }
2328 
2329 void Assembler::kmovql(KRegister dst, Register src) {
2330   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2331   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2332   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2333   emit_int16((unsigned char)0x92, (0xC0 | encode));</span>

2334 }
2335 
2336 void Assembler::kmovql(Register dst, KRegister src) {
2337   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2338   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2339   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2340   emit_int16((unsigned char)0x93, (0xC0 | encode));</span>

2341 }
2342 
2343 void Assembler::knotwl(KRegister dst, KRegister src) {
2344   assert(VM_Version::supports_evex(), &quot;&quot;);
2345   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2346   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2347   emit_int16(0x44, (0xC0 | encode));</span>

2348 }
2349 
2350 // This instruction produces ZF or CF flags
2351 void Assembler::kortestbl(KRegister src1, KRegister src2) {
2352   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
2353   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2354   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2355   emit_int16((unsigned char)0x98, (0xC0 | encode));</span>

2356 }
2357 
2358 // This instruction produces ZF or CF flags
2359 void Assembler::kortestwl(KRegister src1, KRegister src2) {
2360   assert(VM_Version::supports_evex(), &quot;&quot;);
2361   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2362   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2363   emit_int16((unsigned char)0x98, (0xC0 | encode));</span>

2364 }
2365 
2366 // This instruction produces ZF or CF flags
2367 void Assembler::kortestdl(KRegister src1, KRegister src2) {
2368   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2369   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2370   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2371   emit_int16((unsigned char)0x98, (0xC0 | encode));</span>

2372 }
2373 
2374 // This instruction produces ZF or CF flags
2375 void Assembler::kortestql(KRegister src1, KRegister src2) {
2376   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2377   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2378   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2379   emit_int16((unsigned char)0x98, (0xC0 | encode));</span>

2380 }
2381 
2382 // This instruction produces ZF or CF flags
2383 void Assembler::ktestql(KRegister src1, KRegister src2) {
2384   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2385   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2386   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2387   emit_int16((unsigned char)0x99, (0xC0 | encode));</span>

2388 }
2389 
2390 void Assembler::ktestq(KRegister src1, KRegister src2) {
2391   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2392   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2393   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2394   emit_int16((unsigned char)0x99, (0xC0 | encode));</span>

2395 }
2396 
2397 void Assembler::ktestd(KRegister src1, KRegister src2) {
2398   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
2399   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
2400   int encode = vex_prefix_and_encode(src1-&gt;encoding(), 0, src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2401   emit_int16((unsigned char)0x99, (0xC0 | encode));</span>

2402 }
2403 
2404 void Assembler::movb(Address dst, int imm8) {
2405   InstructionMark im(this);
2406    prefix(dst);
2407   emit_int8((unsigned char)0xC6);
2408   emit_operand(rax, dst, 1);
2409   emit_int8(imm8);
2410 }
2411 
2412 
2413 void Assembler::movb(Address dst, Register src) {
2414   assert(src-&gt;has_byte_register(), &quot;must have byte register&quot;);
2415   InstructionMark im(this);
2416   prefix(dst, src, true);
2417   emit_int8((unsigned char)0x88);
2418   emit_operand(src, dst);
2419 }
2420 
2421 void Assembler::movdl(XMMRegister dst, Register src) {
2422   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2423   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2424   int encode = simd_prefix_and_encode(dst, xnoreg, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2425   emit_int16(0x6E, (0xC0 | encode));</span>

2426 }
2427 
2428 void Assembler::movdl(Register dst, XMMRegister src) {
2429   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2430   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2431   // swap src/dst to get correct prefix
2432   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2433   emit_int16(0x7E, (0xC0 | encode));</span>

2434 }
2435 
2436 void Assembler::movdl(XMMRegister dst, Address src) {
2437   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2438   InstructionMark im(this);
2439   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2440   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2441   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2442   emit_int8(0x6E);
2443   emit_operand(dst, src);
2444 }
2445 
2446 void Assembler::movdl(Address dst, XMMRegister src) {
2447   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2448   InstructionMark im(this);
2449   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2450   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2451   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2452   emit_int8(0x7E);
2453   emit_operand(src, dst);
2454 }
2455 
2456 void Assembler::movdqa(XMMRegister dst, XMMRegister src) {
2457   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2458   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2459   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2460   emit_int16(0x6F, (0xC0 | encode));</span>

2461 }
2462 
2463 void Assembler::movdqa(XMMRegister dst, Address src) {
2464   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2465   InstructionMark im(this);
2466   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2467   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2468   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2469   emit_int8(0x6F);
2470   emit_operand(dst, src);
2471 }
2472 
2473 void Assembler::movdqu(XMMRegister dst, Address src) {
2474   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2475   InstructionMark im(this);
2476   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2477   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2478   simd_prefix(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2479   emit_int8(0x6F);
2480   emit_operand(dst, src);
2481 }
2482 
2483 void Assembler::movdqu(XMMRegister dst, XMMRegister src) {
2484   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2485   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2486   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2487   emit_int16(0x6F, (0xC0 | encode));</span>

2488 }
2489 
2490 void Assembler::movdqu(Address dst, XMMRegister src) {
2491   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2492   InstructionMark im(this);
2493   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2494   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2495   attributes.reset_is_clear_context();
2496   simd_prefix(src, xnoreg, dst, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2497   emit_int8(0x7F);
2498   emit_operand(src, dst);
2499 }
2500 
2501 // Move Unaligned 256bit Vector
2502 void Assembler::vmovdqu(XMMRegister dst, XMMRegister src) {
2503   assert(UseAVX &gt; 0, &quot;&quot;);
2504   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2505   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2506   emit_int16(0x6F, (0xC0 | encode));</span>

2507 }
2508 
2509 void Assembler::vmovdqu(XMMRegister dst, Address src) {
2510   assert(UseAVX &gt; 0, &quot;&quot;);
2511   InstructionMark im(this);
2512   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2513   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2514   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2515   emit_int8(0x6F);
2516   emit_operand(dst, src);
2517 }
2518 
2519 void Assembler::vmovdqu(Address dst, XMMRegister src) {
2520   assert(UseAVX &gt; 0, &quot;&quot;);
2521   InstructionMark im(this);
2522   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2523   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2524   attributes.reset_is_clear_context();
2525   // swap src&lt;-&gt;dst for encoding
2526   assert(src != xnoreg, &quot;sanity&quot;);
2527   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2528   emit_int8(0x7F);
2529   emit_operand(src, dst);
2530 }
2531 
2532 // Move Unaligned EVEX enabled Vector (programmable : 8,16,32,64)
2533 void Assembler::evmovdqub(XMMRegister dst, XMMRegister src, int vector_len) {
2534   assert(VM_Version::supports_evex(), &quot;&quot;);
2535   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
2536   attributes.set_is_evex_instruction();
2537   int prefix = (_legacy_mode_bw) ? VEX_SIMD_F2 : VEX_SIMD_F3;
2538   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), (Assembler::VexSimdPrefix)prefix, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2539   emit_int16(0x6F, (0xC0 | encode));</span>

2540 }
2541 
2542 void Assembler::evmovdqub(XMMRegister dst, Address src, int vector_len) {
2543   assert(VM_Version::supports_evex(), &quot;&quot;);
2544   InstructionMark im(this);
2545   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
2546   int prefix = (_legacy_mode_bw) ? VEX_SIMD_F2 : VEX_SIMD_F3;
2547   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2548   attributes.set_is_evex_instruction();
2549   vex_prefix(src, 0, dst-&gt;encoding(), (Assembler::VexSimdPrefix)prefix, VEX_OPCODE_0F, &amp;attributes);
2550   emit_int8(0x6F);
2551   emit_operand(dst, src);
2552 }
2553 
2554 void Assembler::evmovdqub(Address dst, XMMRegister src, int vector_len) {
2555   assert(VM_Version::supports_evex(), &quot;&quot;);
2556   assert(src != xnoreg, &quot;sanity&quot;);
2557   InstructionMark im(this);
2558   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
2559   int prefix = (_legacy_mode_bw) ? VEX_SIMD_F2 : VEX_SIMD_F3;
</pre>
<hr />
<pre>
2615 
2616 void Assembler::evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len) {
2617   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
2618   assert(src != xnoreg, &quot;sanity&quot;);
2619   InstructionMark im(this);
2620   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
2621   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2622   attributes.reset_is_clear_context();
2623   attributes.set_embedded_opmask_register_specifier(mask);
2624   attributes.set_is_evex_instruction();
2625   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
2626   emit_int8(0x7F);
2627   emit_operand(src, dst);
2628 }
2629 
2630 void Assembler::evmovdqul(XMMRegister dst, XMMRegister src, int vector_len) {
2631   assert(VM_Version::supports_evex(), &quot;&quot;);
2632   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2633   attributes.set_is_evex_instruction();
2634   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2635   emit_int16(0x6F, (0xC0 | encode));</span>

2636 }
2637 
2638 void Assembler::evmovdqul(XMMRegister dst, Address src, int vector_len) {
2639   assert(VM_Version::supports_evex(), &quot;&quot;);
2640   InstructionMark im(this);
2641   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true , /* uses_vl */ true);
2642   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2643   attributes.set_is_evex_instruction();
2644   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2645   emit_int8(0x6F);
2646   emit_operand(dst, src);
2647 }
2648 
2649 void Assembler::evmovdqul(Address dst, XMMRegister src, int vector_len) {
2650   assert(VM_Version::supports_evex(), &quot;&quot;);
2651   assert(src != xnoreg, &quot;sanity&quot;);
2652   InstructionMark im(this);
2653   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2654   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2655   attributes.reset_is_clear_context();
2656   attributes.set_is_evex_instruction();
2657   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2658   emit_int8(0x7F);
2659   emit_operand(src, dst);
2660 }
2661 
2662 void Assembler::evmovdquq(XMMRegister dst, XMMRegister src, int vector_len) {
2663   assert(VM_Version::supports_evex(), &quot;&quot;);
2664   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2665   attributes.set_is_evex_instruction();
2666   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2667   emit_int16(0x6F, (0xC0 | encode));</span>

2668 }
2669 
2670 void Assembler::evmovdquq(XMMRegister dst, Address src, int vector_len) {
2671   assert(VM_Version::supports_evex(), &quot;&quot;);
2672   InstructionMark im(this);
2673   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2674   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2675   attributes.set_is_evex_instruction();
2676   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2677   emit_int8(0x6F);
2678   emit_operand(dst, src);
2679 }
2680 
2681 void Assembler::evmovdquq(Address dst, XMMRegister src, int vector_len) {
2682   assert(VM_Version::supports_evex(), &quot;&quot;);
2683   assert(src != xnoreg, &quot;sanity&quot;);
2684   InstructionMark im(this);
2685   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2686   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
2687   attributes.reset_is_clear_context();
2688   attributes.set_is_evex_instruction();
2689   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2690   emit_int8(0x7F);
2691   emit_operand(src, dst);
2692 }
2693 
2694 // Uses zero extension on 64bit
2695 
2696 void Assembler::movl(Register dst, int32_t imm32) {
2697   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">2698   emit_int8(0xB8 | encode);</span>
2699   emit_int32(imm32);
2700 }
2701 
2702 void Assembler::movl(Register dst, Register src) {
2703   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2704   emit_int16((unsigned char)0x8B, (0xC0 | encode));</span>

2705 }
2706 
2707 void Assembler::movl(Register dst, Address src) {
2708   InstructionMark im(this);
2709   prefix(src, dst);
2710   emit_int8((unsigned char)0x8B);
2711   emit_operand(dst, src);
2712 }
2713 
2714 void Assembler::movl(Address dst, int32_t imm32) {
2715   InstructionMark im(this);
2716   prefix(dst);
2717   emit_int8((unsigned char)0xC7);
2718   emit_operand(rax, dst, 4);
2719   emit_int32(imm32);
2720 }
2721 
2722 void Assembler::movl(Address dst, Register src) {
2723   InstructionMark im(this);
2724   prefix(dst, src);
2725   emit_int8((unsigned char)0x89);
2726   emit_operand(src, dst);
2727 }
2728 
2729 // New cpus require to use movsd and movss to avoid partial register stall
2730 // when loading from memory. But for old Opteron use movlpd instead of movsd.
2731 // The selection is done in MacroAssembler::movdbl() and movflt().
2732 void Assembler::movlpd(XMMRegister dst, Address src) {
2733   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2734   InstructionMark im(this);
2735   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
2736   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2737   attributes.set_rex_vex_w_reverted();
2738   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2739   emit_int8(0x12);
2740   emit_operand(dst, src);
2741 }
2742 
2743 void Assembler::movq( MMXRegister dst, Address src ) {
2744   assert( VM_Version::supports_mmx(), &quot;&quot; );
<span class="line-modified">2745   emit_int16(0x0F, 0x6F);</span>

2746   emit_operand(dst, src);
2747 }
2748 
2749 void Assembler::movq( Address dst, MMXRegister src ) {
2750   assert( VM_Version::supports_mmx(), &quot;&quot; );
<span class="line-modified">2751   emit_int16(0x0F, 0x7F);</span>

2752   // workaround gcc (3.2.1-7a) bug
2753   // In that version of gcc with only an emit_operand(MMX, Address)
2754   // gcc will tail jump and try and reverse the parameters completely
2755   // obliterating dst in the process. By having a version available
2756   // that doesn&#39;t need to swap the args at the tail jump the bug is
2757   // avoided.
2758   emit_operand(dst, src);
2759 }
2760 
2761 void Assembler::movq(XMMRegister dst, Address src) {
2762   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2763   InstructionMark im(this);
2764   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2765   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2766   attributes.set_rex_vex_w_reverted();
2767   simd_prefix(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2768   emit_int8(0x7E);
2769   emit_operand(dst, src);
2770 }
2771 
2772 void Assembler::movq(Address dst, XMMRegister src) {
2773   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2774   InstructionMark im(this);
2775   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2776   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2777   attributes.set_rex_vex_w_reverted();
2778   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
2779   emit_int8((unsigned char)0xD6);
2780   emit_operand(src, dst);
2781 }
2782 
2783 void Assembler::movsbl(Register dst, Address src) { // movsxb
2784   InstructionMark im(this);
2785   prefix(src, dst);
<span class="line-modified">2786   emit_int16(0x0F, (unsigned char)0xBE);</span>

2787   emit_operand(dst, src);
2788 }
2789 
2790 void Assembler::movsbl(Register dst, Register src) { // movsxb
2791   NOT_LP64(assert(src-&gt;has_byte_register(), &quot;must have byte register&quot;));
2792   int encode = prefix_and_encode(dst-&gt;encoding(), false, src-&gt;encoding(), true);
<span class="line-modified">2793   emit_int24(0x0F, (unsigned char)0xBE, (0xC0 | encode));</span>


2794 }
2795 
2796 void Assembler::movsd(XMMRegister dst, XMMRegister src) {
2797   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2798   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2799   attributes.set_rex_vex_w_reverted();
2800   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2801   emit_int16(0x10, (0xC0 | encode));</span>

2802 }
2803 
2804 void Assembler::movsd(XMMRegister dst, Address src) {
2805   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2806   InstructionMark im(this);
2807   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2808   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2809   attributes.set_rex_vex_w_reverted();
2810   simd_prefix(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
2811   emit_int8(0x10);
2812   emit_operand(dst, src);
2813 }
2814 
2815 void Assembler::movsd(Address dst, XMMRegister src) {
2816   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2817   InstructionMark im(this);
2818   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2819   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2820   attributes.reset_is_clear_context();
2821   attributes.set_rex_vex_w_reverted();
2822   simd_prefix(src, xnoreg, dst, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
2823   emit_int8(0x11);
2824   emit_operand(src, dst);
2825 }
2826 
2827 void Assembler::movss(XMMRegister dst, XMMRegister src) {
2828   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2829   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2830   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2831   emit_int16(0x10, (0xC0 | encode));</span>

2832 }
2833 
2834 void Assembler::movss(XMMRegister dst, Address src) {
2835   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2836   InstructionMark im(this);
2837   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2838   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2839   simd_prefix(dst, xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2840   emit_int8(0x10);
2841   emit_operand(dst, src);
2842 }
2843 
2844 void Assembler::movss(Address dst, XMMRegister src) {
2845   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2846   InstructionMark im(this);
2847   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2848   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2849   attributes.reset_is_clear_context();
2850   simd_prefix(src, xnoreg, dst, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2851   emit_int8(0x11);
2852   emit_operand(src, dst);
2853 }
2854 
2855 void Assembler::movswl(Register dst, Address src) { // movsxw
2856   InstructionMark im(this);
2857   prefix(src, dst);
<span class="line-modified">2858   emit_int16(0x0F, (unsigned char)0xBF);</span>

2859   emit_operand(dst, src);
2860 }
2861 
2862 void Assembler::movswl(Register dst, Register src) { // movsxw
2863   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2864   emit_int24(0x0F, (unsigned char)0xBF, (0xC0 | encode));</span>


2865 }
2866 
2867 void Assembler::movw(Address dst, int imm16) {
2868   InstructionMark im(this);
2869 
2870   emit_int8(0x66); // switch to 16-bit mode
2871   prefix(dst);
2872   emit_int8((unsigned char)0xC7);
2873   emit_operand(rax, dst, 2);
2874   emit_int16(imm16);
2875 }
2876 
2877 void Assembler::movw(Register dst, Address src) {
2878   InstructionMark im(this);
2879   emit_int8(0x66);
2880   prefix(src, dst);
2881   emit_int8((unsigned char)0x8B);
2882   emit_operand(dst, src);
2883 }
2884 
2885 void Assembler::movw(Address dst, Register src) {
2886   InstructionMark im(this);
2887   emit_int8(0x66);
2888   prefix(dst, src);
2889   emit_int8((unsigned char)0x89);
2890   emit_operand(src, dst);
2891 }
2892 
2893 void Assembler::movzbl(Register dst, Address src) { // movzxb
2894   InstructionMark im(this);
2895   prefix(src, dst);
<span class="line-modified">2896   emit_int16(0x0F, (unsigned char)0xB6);</span>

2897   emit_operand(dst, src);
2898 }
2899 
2900 void Assembler::movzbl(Register dst, Register src) { // movzxb
2901   NOT_LP64(assert(src-&gt;has_byte_register(), &quot;must have byte register&quot;));
2902   int encode = prefix_and_encode(dst-&gt;encoding(), false, src-&gt;encoding(), true);
<span class="line-modified">2903   emit_int24(0x0F, (unsigned char)0xB6, 0xC0 | encode);</span>


2904 }
2905 
2906 void Assembler::movzwl(Register dst, Address src) { // movzxw
2907   InstructionMark im(this);
2908   prefix(src, dst);
<span class="line-modified">2909   emit_int16(0x0F, (unsigned char)0xB7);</span>

2910   emit_operand(dst, src);
2911 }
2912 
2913 void Assembler::movzwl(Register dst, Register src) { // movzxw
2914   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">2915   emit_int24(0x0F, (unsigned char)0xB7, 0xC0 | encode);</span>


2916 }
2917 
2918 void Assembler::mull(Address src) {
2919   InstructionMark im(this);
2920   prefix(src);
2921   emit_int8((unsigned char)0xF7);
2922   emit_operand(rsp, src);
2923 }
2924 
2925 void Assembler::mull(Register src) {
2926   int encode = prefix_and_encode(src-&gt;encoding());
<span class="line-modified">2927   emit_int16((unsigned char)0xF7, (0xE0 | encode));</span>

2928 }
2929 
2930 void Assembler::mulsd(XMMRegister dst, Address src) {
2931   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2932   InstructionMark im(this);
2933   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2934   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
2935   attributes.set_rex_vex_w_reverted();
2936   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
2937   emit_int8(0x59);
2938   emit_operand(dst, src);
2939 }
2940 
2941 void Assembler::mulsd(XMMRegister dst, XMMRegister src) {
2942   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
2943   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2944   attributes.set_rex_vex_w_reverted();
2945   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2946   emit_int16(0x59, (0xC0 | encode));</span>

2947 }
2948 
2949 void Assembler::mulss(XMMRegister dst, Address src) {
2950   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2951   InstructionMark im(this);
2952   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2953   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
2954   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
2955   emit_int8(0x59);
2956   emit_operand(dst, src);
2957 }
2958 
2959 void Assembler::mulss(XMMRegister dst, XMMRegister src) {
2960   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
2961   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
2962   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">2963   emit_int16(0x59, (0xC0 | encode));</span>

2964 }
2965 
2966 void Assembler::negl(Register dst) {
2967   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">2968   emit_int16((unsigned char)0xF7, (0xD8 | encode));</span>

2969 }
2970 
2971 void Assembler::nop(int i) {
2972 #ifdef ASSERT
2973   assert(i &gt; 0, &quot; &quot;);
2974   // The fancy nops aren&#39;t currently recognized by debuggers making it a
2975   // pain to disassemble code while debugging. If asserts are on clearly
2976   // speed is not an issue so simply use the single byte traditional nop
2977   // to do alignment.
2978 
2979   for (; i &gt; 0 ; i--) emit_int8((unsigned char)0x90);
2980   return;
2981 
2982 #endif // ASSERT
2983 
2984   if (UseAddressNop &amp;&amp; VM_Version::is_intel()) {
2985     //
2986     // Using multi-bytes nops &quot;0x0F 0x1F [address]&quot; for Intel
2987     //  1: 0x90
2988     //  2: 0x66 0x90
2989     //  3: 0x66 0x66 0x90 (don&#39;t use &quot;0x0F 0x1F 0x00&quot; - need patching safe padding)
2990     //  4: 0x0F 0x1F 0x40 0x00
2991     //  5: 0x0F 0x1F 0x44 0x00 0x00
2992     //  6: 0x66 0x0F 0x1F 0x44 0x00 0x00
2993     //  7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
2994     //  8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
2995     //  9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
2996     // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
2997     // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
2998 
2999     // The rest coding is Intel specific - don&#39;t use consecutive address nops
3000 
3001     // 12: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3002     // 13: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3003     // 14: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3004     // 15: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3005 
3006     while(i &gt;= 15) {
3007       // For Intel don&#39;t generate consecutive addess nops (mix with regular nops)
3008       i -= 15;
<span class="line-modified">3009       emit_int24(0x66, 0x66, 0x66);</span>


3010       addr_nop_8();
<span class="line-modified">3011       emit_int32(0x66, 0x66, 0x66, (unsigned char)0x90);</span>




3012     }
3013     switch (i) {
3014       case 14:
3015         emit_int8(0x66); // size prefix
3016       case 13:
3017         emit_int8(0x66); // size prefix
3018       case 12:
3019         addr_nop_8();
<span class="line-modified">3020         emit_int32(0x66, 0x66, 0x66, (unsigned char)0x90);</span>




3021         break;
3022       case 11:
3023         emit_int8(0x66); // size prefix
3024       case 10:
3025         emit_int8(0x66); // size prefix
3026       case 9:
3027         emit_int8(0x66); // size prefix
3028       case 8:
3029         addr_nop_8();
3030         break;
3031       case 7:
3032         addr_nop_7();
3033         break;
3034       case 6:
3035         emit_int8(0x66); // size prefix
3036       case 5:
3037         addr_nop_5();
3038         break;
3039       case 4:
3040         addr_nop_4();
</pre>
<hr />
<pre>
3062     //  4: 0x0F 0x1F 0x40 0x00
3063     //  5: 0x0F 0x1F 0x44 0x00 0x00
3064     //  6: 0x66 0x0F 0x1F 0x44 0x00 0x00
3065     //  7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3066     //  8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3067     //  9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3068     // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3069     // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3070 
3071     // The rest coding is AMD specific - use consecutive address nops
3072 
3073     // 12: 0x66 0x0F 0x1F 0x44 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00
3074     // 13: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x66 0x0F 0x1F 0x44 0x00 0x00
3075     // 14: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3076     // 15: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3077     // 16: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3078     //     Size prefixes (0x66) are added for larger sizes
3079 
3080     while(i &gt;= 22) {
3081       i -= 11;
<span class="line-modified">3082       emit_int24(0x66, 0x66, 0x66);</span>


3083       addr_nop_8();
3084     }
3085     // Generate first nop for size between 21-12
3086     switch (i) {
3087       case 21:
3088         i -= 1;
3089         emit_int8(0x66); // size prefix
3090       case 20:
3091       case 19:
3092         i -= 1;
3093         emit_int8(0x66); // size prefix
3094       case 18:
3095       case 17:
3096         i -= 1;
3097         emit_int8(0x66); // size prefix
3098       case 16:
3099       case 15:
3100         i -= 8;
3101         addr_nop_8();
3102         break;
</pre>
<hr />
<pre>
3159     //  3: 0x66 0x66 0x90 (don&#39;t use &quot;0x0F 0x1F 0x00&quot; - need patching safe padding)
3160     //  4: 0x0F 0x1F 0x40 0x00
3161     //  5: 0x0F 0x1F 0x44 0x00 0x00
3162     //  6: 0x66 0x0F 0x1F 0x44 0x00 0x00
3163     //  7: 0x0F 0x1F 0x80 0x00 0x00 0x00 0x00
3164     //  8: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3165     //  9: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3166     // 10: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3167     // 11: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00
3168 
3169     // The rest coding is ZX specific - don&#39;t use consecutive address nops
3170 
3171     // 12: 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3172     // 13: 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3173     // 14: 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3174     // 15: 0x66 0x66 0x66 0x0F 0x1F 0x84 0x00 0x00 0x00 0x00 0x00 0x66 0x66 0x66 0x90
3175 
3176     while (i &gt;= 15) {
3177       // For ZX don&#39;t generate consecutive addess nops (mix with regular nops)
3178       i -= 15;
<span class="line-modified">3179       emit_int24(0x66, 0x66, 0x66);</span>


3180       addr_nop_8();
<span class="line-modified">3181       emit_int32(0x66, 0x66, 0x66, (unsigned char)0x90);</span>




3182     }
3183     switch (i) {
3184       case 14:
3185         emit_int8(0x66); // size prefix
3186       case 13:
3187         emit_int8(0x66); // size prefix
3188       case 12:
3189         addr_nop_8();
<span class="line-modified">3190         emit_int32(0x66, 0x66, 0x66, (unsigned char)0x90);</span>




3191         break;
3192       case 11:
3193         emit_int8(0x66); // size prefix
3194       case 10:
3195         emit_int8(0x66); // size prefix
3196       case 9:
3197         emit_int8(0x66); // size prefix
3198       case 8:
3199         addr_nop_8();
3200         break;
3201       case 7:
3202         addr_nop_7();
3203         break;
3204       case 6:
3205         emit_int8(0x66); // size prefix
3206       case 5:
3207         addr_nop_5();
3208         break;
3209       case 4:
3210         addr_nop_4();
</pre>
<hr />
<pre>
3220         break;
3221       default:
3222         assert(i == 0, &quot; &quot;);
3223     }
3224     return;
3225   }
3226 
3227   // Using nops with size prefixes &quot;0x66 0x90&quot;.
3228   // From AMD Optimization Guide:
3229   //  1: 0x90
3230   //  2: 0x66 0x90
3231   //  3: 0x66 0x66 0x90
3232   //  4: 0x66 0x66 0x66 0x90
3233   //  5: 0x66 0x66 0x90 0x66 0x90
3234   //  6: 0x66 0x66 0x90 0x66 0x66 0x90
3235   //  7: 0x66 0x66 0x66 0x90 0x66 0x66 0x90
3236   //  8: 0x66 0x66 0x66 0x90 0x66 0x66 0x66 0x90
3237   //  9: 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90
3238   // 10: 0x66 0x66 0x66 0x90 0x66 0x66 0x90 0x66 0x66 0x90
3239   //
<span class="line-modified">3240   while (i &gt; 12) {</span>
3241     i -= 4;
<span class="line-modified">3242     emit_int32(0x66, 0x66, 0x66, (unsigned char)0x90);</span>




3243   }
3244   // 1 - 12 nops
<span class="line-modified">3245   if (i &gt; 8) {</span>
<span class="line-modified">3246     if (i &gt; 9) {</span>
3247       i -= 1;
3248       emit_int8(0x66);
3249     }
3250     i -= 3;
<span class="line-modified">3251     emit_int24(0x66, 0x66, (unsigned char)0x90);</span>


3252   }
3253   // 1 - 8 nops
<span class="line-modified">3254   if (i &gt; 4) {</span>
<span class="line-modified">3255     if (i &gt; 6) {</span>
3256       i -= 1;
3257       emit_int8(0x66);
3258     }
3259     i -= 3;
<span class="line-modified">3260     emit_int24(0x66, 0x66, (unsigned char)0x90);</span>


3261   }
3262   switch (i) {
3263     case 4:
3264       emit_int8(0x66);
3265     case 3:
3266       emit_int8(0x66);
3267     case 2:
3268       emit_int8(0x66);
3269     case 1:
3270       emit_int8((unsigned char)0x90);
3271       break;
3272     default:
3273       assert(i == 0, &quot; &quot;);
3274   }
3275 }
3276 
3277 void Assembler::notl(Register dst) {
3278   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">3279   emit_int16((unsigned char)0xF7, (0xD0 | encode));</span>

3280 }
3281 
3282 void Assembler::orl(Address dst, int32_t imm32) {
3283   InstructionMark im(this);
3284   prefix(dst);
3285   emit_arith_operand(0x81, rcx, dst, imm32);
3286 }
3287 
3288 void Assembler::orl(Register dst, int32_t imm32) {
3289   prefix(dst);
3290   emit_arith(0x81, 0xC8, dst, imm32);
3291 }
3292 
3293 void Assembler::orl(Register dst, Address src) {
3294   InstructionMark im(this);
3295   prefix(src, dst);
3296   emit_int8(0x0B);
3297   emit_operand(dst, src);
3298 }
3299 
</pre>
<hr />
<pre>
3315   emit_int8((unsigned char)0x80);
3316   emit_operand(rcx, dst, 1);
3317   emit_int8(imm8);
3318 }
3319 
3320 void Assembler::packuswb(XMMRegister dst, Address src) {
3321   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
3322   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
3323   InstructionMark im(this);
3324   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3325   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
3326   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3327   emit_int8(0x67);
3328   emit_operand(dst, src);
3329 }
3330 
3331 void Assembler::packuswb(XMMRegister dst, XMMRegister src) {
3332   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
3333   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3334   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3335   emit_int16(0x67, (0xC0 | encode));</span>

3336 }
3337 
3338 void Assembler::vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3339   assert(UseAVX &gt; 0, &quot;some form of AVX must be enabled&quot;);
3340   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3341   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3342   emit_int16(0x67, (0xC0 | encode));</span>

3343 }
3344 
3345 void Assembler::vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len) {
3346   assert(VM_Version::supports_avx2(), &quot;&quot;);
3347   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3348   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3349   emit_int24(0x00, (0xC0 | encode), imm8);</span>


3350 }
3351 
3352 void Assembler::vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3353   assert(UseAVX &gt; 2, &quot;requires AVX512F&quot;);
3354   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3355   attributes.set_is_evex_instruction();
3356   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3357   emit_int16(0x36, (0xC0 | encode));</span>

3358 }
3359 
3360 void Assembler::vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8) {
3361   assert(VM_Version::supports_avx2(), &quot;&quot;);
3362   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3363   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3364   emit_int24(0x46, (0xC0 | encode), imm8);</span>


3365 }
3366 
3367 void Assembler::vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8) {
3368   assert(VM_Version::supports_avx(), &quot;&quot;);
3369   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3370   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3371   emit_int24(0x06, (0xC0 | encode), imm8);</span>


3372 }
3373 
3374 void Assembler::evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3375   assert(VM_Version::supports_evex(), &quot;&quot;);
3376   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3377   attributes.set_is_evex_instruction();
3378   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3379   emit_int16(0x76, (0xC0 | encode));</span>

3380 }
3381 
3382 
3383 void Assembler::pause() {
<span class="line-modified">3384   emit_int16((unsigned char)0xF3, (unsigned char)0x90);</span>

3385 }
3386 
3387 void Assembler::ud2() {
<span class="line-modified">3388   emit_int16(0x0F, 0x0B);</span>

3389 }
3390 
3391 void Assembler::pcmpestri(XMMRegister dst, Address src, int imm8) {
3392   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
3393   InstructionMark im(this);
3394   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3395   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3396   emit_int8(0x61);
3397   emit_operand(dst, src);
3398   emit_int8(imm8);
3399 }
3400 
3401 void Assembler::pcmpestri(XMMRegister dst, XMMRegister src, int imm8) {
3402   assert(VM_Version::supports_sse4_2(), &quot;&quot;);
3403   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3404   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3405   emit_int24(0x61, (0xC0 | encode), imm8);</span>


3406 }
3407 
3408 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3409 void Assembler::pcmpeqb(XMMRegister dst, XMMRegister src) {
3410   assert(VM_Version::supports_sse2(), &quot;&quot;);
3411   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3412   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3413   emit_int16(0x74, (0xC0 | encode));</span>

3414 }
3415 
3416 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3417 void Assembler::vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3418   assert(VM_Version::supports_avx(), &quot;&quot;);
3419   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3420   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3421   emit_int16(0x74, (0xC0 | encode));</span>

3422 }
3423 
3424 // In this context, kdst is written the mask used to process the equal components
3425 void Assembler::evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3426   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3427   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3428   attributes.set_is_evex_instruction();
3429   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3430   emit_int16(0x74, (0xC0 | encode));</span>

3431 }
3432 
3433 void Assembler::evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3434   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3435   InstructionMark im(this);
3436   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3437   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3438   attributes.set_is_evex_instruction();
3439   int dst_enc = kdst-&gt;encoding();
3440   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3441   emit_int8(0x64);
3442   emit_operand(as_Register(dst_enc), src);
3443 }
3444 
3445 void Assembler::evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len) {
3446   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3447   InstructionMark im(this);
3448   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
3449   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3450   attributes.reset_is_clear_context();
3451   attributes.set_embedded_opmask_register_specifier(mask);
3452   attributes.set_is_evex_instruction();
3453   int dst_enc = kdst-&gt;encoding();
3454   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3455   emit_int8(0x64);
3456   emit_operand(as_Register(dst_enc), src);
3457 }
3458 
3459 void Assembler::evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len) {
3460   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3461   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3462   attributes.set_is_evex_instruction();
3463   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3464   emit_int24(0x3E, (0xC0 | encode), vcc);</span>


3465 }
3466 
3467 void Assembler::evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len) {
3468   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3469   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
3470   attributes.reset_is_clear_context();
3471   attributes.set_embedded_opmask_register_specifier(mask);
3472   attributes.set_is_evex_instruction();
3473   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3474   emit_int24(0x3E, (0xC0 | encode), vcc);</span>


3475 }
3476 
3477 void Assembler::evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len) {
3478   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3479   InstructionMark im(this);
3480   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3481   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3482   attributes.set_is_evex_instruction();
3483   int dst_enc = kdst-&gt;encoding();
3484   vex_prefix(src, nds-&gt;encoding(), kdst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3485   emit_int8(0x3E);
3486   emit_operand(as_Register(dst_enc), src);
3487   emit_int8(vcc);
3488 }
3489 
3490 void Assembler::evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3491   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3492   InstructionMark im(this);
3493   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3494   attributes.set_is_evex_instruction();
</pre>
<hr />
<pre>
3500 }
3501 
3502 void Assembler::evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len) {
3503   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3504   InstructionMark im(this);
3505   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_reg_mask */ false, /* uses_vl */ true);
3506   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3507   attributes.reset_is_clear_context();
3508   attributes.set_embedded_opmask_register_specifier(mask);
3509   attributes.set_is_evex_instruction();
3510   vex_prefix(src, nds-&gt;encoding(), kdst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3511   emit_int8(0x74);
3512   emit_operand(as_Register(kdst-&gt;encoding()), src);
3513 }
3514 
3515 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3516 void Assembler::pcmpeqw(XMMRegister dst, XMMRegister src) {
3517   assert(VM_Version::supports_sse2(), &quot;&quot;);
3518   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3519   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3520   emit_int16(0x75, (0xC0 | encode));</span>

3521 }
3522 
3523 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3524 void Assembler::vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3525   assert(VM_Version::supports_avx(), &quot;&quot;);
3526   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3527   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3528   emit_int16(0x75, (0xC0 | encode));</span>

3529 }
3530 
3531 // In this context, kdst is written the mask used to process the equal components
3532 void Assembler::evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3533   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3534   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3535   attributes.set_is_evex_instruction();
3536   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3537   emit_int16(0x75, (0xC0 | encode));</span>

3538 }
3539 
3540 void Assembler::evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3541   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
3542   InstructionMark im(this);
3543   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3544   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
3545   attributes.set_is_evex_instruction();
3546   int dst_enc = kdst-&gt;encoding();
3547   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3548   emit_int8(0x75);
3549   emit_operand(as_Register(dst_enc), src);
3550 }
3551 
3552 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3553 void Assembler::pcmpeqd(XMMRegister dst, XMMRegister src) {
3554   assert(VM_Version::supports_sse2(), &quot;&quot;);
3555   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3556   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3557   emit_int16(0x76, (0xC0 | encode));</span>

3558 }
3559 
3560 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3561 void Assembler::vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3562   assert(VM_Version::supports_avx(), &quot;&quot;);
3563   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3564   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3565   emit_int16(0x76, (0xC0 | encode));</span>

3566 }
3567 
3568 // In this context, kdst is written the mask used to process the equal components
3569 void Assembler::evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3570   assert(VM_Version::supports_evex(), &quot;&quot;);
3571   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3572   attributes.set_is_evex_instruction();
3573   attributes.reset_is_clear_context();
3574   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3575   emit_int16(0x76, (0xC0 | encode));</span>

3576 }
3577 
3578 void Assembler::evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3579   assert(VM_Version::supports_evex(), &quot;&quot;);
3580   InstructionMark im(this);
3581   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3582   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
3583   attributes.reset_is_clear_context();
3584   attributes.set_is_evex_instruction();
3585   int dst_enc = kdst-&gt;encoding();
3586   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3587   emit_int8(0x76);
3588   emit_operand(as_Register(dst_enc), src);
3589 }
3590 
3591 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3592 void Assembler::pcmpeqq(XMMRegister dst, XMMRegister src) {
3593   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3594   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3595   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3596   emit_int16(0x29, (0xC0 | encode));</span>

3597 }
3598 
3599 // In this context, the dst vector contains the components that are equal, non equal components are zeroed in dst
3600 void Assembler::vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3601   assert(VM_Version::supports_avx(), &quot;&quot;);
3602   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3603   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3604   emit_int16(0x29, (0xC0 | encode));</span>

3605 }
3606 
3607 // In this context, kdst is written the mask used to process the equal components
3608 void Assembler::evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len) {
3609   assert(VM_Version::supports_evex(), &quot;&quot;);
3610   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3611   attributes.reset_is_clear_context();
3612   attributes.set_is_evex_instruction();
3613   int encode = vex_prefix_and_encode(kdst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3614   emit_int16(0x29, (0xC0 | encode));</span>

3615 }
3616 
3617 // In this context, kdst is written the mask used to process the equal components
3618 void Assembler::evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len) {
3619   assert(VM_Version::supports_evex(), &quot;&quot;);
3620   InstructionMark im(this);
3621   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3622   attributes.reset_is_clear_context();
3623   attributes.set_is_evex_instruction();
3624   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
3625   int dst_enc = kdst-&gt;encoding();
3626   vex_prefix(src, nds-&gt;encoding(), dst_enc, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
3627   emit_int8(0x29);
3628   emit_operand(as_Register(dst_enc), src);
3629 }
3630 
3631 void Assembler::pmovmskb(Register dst, XMMRegister src) {
3632   assert(VM_Version::supports_sse2(), &quot;&quot;);
3633   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3634   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3635   emit_int16((unsigned char)0xD7, (0xC0 | encode));</span>

3636 }
3637 
3638 void Assembler::vpmovmskb(Register dst, XMMRegister src) {
3639   assert(VM_Version::supports_avx2(), &quot;&quot;);
3640   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
3641   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3642   emit_int16((unsigned char)0xD7, (0xC0 | encode));</span>

3643 }
3644 
3645 void Assembler::pextrd(Register dst, XMMRegister src, int imm8) {
3646   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3647   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3648   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3649   emit_int24(0x16, (0xC0 | encode), imm8);</span>


3650 }
3651 
3652 void Assembler::pextrd(Address dst, XMMRegister src, int imm8) {
3653   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3654   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3655   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
3656   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3657   emit_int8(0x16);
3658   emit_operand(src, dst);
3659   emit_int8(imm8);
3660 }
3661 
3662 void Assembler::pextrq(Register dst, XMMRegister src, int imm8) {
3663   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3664   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3665   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3666   emit_int24(0x16, (0xC0 | encode), imm8);</span>


3667 }
3668 
3669 void Assembler::pextrq(Address dst, XMMRegister src, int imm8) {
3670   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3671   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3672   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
3673   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3674   emit_int8(0x16);
3675   emit_operand(src, dst);
3676   emit_int8(imm8);
3677 }
3678 
3679 void Assembler::pextrw(Register dst, XMMRegister src, int imm8) {
3680   assert(VM_Version::supports_sse2(), &quot;&quot;);
3681   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3682   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3683   emit_int24((unsigned char)0xC5, (0xC0 | encode), imm8);</span>


3684 }
3685 
3686 void Assembler::pextrw(Address dst, XMMRegister src, int imm8) {
3687   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3688   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3689   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_16bit);
3690   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3691   emit_int8(0x15);</span>
3692   emit_operand(src, dst);
3693   emit_int8(imm8);
3694 }
3695 
3696 void Assembler::pextrb(Address dst, XMMRegister src, int imm8) {
3697   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3698   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3699   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_8bit);
3700   simd_prefix(src, xnoreg, dst, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3701   emit_int8(0x14);
3702   emit_operand(src, dst);
3703   emit_int8(imm8);
3704 }
3705 
3706 void Assembler::pinsrd(XMMRegister dst, Register src, int imm8) {
3707   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3708   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3709   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3710   emit_int24(0x22, (0xC0 | encode), imm8);</span>


3711 }
3712 
3713 void Assembler::pinsrd(XMMRegister dst, Address src, int imm8) {
3714   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3715   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3716   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
3717   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3718   emit_int8(0x22);
3719   emit_operand(dst,src);
3720   emit_int8(imm8);
3721 }
3722 
3723 void Assembler::pinsrq(XMMRegister dst, Register src, int imm8) {
3724   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3725   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3726   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">3727   emit_int24(0x22, (0xC0 | encode), imm8);</span>


3728 }
3729 
3730 void Assembler::pinsrq(XMMRegister dst, Address src, int imm8) {
3731   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3732   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
3733   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
3734   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3735   emit_int8(0x22);
3736   emit_operand(dst, src);
3737   emit_int8(imm8);
3738 }
3739 
3740 void Assembler::pinsrw(XMMRegister dst, Register src, int imm8) {
3741   assert(VM_Version::supports_sse2(), &quot;&quot;);
3742   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3743   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3744   emit_int24((unsigned char)0xC4, (0xC0 | encode), imm8);</span>


3745 }
3746 
3747 void Assembler::pinsrw(XMMRegister dst, Address src, int imm8) {
3748   assert(VM_Version::supports_sse2(), &quot;&quot;);
3749   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3750   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_16bit);
3751   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
3752   emit_int8((unsigned char)0xC4);
3753   emit_operand(dst, src);
3754   emit_int8(imm8);
3755 }
3756 
3757 void Assembler::pinsrb(XMMRegister dst, Address src, int imm8) {
3758   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3759   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3760   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_8bit);
3761   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
3762   emit_int8(0x20);
3763   emit_operand(dst, src);
3764   emit_int8(imm8);
3765 }
3766 
3767 void Assembler::pmovzxbw(XMMRegister dst, Address src) {
3768   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3769   InstructionMark im(this);
3770   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3771   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
3772   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
3773   emit_int8(0x30);
3774   emit_operand(dst, src);
3775 }
3776 
3777 void Assembler::pmovzxbw(XMMRegister dst, XMMRegister src) {
3778   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3779   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3780   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3781   emit_int16(0x30, (0xC0 | encode));</span>

3782 }
3783 
3784 void Assembler::pmovsxbw(XMMRegister dst, XMMRegister src) {
3785   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
3786   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3787   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3788   emit_int16(0x20, (0xC0 | encode));</span>

3789 }
3790 
3791 void Assembler::vpmovzxbw(XMMRegister dst, Address src, int vector_len) {
3792   assert(VM_Version::supports_avx(), &quot;&quot;);
3793   InstructionMark im(this);
3794   assert(dst != xnoreg, &quot;sanity&quot;);
3795   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3796   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
3797   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
3798   emit_int8(0x30);
3799   emit_operand(dst, src);
3800 }
3801 
3802 void Assembler::vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len) {
3803   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
3804   vector_len == AVX_256bit? VM_Version::supports_avx2() :
3805   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
3806   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3807   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3808   emit_int16(0x30, (unsigned char) (0xC0 | encode));</span>

3809 }
3810 
3811 void Assembler::vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len) {
3812   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
3813   vector_len == AVX_256bit? VM_Version::supports_avx2() :
3814   vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
3815   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3816   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3817   emit_int16(0x20, (0xC0 | encode));</span>

3818 }
3819 
3820 void Assembler::evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len) {
3821   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3822   assert(dst != xnoreg, &quot;sanity&quot;);
3823   InstructionMark im(this);
3824   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
3825   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
3826   attributes.set_embedded_opmask_register_specifier(mask);
3827   attributes.set_is_evex_instruction();
3828   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
3829   emit_int8(0x30);
3830   emit_operand(dst, src);
3831 }
3832 void Assembler::evpmovwb(Address dst, XMMRegister src, int vector_len) {
3833   assert(VM_Version::supports_avx512vlbw(), &quot;&quot;);
3834   assert(src != xnoreg, &quot;sanity&quot;);
3835   InstructionMark im(this);
3836   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3837   attributes.set_address_attributes(/* tuple_type */ EVEX_HVM, /* input_size_in_bits */ EVEX_NObit);
</pre>
<hr />
<pre>
3856 }
3857 
3858 void Assembler::evpmovdb(Address dst, XMMRegister src, int vector_len) {
3859   assert(VM_Version::supports_evex(), &quot;&quot;);
3860   assert(src != xnoreg, &quot;sanity&quot;);
3861   InstructionMark im(this);
3862   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3863   attributes.set_address_attributes(/* tuple_type */ EVEX_QVM, /* input_size_in_bits */ EVEX_NObit);
3864   attributes.set_is_evex_instruction();
3865   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F_38, &amp;attributes);
3866   emit_int8(0x31);
3867   emit_operand(src, dst);
3868 }
3869 
3870 void Assembler::vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len) {
3871   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
3872   vector_len == AVX_256bit? VM_Version::supports_avx2() :
3873   vector_len == AVX_512bit? VM_Version::supports_evex() : 0, &quot; &quot;);
3874   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3875   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3876   emit_int16(0x33, (0xC0 | encode));</span>

3877 }
3878 
3879 void Assembler::pmaddwd(XMMRegister dst, XMMRegister src) {
3880   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
3881   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3882   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3883   emit_int16((unsigned char)0xF5, (0xC0 | encode));</span>

3884 }
3885 
3886 void Assembler::vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3887   assert(vector_len == AVX_128bit ? VM_Version::supports_avx() :
3888     (vector_len == AVX_256bit ? VM_Version::supports_avx2() :
3889     (vector_len == AVX_512bit ? VM_Version::supports_evex() : 0)), &quot;&quot;);
3890   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
3891   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">3892   emit_int16((unsigned char)0xF5, (0xC0 | encode));</span>

3893 }
3894 
3895 void Assembler::evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
3896   assert(VM_Version::supports_evex(), &quot;&quot;);
<span class="line-modified">3897   assert(VM_Version::supports_avx512_vnni(), &quot;must support vnni&quot;);</span>
3898   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3899   attributes.set_is_evex_instruction();
3900   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3901   emit_int16(0x52, (0xC0 | encode));</span>

3902 }
3903 
3904 // generic
3905 void Assembler::pop(Register dst) {
3906   int encode = prefix_and_encode(dst-&gt;encoding());
3907   emit_int8(0x58 | encode);
3908 }
3909 
3910 void Assembler::popcntl(Register dst, Address src) {
3911   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);
3912   InstructionMark im(this);
3913   emit_int8((unsigned char)0xF3);
3914   prefix(src, dst);
<span class="line-modified">3915   emit_int16(0x0F, (unsigned char)0xB8);</span>

3916   emit_operand(dst, src);
3917 }
3918 
3919 void Assembler::popcntl(Register dst, Register src) {
3920   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);
3921   emit_int8((unsigned char)0xF3);
3922   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">3923   emit_int24(0x0F, (unsigned char)0xB8, (0xC0 | encode));</span>


3924 }
3925 
3926 void Assembler::vpopcntd(XMMRegister dst, XMMRegister src, int vector_len) {
<span class="line-modified">3927   assert(VM_Version::supports_avx512_vpopcntdq(), &quot;must support vpopcntdq feature&quot;);</span>
3928   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
3929   attributes.set_is_evex_instruction();
3930   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">3931   emit_int16(0x55, (0xC0 | encode));</span>

3932 }
3933 
3934 void Assembler::popf() {
3935   emit_int8((unsigned char)0x9D);
3936 }
3937 
3938 #ifndef _LP64 // no 32bit push/pop on amd64
3939 void Assembler::popl(Address dst) {
3940   // NOTE: this will adjust stack by 8byte on 64bits
3941   InstructionMark im(this);
3942   prefix(dst);
3943   emit_int8((unsigned char)0x8F);
3944   emit_operand(rax, dst);
3945 }
3946 #endif
3947 





3948 void Assembler::prefetchnta(Address src) {
3949   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
3950   InstructionMark im(this);
<span class="line-modified">3951   prefix(src);</span>
<span class="line-modified">3952   emit_int16(0x0F, 0x18);</span>
3953   emit_operand(rax, src); // 0, src
3954 }
3955 
3956 void Assembler::prefetchr(Address src) {
3957   assert(VM_Version::supports_3dnow_prefetch(), &quot;must support&quot;);
3958   InstructionMark im(this);
<span class="line-modified">3959   prefix(src);</span>
<span class="line-modified">3960   emit_int16(0x0F, 0x0D);</span>
3961   emit_operand(rax, src); // 0, src
3962 }
3963 
3964 void Assembler::prefetcht0(Address src) {
3965   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
3966   InstructionMark im(this);
<span class="line-modified">3967   prefix(src);</span>
<span class="line-modified">3968   emit_int16(0x0F, 0x18);</span>
3969   emit_operand(rcx, src); // 1, src
3970 }
3971 
3972 void Assembler::prefetcht1(Address src) {
3973   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
3974   InstructionMark im(this);
<span class="line-modified">3975   prefix(src);</span>
<span class="line-modified">3976   emit_int16(0x0F, 0x18);</span>
3977   emit_operand(rdx, src); // 2, src
3978 }
3979 
3980 void Assembler::prefetcht2(Address src) {
3981   NOT_LP64(assert(VM_Version::supports_sse(), &quot;must support&quot;));
3982   InstructionMark im(this);
<span class="line-modified">3983   prefix(src);</span>
<span class="line-modified">3984   emit_int16(0x0F, 0x18);</span>
3985   emit_operand(rbx, src); // 3, src
3986 }
3987 
3988 void Assembler::prefetchw(Address src) {
3989   assert(VM_Version::supports_3dnow_prefetch(), &quot;must support&quot;);
3990   InstructionMark im(this);
<span class="line-modified">3991   prefix(src);</span>
<span class="line-modified">3992   emit_int16(0x0F, 0x0D);</span>
3993   emit_operand(rcx, src); // 1, src
3994 }
3995 
3996 void Assembler::prefix(Prefix p) {
3997   emit_int8(p);
3998 }
3999 
4000 void Assembler::pshufb(XMMRegister dst, XMMRegister src) {
4001   assert(VM_Version::supports_ssse3(), &quot;&quot;);
4002   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4003   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4004   emit_int16(0x00, (0xC0 | encode));</span>

4005 }
4006 
4007 void Assembler::vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
4008   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4009          vector_len == AVX_256bit? VM_Version::supports_avx2() :
4010          vector_len == AVX_512bit? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4011   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4012   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4013   emit_int16(0x00, (0xC0 | encode));</span>

4014 }
4015 
4016 void Assembler::pshufb(XMMRegister dst, Address src) {
4017   assert(VM_Version::supports_ssse3(), &quot;&quot;);
4018   InstructionMark im(this);
4019   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4020   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
4021   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4022   emit_int8(0x00);
4023   emit_operand(dst, src);
4024 }
4025 
4026 void Assembler::pshufd(XMMRegister dst, XMMRegister src, int mode) {
4027   assert(isByte(mode), &quot;invalid value&quot;);
4028   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4029   int vector_len = VM_Version::supports_avx512novl() ? AVX_512bit : AVX_128bit;
4030   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4031   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4032   emit_int24(0x70, (0xC0 | encode), mode &amp; 0xFF);</span>


4033 }
4034 
4035 void Assembler::vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len) {
4036   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4037          (vector_len == AVX_256bit? VM_Version::supports_avx2() :
4038          (vector_len == AVX_512bit? VM_Version::supports_evex() : 0)), &quot;&quot;);
4039   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4040   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4041   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4042   emit_int24(0x70, (0xC0 | encode), mode &amp; 0xFF);</span>


4043 }
4044 
4045 void Assembler::pshufd(XMMRegister dst, Address src, int mode) {
4046   assert(isByte(mode), &quot;invalid value&quot;);
4047   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4048   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4049   InstructionMark im(this);
4050   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4051   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
4052   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4053   emit_int8(0x70);
4054   emit_operand(dst, src);
4055   emit_int8(mode &amp; 0xFF);
4056 }
4057 
4058 void Assembler::pshuflw(XMMRegister dst, XMMRegister src, int mode) {
4059   assert(isByte(mode), &quot;invalid value&quot;);
4060   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4061   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4062   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4063   emit_int24(0x70, (0xC0 | encode), mode &amp; 0xFF);</span>


4064 }
4065 
4066 void Assembler::pshuflw(XMMRegister dst, Address src, int mode) {
4067   assert(isByte(mode), &quot;invalid value&quot;);
4068   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4069   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4070   InstructionMark im(this);
4071   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4072   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
4073   simd_prefix(dst, xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4074   emit_int8(0x70);
4075   emit_operand(dst, src);
4076   emit_int8(mode &amp; 0xFF);
4077 }
4078 
4079 void Assembler::evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len) {
4080   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
4081   assert(vector_len == Assembler::AVX_256bit || vector_len == Assembler::AVX_512bit, &quot;&quot;);
4082   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4083   attributes.set_is_evex_instruction();
4084   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4085   emit_int24(0x43, (0xC0 | encode), imm8 &amp; 0xFF);</span>


4086 }
4087 
4088 void Assembler::psrldq(XMMRegister dst, int shift) {
4089   // Shift left 128 bit value in dst XMMRegister by shift number of bytes.
4090   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4091   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4092   int encode = simd_prefix_and_encode(xmm3, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4093   emit_int24(0x73, (0xC0 | encode), shift);</span>


4094 }
4095 
4096 void Assembler::vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
4097   assert(vector_len == AVX_128bit ? VM_Version::supports_avx() :
4098          vector_len == AVX_256bit ? VM_Version::supports_avx2() :
4099          vector_len == AVX_512bit ? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4100   InstructionAttr attributes(vector_len, /*vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4101   int encode = vex_prefix_and_encode(xmm3-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4102   emit_int24(0x73, (0xC0 | encode), shift &amp; 0xFF);</span>


4103 }
4104 
4105 void Assembler::pslldq(XMMRegister dst, int shift) {
4106   // Shift left 128 bit value in dst XMMRegister by shift number of bytes.
4107   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4108   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4109   // XMM7 is for /7 encoding: 66 0F 73 /7 ib
4110   int encode = simd_prefix_and_encode(xmm7, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4111   emit_int24(0x73, (0xC0 | encode), shift);</span>


4112 }
4113 
4114 void Assembler::vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
4115   assert(vector_len == AVX_128bit ? VM_Version::supports_avx() :
4116          vector_len == AVX_256bit ? VM_Version::supports_avx2() :
4117          vector_len == AVX_512bit ? VM_Version::supports_avx512bw() : 0, &quot;&quot;);
4118   InstructionAttr attributes(vector_len, /*vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4119   int encode = vex_prefix_and_encode(xmm7-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4120   emit_int24(0x73, (0xC0 | encode), shift &amp; 0xFF);</span>


4121 }
4122 
4123 void Assembler::ptest(XMMRegister dst, Address src) {
4124   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4125   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4126   InstructionMark im(this);
4127   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4128   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4129   emit_int8(0x17);
4130   emit_operand(dst, src);
4131 }
4132 
4133 void Assembler::ptest(XMMRegister dst, XMMRegister src) {
4134   assert(VM_Version::supports_sse4_1() || VM_Version::supports_avx(), &quot;&quot;);
4135   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4136   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4137   emit_int8(0x17);
<span class="line-modified">4138   emit_int8((0xC0 | encode));</span>
4139 }
4140 
4141 void Assembler::vptest(XMMRegister dst, Address src) {
4142   assert(VM_Version::supports_avx(), &quot;&quot;);
4143   InstructionMark im(this);
4144   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4145   assert(dst != xnoreg, &quot;sanity&quot;);
4146   // swap src&lt;-&gt;dst for encoding
4147   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
4148   emit_int8(0x17);
4149   emit_operand(dst, src);
4150 }
4151 
4152 void Assembler::vptest(XMMRegister dst, XMMRegister src) {
4153   assert(VM_Version::supports_avx(), &quot;&quot;);
4154   InstructionAttr attributes(AVX_256bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4155   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4156   emit_int16(0x17, (0xC0 | encode));</span>

4157 }
4158 
4159 void Assembler::punpcklbw(XMMRegister dst, Address src) {
4160   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4161   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4162   InstructionMark im(this);
4163   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_vlbw, /* no_mask_reg */ true, /* uses_vl */ true);
4164   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
4165   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4166   emit_int8(0x60);
4167   emit_operand(dst, src);
4168 }
4169 
4170 void Assembler::punpcklbw(XMMRegister dst, XMMRegister src) {
4171   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4172   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_vlbw, /* no_mask_reg */ true, /* uses_vl */ true);
4173   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4174   emit_int16(0x60, (0xC0 | encode));</span>

4175 }
4176 
4177 void Assembler::punpckldq(XMMRegister dst, Address src) {
4178   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4179   assert((UseAVX &gt; 0), &quot;SSE mode requires address alignment 16 bytes&quot;);
4180   InstructionMark im(this);
4181   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4182   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
4183   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4184   emit_int8(0x62);
4185   emit_operand(dst, src);
4186 }
4187 
4188 void Assembler::punpckldq(XMMRegister dst, XMMRegister src) {
4189   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4190   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4191   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4192   emit_int16(0x62, (0xC0 | encode));</span>

4193 }
4194 
4195 void Assembler::punpcklqdq(XMMRegister dst, XMMRegister src) {
4196   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4197   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4198   attributes.set_rex_vex_w_reverted();
4199   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4200   emit_int16(0x6C, (0xC0 | encode));</span>

4201 }
4202 
4203 void Assembler::push(int32_t imm32) {
4204   // in 64bits we push 64bits onto the stack but only
4205   // take a 32bit immediate
4206   emit_int8(0x68);
4207   emit_int32(imm32);
4208 }
4209 
4210 void Assembler::push(Register src) {
4211   int encode = prefix_and_encode(src-&gt;encoding());

4212   emit_int8(0x50 | encode);
4213 }
4214 
4215 void Assembler::pushf() {
4216   emit_int8((unsigned char)0x9C);
4217 }
4218 
4219 #ifndef _LP64 // no 32bit push/pop on amd64
4220 void Assembler::pushl(Address src) {
4221   // Note this will push 64bit on 64bit
4222   InstructionMark im(this);
4223   prefix(src);
4224   emit_int8((unsigned char)0xFF);
4225   emit_operand(rsi, src);
4226 }
4227 #endif
4228 
4229 void Assembler::rcll(Register dst, int imm8) {
4230   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4231   int encode = prefix_and_encode(dst-&gt;encoding());
4232   if (imm8 == 1) {
<span class="line-modified">4233     emit_int16((unsigned char)0xD1, (0xD0 | encode));</span>

4234   } else {
<span class="line-modified">4235     emit_int24((unsigned char)0xC1, (0xD0 | encode), imm8);</span>


4236   }
4237 }
4238 
4239 void Assembler::rcpps(XMMRegister dst, XMMRegister src) {
4240   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4241   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4242   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4243   emit_int16(0x53, (0xC0 | encode));</span>

4244 }
4245 
4246 void Assembler::rcpss(XMMRegister dst, XMMRegister src) {
4247   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4248   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4249   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4250   emit_int16(0x53, (0xC0 | encode));</span>

4251 }
4252 
4253 void Assembler::rdtsc() {
<span class="line-modified">4254   emit_int16(0x0F, 0x31);</span>

4255 }
4256 
4257 // copies data from [esi] to [edi] using rcx pointer sized words
4258 // generic
4259 void Assembler::rep_mov() {
<span class="line-modified">4260   // REP</span>
4261   // MOVSQ
<span class="line-modified">4262   LP64_ONLY(emit_int24((unsigned char)0xF3, REX_W, (unsigned char)0xA5);)</span>
<span class="line-modified">4263   NOT_LP64( emit_int16((unsigned char)0xF3,        (unsigned char)0xA5);)</span>
4264 }
4265 
4266 // sets rcx bytes with rax, value at [edi]
4267 void Assembler::rep_stosb() {
<span class="line-modified">4268   // REP</span>
<span class="line-modified">4269   // STOSB</span>
<span class="line-modified">4270   LP64_ONLY(emit_int24((unsigned char)0xF3, REX_W, (unsigned char)0xAA);)</span>
<span class="line-added">4271   NOT_LP64( emit_int16((unsigned char)0xF3,        (unsigned char)0xAA);)</span>
4272 }
4273 
4274 // sets rcx pointer sized words with rax, value at [edi]
4275 // generic
4276 void Assembler::rep_stos() {
<span class="line-modified">4277   // REP</span>
<span class="line-modified">4278   // LP64:STOSQ, LP32:STOSD</span>
<span class="line-modified">4279   LP64_ONLY(emit_int24((unsigned char)0xF3, REX_W, (unsigned char)0xAB);)</span>
<span class="line-added">4280   NOT_LP64( emit_int16((unsigned char)0xF3,        (unsigned char)0xAB);)</span>
4281 }
4282 
4283 // scans rcx pointer sized words at [edi] for occurance of rax,
4284 // generic
4285 void Assembler::repne_scan() { // repne_scan

4286   // SCASQ
<span class="line-modified">4287   LP64_ONLY(emit_int24((unsigned char)0xF2, REX_W, (unsigned char)0xAF);)</span>
<span class="line-modified">4288   NOT_LP64( emit_int16((unsigned char)0xF2,        (unsigned char)0xAF);)</span>
4289 }
4290 
4291 #ifdef _LP64
4292 // scans rcx 4 byte words at [edi] for occurance of rax,
4293 // generic
4294 void Assembler::repne_scanl() { // repne_scan

4295   // SCASL
<span class="line-modified">4296   emit_int16((unsigned char)0xF2, (unsigned char)0xAF);</span>
4297 }
4298 #endif
4299 
4300 void Assembler::ret(int imm16) {
4301   if (imm16 == 0) {
4302     emit_int8((unsigned char)0xC3);
4303   } else {
4304     emit_int8((unsigned char)0xC2);
4305     emit_int16(imm16);
4306   }
4307 }
4308 
4309 void Assembler::sahf() {
4310 #ifdef _LP64
4311   // Not supported in 64bit mode
4312   ShouldNotReachHere();
4313 #endif
4314   emit_int8((unsigned char)0x9E);
4315 }
4316 
4317 void Assembler::sarl(Register dst, int imm8) {
4318   int encode = prefix_and_encode(dst-&gt;encoding());
4319   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4320   if (imm8 == 1) {
<span class="line-modified">4321     emit_int16((unsigned char)0xD1, (0xF8 | encode));</span>

4322   } else {
<span class="line-modified">4323     emit_int24((unsigned char)0xC1, (0xF8 | encode), imm8);</span>


4324   }
4325 }
4326 
4327 void Assembler::sarl(Register dst) {
4328   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4329   emit_int16((unsigned char)0xD3, (0xF8 | encode));</span>

4330 }
4331 
4332 void Assembler::sbbl(Address dst, int32_t imm32) {
4333   InstructionMark im(this);
4334   prefix(dst);
4335   emit_arith_operand(0x81, rbx, dst, imm32);
4336 }
4337 
4338 void Assembler::sbbl(Register dst, int32_t imm32) {
4339   prefix(dst);
4340   emit_arith(0x81, 0xD8, dst, imm32);
4341 }
4342 
4343 
4344 void Assembler::sbbl(Register dst, Address src) {
4345   InstructionMark im(this);
4346   prefix(src, dst);
4347   emit_int8(0x1B);
4348   emit_operand(dst, src);
4349 }
4350 
4351 void Assembler::sbbl(Register dst, Register src) {
4352   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
4353   emit_arith(0x1B, 0xC0, dst, src);
4354 }
4355 
4356 void Assembler::setb(Condition cc, Register dst) {
4357   assert(0 &lt;= cc &amp;&amp; cc &lt; 16, &quot;illegal cc&quot;);
4358   int encode = prefix_and_encode(dst-&gt;encoding(), true);
<span class="line-modified">4359   emit_int24(0x0F, (unsigned char)0x90 | cc, (0xC0 | encode));</span>


4360 }
4361 
4362 void Assembler::palignr(XMMRegister dst, XMMRegister src, int imm8) {
4363   assert(VM_Version::supports_ssse3(), &quot;&quot;);
4364   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4365   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4366   emit_int24(0x0F, (0xC0 | encode), imm8);</span>


4367 }
4368 
4369 void Assembler::vpalignr(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len) {
4370   assert(vector_len == AVX_128bit? VM_Version::supports_avx() :
4371          vector_len == AVX_256bit? VM_Version::supports_avx2() :
4372          0, &quot;&quot;);
4373   InstructionAttr attributes(vector_len, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
4374   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4375   emit_int24(0x0F, (0xC0 | encode), imm8);</span>


4376 }
4377 
4378 void Assembler::evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
4379   assert(VM_Version::supports_evex(), &quot;&quot;);
4380   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4381   attributes.set_is_evex_instruction();
4382   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4383   emit_int24(0x3, (0xC0 | encode), imm8);</span>


4384 }
4385 
4386 void Assembler::pblendw(XMMRegister dst, XMMRegister src, int imm8) {
4387   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4388   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4389   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4390   emit_int24(0x0E, (0xC0 | encode), imm8);</span>


4391 }
4392 
4393 void Assembler::sha1rnds4(XMMRegister dst, XMMRegister src, int imm8) {
4394   assert(VM_Version::supports_sha(), &quot;&quot;);
4395   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3A, /* rex_w */ false);
<span class="line-modified">4396   emit_int24((unsigned char)0xCC, (0xC0 | encode), (unsigned char)imm8);</span>


4397 }
4398 
4399 void Assembler::sha1nexte(XMMRegister dst, XMMRegister src) {
4400   assert(VM_Version::supports_sha(), &quot;&quot;);
4401   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4402   emit_int16((unsigned char)0xC8, (0xC0 | encode));</span>

4403 }
4404 
4405 void Assembler::sha1msg1(XMMRegister dst, XMMRegister src) {
4406   assert(VM_Version::supports_sha(), &quot;&quot;);
4407   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4408   emit_int16((unsigned char)0xC9, (0xC0 | encode));</span>

4409 }
4410 
4411 void Assembler::sha1msg2(XMMRegister dst, XMMRegister src) {
4412   assert(VM_Version::supports_sha(), &quot;&quot;);
4413   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4414   emit_int16((unsigned char)0xCA, (0xC0 | encode));</span>

4415 }
4416 
4417 // xmm0 is implicit additional source to this instruction.
4418 void Assembler::sha256rnds2(XMMRegister dst, XMMRegister src) {
4419   assert(VM_Version::supports_sha(), &quot;&quot;);
4420   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4421   emit_int16((unsigned char)0xCB, (0xC0 | encode));</span>

4422 }
4423 
4424 void Assembler::sha256msg1(XMMRegister dst, XMMRegister src) {
4425   assert(VM_Version::supports_sha(), &quot;&quot;);
4426   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4427   emit_int16((unsigned char)0xCC, (0xC0 | encode));</span>

4428 }
4429 
4430 void Assembler::sha256msg2(XMMRegister dst, XMMRegister src) {
4431   assert(VM_Version::supports_sha(), &quot;&quot;);
4432   int encode = rex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, /* rex_w */ false);
<span class="line-modified">4433   emit_int16((unsigned char)0xCD, (0xC0 | encode));</span>

4434 }
4435 
4436 
4437 void Assembler::shll(Register dst, int imm8) {
4438   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4439   int encode = prefix_and_encode(dst-&gt;encoding());
4440   if (imm8 == 1 ) {
<span class="line-modified">4441     emit_int16((unsigned char)0xD1, (0xE0 | encode));</span>

4442   } else {
<span class="line-modified">4443     emit_int24((unsigned char)0xC1, (0xE0 | encode), imm8);</span>


4444   }
4445 }
4446 
4447 void Assembler::shll(Register dst) {
4448   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4449   emit_int16((unsigned char)0xD3, (0xE0 | encode));</span>

4450 }
4451 
4452 void Assembler::shrl(Register dst, int imm8) {
4453   assert(isShiftCount(imm8), &quot;illegal shift count&quot;);
4454   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4455   emit_int24((unsigned char)0xC1, (0xE8 | encode), imm8);</span>


4456 }
4457 
4458 void Assembler::shrl(Register dst) {
4459   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">4460   emit_int16((unsigned char)0xD3, (0xE8 | encode));</span>

4461 }
4462 
4463 void Assembler::shldl(Register dst, Register src) {
4464   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4465   emit_int24(0x0F, (unsigned char)0xA5, (0xC0 | encode));</span>


4466 }
4467 
4468 void Assembler::shldl(Register dst, Register src, int8_t imm8) {
4469   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4470   emit_int32(0x0F, (unsigned char)0xA4, (0xC0 | encode), imm8);</span>



4471 }
4472 
4473 void Assembler::shrdl(Register dst, Register src) {
4474   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4475   emit_int24(0x0F, (unsigned char)0xAD, (0xC0 | encode));</span>


4476 }
4477 
4478 void Assembler::shrdl(Register dst, Register src, int8_t imm8) {
4479   int encode = prefix_and_encode(src-&gt;encoding(), dst-&gt;encoding());
<span class="line-modified">4480   emit_int32(0x0F, (unsigned char)0xAC, (0xC0 | encode), imm8);</span>



4481 }
4482 
4483 // copies a single word from [esi] to [edi]
4484 void Assembler::smovl() {
4485   emit_int8((unsigned char)0xA5);
4486 }
4487 
4488 void Assembler::roundsd(XMMRegister dst, XMMRegister src, int32_t rmode) {
4489   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4490   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4491   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">4492   emit_int24(0x0B, (0xC0 | encode), (unsigned char)rmode);</span>


4493 }
4494 
4495 void Assembler::roundsd(XMMRegister dst, Address src, int32_t rmode) {
4496   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
4497   InstructionMark im(this);
4498   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4499   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
4500   emit_int8(0x0B);
4501   emit_operand(dst, src);
4502   emit_int8((unsigned char)rmode);
4503 }
4504 
4505 void Assembler::sqrtsd(XMMRegister dst, XMMRegister src) {
4506   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4507   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4508   attributes.set_rex_vex_w_reverted();
4509   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4510   emit_int16(0x51, (0xC0 | encode));</span>

4511 }
4512 
4513 void Assembler::sqrtsd(XMMRegister dst, Address src) {
4514   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4515   InstructionMark im(this);
4516   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4517   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4518   attributes.set_rex_vex_w_reverted();
4519   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4520   emit_int8(0x51);
4521   emit_operand(dst, src);
4522 }
4523 
4524 void Assembler::sqrtss(XMMRegister dst, XMMRegister src) {
4525   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4526   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4527   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4528   emit_int16(0x51, (0xC0 | encode));</span>

4529 }
4530 
4531 void Assembler::std() {
4532   emit_int8((unsigned char)0xFD);
4533 }
4534 
4535 void Assembler::sqrtss(XMMRegister dst, Address src) {
4536   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4537   InstructionMark im(this);
4538   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4539   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4540   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4541   emit_int8(0x51);
4542   emit_operand(dst, src);
4543 }
4544 
4545 void Assembler::stmxcsr( Address dst) {
4546   if (UseAVX &gt; 0 ) {
4547     assert(VM_Version::supports_avx(), &quot;&quot;);
4548     InstructionMark im(this);
4549     InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
4550     vex_prefix(dst, 0, 0, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
4551     emit_int8((unsigned char)0xAE);
4552     emit_operand(as_Register(3), dst);
4553   } else {
4554     NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4555     InstructionMark im(this);
4556     prefix(dst);
<span class="line-modified">4557     emit_int16(0x0F, (unsigned char)0xAE);</span>

4558     emit_operand(as_Register(3), dst);
4559   }
4560 }
4561 
4562 void Assembler::subl(Address dst, int32_t imm32) {
4563   InstructionMark im(this);
4564   prefix(dst);
4565   emit_arith_operand(0x81, rbp, dst, imm32);
4566 }
4567 
4568 void Assembler::subl(Address dst, Register src) {
4569   InstructionMark im(this);
4570   prefix(dst, src);
4571   emit_int8(0x29);
4572   emit_operand(src, dst);
4573 }
4574 
4575 void Assembler::subl(Register dst, int32_t imm32) {
4576   prefix(dst);
4577   emit_arith(0x81, 0xE8, dst, imm32);
</pre>
<hr />
<pre>
4583   emit_arith_imm32(0x81, 0xE8, dst, imm32);
4584 }
4585 
4586 void Assembler::subl(Register dst, Address src) {
4587   InstructionMark im(this);
4588   prefix(src, dst);
4589   emit_int8(0x2B);
4590   emit_operand(dst, src);
4591 }
4592 
4593 void Assembler::subl(Register dst, Register src) {
4594   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
4595   emit_arith(0x2B, 0xC0, dst, src);
4596 }
4597 
4598 void Assembler::subsd(XMMRegister dst, XMMRegister src) {
4599   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4600   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4601   attributes.set_rex_vex_w_reverted();
4602   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4603   emit_int16(0x5C, (0xC0 | encode));</span>

4604 }
4605 
4606 void Assembler::subsd(XMMRegister dst, Address src) {
4607   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4608   InstructionMark im(this);
4609   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4610   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4611   attributes.set_rex_vex_w_reverted();
4612   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4613   emit_int8(0x5C);
4614   emit_operand(dst, src);
4615 }
4616 
4617 void Assembler::subss(XMMRegister dst, XMMRegister src) {
4618   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4619   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true , /* uses_vl */ false);
4620   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4621   emit_int16(0x5C, (0xC0 | encode));</span>

4622 }
4623 
4624 void Assembler::subss(XMMRegister dst, Address src) {
4625   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4626   InstructionMark im(this);
4627   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4628   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4629   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4630   emit_int8(0x5C);
4631   emit_operand(dst, src);
4632 }
4633 
4634 void Assembler::testb(Register dst, int imm8) {
4635   NOT_LP64(assert(dst-&gt;has_byte_register(), &quot;must have byte register&quot;));
4636   (void) prefix_and_encode(dst-&gt;encoding(), true);
4637   emit_arith_b(0xF6, 0xC0, dst, imm8);
4638 }
4639 
4640 void Assembler::testb(Address dst, int imm8) {
4641   InstructionMark im(this);
4642   prefix(dst);
4643   emit_int8((unsigned char)0xF6);
4644   emit_operand(rax, dst, 1);
4645   emit_int8(imm8);
4646 }
4647 
4648 void Assembler::testl(Register dst, int32_t imm32) {
4649   // not using emit_arith because test
4650   // doesn&#39;t support sign-extension of
4651   // 8bit operands
4652   int encode = dst-&gt;encoding();
4653   if (encode == 0) {
4654     emit_int8((unsigned char)0xA9);
4655   } else {
4656     encode = prefix_and_encode(encode);
<span class="line-modified">4657     emit_int16((unsigned char)0xF7, (0xC0 | encode));</span>

4658   }
4659   emit_int32(imm32);
4660 }
4661 
4662 void Assembler::testl(Register dst, Register src) {
4663   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
4664   emit_arith(0x85, 0xC0, dst, src);
4665 }
4666 
4667 void Assembler::testl(Register dst, Address src) {
4668   InstructionMark im(this);
4669   prefix(src, dst);
4670   emit_int8((unsigned char)0x85);
4671   emit_operand(dst, src);
4672 }
4673 
4674 void Assembler::tzcntl(Register dst, Register src) {
4675   assert(VM_Version::supports_bmi1(), &quot;tzcnt instruction not supported&quot;);
4676   emit_int8((unsigned char)0xF3);
4677   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">4678   emit_int24(0x0F,</span>
<span class="line-modified">4679              (unsigned char)0xBC,</span>
<span class="line-modified">4680              0xC0 | encode);</span>
4681 }
4682 
4683 void Assembler::tzcntq(Register dst, Register src) {
4684   assert(VM_Version::supports_bmi1(), &quot;tzcnt instruction not supported&quot;);
4685   emit_int8((unsigned char)0xF3);
4686   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">4687   emit_int24(0x0F, (unsigned char)0xBC, (0xC0 | encode));</span>


4688 }
4689 
4690 void Assembler::ucomisd(XMMRegister dst, Address src) {
4691   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4692   InstructionMark im(this);
4693   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4694   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4695   attributes.set_rex_vex_w_reverted();
4696   simd_prefix(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
4697   emit_int8(0x2E);
4698   emit_operand(dst, src);
4699 }
4700 
4701 void Assembler::ucomisd(XMMRegister dst, XMMRegister src) {
4702   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4703   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4704   attributes.set_rex_vex_w_reverted();
4705   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4706   emit_int16(0x2E, (0xC0 | encode));</span>

4707 }
4708 
4709 void Assembler::ucomiss(XMMRegister dst, Address src) {
4710   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4711   InstructionMark im(this);
4712   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4713   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4714   simd_prefix(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
4715   emit_int8(0x2E);
4716   emit_operand(dst, src);
4717 }
4718 
4719 void Assembler::ucomiss(XMMRegister dst, XMMRegister src) {
4720   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
4721   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4722   int encode = simd_prefix_and_encode(dst, xnoreg, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4723   emit_int16(0x2E, (0xC0 | encode));</span>

4724 }
4725 
4726 void Assembler::xabort(int8_t imm8) {
<span class="line-modified">4727   emit_int24((unsigned char)0xC6, (unsigned char)0xF8, (imm8 &amp; 0xFF));</span>


4728 }
4729 
4730 void Assembler::xaddb(Address dst, Register src) {
4731   InstructionMark im(this);
4732   prefix(dst, src, true);
<span class="line-modified">4733   emit_int16(0x0F, (unsigned char)0xC0);</span>

4734   emit_operand(src, dst);
4735 }
4736 
4737 void Assembler::xaddw(Address dst, Register src) {
4738   InstructionMark im(this);
4739   emit_int8(0x66);
4740   prefix(dst, src);
<span class="line-modified">4741   emit_int16(0x0F, (unsigned char)0xC1);</span>

4742   emit_operand(src, dst);
4743 }
4744 
4745 void Assembler::xaddl(Address dst, Register src) {
4746   InstructionMark im(this);
4747   prefix(dst, src);
<span class="line-modified">4748   emit_int16(0x0F, (unsigned char)0xC1);</span>

4749   emit_operand(src, dst);
4750 }
4751 
4752 void Assembler::xbegin(Label&amp; abort, relocInfo::relocType rtype) {
4753   InstructionMark im(this);
4754   relocate(rtype);
4755   if (abort.is_bound()) {
4756     address entry = target(abort);
4757     assert(entry != NULL, &quot;abort entry NULL&quot;);
4758     intptr_t offset = entry - pc();
<span class="line-modified">4759     emit_int16((unsigned char)0xC7, (unsigned char)0xF8);</span>

4760     emit_int32(offset - 6); // 2 opcode + 4 address
4761   } else {
4762     abort.add_patch_at(code(), locator());
<span class="line-modified">4763     emit_int16((unsigned char)0xC7, (unsigned char)0xF8);</span>

4764     emit_int32(0);
4765   }
4766 }
4767 
4768 void Assembler::xchgb(Register dst, Address src) { // xchg
4769   InstructionMark im(this);
4770   prefix(src, dst, true);
4771   emit_int8((unsigned char)0x86);
4772   emit_operand(dst, src);
4773 }
4774 
4775 void Assembler::xchgw(Register dst, Address src) { // xchg
4776   InstructionMark im(this);
4777   emit_int8(0x66);
4778   prefix(src, dst);
4779   emit_int8((unsigned char)0x87);
4780   emit_operand(dst, src);
4781 }
4782 
4783 void Assembler::xchgl(Register dst, Address src) { // xchg
4784   InstructionMark im(this);
4785   prefix(src, dst);
4786   emit_int8((unsigned char)0x87);
4787   emit_operand(dst, src);
4788 }
4789 
4790 void Assembler::xchgl(Register dst, Register src) {
4791   int encode = prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">4792   emit_int16((unsigned char)0x87, (0xC0 | encode));</span>

4793 }
4794 
4795 void Assembler::xend() {
<span class="line-modified">4796   emit_int24(0x0F, 0x01, (unsigned char)0xD5);</span>


4797 }
4798 
4799 void Assembler::xgetbv() {
<span class="line-modified">4800   emit_int24(0x0F, 0x01, (unsigned char)0xD0);</span>


4801 }
4802 
4803 void Assembler::xorl(Register dst, int32_t imm32) {
4804   prefix(dst);
4805   emit_arith(0x81, 0xF0, dst, imm32);
4806 }
4807 
4808 void Assembler::xorl(Register dst, Address src) {
4809   InstructionMark im(this);
4810   prefix(src, dst);
4811   emit_int8(0x33);
4812   emit_operand(dst, src);
4813 }
4814 
4815 void Assembler::xorl(Register dst, Register src) {
4816   (void) prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding());
4817   emit_arith(0x33, 0xC0, dst, src);
4818 }
4819 
4820 void Assembler::xorb(Register dst, Address src) {
</pre>
<hr />
<pre>
4825 }
4826 
4827 // AVX 3-operands scalar float-point arithmetic instructions
4828 
4829 void Assembler::vaddsd(XMMRegister dst, XMMRegister nds, Address src) {
4830   assert(VM_Version::supports_avx(), &quot;&quot;);
4831   InstructionMark im(this);
4832   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4833   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4834   attributes.set_rex_vex_w_reverted();
4835   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4836   emit_int8(0x58);
4837   emit_operand(dst, src);
4838 }
4839 
4840 void Assembler::vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4841   assert(VM_Version::supports_avx(), &quot;&quot;);
4842   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4843   attributes.set_rex_vex_w_reverted();
4844   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4845   emit_int16(0x58, (0xC0 | encode));</span>

4846 }
4847 
4848 void Assembler::vaddss(XMMRegister dst, XMMRegister nds, Address src) {
4849   assert(VM_Version::supports_avx(), &quot;&quot;);
4850   InstructionMark im(this);
4851   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4852   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4853   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4854   emit_int8(0x58);
4855   emit_operand(dst, src);
4856 }
4857 
4858 void Assembler::vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4859   assert(VM_Version::supports_avx(), &quot;&quot;);
4860   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4861   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4862   emit_int16(0x58, (0xC0 | encode));</span>

4863 }
4864 
4865 void Assembler::vdivsd(XMMRegister dst, XMMRegister nds, Address src) {
4866   assert(VM_Version::supports_avx(), &quot;&quot;);
4867   InstructionMark im(this);
4868   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4869   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4870   attributes.set_rex_vex_w_reverted();
4871   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4872   emit_int8(0x5E);
4873   emit_operand(dst, src);
4874 }
4875 
4876 void Assembler::vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4877   assert(VM_Version::supports_avx(), &quot;&quot;);
4878   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4879   attributes.set_rex_vex_w_reverted();
4880   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4881   emit_int16(0x5E, (0xC0 | encode));</span>

4882 }
4883 
4884 void Assembler::vdivss(XMMRegister dst, XMMRegister nds, Address src) {
4885   assert(VM_Version::supports_avx(), &quot;&quot;);
4886   InstructionMark im(this);
4887   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4888   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4889   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4890   emit_int8(0x5E);
4891   emit_operand(dst, src);
4892 }
4893 
4894 void Assembler::vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4895   assert(VM_Version::supports_avx(), &quot;&quot;);
4896   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4897   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4898   emit_int16(0x5E, (0xC0 | encode));</span>

4899 }
4900 
4901 void Assembler::vfmadd231sd(XMMRegister dst, XMMRegister src1, XMMRegister src2) {
4902   assert(VM_Version::supports_fma(), &quot;&quot;);
4903   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4904   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4905   emit_int16((unsigned char)0xB9, (0xC0 | encode));</span>

4906 }
4907 
4908 void Assembler::vfmadd231ss(XMMRegister dst, XMMRegister src1, XMMRegister src2) {
4909   assert(VM_Version::supports_fma(), &quot;&quot;);
4910   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4911   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">4912   emit_int16((unsigned char)0xB9, (0xC0 | encode));</span>

4913 }
4914 
4915 void Assembler::vmulsd(XMMRegister dst, XMMRegister nds, Address src) {
4916   assert(VM_Version::supports_avx(), &quot;&quot;);
4917   InstructionMark im(this);
4918   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4919   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4920   attributes.set_rex_vex_w_reverted();
4921   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4922   emit_int8(0x59);
4923   emit_operand(dst, src);
4924 }
4925 
4926 void Assembler::vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4927   assert(VM_Version::supports_avx(), &quot;&quot;);
4928   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4929   attributes.set_rex_vex_w_reverted();
4930   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4931   emit_int16(0x59, (0xC0 | encode));</span>

4932 }
4933 
4934 void Assembler::vmulss(XMMRegister dst, XMMRegister nds, Address src) {
4935   assert(VM_Version::supports_avx(), &quot;&quot;);
4936   InstructionMark im(this);
4937   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4938   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4939   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4940   emit_int8(0x59);
4941   emit_operand(dst, src);
4942 }
4943 
4944 void Assembler::vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4945   assert(VM_Version::supports_avx(), &quot;&quot;);
4946   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4947   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4948   emit_int16(0x59, (0xC0 | encode));</span>

4949 }
4950 
4951 void Assembler::vsubsd(XMMRegister dst, XMMRegister nds, Address src) {
4952   assert(VM_Version::supports_avx(), &quot;&quot;);
4953   InstructionMark im(this);
4954   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4955   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
4956   attributes.set_rex_vex_w_reverted();
4957   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
4958   emit_int8(0x5C);
4959   emit_operand(dst, src);
4960 }
4961 
4962 void Assembler::vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4963   assert(VM_Version::supports_avx(), &quot;&quot;);
4964   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4965   attributes.set_rex_vex_w_reverted();
4966   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4967   emit_int16(0x5C, (0xC0 | encode));</span>

4968 }
4969 
4970 void Assembler::vsubss(XMMRegister dst, XMMRegister nds, Address src) {
4971   assert(VM_Version::supports_avx(), &quot;&quot;);
4972   InstructionMark im(this);
4973   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4974   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
4975   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
4976   emit_int8(0x5C);
4977   emit_operand(dst, src);
4978 }
4979 
4980 void Assembler::vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
4981   assert(VM_Version::supports_avx(), &quot;&quot;);
4982   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
4983   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4984   emit_int16(0x5C, (0xC0 | encode));</span>

4985 }
4986 
4987 //====================VECTOR ARITHMETIC=====================================
4988 
4989 // Float-point vector arithmetic
4990 
4991 void Assembler::addpd(XMMRegister dst, XMMRegister src) {
4992   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
4993   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
4994   attributes.set_rex_vex_w_reverted();
4995   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">4996   emit_int16(0x58, (0xC0 | encode));</span>

4997 }
4998 
4999 void Assembler::addpd(XMMRegister dst, Address src) {
5000   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5001   InstructionMark im(this);
5002   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5003   attributes.set_rex_vex_w_reverted();
5004   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5005   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5006   emit_int8(0x58);
5007   emit_operand(dst, src);
5008 }
5009 
5010 
5011 void Assembler::addps(XMMRegister dst, XMMRegister src) {
5012   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5013   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5014   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5015   emit_int16(0x58, (0xC0 | encode));</span>

5016 }
5017 
5018 void Assembler::vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5019   assert(VM_Version::supports_avx(), &quot;&quot;);
5020   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5021   attributes.set_rex_vex_w_reverted();
5022   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5023   emit_int16(0x58, (0xC0 | encode));</span>

5024 }
5025 
5026 void Assembler::vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5027   assert(VM_Version::supports_avx(), &quot;&quot;);
5028   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5029   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5030   emit_int16(0x58, (0xC0 | encode));</span>

5031 }
5032 
5033 void Assembler::vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5034   assert(VM_Version::supports_avx(), &quot;&quot;);
5035   InstructionMark im(this);
5036   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5037   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5038   attributes.set_rex_vex_w_reverted();
5039   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5040   emit_int8(0x58);
5041   emit_operand(dst, src);
5042 }
5043 
5044 void Assembler::vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5045   assert(VM_Version::supports_avx(), &quot;&quot;);
5046   InstructionMark im(this);
5047   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5048   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5049   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5050   emit_int8(0x58);
5051   emit_operand(dst, src);
5052 }
5053 
5054 void Assembler::subpd(XMMRegister dst, XMMRegister src) {
5055   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5056   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5057   attributes.set_rex_vex_w_reverted();
5058   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5059   emit_int16(0x5C, (0xC0 | encode));</span>

5060 }
5061 
5062 void Assembler::subps(XMMRegister dst, XMMRegister src) {
5063   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5064   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5065   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5066   emit_int16(0x5C, (0xC0 | encode));</span>

5067 }
5068 
5069 void Assembler::vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5070   assert(VM_Version::supports_avx(), &quot;&quot;);
5071   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5072   attributes.set_rex_vex_w_reverted();
5073   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5074   emit_int16(0x5C, (0xC0 | encode));</span>

5075 }
5076 
5077 void Assembler::vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5078   assert(VM_Version::supports_avx(), &quot;&quot;);
5079   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5080   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5081   emit_int16(0x5C, (0xC0 | encode));</span>

5082 }
5083 
5084 void Assembler::vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5085   assert(VM_Version::supports_avx(), &quot;&quot;);
5086   InstructionMark im(this);
5087   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5088   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5089   attributes.set_rex_vex_w_reverted();
5090   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5091   emit_int8(0x5C);
5092   emit_operand(dst, src);
5093 }
5094 
5095 void Assembler::vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5096   assert(VM_Version::supports_avx(), &quot;&quot;);
5097   InstructionMark im(this);
5098   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5099   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5100   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5101   emit_int8(0x5C);
5102   emit_operand(dst, src);
5103 }
5104 
5105 void Assembler::mulpd(XMMRegister dst, XMMRegister src) {
5106   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5107   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5108   attributes.set_rex_vex_w_reverted();
5109   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5110   emit_int16(0x59, (0xC0 | encode));</span>

5111 }
5112 
5113 void Assembler::mulpd(XMMRegister dst, Address src) {
5114   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5115   InstructionMark im(this);
5116   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5117   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5118   attributes.set_rex_vex_w_reverted();
5119   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5120   emit_int8(0x59);
5121   emit_operand(dst, src);
5122 }
5123 
5124 void Assembler::mulps(XMMRegister dst, XMMRegister src) {
5125   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5126   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5127   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5128   emit_int16(0x59, (0xC0 | encode));</span>

5129 }
5130 
5131 void Assembler::vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5132   assert(VM_Version::supports_avx(), &quot;&quot;);
5133   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5134   attributes.set_rex_vex_w_reverted();
5135   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5136   emit_int16(0x59, (0xC0 | encode));</span>

5137 }
5138 
5139 void Assembler::vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5140   assert(VM_Version::supports_avx(), &quot;&quot;);
5141   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5142   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5143   emit_int16(0x59, (0xC0 | encode));</span>

5144 }
5145 
5146 void Assembler::vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5147   assert(VM_Version::supports_avx(), &quot;&quot;);
5148   InstructionMark im(this);
5149   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5150   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5151   attributes.set_rex_vex_w_reverted();
5152   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5153   emit_int8(0x59);
5154   emit_operand(dst, src);
5155 }
5156 
5157 void Assembler::vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5158   assert(VM_Version::supports_avx(), &quot;&quot;);
5159   InstructionMark im(this);
5160   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5161   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5162   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5163   emit_int8(0x59);
5164   emit_operand(dst, src);
5165 }
5166 
5167 void Assembler::vfmadd231pd(XMMRegister dst, XMMRegister src1, XMMRegister src2, int vector_len) {
5168   assert(VM_Version::supports_fma(), &quot;&quot;);
5169   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5170   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5171   emit_int16((unsigned char)0xB8, (0xC0 | encode));</span>

5172 }
5173 
5174 void Assembler::vfmadd231ps(XMMRegister dst, XMMRegister src1, XMMRegister src2, int vector_len) {
5175   assert(VM_Version::supports_fma(), &quot;&quot;);
5176   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5177   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5178   emit_int16((unsigned char)0xB8, (0xC0 | encode));</span>

5179 }
5180 
5181 void Assembler::vfmadd231pd(XMMRegister dst, XMMRegister src1, Address src2, int vector_len) {
5182   assert(VM_Version::supports_fma(), &quot;&quot;);
5183   InstructionMark im(this);
5184   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5185   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5186   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
5187   emit_int8((unsigned char)0xB8);
5188   emit_operand(dst, src2);
5189 }
5190 
5191 void Assembler::vfmadd231ps(XMMRegister dst, XMMRegister src1, Address src2, int vector_len) {
5192   assert(VM_Version::supports_fma(), &quot;&quot;);
5193   InstructionMark im(this);
5194   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5195   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5196   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
5197   emit_int8((unsigned char)0xB8);
5198   emit_operand(dst, src2);
5199 }
5200 
5201 void Assembler::divpd(XMMRegister dst, XMMRegister src) {
5202   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5203   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5204   attributes.set_rex_vex_w_reverted();
5205   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5206   emit_int16(0x5E, (0xC0 | encode));</span>

5207 }
5208 
5209 void Assembler::divps(XMMRegister dst, XMMRegister src) {
5210   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5211   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5212   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5213   emit_int16(0x5E, (0xC0 | encode));</span>

5214 }
5215 
5216 void Assembler::vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5217   assert(VM_Version::supports_avx(), &quot;&quot;);
5218   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5219   attributes.set_rex_vex_w_reverted();
5220   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5221   emit_int16(0x5E, (0xC0 | encode));</span>

5222 }
5223 
5224 void Assembler::vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5225   assert(VM_Version::supports_avx(), &quot;&quot;);
5226   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5227   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5228   emit_int16(0x5E, (0xC0 | encode));</span>

5229 }
5230 
5231 void Assembler::vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5232   assert(VM_Version::supports_avx(), &quot;&quot;);
5233   InstructionMark im(this);
5234   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5235   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5236   attributes.set_rex_vex_w_reverted();
5237   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5238   emit_int8(0x5E);
5239   emit_operand(dst, src);
5240 }
5241 
5242 void Assembler::vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5243   assert(VM_Version::supports_avx(), &quot;&quot;);
5244   InstructionMark im(this);
5245   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5246   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5247   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5248   emit_int8(0x5E);
5249   emit_operand(dst, src);
5250 }
5251 
5252 void Assembler::vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len) {
5253   assert(VM_Version::supports_avx(), &quot;&quot;);
5254   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
5255   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">5256   emit_int24(0x09, (0xC0 | encode), (rmode));</span>


5257 }
5258 
5259 void Assembler::vroundpd(XMMRegister dst, Address src, int32_t rmode,  int vector_len) {
5260   assert(VM_Version::supports_avx(), &quot;&quot;);
5261   InstructionMark im(this);
5262   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
5263   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
5264   emit_int8(0x09);
5265   emit_operand(dst, src);
<span class="line-modified">5266   emit_int8((rmode));</span>
5267 }
5268 
5269 void Assembler::vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len) {
5270   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
5271   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5272   attributes.set_is_evex_instruction();
5273   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">5274   emit_int24(0x09, (0xC0 | encode), (rmode));</span>


5275 }
5276 
5277 void Assembler::vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len) {
5278   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
5279   assert(dst != xnoreg, &quot;sanity&quot;);
5280   InstructionMark im(this);
5281   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5282   attributes.set_is_evex_instruction();
5283   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5284   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">5285   emit_int8(0x09);</span>
5286   emit_operand(dst, src);
<span class="line-modified">5287   emit_int8((rmode));</span>
5288 }
5289 
5290 
5291 void Assembler::vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len) {
5292   assert(VM_Version::supports_avx(), &quot;&quot;);
5293   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5294   attributes.set_rex_vex_w_reverted();
5295   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5296   emit_int16(0x51, (0xC0 | encode));</span>

5297 }
5298 
5299 void Assembler::vsqrtpd(XMMRegister dst, Address src, int vector_len) {
5300   assert(VM_Version::supports_avx(), &quot;&quot;);
5301   InstructionMark im(this);
5302   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5303   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5304   attributes.set_rex_vex_w_reverted();
5305   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5306   emit_int8(0x51);
5307   emit_operand(dst, src);
5308 }
5309 
5310 void Assembler::vsqrtps(XMMRegister dst, XMMRegister src, int vector_len) {
5311   assert(VM_Version::supports_avx(), &quot;&quot;);
5312   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5313   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5314   emit_int16(0x51, (0xC0 | encode));</span>

5315 }
5316 
5317 void Assembler::vsqrtps(XMMRegister dst, Address src, int vector_len) {
5318   assert(VM_Version::supports_avx(), &quot;&quot;);
5319   InstructionMark im(this);
5320   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5321   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5322   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5323   emit_int8(0x51);
5324   emit_operand(dst, src);
5325 }
5326 
5327 void Assembler::andpd(XMMRegister dst, XMMRegister src) {
5328   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5329   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5330   attributes.set_rex_vex_w_reverted();
5331   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5332   emit_int16(0x54, (0xC0 | encode));</span>

5333 }
5334 
5335 void Assembler::andps(XMMRegister dst, XMMRegister src) {
5336   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5337   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5338   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5339   emit_int16(0x54, (0xC0 | encode));</span>

5340 }
5341 
5342 void Assembler::andps(XMMRegister dst, Address src) {
5343   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5344   InstructionMark im(this);
5345   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5346   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5347   simd_prefix(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5348   emit_int8(0x54);
5349   emit_operand(dst, src);
5350 }
5351 
5352 void Assembler::andpd(XMMRegister dst, Address src) {
5353   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5354   InstructionMark im(this);
5355   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5356   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5357   attributes.set_rex_vex_w_reverted();
5358   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5359   emit_int8(0x54);
5360   emit_operand(dst, src);
5361 }
5362 
5363 void Assembler::vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5364   assert(VM_Version::supports_avx(), &quot;&quot;);
5365   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5366   attributes.set_rex_vex_w_reverted();
5367   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5368   emit_int16(0x54, (0xC0 | encode));</span>

5369 }
5370 
5371 void Assembler::vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5372   assert(VM_Version::supports_avx(), &quot;&quot;);
5373   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5374   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5375   emit_int16(0x54, (0xC0 | encode));</span>

5376 }
5377 
5378 void Assembler::vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5379   assert(VM_Version::supports_avx(), &quot;&quot;);
5380   InstructionMark im(this);
5381   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5382   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5383   attributes.set_rex_vex_w_reverted();
5384   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5385   emit_int8(0x54);
5386   emit_operand(dst, src);
5387 }
5388 
5389 void Assembler::vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5390   assert(VM_Version::supports_avx(), &quot;&quot;);
5391   InstructionMark im(this);
5392   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5393   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5394   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5395   emit_int8(0x54);
5396   emit_operand(dst, src);
5397 }
5398 
5399 void Assembler::unpckhpd(XMMRegister dst, XMMRegister src) {
5400   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5401   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5402   attributes.set_rex_vex_w_reverted();
5403   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5404   emit_int8(0x15);
<span class="line-modified">5405   emit_int8((0xC0 | encode));</span>
5406 }
5407 
5408 void Assembler::unpcklpd(XMMRegister dst, XMMRegister src) {
5409   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5410   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5411   attributes.set_rex_vex_w_reverted();
5412   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5413   emit_int16(0x14, (0xC0 | encode));</span>

5414 }
5415 
5416 void Assembler::xorpd(XMMRegister dst, XMMRegister src) {
5417   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5418   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5419   attributes.set_rex_vex_w_reverted();
5420   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5421   emit_int16(0x57, (0xC0 | encode));</span>

5422 }
5423 
5424 void Assembler::xorps(XMMRegister dst, XMMRegister src) {
5425   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5426   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5427   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5428   emit_int16(0x57, (0xC0 | encode));</span>

5429 }
5430 
5431 void Assembler::xorpd(XMMRegister dst, Address src) {
5432   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5433   InstructionMark im(this);
5434   InstructionAttr attributes(AVX_128bit, /* rex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5435   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5436   attributes.set_rex_vex_w_reverted();
5437   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5438   emit_int8(0x57);
5439   emit_operand(dst, src);
5440 }
5441 
5442 void Assembler::xorps(XMMRegister dst, Address src) {
5443   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
5444   InstructionMark im(this);
5445   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5446   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5447   simd_prefix(dst, dst, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5448   emit_int8(0x57);
5449   emit_operand(dst, src);
5450 }
5451 
5452 void Assembler::vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5453   assert(VM_Version::supports_avx(), &quot;&quot;);
5454   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5455   attributes.set_rex_vex_w_reverted();
5456   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5457   emit_int16(0x57, (0xC0 | encode));</span>

5458 }
5459 
5460 void Assembler::vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5461   assert(VM_Version::supports_avx(), &quot;&quot;);
5462   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5463   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5464   emit_int16(0x57, (0xC0 | encode));</span>

5465 }
5466 
5467 void Assembler::vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5468   assert(VM_Version::supports_avx(), &quot;&quot;);
5469   InstructionMark im(this);
5470   InstructionAttr attributes(vector_len, /* vex_w */ !_legacy_mode_dq, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5471   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5472   attributes.set_rex_vex_w_reverted();
5473   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5474   emit_int8(0x57);
5475   emit_operand(dst, src);
5476 }
5477 
5478 void Assembler::vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5479   assert(VM_Version::supports_avx(), &quot;&quot;);
5480   InstructionMark im(this);
5481   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5482   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5483   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
5484   emit_int8(0x57);
5485   emit_operand(dst, src);
5486 }
5487 
5488 // Integer vector arithmetic
5489 void Assembler::vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5490   assert(VM_Version::supports_avx() &amp;&amp; (vector_len == 0) ||
5491          VM_Version::supports_avx2(), &quot;256 bit integer vectors requires AVX2&quot;);
5492   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5493   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5494   emit_int16(0x01, (0xC0 | encode));</span>

5495 }
5496 
5497 void Assembler::vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5498   assert(VM_Version::supports_avx() &amp;&amp; (vector_len == 0) ||
5499          VM_Version::supports_avx2(), &quot;256 bit integer vectors requires AVX2&quot;);
5500   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5501   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5502   emit_int16(0x02, (0xC0 | encode));</span>

5503 }
5504 
5505 void Assembler::paddb(XMMRegister dst, XMMRegister src) {
5506   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5507   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5508   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5509   emit_int16((unsigned char)0xFC, (0xC0 | encode));</span>

5510 }
5511 
5512 void Assembler::paddw(XMMRegister dst, XMMRegister src) {
5513   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5514   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5515   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5516   emit_int16((unsigned char)0xFD, (0xC0 | encode));</span>

5517 }
5518 
5519 void Assembler::paddd(XMMRegister dst, XMMRegister src) {
5520   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5521   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5522   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5523   emit_int16((unsigned char)0xFE, (0xC0 | encode));</span>

5524 }
5525 
5526 void Assembler::paddd(XMMRegister dst, Address src) {
5527   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5528   InstructionMark im(this);
5529   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5530   simd_prefix(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5531   emit_int8((unsigned char)0xFE);
5532   emit_operand(dst, src);
5533 }
5534 
5535 void Assembler::paddq(XMMRegister dst, XMMRegister src) {
5536   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5537   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5538   attributes.set_rex_vex_w_reverted();
5539   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5540   emit_int16((unsigned char)0xD4, (0xC0 | encode));</span>

5541 }
5542 
5543 void Assembler::phaddw(XMMRegister dst, XMMRegister src) {
5544   assert(VM_Version::supports_sse3(), &quot;&quot;);
5545   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5546   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5547   emit_int16(0x01, (0xC0 | encode));</span>

5548 }
5549 
5550 void Assembler::phaddd(XMMRegister dst, XMMRegister src) {
5551   assert(VM_Version::supports_sse3(), &quot;&quot;);
5552   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
5553   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5554   emit_int16(0x02, (0xC0 | encode));</span>

5555 }
5556 
5557 void Assembler::vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5558   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5559   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5560   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5561   emit_int16((unsigned char)0xFC, (0xC0 | encode));</span>

5562 }
5563 
5564 void Assembler::vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5565   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5566   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5567   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5568   emit_int16((unsigned char)0xFD, (0xC0 | encode));</span>

5569 }
5570 
5571 void Assembler::vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5572   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5573   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5574   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5575   emit_int16((unsigned char)0xFE, (0xC0 | encode));</span>

5576 }
5577 
5578 void Assembler::vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5579   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5580   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5581   attributes.set_rex_vex_w_reverted();
5582   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5583   emit_int16((unsigned char)0xD4, (0xC0 | encode));</span>

5584 }
5585 
5586 void Assembler::vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5587   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5588   InstructionMark im(this);
5589   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5590   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
5591   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5592   emit_int8((unsigned char)0xFC);
5593   emit_operand(dst, src);
5594 }
5595 
5596 void Assembler::vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5597   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5598   InstructionMark im(this);
5599   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5600   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
5601   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5602   emit_int8((unsigned char)0xFD);
5603   emit_operand(dst, src);
</pre>
<hr />
<pre>
5611   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5612   emit_int8((unsigned char)0xFE);
5613   emit_operand(dst, src);
5614 }
5615 
5616 void Assembler::vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5617   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5618   InstructionMark im(this);
5619   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5620   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5621   attributes.set_rex_vex_w_reverted();
5622   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5623   emit_int8((unsigned char)0xD4);
5624   emit_operand(dst, src);
5625 }
5626 
5627 void Assembler::psubb(XMMRegister dst, XMMRegister src) {
5628   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5629   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5630   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5631   emit_int16((unsigned char)0xF8, (0xC0 | encode));</span>

5632 }
5633 
5634 void Assembler::psubw(XMMRegister dst, XMMRegister src) {
5635   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5636   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5637   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5638   emit_int16((unsigned char)0xF9, (0xC0 | encode));</span>

5639 }
5640 
5641 void Assembler::psubd(XMMRegister dst, XMMRegister src) {
5642   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5643   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5644   emit_int16((unsigned char)0xFA, (0xC0 | encode));</span>

5645 }
5646 
5647 void Assembler::psubq(XMMRegister dst, XMMRegister src) {
5648   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5649   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5650   attributes.set_rex_vex_w_reverted();
5651   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5652   emit_int8((unsigned char)0xFB);
<span class="line-modified">5653   emit_int8((0xC0 | encode));</span>
5654 }
5655 
5656 void Assembler::vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5657   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5658   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5659   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5660   emit_int16((unsigned char)0xF8, (0xC0 | encode));</span>

5661 }
5662 
5663 void Assembler::vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5664   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5665   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5666   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5667   emit_int16((unsigned char)0xF9, (0xC0 | encode));</span>

5668 }
5669 
5670 void Assembler::vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5671   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5672   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5673   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5674   emit_int16((unsigned char)0xFA, (0xC0 | encode));</span>

5675 }
5676 
5677 void Assembler::vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5678   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5679   InstructionAttr attributes(vector_len, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5680   attributes.set_rex_vex_w_reverted();
5681   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5682   emit_int16((unsigned char)0xFB, (0xC0 | encode));</span>

5683 }
5684 
5685 void Assembler::vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5686   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5687   InstructionMark im(this);
5688   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5689   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
5690   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5691   emit_int8((unsigned char)0xF8);
5692   emit_operand(dst, src);
5693 }
5694 
5695 void Assembler::vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5696   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5697   InstructionMark im(this);
5698   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5699   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
5700   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5701   emit_int8((unsigned char)0xF9);
5702   emit_operand(dst, src);
</pre>
<hr />
<pre>
5710   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5711   emit_int8((unsigned char)0xFA);
5712   emit_operand(dst, src);
5713 }
5714 
5715 void Assembler::vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5716   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5717   InstructionMark im(this);
5718   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5719   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5720   attributes.set_rex_vex_w_reverted();
5721   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5722   emit_int8((unsigned char)0xFB);
5723   emit_operand(dst, src);
5724 }
5725 
5726 void Assembler::pmullw(XMMRegister dst, XMMRegister src) {
5727   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5728   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5729   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5730   emit_int16((unsigned char)0xD5, (0xC0 | encode));</span>

5731 }
5732 
5733 void Assembler::pmulld(XMMRegister dst, XMMRegister src) {
5734   assert(VM_Version::supports_sse4_1(), &quot;&quot;);
5735   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5736   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5737   emit_int16(0x40, (0xC0 | encode));</span>

5738 }
5739 
5740 void Assembler::vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5741   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5742   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5743   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5744   emit_int16((unsigned char)0xD5, (0xC0 | encode));</span>

5745 }
5746 
5747 void Assembler::vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5748   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5749   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5750   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5751   emit_int16(0x40, (0xC0 | encode));</span>

5752 }
5753 
5754 void Assembler::vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5755   assert(UseAVX &gt; 2, &quot;requires some form of EVEX&quot;);
5756   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5757   attributes.set_is_evex_instruction();
5758   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5759   emit_int16(0x40, (0xC0 | encode));</span>

5760 }
5761 
5762 void Assembler::vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5763   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5764   InstructionMark im(this);
5765   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5766   attributes.set_address_attributes(/* tuple_type */ EVEX_FVM, /* input_size_in_bits */ EVEX_NObit);
5767   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
5768   emit_int8((unsigned char)0xD5);
5769   emit_operand(dst, src);
5770 }
5771 
5772 void Assembler::vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5773   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5774   InstructionMark im(this);
5775   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5776   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
5777   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
5778   emit_int8(0x40);
5779   emit_operand(dst, src);
5780 }
5781 
5782 void Assembler::vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
5783   assert(UseAVX &gt; 2, &quot;requires some form of EVEX&quot;);
5784   InstructionMark im(this);
5785   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ _legacy_mode_dq, /* no_mask_reg */ true, /* uses_vl */ true);
5786   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
5787   attributes.set_is_evex_instruction();
5788   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
5789   emit_int8(0x40);
5790   emit_operand(dst, src);
5791 }
5792 
5793 // Shift packed integers left by specified number of bits.
5794 void Assembler::psllw(XMMRegister dst, int shift) {
5795   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5796   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5797   // XMM6 is for /6 encoding: 66 0F 71 /6 ib
5798   int encode = simd_prefix_and_encode(xmm6, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5799   emit_int24(0x71, (0xC0 | encode), shift &amp; 0xFF);</span>


5800 }
5801 
5802 void Assembler::pslld(XMMRegister dst, int shift) {
5803   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5804   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5805   // XMM6 is for /6 encoding: 66 0F 72 /6 ib
5806   int encode = simd_prefix_and_encode(xmm6, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5807   emit_int24(0x72, (0xC0 | encode), shift &amp; 0xFF);</span>


5808 }
5809 
5810 void Assembler::psllq(XMMRegister dst, int shift) {
5811   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5812   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5813   // XMM6 is for /6 encoding: 66 0F 73 /6 ib
5814   int encode = simd_prefix_and_encode(xmm6, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5815   emit_int24(0x73, (0xC0 | encode), shift &amp; 0xFF);</span>


5816 }
5817 
5818 void Assembler::psllw(XMMRegister dst, XMMRegister shift) {
5819   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5820   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5821   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5822   emit_int16((unsigned char)0xF1, (0xC0 | encode));</span>

5823 }
5824 
5825 void Assembler::pslld(XMMRegister dst, XMMRegister shift) {
5826   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5827   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5828   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5829   emit_int16((unsigned char)0xF2, (0xC0 | encode));</span>

5830 }
5831 
5832 void Assembler::psllq(XMMRegister dst, XMMRegister shift) {
5833   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5834   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5835   attributes.set_rex_vex_w_reverted();
5836   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5837   emit_int16((unsigned char)0xF3, (0xC0 | encode));</span>

5838 }
5839 
5840 void Assembler::vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
5841   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5842   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5843   // XMM6 is for /6 encoding: 66 0F 71 /6 ib
5844   int encode = vex_prefix_and_encode(xmm6-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5845   emit_int24(0x71, (0xC0 | encode), shift &amp; 0xFF);</span>


5846 }
5847 
5848 void Assembler::vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
5849   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5850   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5851   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5852   // XMM6 is for /6 encoding: 66 0F 72 /6 ib
5853   int encode = vex_prefix_and_encode(xmm6-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5854   emit_int24(0x72, (0xC0 | encode), shift &amp; 0xFF);</span>


5855 }
5856 
5857 void Assembler::vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
5858   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5859   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5860   attributes.set_rex_vex_w_reverted();
5861   // XMM6 is for /6 encoding: 66 0F 73 /6 ib
5862   int encode = vex_prefix_and_encode(xmm6-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5863   emit_int24(0x73, (0xC0 | encode), shift &amp; 0xFF);</span>


5864 }
5865 
5866 void Assembler::vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
5867   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5868   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5869   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5870   emit_int16((unsigned char)0xF1, (0xC0 | encode));</span>

5871 }
5872 
5873 void Assembler::vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
5874   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5875   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5876   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5877   emit_int16((unsigned char)0xF2, (0xC0 | encode));</span>

5878 }
5879 
5880 void Assembler::vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
5881   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5882   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5883   attributes.set_rex_vex_w_reverted();
5884   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5885   emit_int16((unsigned char)0xF3, (0xC0 | encode));</span>

5886 }
5887 
5888 // Shift packed integers logically right by specified number of bits.
5889 void Assembler::psrlw(XMMRegister dst, int shift) {
5890   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5891   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5892   // XMM2 is for /2 encoding: 66 0F 71 /2 ib
5893   int encode = simd_prefix_and_encode(xmm2, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5894   emit_int24(0x71, (0xC0 | encode), shift &amp; 0xFF);</span>


5895 }
5896 
5897 void Assembler::psrld(XMMRegister dst, int shift) {
5898   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5899   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5900   // XMM2 is for /2 encoding: 66 0F 72 /2 ib
5901   int encode = simd_prefix_and_encode(xmm2, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5902   emit_int24(0x72, (0xC0 | encode), shift &amp; 0xFF);</span>


5903 }
5904 
5905 void Assembler::psrlq(XMMRegister dst, int shift) {
5906   // Do not confuse it with psrldq SSE2 instruction which
5907   // shifts 128 bit value in xmm register by number of bytes.
5908   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5909   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5910   attributes.set_rex_vex_w_reverted();
5911   // XMM2 is for /2 encoding: 66 0F 73 /2 ib
5912   int encode = simd_prefix_and_encode(xmm2, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5913   emit_int24(0x73, (0xC0 | encode), shift &amp; 0xFF);</span>


5914 }
5915 
5916 void Assembler::psrlw(XMMRegister dst, XMMRegister shift) {
5917   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5918   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5919   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5920   emit_int16((unsigned char)0xD1, (0xC0 | encode));</span>

5921 }
5922 
5923 void Assembler::psrld(XMMRegister dst, XMMRegister shift) {
5924   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5925   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5926   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5927   emit_int16((unsigned char)0xD2, (0xC0 | encode));</span>

5928 }
5929 
5930 void Assembler::psrlq(XMMRegister dst, XMMRegister shift) {
5931   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
5932   InstructionAttr attributes(AVX_128bit, /* rex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5933   attributes.set_rex_vex_w_reverted();
5934   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5935   emit_int16((unsigned char)0xD3, (0xC0 | encode));</span>

5936 }
5937 
5938 void Assembler::vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
5939   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5940   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5941   // XMM2 is for /2 encoding: 66 0F 71 /2 ib
5942   int encode = vex_prefix_and_encode(xmm2-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5943   emit_int24(0x71, (0xC0 | encode), shift &amp; 0xFF);</span>


5944 }
5945 
5946 void Assembler::vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
5947   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5948   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5949   // XMM2 is for /2 encoding: 66 0F 72 /2 ib
5950   int encode = vex_prefix_and_encode(xmm2-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5951   emit_int24(0x72, (0xC0 | encode), shift &amp; 0xFF);</span>


5952 }
5953 
5954 void Assembler::vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
5955   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5956   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5957   attributes.set_rex_vex_w_reverted();
5958   // XMM2 is for /2 encoding: 66 0F 73 /2 ib
5959   int encode = vex_prefix_and_encode(xmm2-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5960   emit_int24(0x73, (0xC0 | encode), shift &amp; 0xFF);</span>


5961 }
5962 
5963 void Assembler::vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
5964   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5965   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
5966   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5967   emit_int16((unsigned char)0xD1, (0xC0 | encode));</span>

5968 }
5969 
5970 void Assembler::vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
5971   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5972   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5973   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5974   emit_int16((unsigned char)0xD2, (0xC0 | encode));</span>

5975 }
5976 
5977 void Assembler::vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
5978   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
5979   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5980   attributes.set_rex_vex_w_reverted();
5981   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">5982   emit_int16((unsigned char)0xD3, (0xC0 | encode));</span>

5983 }
5984 
5985 void Assembler::evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5986   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
5987   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5988   attributes.set_is_evex_instruction();
5989   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5990   emit_int16(0x10, (0xC0 | encode));</span>

5991 }
5992 
5993 void Assembler::evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
5994   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
5995   InstructionAttr attributes(vector_len, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
5996   attributes.set_is_evex_instruction();
5997   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">5998   emit_int16(0x12, (0xC0 | encode));</span>

5999 }
6000 
6001 // Shift packed integers arithmetically right by specified number of bits.
6002 void Assembler::psraw(XMMRegister dst, int shift) {
6003   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6004   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6005   // XMM4 is for /4 encoding: 66 0F 71 /4 ib
6006   int encode = simd_prefix_and_encode(xmm4, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6007   emit_int24(0x71, (0xC0 | encode), shift &amp; 0xFF);</span>


6008 }
6009 
6010 void Assembler::psrad(XMMRegister dst, int shift) {
6011   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6012   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6013   // XMM4 is for /4 encoding: 66 0F 72 /4 ib
6014   int encode = simd_prefix_and_encode(xmm4, dst, dst, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6015   emit_int8(0x72);
<span class="line-modified">6016   emit_int8((0xC0 | encode));</span>
6017   emit_int8(shift &amp; 0xFF);
6018 }
6019 
6020 void Assembler::psraw(XMMRegister dst, XMMRegister shift) {
6021   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6022   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6023   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6024   emit_int16((unsigned char)0xE1, (0xC0 | encode));</span>

6025 }
6026 
6027 void Assembler::psrad(XMMRegister dst, XMMRegister shift) {
6028   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6029   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6030   int encode = simd_prefix_and_encode(dst, dst, shift, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6031   emit_int16((unsigned char)0xE2, (0xC0 | encode));</span>

6032 }
6033 
6034 void Assembler::vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6035   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6036   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6037   // XMM4 is for /4 encoding: 66 0F 71 /4 ib
6038   int encode = vex_prefix_and_encode(xmm4-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6039   emit_int24(0x71, (0xC0 | encode), shift &amp; 0xFF);</span>


6040 }
6041 
6042 void Assembler::vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6043   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6044   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6045   // XMM4 is for /4 encoding: 66 0F 71 /4 ib
6046   int encode = vex_prefix_and_encode(xmm4-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6047   emit_int24(0x72, (0xC0 | encode), shift &amp; 0xFF);</span>


6048 }
6049 
6050 void Assembler::vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6051   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6052   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6053   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6054   emit_int16((unsigned char)0xE1, (0xC0 | encode));</span>

6055 }
6056 
6057 void Assembler::vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6058   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6059   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6060   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6061   emit_int16((unsigned char)0xE2, (0xC0 | encode));</span>

6062 }
6063 
6064 void Assembler::evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len) {
6065   assert(UseAVX &gt; 2, &quot;requires AVX512&quot;);
6066   assert ((VM_Version::supports_avx512vl() || vector_len == 2), &quot;requires AVX512vl&quot;);
6067   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6068   attributes.set_is_evex_instruction();
6069   int encode = vex_prefix_and_encode(xmm4-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6070   emit_int24((unsigned char)0x72, (0xC0 | encode), shift &amp; 0xFF);</span>


6071 }
6072 
6073 void Assembler::evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
6074   assert(UseAVX &gt; 2, &quot;requires AVX512&quot;);
6075   assert ((VM_Version::supports_avx512vl() || vector_len == 2), &quot;requires AVX512vl&quot;);
6076   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6077   attributes.set_is_evex_instruction();
6078   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6079   emit_int16((unsigned char)0xE2, (0xC0 | encode));</span>

6080 }
6081 
6082 // logical operations packed integers
6083 void Assembler::pand(XMMRegister dst, XMMRegister src) {
6084   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6085   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6086   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6087   emit_int16((unsigned char)0xDB, (0xC0 | encode));</span>

6088 }
6089 
6090 void Assembler::vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6091   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6092   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6093   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6094   emit_int16((unsigned char)0xDB, (0xC0 | encode));</span>

6095 }
6096 
6097 void Assembler::vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6098   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6099   InstructionMark im(this);
6100   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6101   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
6102   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6103   emit_int8((unsigned char)0xDB);
6104   emit_operand(dst, src);
6105 }
6106 
6107 void Assembler::vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6108   assert(VM_Version::supports_evex(), &quot;&quot;);
6109   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6110   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6111   emit_int16((unsigned char)0xDB, (0xC0 | encode));</span>

6112 }
6113 
6114 void Assembler::vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
<span class="line-modified">6115   assert(VM_Version::supports_avx512_vbmi2(), &quot;requires vbmi2&quot;);</span>
6116   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6117   attributes.set_is_evex_instruction();
6118   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6119   emit_int8(0x71);
<span class="line-modified">6120   emit_int8((0xC0 | encode));</span>
6121 }
6122 
6123 void Assembler::vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len) {
<span class="line-modified">6124   assert(VM_Version::supports_avx512_vbmi2(), &quot;requires vbmi2&quot;);</span>
6125   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6126   attributes.set_is_evex_instruction();
6127   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src-&gt;encoding(), shift-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6128   emit_int16(0x73, (0xC0 | encode));</span>

6129 }
6130 
6131 void Assembler::pandn(XMMRegister dst, XMMRegister src) {
6132   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6133   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6134   attributes.set_rex_vex_w_reverted();
6135   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6136   emit_int16((unsigned char)0xDF, (0xC0 | encode));</span>

6137 }
6138 
6139 void Assembler::vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6140   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6141   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6142   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6143   emit_int16((unsigned char)0xDF, (0xC0 | encode));</span>

6144 }
6145 
6146 
6147 void Assembler::por(XMMRegister dst, XMMRegister src) {
6148   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6149   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6150   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6151   emit_int16((unsigned char)0xEB, (0xC0 | encode));</span>

6152 }
6153 
6154 void Assembler::vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6155   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6156   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6157   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6158   emit_int16((unsigned char)0xEB, (0xC0 | encode));</span>

6159 }
6160 
6161 void Assembler::vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6162   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6163   InstructionMark im(this);
6164   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6165   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
6166   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6167   emit_int8((unsigned char)0xEB);
6168   emit_operand(dst, src);
6169 }
6170 
6171 void Assembler::vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6172   assert(VM_Version::supports_evex(), &quot;&quot;);
6173   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6174   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6175   emit_int16((unsigned char)0xEB, (0xC0 | encode));</span>

6176 }
6177 
6178 
6179 void Assembler::pxor(XMMRegister dst, XMMRegister src) {
6180   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
6181   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6182   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6183   emit_int16((unsigned char)0xEF, (0xC0 | encode));</span>

6184 }
6185 
6186 void Assembler::vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6187   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6188   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6189   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">6190   emit_int16((unsigned char)0xEF, (0xC0 | encode));</span>

6191 }
6192 
6193 void Assembler::vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6194   assert(UseAVX &gt; 0, &quot;requires some form of AVX&quot;);
6195   InstructionMark im(this);
6196   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6197   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_32bit);
6198   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6199   emit_int8((unsigned char)0xEF);
6200   emit_operand(dst, src);
6201 }
6202 
6203 void Assembler::evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
6204   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
6205   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6206   attributes.set_is_evex_instruction();
6207   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6208   emit_int8((unsigned char)0xEF);
<span class="line-modified">6209   emit_int8((0xC0 | encode));</span>
6210 }
6211 
6212 void Assembler::evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
6213   assert(VM_Version::supports_evex(), &quot;requires EVEX support&quot;);
6214   assert(dst != xnoreg, &quot;sanity&quot;);
6215   InstructionMark im(this);
6216   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6217   attributes.set_is_evex_instruction();
6218   attributes.set_address_attributes(/* tuple_type */ EVEX_FV, /* input_size_in_bits */ EVEX_64bit);
6219   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
6220   emit_int8((unsigned char)0xEF);
6221   emit_operand(dst, src);
6222 }
6223 
6224 
6225 // vinserti forms
6226 
6227 void Assembler::vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6228   assert(VM_Version::supports_avx2(), &quot;&quot;);
6229   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6230   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6231   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6232   // last byte:</span>

6233   // 0x00 - insert into lower 128 bits
6234   // 0x01 - insert into upper 128 bits
<span class="line-modified">6235   emit_int24(0x38, (0xC0 | encode), imm8 &amp; 0x01);</span>
6236 }
6237 
6238 void Assembler::vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6239   assert(VM_Version::supports_avx2(), &quot;&quot;);
6240   assert(dst != xnoreg, &quot;sanity&quot;);
6241   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6242   InstructionMark im(this);
6243   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6244   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6245   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6246   emit_int8(0x38);
6247   emit_operand(dst, src);
6248   // 0x00 - insert into lower 128 bits
6249   // 0x01 - insert into upper 128 bits
6250   emit_int8(imm8 &amp; 0x01);
6251 }
6252 
6253 void Assembler::vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6254   assert(VM_Version::supports_evex(), &quot;&quot;);
6255   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6256   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6257   attributes.set_is_evex_instruction();
6258   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6259   // imm8:</span>

6260   // 0x00 - insert into q0 128 bits (0..127)
6261   // 0x01 - insert into q1 128 bits (128..255)
6262   // 0x02 - insert into q2 128 bits (256..383)
6263   // 0x03 - insert into q3 128 bits (384..511)
<span class="line-modified">6264   emit_int24(0x38, (0xC0 | encode), imm8 &amp; 0x03);</span>
6265 }
6266 
6267 void Assembler::vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6268   assert(VM_Version::supports_avx(), &quot;&quot;);
6269   assert(dst != xnoreg, &quot;sanity&quot;);
6270   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6271   InstructionMark im(this);
6272   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6273   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6274   attributes.set_is_evex_instruction();
6275   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6276   emit_int8(0x18);
6277   emit_operand(dst, src);
6278   // 0x00 - insert into q0 128 bits (0..127)
6279   // 0x01 - insert into q1 128 bits (128..255)
6280   // 0x02 - insert into q2 128 bits (256..383)
6281   // 0x03 - insert into q3 128 bits (384..511)
6282   emit_int8(imm8 &amp; 0x03);
6283 }
6284 
6285 void Assembler::vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6286   assert(VM_Version::supports_evex(), &quot;&quot;);
6287   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6288   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6289   attributes.set_is_evex_instruction();
6290   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6291   //imm8:</span>

6292   // 0x00 - insert into lower 256 bits
6293   // 0x01 - insert into upper 256 bits
<span class="line-modified">6294   emit_int24(0x3A, (0xC0 | encode), imm8 &amp; 0x01);</span>
6295 }
6296 
6297 
6298 // vinsertf forms
6299 
6300 void Assembler::vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6301   assert(VM_Version::supports_avx(), &quot;&quot;);
6302   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6303   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6304   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6305   // imm8:</span>

6306   // 0x00 - insert into lower 128 bits
6307   // 0x01 - insert into upper 128 bits
<span class="line-modified">6308   emit_int24(0x18, (0xC0 | encode), imm8 &amp; 0x01);</span>
6309 }
6310 
6311 void Assembler::vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6312   assert(VM_Version::supports_avx(), &quot;&quot;);
6313   assert(dst != xnoreg, &quot;sanity&quot;);
6314   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6315   InstructionMark im(this);
6316   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6317   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6318   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6319   emit_int8(0x18);
6320   emit_operand(dst, src);
6321   // 0x00 - insert into lower 128 bits
6322   // 0x01 - insert into upper 128 bits
6323   emit_int8(imm8 &amp; 0x01);
6324 }
6325 
6326 void Assembler::vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6327   assert(VM_Version::supports_avx2(), &quot;&quot;);
6328   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6329   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6330   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6331   // imm8:</span>

6332   // 0x00 - insert into q0 128 bits (0..127)
6333   // 0x01 - insert into q1 128 bits (128..255)
6334   // 0x02 - insert into q0 128 bits (256..383)
6335   // 0x03 - insert into q1 128 bits (384..512)
<span class="line-modified">6336   emit_int24(0x18, (0xC0 | encode), imm8 &amp; 0x03);</span>
6337 }
6338 
6339 void Assembler::vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6340   assert(VM_Version::supports_avx(), &quot;&quot;);
6341   assert(dst != xnoreg, &quot;sanity&quot;);
6342   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6343   InstructionMark im(this);
6344   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6345   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6346   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6347   emit_int8(0x18);
6348   emit_operand(dst, src);
6349   // 0x00 - insert into q0 128 bits (0..127)
6350   // 0x01 - insert into q1 128 bits (128..255)
6351   // 0x02 - insert into q0 128 bits (256..383)
6352   // 0x03 - insert into q1 128 bits (384..512)
6353   emit_int8(imm8 &amp; 0x03);
6354 }
6355 
6356 void Assembler::vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
6357   assert(VM_Version::supports_evex(), &quot;&quot;);
6358   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6359   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6360   attributes.set_is_evex_instruction();
6361   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6362   // imm8:</span>

6363   // 0x00 - insert into lower 256 bits
6364   // 0x01 - insert into upper 256 bits
<span class="line-modified">6365   emit_int24(0x1A, (0xC0 | encode), imm8 &amp; 0x01);</span>
6366 }
6367 
6368 void Assembler::vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
6369   assert(VM_Version::supports_evex(), &quot;&quot;);
6370   assert(dst != xnoreg, &quot;sanity&quot;);
6371   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6372   InstructionMark im(this);
6373   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6374   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_64bit);
6375   attributes.set_is_evex_instruction();
6376   vex_prefix(src, nds-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6377   emit_int8(0x1A);
6378   emit_operand(dst, src);
6379   // 0x00 - insert into lower 256 bits
6380   // 0x01 - insert into upper 256 bits
6381   emit_int8(imm8 &amp; 0x01);
6382 }
6383 
6384 
6385 // vextracti forms
6386 
6387 void Assembler::vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6388   assert(VM_Version::supports_avx2(), &quot;&quot;);
6389   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6390   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6391   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6392   // imm8:</span>

6393   // 0x00 - extract from lower 128 bits
6394   // 0x01 - extract from upper 128 bits
<span class="line-modified">6395   emit_int24(0x39, (0xC0 | encode), imm8 &amp; 0x01);</span>
6396 }
6397 
6398 void Assembler::vextracti128(Address dst, XMMRegister src, uint8_t imm8) {
6399   assert(VM_Version::supports_avx2(), &quot;&quot;);
6400   assert(src != xnoreg, &quot;sanity&quot;);
6401   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6402   InstructionMark im(this);
6403   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6404   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6405   attributes.reset_is_clear_context();
6406   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6407   emit_int8(0x39);
6408   emit_operand(src, dst);
6409   // 0x00 - extract from lower 128 bits
6410   // 0x01 - extract from upper 128 bits
6411   emit_int8(imm8 &amp; 0x01);
6412 }
6413 
6414 void Assembler::vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6415   assert(VM_Version::supports_evex(), &quot;&quot;);
6416   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6417   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6418   attributes.set_is_evex_instruction();
6419   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6420   // imm8:</span>

6421   // 0x00 - extract from bits 127:0
6422   // 0x01 - extract from bits 255:128
6423   // 0x02 - extract from bits 383:256
6424   // 0x03 - extract from bits 511:384
<span class="line-modified">6425   emit_int24(0x39, (0xC0 | encode), imm8 &amp; 0x03);</span>
6426 }
6427 
6428 void Assembler::vextracti32x4(Address dst, XMMRegister src, uint8_t imm8) {
6429   assert(VM_Version::supports_evex(), &quot;&quot;);
6430   assert(src != xnoreg, &quot;sanity&quot;);
6431   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6432   InstructionMark im(this);
6433   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6434   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6435   attributes.reset_is_clear_context();
6436   attributes.set_is_evex_instruction();
6437   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6438   emit_int8(0x39);
6439   emit_operand(src, dst);
6440   // 0x00 - extract from bits 127:0
6441   // 0x01 - extract from bits 255:128
6442   // 0x02 - extract from bits 383:256
6443   // 0x03 - extract from bits 511:384
6444   emit_int8(imm8 &amp; 0x03);
6445 }
6446 
6447 void Assembler::vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6448   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
6449   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6450   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6451   attributes.set_is_evex_instruction();
6452   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6453   // imm8:</span>

6454   // 0x00 - extract from bits 127:0
6455   // 0x01 - extract from bits 255:128
6456   // 0x02 - extract from bits 383:256
6457   // 0x03 - extract from bits 511:384
<span class="line-modified">6458   emit_int24(0x39, (0xC0 | encode), imm8 &amp; 0x03);</span>
6459 }
6460 
6461 void Assembler::vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6462   assert(VM_Version::supports_evex(), &quot;&quot;);
6463   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6464   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6465   attributes.set_is_evex_instruction();
6466   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6467   // imm8:</span>

6468   // 0x00 - extract from lower 256 bits
6469   // 0x01 - extract from upper 256 bits
<span class="line-modified">6470   emit_int24(0x3B, (0xC0 | encode), imm8 &amp; 0x01);</span>
6471 }
6472 
6473 void Assembler::vextracti64x4(Address dst, XMMRegister src, uint8_t imm8) {
6474   assert(VM_Version::supports_evex(), &quot;&quot;);
6475   assert(src != xnoreg, &quot;sanity&quot;);
6476   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6477   InstructionMark im(this);
6478   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6479   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_64bit);
6480   attributes.reset_is_clear_context();
6481   attributes.set_is_evex_instruction();
6482   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6483   emit_int8(0x38);
6484   emit_operand(src, dst);
6485   // 0x00 - extract from lower 256 bits
6486   // 0x01 - extract from upper 256 bits
6487   emit_int8(imm8 &amp; 0x01);
6488 }
6489 // vextractf forms
6490 
6491 void Assembler::vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6492   assert(VM_Version::supports_avx(), &quot;&quot;);
6493   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6494   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6495   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6496   // imm8:</span>

6497   // 0x00 - extract from lower 128 bits
6498   // 0x01 - extract from upper 128 bits
<span class="line-modified">6499   emit_int24(0x19, (0xC0 | encode), imm8 &amp; 0x01);</span>
6500 }
6501 
6502 void Assembler::vextractf128(Address dst, XMMRegister src, uint8_t imm8) {
6503   assert(VM_Version::supports_avx(), &quot;&quot;);
6504   assert(src != xnoreg, &quot;sanity&quot;);
6505   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6506   InstructionMark im(this);
6507   InstructionAttr attributes(AVX_256bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6508   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6509   attributes.reset_is_clear_context();
6510   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6511   emit_int8(0x19);
6512   emit_operand(src, dst);
6513   // 0x00 - extract from lower 128 bits
6514   // 0x01 - extract from upper 128 bits
6515   emit_int8(imm8 &amp; 0x01);
6516 }
6517 
6518 void Assembler::vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6519   assert(VM_Version::supports_evex(), &quot;&quot;);
6520   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6521   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6522   attributes.set_is_evex_instruction();
6523   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6524   // imm8:</span>

6525   // 0x00 - extract from bits 127:0
6526   // 0x01 - extract from bits 255:128
6527   // 0x02 - extract from bits 383:256
6528   // 0x03 - extract from bits 511:384
<span class="line-modified">6529   emit_int24(0x19, (0xC0 | encode), imm8 &amp; 0x03);</span>
6530 }
6531 
6532 void Assembler::vextractf32x4(Address dst, XMMRegister src, uint8_t imm8) {
6533   assert(VM_Version::supports_evex(), &quot;&quot;);
6534   assert(src != xnoreg, &quot;sanity&quot;);
6535   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6536   InstructionMark im(this);
6537   InstructionAttr attributes(AVX_512bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6538   attributes.set_address_attributes(/* tuple_type */ EVEX_T4, /* input_size_in_bits */ EVEX_32bit);
6539   attributes.reset_is_clear_context();
6540   attributes.set_is_evex_instruction();
6541   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6542   emit_int8(0x19);
6543   emit_operand(src, dst);
6544   // 0x00 - extract from bits 127:0
6545   // 0x01 - extract from bits 255:128
6546   // 0x02 - extract from bits 383:256
6547   // 0x03 - extract from bits 511:384
6548   emit_int8(imm8 &amp; 0x03);
6549 }
6550 
6551 void Assembler::vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6552   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
6553   assert(imm8 &lt;= 0x03, &quot;imm8: %u&quot;, imm8);
6554   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6555   attributes.set_is_evex_instruction();
6556   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6557   // imm8:</span>

6558   // 0x00 - extract from bits 127:0
6559   // 0x01 - extract from bits 255:128
6560   // 0x02 - extract from bits 383:256
6561   // 0x03 - extract from bits 511:384
<span class="line-modified">6562   emit_int24(0x19, (0xC0 | encode), imm8 &amp; 0x03);</span>
6563 }
6564 
6565 void Assembler::vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8) {
6566   assert(VM_Version::supports_evex(), &quot;&quot;);
6567   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6568   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6569   attributes.set_is_evex_instruction();
6570   int encode = vex_prefix_and_encode(src-&gt;encoding(), 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6571   // imm8:</span>

6572   // 0x00 - extract from lower 256 bits
6573   // 0x01 - extract from upper 256 bits
<span class="line-modified">6574   emit_int24(0x1B, (0xC0 | encode), imm8 &amp; 0x01);</span>
6575 }
6576 
6577 void Assembler::vextractf64x4(Address dst, XMMRegister src, uint8_t imm8) {
6578   assert(VM_Version::supports_evex(), &quot;&quot;);
6579   assert(src != xnoreg, &quot;sanity&quot;);
6580   assert(imm8 &lt;= 0x01, &quot;imm8: %u&quot;, imm8);
6581   InstructionMark im(this);
6582   InstructionAttr attributes(AVX_512bit, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6583   attributes.set_address_attributes(/* tuple_type */ EVEX_T4,/* input_size_in_bits */  EVEX_64bit);
6584   attributes.reset_is_clear_context();
6585   attributes.set_is_evex_instruction();
6586   vex_prefix(dst, 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
6587   emit_int8(0x1B);
6588   emit_operand(src, dst);
6589   // 0x00 - extract from lower 256 bits
6590   // 0x01 - extract from upper 256 bits
6591   emit_int8(imm8 &amp; 0x01);
6592 }
6593 
6594 // duplicate 1-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
6595 void Assembler::vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len) {
6596   assert(VM_Version::supports_avx2(), &quot;&quot;);
6597   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6598   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6599   emit_int16(0x78, (0xC0 | encode));</span>

6600 }
6601 
6602 void Assembler::vpbroadcastb(XMMRegister dst, Address src, int vector_len) {
6603   assert(VM_Version::supports_avx2(), &quot;&quot;);
6604   assert(dst != xnoreg, &quot;sanity&quot;);
6605   InstructionMark im(this);
6606   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6607   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_8bit);
6608   // swap src&lt;-&gt;dst for encoding
6609   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6610   emit_int8(0x78);
6611   emit_operand(dst, src);
6612 }
6613 
6614 // duplicate 2-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
6615 void Assembler::vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len) {
6616   assert(VM_Version::supports_avx2(), &quot;&quot;);
6617   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6618   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6619   emit_int16(0x79, (0xC0 | encode));</span>

6620 }
6621 
6622 void Assembler::vpbroadcastw(XMMRegister dst, Address src, int vector_len) {
6623   assert(VM_Version::supports_avx2(), &quot;&quot;);
6624   assert(dst != xnoreg, &quot;sanity&quot;);
6625   InstructionMark im(this);
6626   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6627   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_16bit);
6628   // swap src&lt;-&gt;dst for encoding
6629   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6630   emit_int8(0x79);
6631   emit_operand(dst, src);
6632 }
6633 
6634 // xmm/mem sourced byte/word/dword/qword replicate
6635 
6636 // duplicate 4-byte integer data from src into programmed locations in dest : requires AVX512VL
6637 void Assembler::vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len) {
6638   assert(UseAVX &gt;= 2, &quot;&quot;);
6639   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6640   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6641   emit_int16(0x58, (0xC0 | encode));</span>

6642 }
6643 
6644 void Assembler::vpbroadcastd(XMMRegister dst, Address src, int vector_len) {
6645   assert(VM_Version::supports_avx2(), &quot;&quot;);
6646   assert(dst != xnoreg, &quot;sanity&quot;);
6647   InstructionMark im(this);
6648   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6649   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
6650   // swap src&lt;-&gt;dst for encoding
6651   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6652   emit_int8(0x58);
6653   emit_operand(dst, src);
6654 }
6655 
6656 // duplicate 8-byte integer data from src into programmed locations in dest : requires AVX512VL
6657 void Assembler::vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len) {
6658   assert(VM_Version::supports_avx2(), &quot;&quot;);
6659   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6660   attributes.set_rex_vex_w_reverted();
6661   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6662   emit_int16(0x59, (0xC0 | encode));</span>

6663 }
6664 
6665 void Assembler::vpbroadcastq(XMMRegister dst, Address src, int vector_len) {
6666   assert(VM_Version::supports_avx2(), &quot;&quot;);
6667   assert(dst != xnoreg, &quot;sanity&quot;);
6668   InstructionMark im(this);
6669   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6670   attributes.set_rex_vex_w_reverted();
6671   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
6672   // swap src&lt;-&gt;dst for encoding
6673   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6674   emit_int8(0x59);
6675   emit_operand(dst, src);
6676 }
6677 void Assembler::evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len) {
6678   assert(vector_len != Assembler::AVX_128bit, &quot;&quot;);
6679   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
6680   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6681   attributes.set_rex_vex_w_reverted();
6682   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6683   emit_int16(0x5A, (0xC0 | encode));</span>

6684 }
6685 
6686 void Assembler::evbroadcasti64x2(XMMRegister dst, Address src, int vector_len) {
6687   assert(vector_len != Assembler::AVX_128bit, &quot;&quot;);
6688   assert(VM_Version::supports_avx512dq(), &quot;&quot;);
6689   assert(dst != xnoreg, &quot;sanity&quot;);
6690   InstructionMark im(this);
6691   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6692   attributes.set_rex_vex_w_reverted();
6693   attributes.set_address_attributes(/* tuple_type */ EVEX_T2, /* input_size_in_bits */ EVEX_64bit);
6694   // swap src&lt;-&gt;dst for encoding
6695   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6696   emit_int8(0x5A);
6697   emit_operand(dst, src);
6698 }
6699 
6700 // scalar single/double precision replicate
6701 
6702 // duplicate single precision data from src into programmed locations in dest : requires AVX512VL
<span class="line-modified">6703 void Assembler::vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len) {</span>
<span class="line-modified">6704   assert(VM_Version::supports_avx2(), &quot;&quot;);</span>
6705   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6706   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6707   emit_int16(0x18, (0xC0 | encode));</span>

6708 }
6709 
<span class="line-modified">6710 void Assembler::vbroadcastss(XMMRegister dst, Address src, int vector_len) {</span>
6711   assert(VM_Version::supports_avx(), &quot;&quot;);
6712   assert(dst != xnoreg, &quot;sanity&quot;);
6713   InstructionMark im(this);
6714   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6715   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_32bit);
6716   // swap src&lt;-&gt;dst for encoding
6717   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6718   emit_int8(0x18);
6719   emit_operand(dst, src);
6720 }
6721 
6722 // duplicate double precision data from src into programmed locations in dest : requires AVX512VL
<span class="line-modified">6723 void Assembler::vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len) {</span>
<span class="line-modified">6724   assert(VM_Version::supports_avx2(), &quot;&quot;);</span>
<span class="line-added">6725   assert(vector_len == AVX_256bit || vector_len == AVX_512bit, &quot;&quot;);</span>
6726   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6727   attributes.set_rex_vex_w_reverted();
6728   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6729   emit_int16(0x19, (0xC0 | encode));</span>

6730 }
6731 
<span class="line-modified">6732 void Assembler::vbroadcastsd(XMMRegister dst, Address src, int vector_len) {</span>
6733   assert(VM_Version::supports_avx(), &quot;&quot;);
<span class="line-added">6734   assert(vector_len == AVX_256bit || vector_len == AVX_512bit, &quot;&quot;);</span>
6735   assert(dst != xnoreg, &quot;sanity&quot;);
6736   InstructionMark im(this);
6737   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6738   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
6739   attributes.set_rex_vex_w_reverted();
6740   // swap src&lt;-&gt;dst for encoding
6741   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6742   emit_int8(0x19);
6743   emit_operand(dst, src);
6744 }
6745 
6746 
6747 // gpr source broadcast forms
6748 
6749 // duplicate 1-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
6750 void Assembler::evpbroadcastb(XMMRegister dst, Register src, int vector_len) {
6751   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
6752   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6753   attributes.set_is_evex_instruction();
6754   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6755   emit_int16(0x7A, (0xC0 | encode));</span>

6756 }
6757 
6758 // duplicate 2-byte integer data from src into programmed locations in dest : requires AVX512BW and AVX512VL
6759 void Assembler::evpbroadcastw(XMMRegister dst, Register src, int vector_len) {
6760   assert(VM_Version::supports_avx512bw(), &quot;&quot;);
6761   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ _legacy_mode_bw, /* no_mask_reg */ true, /* uses_vl */ true);
6762   attributes.set_is_evex_instruction();
6763   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6764   emit_int16(0x7B, (0xC0 | encode));</span>

6765 }
6766 
6767 // duplicate 4-byte integer data from src into programmed locations in dest : requires AVX512VL
6768 void Assembler::evpbroadcastd(XMMRegister dst, Register src, int vector_len) {
6769   assert(VM_Version::supports_evex(), &quot;&quot;);
6770   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6771   attributes.set_is_evex_instruction();
6772   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6773   emit_int16(0x7C, (0xC0 | encode));</span>

6774 }
6775 
6776 // duplicate 8-byte integer data from src into programmed locations in dest : requires AVX512VL
6777 void Assembler::evpbroadcastq(XMMRegister dst, Register src, int vector_len) {
6778   assert(VM_Version::supports_evex(), &quot;&quot;);
6779   InstructionAttr attributes(vector_len, /* vex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6780   attributes.set_is_evex_instruction();
6781   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">6782   emit_int16(0x7C, (0xC0 | encode));</span>

6783 }
6784 void Assembler::evpgatherdd(XMMRegister dst, KRegister mask, Address src, int vector_len) {
6785   assert(VM_Version::supports_evex(), &quot;&quot;);
6786   assert(dst != xnoreg, &quot;sanity&quot;);
6787   InstructionMark im(this);
6788   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ false, /* uses_vl */ true);
6789   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
6790   attributes.reset_is_clear_context();
6791   attributes.set_embedded_opmask_register_specifier(mask);
6792   attributes.set_is_evex_instruction();
6793   // swap src&lt;-&gt;dst for encoding
6794   vex_prefix(src, 0, dst-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
6795   emit_int8((unsigned char)0x90);
6796   emit_operand(dst, src);
6797 }
6798 // Carry-Less Multiplication Quadword
6799 void Assembler::pclmulqdq(XMMRegister dst, XMMRegister src, int mask) {
6800   assert(VM_Version::supports_clmul(), &quot;&quot;);
6801   InstructionAttr attributes(AVX_128bit, /* rex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
6802   int encode = simd_prefix_and_encode(dst, dst, src, VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6803   emit_int24(0x44, (0xC0 | encode), (unsigned char)mask);</span>


6804 }
6805 
6806 // Carry-Less Multiplication Quadword
6807 void Assembler::vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask) {
6808   assert(VM_Version::supports_avx() &amp;&amp; VM_Version::supports_clmul(), &quot;&quot;);
6809   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
6810   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6811   emit_int24(0x44, (0xC0 | encode), (unsigned char)mask);</span>


6812 }
6813 
6814 void Assembler::evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len) {
6815   assert(VM_Version::supports_avx512_vpclmulqdq(), &quot;Requires vector carryless multiplication support&quot;);
6816   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
6817   attributes.set_is_evex_instruction();
6818   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">6819   emit_int24(0x44, (0xC0 | encode), (unsigned char)mask);</span>


6820 }
6821 
<span class="line-modified">6822 void Assembler::vzeroupper_uncached() {</span>
6823   if (VM_Version::supports_vzeroupper()) {
6824     InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
6825     (void)vex_prefix_and_encode(0, 0, 0, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
6826     emit_int8(0x77);
6827   }
6828 }
6829 
6830 #ifndef _LP64
6831 // 32bit only pieces of the assembler
6832 
<span class="line-added">6833 void Assembler::vzeroupper() {</span>
<span class="line-added">6834   vzeroupper_uncached();</span>
<span class="line-added">6835 }</span>
<span class="line-added">6836 </span>
6837 void Assembler::cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec) {
6838   // NO PREFIX AS NEVER 64BIT
6839   InstructionMark im(this);
<span class="line-modified">6840   emit_int16((unsigned char)0x81, (0xF8 | src1-&gt;encoding()));</span>

6841   emit_data(imm32, rspec, 0);
6842 }
6843 
6844 void Assembler::cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec) {
6845   // NO PREFIX AS NEVER 64BIT (not even 32bit versions of 64bit regs
6846   InstructionMark im(this);
6847   emit_int8((unsigned char)0x81);
6848   emit_operand(rdi, src1);
6849   emit_data(imm32, rspec, 0);
6850 }
6851 
6852 // The 64-bit (32bit platform) cmpxchg compares the value at adr with the contents of rdx:rax,
6853 // and stores rcx:rbx into adr if so; otherwise, the value at adr is loaded
6854 // into rdx:rax.  The ZF is set if the compared values were equal, and cleared otherwise.
6855 void Assembler::cmpxchg8(Address adr) {
6856   InstructionMark im(this);
<span class="line-modified">6857   emit_int16(0x0F, (unsigned char)0xC7);</span>

6858   emit_operand(rcx, adr);
6859 }
6860 
6861 void Assembler::decl(Register dst) {
6862   // Don&#39;t use it directly. Use MacroAssembler::decrementl() instead.
6863  emit_int8(0x48 | dst-&gt;encoding());
6864 }
6865 
6866 // 64bit doesn&#39;t use the x87
6867 
6868 void Assembler::fabs() {
<span class="line-modified">6869   emit_int16((unsigned char)0xD9, (unsigned char)0xE1);</span>

6870 }
6871 
6872 void Assembler::fadd(int i) {
6873   emit_farith(0xD8, 0xC0, i);
6874 }
6875 
6876 void Assembler::fadd_d(Address src) {
6877   InstructionMark im(this);
6878   emit_int8((unsigned char)0xDC);
6879   emit_operand32(rax, src);
6880 }
6881 
6882 void Assembler::fadd_s(Address src) {
6883   InstructionMark im(this);
6884   emit_int8((unsigned char)0xD8);
6885   emit_operand32(rax, src);
6886 }
6887 
6888 void Assembler::fadda(int i) {
6889   emit_farith(0xDC, 0xC0, i);
6890 }
6891 
6892 void Assembler::faddp(int i) {
6893   emit_farith(0xDE, 0xC0, i);
6894 }
6895 
6896 void Assembler::fchs() {
<span class="line-modified">6897   emit_int16((unsigned char)0xD9, (unsigned char)0xE0);</span>

6898 }
6899 
6900 void Assembler::fcom(int i) {
6901   emit_farith(0xD8, 0xD0, i);
6902 }
6903 
6904 void Assembler::fcomp(int i) {
6905   emit_farith(0xD8, 0xD8, i);
6906 }
6907 
6908 void Assembler::fcomp_d(Address src) {
6909   InstructionMark im(this);
6910   emit_int8((unsigned char)0xDC);
6911   emit_operand32(rbx, src);
6912 }
6913 
6914 void Assembler::fcomp_s(Address src) {
6915   InstructionMark im(this);
6916   emit_int8((unsigned char)0xD8);
6917   emit_operand32(rbx, src);
6918 }
6919 
6920 void Assembler::fcompp() {
<span class="line-modified">6921   emit_int16((unsigned char)0xDE, (unsigned char)0xD9);</span>

6922 }
6923 
6924 void Assembler::fcos() {
<span class="line-modified">6925   emit_int16((unsigned char)0xD9, (unsigned char)0xFF);</span>

6926 }
6927 
6928 void Assembler::fdecstp() {
<span class="line-modified">6929   emit_int16((unsigned char)0xD9, (unsigned char)0xF6);</span>

6930 }
6931 
6932 void Assembler::fdiv(int i) {
6933   emit_farith(0xD8, 0xF0, i);
6934 }
6935 
6936 void Assembler::fdiv_d(Address src) {
6937   InstructionMark im(this);
6938   emit_int8((unsigned char)0xDC);
6939   emit_operand32(rsi, src);
6940 }
6941 
6942 void Assembler::fdiv_s(Address src) {
6943   InstructionMark im(this);
6944   emit_int8((unsigned char)0xD8);
6945   emit_operand32(rsi, src);
6946 }
6947 
6948 void Assembler::fdiva(int i) {
6949   emit_farith(0xDC, 0xF8, i);
</pre>
<hr />
<pre>
6980   emit_farith(0xDE, 0xF0, i);                    // ST(0) &lt;- ST(1) / ST(0) and pop (Intel manual wrong)
6981 }
6982 
6983 void Assembler::ffree(int i) {
6984   emit_farith(0xDD, 0xC0, i);
6985 }
6986 
6987 void Assembler::fild_d(Address adr) {
6988   InstructionMark im(this);
6989   emit_int8((unsigned char)0xDF);
6990   emit_operand32(rbp, adr);
6991 }
6992 
6993 void Assembler::fild_s(Address adr) {
6994   InstructionMark im(this);
6995   emit_int8((unsigned char)0xDB);
6996   emit_operand32(rax, adr);
6997 }
6998 
6999 void Assembler::fincstp() {
<span class="line-modified">7000   emit_int16((unsigned char)0xD9, (unsigned char)0xF7);</span>

7001 }
7002 
7003 void Assembler::finit() {
<span class="line-modified">7004   emit_int24((unsigned char)0x9B, (unsigned char)0xDB, (unsigned char)0xE3);</span>


7005 }
7006 
7007 void Assembler::fist_s(Address adr) {
7008   InstructionMark im(this);
7009   emit_int8((unsigned char)0xDB);
7010   emit_operand32(rdx, adr);
7011 }
7012 
7013 void Assembler::fistp_d(Address adr) {
7014   InstructionMark im(this);
7015   emit_int8((unsigned char)0xDF);
7016   emit_operand32(rdi, adr);
7017 }
7018 
7019 void Assembler::fistp_s(Address adr) {
7020   InstructionMark im(this);
7021   emit_int8((unsigned char)0xDB);
7022   emit_operand32(rbx, adr);
7023 }
7024 
7025 void Assembler::fld1() {
<span class="line-modified">7026   emit_int16((unsigned char)0xD9, (unsigned char)0xE8);</span>

7027 }
7028 
7029 void Assembler::fld_d(Address adr) {
7030   InstructionMark im(this);
7031   emit_int8((unsigned char)0xDD);
7032   emit_operand32(rax, adr);
7033 }
7034 
7035 void Assembler::fld_s(Address adr) {
7036   InstructionMark im(this);
7037   emit_int8((unsigned char)0xD9);
7038   emit_operand32(rax, adr);
7039 }
7040 
7041 
7042 void Assembler::fld_s(int index) {
7043   emit_farith(0xD9, 0xC0, index);
7044 }
7045 
7046 void Assembler::fld_x(Address adr) {
7047   InstructionMark im(this);
7048   emit_int8((unsigned char)0xDB);
7049   emit_operand32(rbp, adr);
7050 }
7051 
7052 void Assembler::fldcw(Address src) {
7053   InstructionMark im(this);
7054   emit_int8((unsigned char)0xD9);
7055   emit_operand32(rbp, src);
7056 }
7057 
7058 void Assembler::fldenv(Address src) {
7059   InstructionMark im(this);
7060   emit_int8((unsigned char)0xD9);
7061   emit_operand32(rsp, src);
7062 }
7063 
7064 void Assembler::fldlg2() {
<span class="line-modified">7065   emit_int16((unsigned char)0xD9, (unsigned char)0xEC);</span>

7066 }
7067 
7068 void Assembler::fldln2() {
<span class="line-modified">7069   emit_int16((unsigned char)0xD9, (unsigned char)0xED);</span>

7070 }
7071 
7072 void Assembler::fldz() {
<span class="line-modified">7073   emit_int16((unsigned char)0xD9, (unsigned char)0xEE);</span>

7074 }
7075 
7076 void Assembler::flog() {
7077   fldln2();
7078   fxch();
7079   fyl2x();
7080 }
7081 
7082 void Assembler::flog10() {
7083   fldlg2();
7084   fxch();
7085   fyl2x();
7086 }
7087 
7088 void Assembler::fmul(int i) {
7089   emit_farith(0xD8, 0xC8, i);
7090 }
7091 
7092 void Assembler::fmul_d(Address src) {
7093   InstructionMark im(this);
</pre>
<hr />
<pre>
7100   emit_int8((unsigned char)0xD8);
7101   emit_operand32(rcx, src);
7102 }
7103 
7104 void Assembler::fmula(int i) {
7105   emit_farith(0xDC, 0xC8, i);
7106 }
7107 
7108 void Assembler::fmulp(int i) {
7109   emit_farith(0xDE, 0xC8, i);
7110 }
7111 
7112 void Assembler::fnsave(Address dst) {
7113   InstructionMark im(this);
7114   emit_int8((unsigned char)0xDD);
7115   emit_operand32(rsi, dst);
7116 }
7117 
7118 void Assembler::fnstcw(Address src) {
7119   InstructionMark im(this);
<span class="line-modified">7120   emit_int16((unsigned char)0x9B, (unsigned char)0xD9);</span>

7121   emit_operand32(rdi, src);
7122 }
7123 
7124 void Assembler::fnstsw_ax() {
<span class="line-modified">7125   emit_int16((unsigned char)0xDF, (unsigned char)0xE0);</span>

7126 }
7127 
7128 void Assembler::fprem() {
<span class="line-modified">7129   emit_int16((unsigned char)0xD9, (unsigned char)0xF8);</span>

7130 }
7131 
7132 void Assembler::fprem1() {
<span class="line-modified">7133   emit_int16((unsigned char)0xD9, (unsigned char)0xF5);</span>

7134 }
7135 
7136 void Assembler::frstor(Address src) {
7137   InstructionMark im(this);
7138   emit_int8((unsigned char)0xDD);
7139   emit_operand32(rsp, src);
7140 }
7141 
7142 void Assembler::fsin() {
<span class="line-modified">7143   emit_int16((unsigned char)0xD9, (unsigned char)0xFE);</span>

7144 }
7145 
7146 void Assembler::fsqrt() {
<span class="line-modified">7147   emit_int16((unsigned char)0xD9, (unsigned char)0xFA);</span>

7148 }
7149 
7150 void Assembler::fst_d(Address adr) {
7151   InstructionMark im(this);
7152   emit_int8((unsigned char)0xDD);
7153   emit_operand32(rdx, adr);
7154 }
7155 
7156 void Assembler::fst_s(Address adr) {
7157   InstructionMark im(this);
7158   emit_int8((unsigned char)0xD9);
7159   emit_operand32(rdx, adr);
7160 }
7161 
7162 void Assembler::fstp_d(Address adr) {
7163   InstructionMark im(this);
7164   emit_int8((unsigned char)0xDD);
7165   emit_operand32(rbx, adr);
7166 }
7167 
</pre>
<hr />
<pre>
7213   InstructionMark im(this);
7214   emit_int8((unsigned char)0xDC);
7215   emit_operand32(rbp, src);
7216 }
7217 
7218 void Assembler::fsubr_s(Address src) {
7219   InstructionMark im(this);
7220   emit_int8((unsigned char)0xD8);
7221   emit_operand32(rbp, src);
7222 }
7223 
7224 void Assembler::fsubra(int i) {
7225   emit_farith(0xDC, 0xE0, i);
7226 }
7227 
7228 void Assembler::fsubrp(int i) {
7229   emit_farith(0xDE, 0xE0, i);                    // ST(0) &lt;- ST(1) - ST(0) and pop (Intel manual wrong)
7230 }
7231 
7232 void Assembler::ftan() {
<span class="line-modified">7233   emit_int32((unsigned char)0xD9, (unsigned char)0xF2, (unsigned char)0xDD, (unsigned char)0xD8);</span>



7234 }
7235 
7236 void Assembler::ftst() {
<span class="line-modified">7237   emit_int16((unsigned char)0xD9, (unsigned char)0xE4);</span>

7238 }
7239 
7240 void Assembler::fucomi(int i) {
7241   // make sure the instruction is supported (introduced for P6, together with cmov)
7242   guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;);
7243   emit_farith(0xDB, 0xE8, i);
7244 }
7245 
7246 void Assembler::fucomip(int i) {
7247   // make sure the instruction is supported (introduced for P6, together with cmov)
7248   guarantee(VM_Version::supports_cmov(), &quot;illegal instruction&quot;);
7249   emit_farith(0xDF, 0xE8, i);
7250 }
7251 
7252 void Assembler::fwait() {
7253   emit_int8((unsigned char)0x9B);
7254 }
7255 
7256 void Assembler::fxch(int i) {
7257   emit_farith(0xD9, 0xC8, i);
7258 }
7259 
7260 void Assembler::fyl2x() {
<span class="line-modified">7261   emit_int16((unsigned char)0xD9, (unsigned char)0xF1);</span>

7262 }
7263 
7264 void Assembler::frndint() {
<span class="line-modified">7265   emit_int16((unsigned char)0xD9, (unsigned char)0xFC);</span>

7266 }
7267 
7268 void Assembler::f2xm1() {
<span class="line-modified">7269   emit_int16((unsigned char)0xD9, (unsigned char)0xF0);</span>

7270 }
7271 
7272 void Assembler::fldl2e() {
<span class="line-modified">7273   emit_int16((unsigned char)0xD9, (unsigned char)0xEA);</span>

7274 }
7275 #endif // !_LP64
7276 
7277 // SSE SIMD prefix byte values corresponding to VexSimdPrefix encoding.
7278 static int simd_pre[4] = { 0, 0x66, 0xF3, 0xF2 };
7279 // SSE opcode second byte values (first is 0x0F) corresponding to VexOpcode encoding.
7280 static int simd_opc[4] = { 0,    0, 0x38, 0x3A };
7281 
7282 // Generate SSE legacy REX prefix and SIMD opcode based on VEX encoding.
7283 void Assembler::rex_prefix(Address adr, XMMRegister xreg, VexSimdPrefix pre, VexOpcode opc, bool rex_w) {
7284   if (pre &gt; 0) {
7285     emit_int8(simd_pre[pre]);
7286   }
7287   if (rex_w) {
7288     prefixq(adr, xreg);
7289   } else {
7290     prefix(adr, xreg);
7291   }
7292   if (opc &gt; 0) {
7293     emit_int8(0x0F);
</pre>
<hr />
<pre>
7301 int Assembler::rex_prefix_and_encode(int dst_enc, int src_enc, VexSimdPrefix pre, VexOpcode opc, bool rex_w) {
7302   if (pre &gt; 0) {
7303     emit_int8(simd_pre[pre]);
7304   }
7305   int encode = (rex_w) ? prefixq_and_encode(dst_enc, src_enc) : prefix_and_encode(dst_enc, src_enc);
7306   if (opc &gt; 0) {
7307     emit_int8(0x0F);
7308     int opc2 = simd_opc[opc];
7309     if (opc2 &gt; 0) {
7310       emit_int8(opc2);
7311     }
7312   }
7313   return encode;
7314 }
7315 
7316 
7317 void Assembler::vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc) {
7318   int vector_len = _attributes-&gt;get_vector_len();
7319   bool vex_w = _attributes-&gt;is_rex_vex_w();
7320   if (vex_b || vex_x || vex_w || (opc == VEX_OPCODE_0F_38) || (opc == VEX_OPCODE_0F_3A)) {


7321     int byte1 = (vex_r ? VEX_R : 0) | (vex_x ? VEX_X : 0) | (vex_b ? VEX_B : 0);
7322     byte1 = (~byte1) &amp; 0xE0;
7323     byte1 |= opc;

7324 
7325     int byte2 = ((~nds_enc) &amp; 0xf) &lt;&lt; 3;
7326     byte2 |= (vex_w ? VEX_W : 0) | ((vector_len &gt; 0) ? 4 : 0) | pre;



7327 
<span class="line-added">7328     emit_int24((unsigned char)VEX_3bytes, byte1, byte2);</span>
<span class="line-added">7329   } else {</span>
7330     int byte1 = vex_r ? VEX_R : 0;
7331     byte1 = (~byte1) &amp; 0x80;
7332     byte1 |= ((~nds_enc) &amp; 0xf) &lt;&lt; 3;
7333     byte1 |= ((vector_len &gt; 0 ) ? 4 : 0) | pre;
<span class="line-modified">7334     emit_int16((unsigned char)VEX_2bytes, byte1);</span>
7335   }
7336 }
7337 
7338 // This is a 4 byte encoding
7339 void Assembler::evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v, int nds_enc, VexSimdPrefix pre, VexOpcode opc){
7340   // EVEX 0x62 prefix
<span class="line-modified">7341   // byte1 = EVEX_4bytes;</span>
<span class="line-added">7342 </span>
7343   bool vex_w = _attributes-&gt;is_rex_vex_w();
7344   int evex_encoding = (vex_w ? VEX_W : 0);
7345   // EVEX.b is not currently used for broadcast of single element or data rounding modes
7346   _attributes-&gt;set_evex_encoding(evex_encoding);
7347 
7348   // P0: byte 2, initialized to RXBR`00mm
7349   // instead of not&#39;d
7350   int byte2 = (vex_r ? VEX_R : 0) | (vex_x ? VEX_X : 0) | (vex_b ? VEX_B : 0) | (evex_r ? EVEX_Rb : 0);
7351   byte2 = (~byte2) &amp; 0xF0;
7352   // confine opc opcode extensions in mm bits to lower two bits
7353   // of form {0F, 0F_38, 0F_3A}
7354   byte2 |= opc;

7355 
7356   // P1: byte 3 as Wvvvv1pp
7357   int byte3 = ((~nds_enc) &amp; 0xf) &lt;&lt; 3;
7358   // p[10] is always 1
7359   byte3 |= EVEX_F;
7360   byte3 |= (vex_w &amp; 1) &lt;&lt; 7;
7361   // confine pre opcode extensions in pp bits to lower two bits
7362   // of form {66, F3, F2}
7363   byte3 |= pre;

7364 
7365   // P2: byte 4 as zL&#39;Lbv&#39;aaa
7366   // kregs are implemented in the low 3 bits as aaa
7367   int byte4 = (_attributes-&gt;is_no_reg_mask()) ?
7368               0 :
7369               _attributes-&gt;get_embedded_opmask_register_specifier();
7370   // EVEX.v` for extending EVEX.vvvv or VIDX
7371   byte4 |= (evex_v ? 0: EVEX_V);
7372   // third EXEC.b for broadcast actions
7373   byte4 |= (_attributes-&gt;is_extended_context() ? EVEX_Rb : 0);
7374   // fourth EVEX.L&#39;L for vector length : 0 is 128, 1 is 256, 2 is 512, currently we do not support 1024
7375   byte4 |= ((_attributes-&gt;get_vector_len())&amp; 0x3) &lt;&lt; 5;
7376   // last is EVEX.z for zero/merge actions
7377   if (_attributes-&gt;is_no_reg_mask() == false) {
7378     byte4 |= (_attributes-&gt;is_clear_context() ? EVEX_Z : 0);
7379   }
<span class="line-modified">7380 </span>
<span class="line-added">7381   emit_int32(EVEX_4bytes, byte2, byte3, byte4);</span>
7382 }
7383 
7384 void Assembler::vex_prefix(Address adr, int nds_enc, int xreg_enc, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) {
<span class="line-modified">7385   bool vex_r = (xreg_enc &amp; 8) == 8;</span>
7386   bool vex_b = adr.base_needs_rex();
7387   bool vex_x;
7388   if (adr.isxmmindex()) {
7389     vex_x = adr.xmmindex_needs_rex();
7390   } else {
7391     vex_x = adr.index_needs_rex();
7392   }
7393   set_attributes(attributes);
7394   attributes-&gt;set_current_assembler(this);
7395 
7396   // For EVEX instruction (which is not marked as pure EVEX instruction) check and see if this instruction
7397   // is allowed in legacy mode and has resources which will fit in it.
7398   // Pure EVEX instructions will have is_evex_instruction set in their definition.
7399   if (!attributes-&gt;is_legacy_mode()) {
<span class="line-modified">7400     if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_evex_instruction() &amp;&amp; !is_managed()) {</span>
7401       if ((attributes-&gt;get_vector_len() != AVX_512bit) &amp;&amp; (nds_enc &lt; 16) &amp;&amp; (xreg_enc &lt; 16)) {
7402           attributes-&gt;set_is_legacy_mode();
7403       }
7404     }
7405   }
7406 
7407   if (UseAVX &gt; 2) {
7408     assert(((!attributes-&gt;uses_vl()) ||
7409             (attributes-&gt;get_vector_len() == AVX_512bit) ||
7410             (!_legacy_mode_vl) ||
7411             (attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7412     assert(((nds_enc &lt; 16 &amp;&amp; xreg_enc &lt; 16) || (!attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7413   }
7414 
<span class="line-modified">7415   clear_managed();</span>
7416   if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_legacy_mode())
7417   {
7418     bool evex_r = (xreg_enc &gt;= 16);
7419     bool evex_v;
7420     // EVEX.V&#39; is set to true when VSIB is used as we may need to use higher order XMM registers (16-31)
7421     if (adr.isxmmindex())  {
7422       evex_v = ((adr._xmmindex-&gt;encoding() &gt; 15) ? true : false);
7423     } else {
7424       evex_v = (nds_enc &gt;= 16);
7425     }
7426     attributes-&gt;set_is_evex_instruction();
7427     evex_prefix(vex_r, vex_b, vex_x, evex_r, evex_v, nds_enc, pre, opc);
7428   } else {
7429     if (UseAVX &gt; 2 &amp;&amp; attributes-&gt;is_rex_vex_w_reverted()) {
7430       attributes-&gt;set_rex_vex_w(false);
7431     }
7432     vex_prefix(vex_r, vex_b, vex_x, nds_enc, pre, opc);
7433   }
7434 }
7435 
7436 int Assembler::vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc, VexSimdPrefix pre, VexOpcode opc, InstructionAttr *attributes) {
<span class="line-modified">7437   bool vex_r = (dst_enc &amp; 8) == 8;</span>
<span class="line-modified">7438   bool vex_b = (src_enc &amp; 8) == 8;</span>
7439   bool vex_x = false;
7440   set_attributes(attributes);
7441   attributes-&gt;set_current_assembler(this);
7442 
7443   // For EVEX instruction (which is not marked as pure EVEX instruction) check and see if this instruction
7444   // is allowed in legacy mode and has resources which will fit in it.
7445   // Pure EVEX instructions will have is_evex_instruction set in their definition.
7446   if (!attributes-&gt;is_legacy_mode()) {
<span class="line-modified">7447     if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_evex_instruction() &amp;&amp; !is_managed()) {</span>
7448       if ((!attributes-&gt;uses_vl() || (attributes-&gt;get_vector_len() != AVX_512bit)) &amp;&amp;
7449           (dst_enc &lt; 16) &amp;&amp; (nds_enc &lt; 16) &amp;&amp; (src_enc &lt; 16)) {
7450           attributes-&gt;set_is_legacy_mode();
7451       }
7452     }
7453   }
7454 
7455   if (UseAVX &gt; 2) {
7456     // All the scalar fp instructions (with uses_vl as false) can have legacy_mode as false
7457     // Instruction with uses_vl true are vector instructions
7458     // All the vector instructions with AVX_512bit length can have legacy_mode as false
7459     // All the vector instructions with &lt; AVX_512bit length can have legacy_mode as false if AVX512vl() is supported
7460     // Rest all should have legacy_mode set as true
7461     assert(((!attributes-&gt;uses_vl()) ||
7462             (attributes-&gt;get_vector_len() == AVX_512bit) ||
7463             (!_legacy_mode_vl) ||
7464             (attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7465     // Instruction with legacy_mode true should have dst, nds and src &lt; 15
7466     assert(((dst_enc &lt; 16 &amp;&amp; nds_enc &lt; 16 &amp;&amp; src_enc &lt; 16) || (!attributes-&gt;is_legacy_mode())),&quot;XMM register should be 0-15&quot;);
7467   }
7468 
<span class="line-modified">7469   clear_managed();</span>
7470   if (UseAVX &gt; 2 &amp;&amp; !attributes-&gt;is_legacy_mode())
7471   {
7472     bool evex_r = (dst_enc &gt;= 16);
7473     bool evex_v = (nds_enc &gt;= 16);
7474     // can use vex_x as bank extender on rm encoding
7475     vex_x = (src_enc &gt;= 16);
7476     attributes-&gt;set_is_evex_instruction();
7477     evex_prefix(vex_r, vex_b, vex_x, evex_r, evex_v, nds_enc, pre, opc);
7478   } else {
7479     if (UseAVX &gt; 2 &amp;&amp; attributes-&gt;is_rex_vex_w_reverted()) {
7480       attributes-&gt;set_rex_vex_w(false);
7481     }
7482     vex_prefix(vex_r, vex_b, vex_x, nds_enc, pre, opc);
7483   }
7484 
7485   // return modrm byte components for operands
7486   return (((dst_enc &amp; 7) &lt;&lt; 3) | (src_enc &amp; 7));
7487 }
7488 
7489 
</pre>
<hr />
<pre>
7499   }
7500 }
7501 
7502 int Assembler::simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
7503                                       VexOpcode opc, InstructionAttr *attributes) {
7504   int dst_enc = dst-&gt;encoding();
7505   int src_enc = src-&gt;encoding();
7506   if (UseAVX &gt; 0) {
7507     int nds_enc = nds-&gt;is_valid() ? nds-&gt;encoding() : 0;
7508     return vex_prefix_and_encode(dst_enc, nds_enc, src_enc, pre, opc, attributes);
7509   } else {
7510     assert((nds == dst) || (nds == src) || (nds == xnoreg), &quot;wrong sse encoding&quot;);
7511     return rex_prefix_and_encode(dst_enc, src_enc, pre, opc, attributes-&gt;is_rex_vex_w());
7512   }
7513 }
7514 
7515 void Assembler::vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
7516   assert(VM_Version::supports_avx(), &quot;&quot;);
7517   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
7518   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">7519   emit_int16(0x5F, (0xC0 | encode));</span>

7520 }
7521 
7522 void Assembler::vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
7523   assert(VM_Version::supports_avx(), &quot;&quot;);
7524   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
7525   attributes.set_rex_vex_w_reverted();
7526   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">7527   emit_int16(0x5F, (0xC0 | encode));</span>

7528 }
7529 
7530 void Assembler::vminss(XMMRegister dst, XMMRegister nds, XMMRegister src) {
7531   assert(VM_Version::supports_avx(), &quot;&quot;);
7532   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
7533   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">7534   emit_int16(0x5D, (0xC0 | encode));</span>

7535 }
7536 
7537 void Assembler::vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src) {
7538   assert(VM_Version::supports_avx(), &quot;&quot;);
7539   InstructionAttr attributes(AVX_128bit, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
7540   attributes.set_rex_vex_w_reverted();
7541   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">7542   emit_int16(0x5D, (0xC0 | encode));</span>

7543 }
7544 
7545 void Assembler::cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
7546   assert(VM_Version::supports_avx(), &quot;&quot;);
7547   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
7548   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7549   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">7550   emit_int24((unsigned char)0xC2, (0xC0 | encode), (0xF &amp; cop));</span>


7551 }
7552 
7553 void Assembler::blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
7554   assert(VM_Version::supports_avx(), &quot;&quot;);
7555   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
7556   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7557   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);


7558   int src2_enc = src2-&gt;encoding();
<span class="line-modified">7559   emit_int24(0x4B, (0xC0 | encode), (0xF0 &amp; src2_enc &lt;&lt; 4));</span>
7560 }
7561 
7562 void Assembler::cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
7563   assert(VM_Version::supports_avx(), &quot;&quot;);
7564   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
7565   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7566   int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">7567   emit_int24((unsigned char)0xC2, (0xC0 | encode), (0xF &amp; cop));</span>


7568 }
7569 
7570 void Assembler::blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
7571   assert(VM_Version::supports_avx(), &quot;&quot;);
7572   assert(vector_len &lt;= AVX_256bit, &quot;&quot;);
7573   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7574   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);


7575   int src2_enc = src2-&gt;encoding();
<span class="line-modified">7576   emit_int24(0x4A, (0xC0 | encode), (0xF0 &amp; src2_enc &lt;&lt; 4));</span>
7577 }
7578 
7579 void Assembler::vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len) {
7580   assert(VM_Version::supports_avx2(), &quot;&quot;);
7581   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7582   int encode = vex_prefix_and_encode(dst-&gt;encoding(), nds-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">7583   emit_int24(0x02, (0xC0 | encode), (unsigned char)imm8);</span>


7584 }
7585 
7586 void Assembler::shlxl(Register dst, Register src1, Register src2) {
7587   assert(VM_Version::supports_bmi2(), &quot;&quot;);
7588   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7589   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src2-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7590   emit_int16((unsigned char)0xF7, (0xC0 | encode));</span>

7591 }
7592 
7593 void Assembler::shlxq(Register dst, Register src1, Register src2) {
7594   assert(VM_Version::supports_bmi2(), &quot;&quot;);
7595   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
7596   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src2-&gt;encoding(), src1-&gt;encoding(), VEX_SIMD_66, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">7597   emit_int16((unsigned char)0xF7, (0xC0 | encode));</span>

7598 }
7599 
7600 #ifndef _LP64
7601 
7602 void Assembler::incl(Register dst) {
7603   // Don&#39;t use it directly. Use MacroAssembler::incrementl() instead.
7604   emit_int8(0x40 | dst-&gt;encoding());
7605 }
7606 
7607 void Assembler::lea(Register dst, Address src) {
7608   leal(dst, src);
7609 }
7610 
7611 void Assembler::mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec) {
7612   InstructionMark im(this);
7613   emit_int8((unsigned char)0xC7);
7614   emit_operand(rax, dst);
7615   emit_data((int)imm32, rspec, 0);
7616 }
7617 
7618 void Assembler::mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec) {
7619   InstructionMark im(this);
7620   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">7621   emit_int8((0xB8 | encode));</span>
7622   emit_data((int)imm32, rspec, 0);
7623 }
7624 
7625 void Assembler::popa() { // 32bit
7626   emit_int8(0x61);
7627 }
7628 
7629 void Assembler::push_literal32(int32_t imm32, RelocationHolder const&amp; rspec) {
7630   InstructionMark im(this);
7631   emit_int8(0x68);
7632   emit_data(imm32, rspec, 0);
7633 }
7634 
7635 void Assembler::pusha() { // 32bit
7636   emit_int8(0x60);
7637 }
7638 
7639 void Assembler::set_byte_if_not_zero(Register dst) {
<span class="line-modified">7640   emit_int24(0x0F, (unsigned char)0x95, (0xE0 | dst-&gt;encoding()));</span>


7641 }
7642 
7643 #else // LP64
7644 
7645 void Assembler::set_byte_if_not_zero(Register dst) {
7646   int enc = prefix_and_encode(dst-&gt;encoding(), true);
<span class="line-modified">7647   emit_int24(0x0F, (unsigned char)0x95, (0xE0 | enc));</span>


7648 }
7649 
7650 // 64bit only pieces of the assembler
7651 // This should only be used by 64bit instructions that can use rip-relative
7652 // it cannot be used by instructions that want an immediate value.
7653 
7654 bool Assembler::reachable(AddressLiteral adr) {
7655   int64_t disp;
<span class="line-added">7656   relocInfo::relocType relocType = adr.reloc();</span>
<span class="line-added">7657 </span>
7658   // None will force a 64bit literal to the code stream. Likely a placeholder
7659   // for something that will be patched later and we need to certain it will
7660   // always be reachable.
<span class="line-modified">7661   if (relocType == relocInfo::none) {</span>
7662     return false;
7663   }
<span class="line-modified">7664   if (relocType == relocInfo::internal_word_type) {</span>
7665     // This should be rip relative and easily reachable.
7666     return true;
7667   }
<span class="line-modified">7668   if (relocType == relocInfo::virtual_call_type ||</span>
<span class="line-modified">7669       relocType == relocInfo::opt_virtual_call_type ||</span>
<span class="line-modified">7670       relocType == relocInfo::static_call_type ||</span>
<span class="line-modified">7671       relocType == relocInfo::static_stub_type ) {</span>
7672     // This should be rip relative within the code cache and easily
7673     // reachable until we get huge code caches. (At which point
7674     // ic code is going to have issues).
7675     return true;
7676   }
<span class="line-modified">7677   if (relocType != relocInfo::external_word_type &amp;&amp;</span>
<span class="line-modified">7678       relocType != relocInfo::poll_return_type &amp;&amp;  // these are really external_word but need special</span>
<span class="line-modified">7679       relocType != relocInfo::poll_type &amp;&amp;         // relocs to identify them</span>
<span class="line-modified">7680       relocType != relocInfo::runtime_call_type ) {</span>
7681     return false;
7682   }
7683 
7684   // Stress the correction code
7685   if (ForceUnreachable) {
7686     // Must be runtimecall reloc, see if it is in the codecache
7687     // Flipping stuff in the codecache to be unreachable causes issues
7688     // with things like inline caches where the additional instructions
7689     // are not handled.
7690     if (CodeCache::find_blob(adr._target) == NULL) {
7691       return false;
7692     }
7693   }
7694   // For external_word_type/runtime_call_type if it is reachable from where we
7695   // are now (possibly a temp buffer) and where we might end up
7696   // anywhere in the codeCache then we are always reachable.
7697   // This would have to change if we ever save/restore shared code
7698   // to be more pessimistic.
7699   disp = (int64_t)adr._target - ((int64_t)CodeCache::low_bound() + sizeof(int));
7700   if (!is_simm32(disp)) return false;
</pre>
<hr />
<pre>
7736   } else {
7737     emit_data64(data, Relocation::spec_simple(rtype), format);
7738   }
7739 }
7740 
7741 void Assembler::emit_data64(jlong data,
7742                             RelocationHolder const&amp; rspec,
7743                             int format) {
7744   assert(imm_operand == 0, &quot;default format must be immediate in this file&quot;);
7745   assert(imm_operand == format, &quot;must be immediate&quot;);
7746   assert(inst_mark() != NULL, &quot;must be inside InstructionMark&quot;);
7747   // Do not use AbstractAssembler::relocate, which is not intended for
7748   // embedded words.  Instead, relocate to the enclosing instruction.
7749   code_section()-&gt;relocate(inst_mark(), rspec, format);
7750 #ifdef ASSERT
7751   check_relocation(rspec, format);
7752 #endif
7753   emit_int64(data);
7754 }
7755 




























































7756 void Assembler::prefix(Register reg) {
7757   if (reg-&gt;encoding() &gt;= 8) {
7758     prefix(REX_B);
7759   }
7760 }
7761 
7762 void Assembler::prefix(Register dst, Register src, Prefix p) {
7763   if (src-&gt;encoding() &gt;= 8) {
7764     p = (Prefix)(p | REX_B);
7765   }
7766   if (dst-&gt;encoding() &gt;= 8) {
<span class="line-modified">7767     p = (Prefix)(p | REX_R);</span>
7768   }
7769   if (p != Prefix_EMPTY) {
7770     // do not generate an empty prefix
7771     prefix(p);
7772   }
7773 }
7774 
7775 void Assembler::prefix(Register dst, Address adr, Prefix p) {
7776   if (adr.base_needs_rex()) {
7777     if (adr.index_needs_rex()) {
7778       assert(false, &quot;prefix(Register dst, Address adr, Prefix p) does not support handling of an X&quot;);
7779     } else {
7780       prefix(REX_B);
7781     }
7782   } else {
7783     if (adr.index_needs_rex()) {
7784       assert(false, &quot;prefix(Register dst, Address adr, Prefix p) does not support handling of an X&quot;);
7785     }
7786   }
7787   if (dst-&gt;encoding() &gt;= 8) {
</pre>
<hr />
<pre>
7790   if (p != Prefix_EMPTY) {
7791     // do not generate an empty prefix
7792     prefix(p);
7793   }
7794 }
7795 
7796 void Assembler::prefix(Address adr) {
7797   if (adr.base_needs_rex()) {
7798     if (adr.index_needs_rex()) {
7799       prefix(REX_XB);
7800     } else {
7801       prefix(REX_B);
7802     }
7803   } else {
7804     if (adr.index_needs_rex()) {
7805       prefix(REX_X);
7806     }
7807   }
7808 }
7809 

















7810 void Assembler::prefix(Address adr, Register reg, bool byteinst) {
7811   if (reg-&gt;encoding() &lt; 8) {
7812     if (adr.base_needs_rex()) {
7813       if (adr.index_needs_rex()) {
7814         prefix(REX_XB);
7815       } else {
7816         prefix(REX_B);
7817       }
7818     } else {
7819       if (adr.index_needs_rex()) {
7820         prefix(REX_X);
<span class="line-modified">7821       } else if (byteinst &amp;&amp; reg-&gt;encoding() &gt;= 4) {</span>
7822         prefix(REX);
7823       }
7824     }
7825   } else {
7826     if (adr.base_needs_rex()) {
7827       if (adr.index_needs_rex()) {
7828         prefix(REX_RXB);
7829       } else {
7830         prefix(REX_RB);
7831       }
7832     } else {
7833       if (adr.index_needs_rex()) {
7834         prefix(REX_RX);
7835       } else {
7836         prefix(REX_R);
7837       }
7838     }
7839   }
7840 }
7841 
<span class="line-modified">7842 void Assembler::prefix(Address adr, XMMRegister reg) {</span>
<span class="line-modified">7843   if (reg-&gt;encoding() &lt; 8) {</span>
7844     if (adr.base_needs_rex()) {
7845       if (adr.index_needs_rex()) {
<span class="line-modified">7846         prefix(REX_XB);</span>
7847       } else {
<span class="line-modified">7848         prefix(REX_B);</span>
7849       }
7850     } else {
7851       if (adr.index_needs_rex()) {
<span class="line-modified">7852         prefix(REX_X);</span>


7853       }
7854     }
7855   } else {
7856     if (adr.base_needs_rex()) {
7857       if (adr.index_needs_rex()) {
<span class="line-modified">7858         prefix(REX_RXB);</span>
7859       } else {
<span class="line-modified">7860         prefix(REX_RB);</span>
7861       }
7862     } else {
7863       if (adr.index_needs_rex()) {
<span class="line-modified">7864         prefix(REX_RX);</span>
7865       } else {
<span class="line-modified">7866         prefix(REX_R);</span>
7867       }
7868     }
7869   }
7870 }
7871 
<span class="line-modified">7872 int Assembler::prefix_and_encode(int reg_enc, bool byteinst) {</span>
<span class="line-modified">7873   if (reg_enc &gt;= 8) {</span>
<span class="line-added">7874     prefix(REX_B);</span>
<span class="line-added">7875     reg_enc -= 8;</span>
<span class="line-added">7876   } else if (byteinst &amp;&amp; reg_enc &gt;= 4) {</span>
<span class="line-added">7877     prefix(REX);</span>
<span class="line-added">7878   }</span>
<span class="line-added">7879   return reg_enc;</span>
<span class="line-added">7880 }</span>
<span class="line-added">7881 </span>
<span class="line-added">7882 int Assembler::prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte) {</span>
<span class="line-added">7883   if (dst_enc &lt; 8) {</span>
<span class="line-added">7884     if (src_enc &gt;= 8) {</span>
<span class="line-added">7885       prefix(REX_B);</span>
<span class="line-added">7886       src_enc -= 8;</span>
<span class="line-added">7887     } else if ((src_is_byte &amp;&amp; src_enc &gt;= 4) || (dst_is_byte &amp;&amp; dst_enc &gt;= 4)) {</span>
<span class="line-added">7888       prefix(REX);</span>
<span class="line-added">7889     }</span>
<span class="line-added">7890   } else {</span>
<span class="line-added">7891     if (src_enc &lt; 8) {</span>
<span class="line-added">7892       prefix(REX_R);</span>
<span class="line-added">7893     } else {</span>
<span class="line-added">7894       prefix(REX_RB);</span>
<span class="line-added">7895       src_enc -= 8;</span>
<span class="line-added">7896     }</span>
<span class="line-added">7897     dst_enc -= 8;</span>
<span class="line-added">7898   }</span>
<span class="line-added">7899   return dst_enc &lt;&lt; 3 | src_enc;</span>
<span class="line-added">7900 }</span>
<span class="line-added">7901 </span>
<span class="line-added">7902 int8_t Assembler::get_prefixq(Address adr) {</span>
<span class="line-added">7903   int8_t prfx = get_prefixq(adr, rax);</span>
<span class="line-added">7904   assert(REX_W &lt;= prfx &amp;&amp; prfx &lt;= REX_WXB, &quot;must be&quot;);</span>
<span class="line-added">7905   return prfx;</span>
<span class="line-added">7906 }</span>
<span class="line-added">7907 </span>
<span class="line-added">7908 int8_t Assembler::get_prefixq(Address adr, Register src) {</span>
<span class="line-added">7909   int8_t prfx = (int8_t)(REX_W +</span>
<span class="line-added">7910                          ((int)adr.base_needs_rex()) +</span>
<span class="line-added">7911                          ((int)adr.index_needs_rex() &lt;&lt; 1) +</span>
<span class="line-added">7912                          ((int)(src-&gt;encoding() &gt;= 8) &lt;&lt; 2));</span>
<span class="line-added">7913 #ifdef ASSERT</span>
<span class="line-added">7914   if (src-&gt;encoding() &lt; 8) {</span>
7915     if (adr.base_needs_rex()) {
7916       if (adr.index_needs_rex()) {
<span class="line-modified">7917         assert(prfx == REX_WXB, &quot;must be&quot;);</span>
7918       } else {
<span class="line-modified">7919         assert(prfx == REX_WB, &quot;must be&quot;);</span>
7920       }
7921     } else {
7922       if (adr.index_needs_rex()) {
<span class="line-modified">7923         assert(prfx == REX_WX, &quot;must be&quot;);</span>
<span class="line-added">7924       } else {</span>
<span class="line-added">7925         assert(prfx == REX_W, &quot;must be&quot;);</span>
7926       }
7927     }
7928   } else {
7929     if (adr.base_needs_rex()) {
7930       if (adr.index_needs_rex()) {
<span class="line-modified">7931         assert(prfx == REX_WRXB, &quot;must be&quot;);</span>
7932       } else {
<span class="line-modified">7933         assert(prfx == REX_WRB, &quot;must be&quot;);</span>
7934       }
7935     } else {
7936       if (adr.index_needs_rex()) {
<span class="line-modified">7937         assert(prfx == REX_WRX, &quot;must be&quot;);</span>
7938       } else {
<span class="line-modified">7939         assert(prfx == REX_WR, &quot;must be&quot;);</span>
7940       }
7941     }
7942   }
<span class="line-added">7943 #endif</span>
<span class="line-added">7944   return prfx;</span>
<span class="line-added">7945 }</span>
<span class="line-added">7946 </span>
<span class="line-added">7947 void Assembler::prefixq(Address adr) {</span>
<span class="line-added">7948   emit_int8(get_prefixq(adr));</span>
<span class="line-added">7949 }</span>
<span class="line-added">7950 </span>
<span class="line-added">7951 void Assembler::prefixq(Address adr, Register src) {</span>
<span class="line-added">7952   emit_int8(get_prefixq(adr, src));</span>
7953 }
7954 
7955 void Assembler::prefixq(Address adr, XMMRegister src) {
7956   if (src-&gt;encoding() &lt; 8) {
7957     if (adr.base_needs_rex()) {
7958       if (adr.index_needs_rex()) {
7959         prefix(REX_WXB);
7960       } else {
7961         prefix(REX_WB);
7962       }
7963     } else {
7964       if (adr.index_needs_rex()) {
7965         prefix(REX_WX);
7966       } else {
7967         prefix(REX_W);
7968       }
7969     }
7970   } else {
7971     if (adr.base_needs_rex()) {
7972       if (adr.index_needs_rex()) {
7973         prefix(REX_WRXB);
7974       } else {
7975         prefix(REX_WRB);
7976       }
7977     } else {
7978       if (adr.index_needs_rex()) {
7979         prefix(REX_WRX);
7980       } else {
7981         prefix(REX_WR);
7982       }
7983     }
7984   }
7985 }
7986 
<span class="line-added">7987 int Assembler::prefixq_and_encode(int reg_enc) {</span>
<span class="line-added">7988   if (reg_enc &lt; 8) {</span>
<span class="line-added">7989     prefix(REX_W);</span>
<span class="line-added">7990   } else {</span>
<span class="line-added">7991     prefix(REX_WB);</span>
<span class="line-added">7992     reg_enc -= 8;</span>
<span class="line-added">7993   }</span>
<span class="line-added">7994   return reg_enc;</span>
<span class="line-added">7995 }</span>
<span class="line-added">7996 </span>
<span class="line-added">7997 int Assembler::prefixq_and_encode(int dst_enc, int src_enc) {</span>
<span class="line-added">7998   if (dst_enc &lt; 8) {</span>
<span class="line-added">7999     if (src_enc &lt; 8) {</span>
<span class="line-added">8000       prefix(REX_W);</span>
<span class="line-added">8001     } else {</span>
<span class="line-added">8002       prefix(REX_WB);</span>
<span class="line-added">8003       src_enc -= 8;</span>
<span class="line-added">8004     }</span>
<span class="line-added">8005   } else {</span>
<span class="line-added">8006     if (src_enc &lt; 8) {</span>
<span class="line-added">8007       prefix(REX_WR);</span>
<span class="line-added">8008     } else {</span>
<span class="line-added">8009       prefix(REX_WRB);</span>
<span class="line-added">8010       src_enc -= 8;</span>
<span class="line-added">8011     }</span>
<span class="line-added">8012     dst_enc -= 8;</span>
<span class="line-added">8013   }</span>
<span class="line-added">8014   return dst_enc &lt;&lt; 3 | src_enc;</span>
<span class="line-added">8015 }</span>
<span class="line-added">8016 </span>
8017 void Assembler::adcq(Register dst, int32_t imm32) {
8018   (void) prefixq_and_encode(dst-&gt;encoding());
8019   emit_arith(0x81, 0xD0, dst, imm32);
8020 }
8021 
8022 void Assembler::adcq(Register dst, Address src) {
8023   InstructionMark im(this);
<span class="line-modified">8024   emit_int16(get_prefixq(src, dst), 0x13);</span>

8025   emit_operand(dst, src);
8026 }
8027 
8028 void Assembler::adcq(Register dst, Register src) {
8029   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8030   emit_arith(0x13, 0xC0, dst, src);
8031 }
8032 
8033 void Assembler::addq(Address dst, int32_t imm32) {
8034   InstructionMark im(this);
8035   prefixq(dst);
<span class="line-modified">8036   emit_arith_operand(0x81, rax, dst, imm32);</span>
8037 }
8038 
8039 void Assembler::addq(Address dst, Register src) {
8040   InstructionMark im(this);
<span class="line-modified">8041   emit_int16(get_prefixq(dst, src), 0x01);</span>

8042   emit_operand(src, dst);
8043 }
8044 
8045 void Assembler::addq(Register dst, int32_t imm32) {
8046   (void) prefixq_and_encode(dst-&gt;encoding());
8047   emit_arith(0x81, 0xC0, dst, imm32);
8048 }
8049 
8050 void Assembler::addq(Register dst, Address src) {
8051   InstructionMark im(this);
<span class="line-modified">8052   emit_int16(get_prefixq(src, dst), 0x03);</span>

8053   emit_operand(dst, src);
8054 }
8055 
8056 void Assembler::addq(Register dst, Register src) {
8057   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8058   emit_arith(0x03, 0xC0, dst, src);
8059 }
8060 
8061 void Assembler::adcxq(Register dst, Register src) {
8062   //assert(VM_Version::supports_adx(), &quot;adx instructions not supported&quot;);
<span class="line-modified">8063   emit_int8(0x66);</span>
8064   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8065   emit_int32(0x0F,</span>
<span class="line-modified">8066              0x38,</span>
<span class="line-modified">8067              (unsigned char)0xF6,</span>
<span class="line-modified">8068              (0xC0 | encode));</span>
8069 }
8070 
8071 void Assembler::adoxq(Register dst, Register src) {
8072   //assert(VM_Version::supports_adx(), &quot;adx instructions not supported&quot;);
8073   emit_int8((unsigned char)0xF3);
8074   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8075   emit_int32(0x0F,</span>
<span class="line-modified">8076              0x38,</span>
<span class="line-modified">8077              (unsigned char)0xF6,</span>
<span class="line-modified">8078              (0xC0 | encode));</span>
8079 }
8080 
8081 void Assembler::andq(Address dst, int32_t imm32) {
8082   InstructionMark im(this);
<span class="line-modified">8083   emit_int16(get_prefixq(dst), (unsigned char)0x81);</span>

8084   emit_operand(rsp, dst, 4);
8085   emit_int32(imm32);
8086 }
8087 
8088 void Assembler::andq(Register dst, int32_t imm32) {
8089   (void) prefixq_and_encode(dst-&gt;encoding());
8090   emit_arith(0x81, 0xE0, dst, imm32);
8091 }
8092 
8093 void Assembler::andq(Register dst, Address src) {
8094   InstructionMark im(this);
<span class="line-modified">8095   emit_int16(get_prefixq(src, dst), 0x23);</span>

8096   emit_operand(dst, src);
8097 }
8098 
8099 void Assembler::andq(Register dst, Register src) {
8100   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8101   emit_arith(0x23, 0xC0, dst, src);
8102 }
8103 
8104 void Assembler::andnq(Register dst, Register src1, Register src2) {
8105   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8106   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8107   int encode = vex_prefix_and_encode(dst-&gt;encoding(), src1-&gt;encoding(), src2-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8108   emit_int16((unsigned char)0xF2, (0xC0 | encode));</span>

8109 }
8110 
8111 void Assembler::andnq(Register dst, Register src1, Address src2) {
8112   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8113   InstructionMark im(this);
8114   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8115   vex_prefix(src2, src1-&gt;encoding(), dst-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8116   emit_int8((unsigned char)0xF2);
8117   emit_operand(dst, src2);
8118 }
8119 
8120 void Assembler::bsfq(Register dst, Register src) {
8121   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8122   emit_int24(0x0F, (unsigned char)0xBC, (0xC0 | encode));</span>


8123 }
8124 
8125 void Assembler::bsrq(Register dst, Register src) {
8126   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8127   emit_int24(0x0F, (unsigned char)0xBD, (0xC0 | encode));</span>


8128 }
8129 
8130 void Assembler::bswapq(Register reg) {
8131   int encode = prefixq_and_encode(reg-&gt;encoding());
<span class="line-modified">8132   emit_int16(0x0F, (0xC8 | encode));</span>

8133 }
8134 
8135 void Assembler::blsiq(Register dst, Register src) {
8136   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8137   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8138   int encode = vex_prefix_and_encode(rbx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8139   emit_int16((unsigned char)0xF3, (0xC0 | encode));</span>

8140 }
8141 
8142 void Assembler::blsiq(Register dst, Address src) {
8143   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8144   InstructionMark im(this);
8145   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8146   vex_prefix(src, dst-&gt;encoding(), rbx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8147   emit_int8((unsigned char)0xF3);
8148   emit_operand(rbx, src);
8149 }
8150 
8151 void Assembler::blsmskq(Register dst, Register src) {
8152   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8153   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8154   int encode = vex_prefix_and_encode(rdx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8155   emit_int16((unsigned char)0xF3, (0xC0 | encode));</span>

8156 }
8157 
8158 void Assembler::blsmskq(Register dst, Address src) {
8159   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8160   InstructionMark im(this);
8161   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8162   vex_prefix(src, dst-&gt;encoding(), rdx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8163   emit_int8((unsigned char)0xF3);
8164   emit_operand(rdx, src);
8165 }
8166 
8167 void Assembler::blsrq(Register dst, Register src) {
8168   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8169   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8170   int encode = vex_prefix_and_encode(rcx-&gt;encoding(), dst-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8171   emit_int16((unsigned char)0xF3, (0xC0 | encode));</span>

8172 }
8173 
8174 void Assembler::blsrq(Register dst, Address src) {
8175   assert(VM_Version::supports_bmi1(), &quot;bit manipulation instructions not supported&quot;);
8176   InstructionMark im(this);
8177   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8178   vex_prefix(src, dst-&gt;encoding(), rcx-&gt;encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_38, &amp;attributes);
8179   emit_int8((unsigned char)0xF3);
8180   emit_operand(rcx, src);
8181 }
8182 
8183 void Assembler::cdqq() {
<span class="line-modified">8184   emit_int16(REX_W, (unsigned char)0x99);</span>

8185 }
8186 
8187 void Assembler::clflush(Address adr) {
8188   assert(VM_Version::supports_clflush(), &quot;should do&quot;);
8189   prefix(adr);
<span class="line-modified">8190   emit_int16(0x0F, (unsigned char)0xAE);</span>

8191   emit_operand(rdi, adr);
8192 }
8193 
8194 void Assembler::clflushopt(Address adr) {
8195   assert(VM_Version::supports_clflushopt(), &quot;should do!&quot;);
8196   // adr should be base reg only with no index or offset
8197   assert(adr.index() == noreg, &quot;index should be noreg&quot;);
8198   assert(adr.scale() == Address::no_scale, &quot;scale should be no_scale&quot;);
8199   assert(adr.disp() == 0, &quot;displacement should be 0&quot;);
8200   // instruction prefix is 0x66
8201   emit_int8(0x66);
8202   prefix(adr);
<span class="line-modified">8203   // opcode family is 0x0F 0xAE</span>
<span class="line-modified">8204   emit_int16(0x0F, (unsigned char)0xAE);</span>

8205   // extended opcode byte is 7 == rdi
8206   emit_operand(rdi, adr);
8207 }
8208 
8209 void Assembler::clwb(Address adr) {
8210   assert(VM_Version::supports_clwb(), &quot;should do!&quot;);
8211   // adr should be base reg only with no index or offset
8212   assert(adr.index() == noreg, &quot;index should be noreg&quot;);
8213   assert(adr.scale() == Address::no_scale, &quot;scale should be no_scale&quot;);
8214   assert(adr.disp() == 0, &quot;displacement should be 0&quot;);
8215   // instruction prefix is 0x66
8216   emit_int8(0x66);
8217   prefix(adr);
8218   // opcode family is 0x0f 0xAE
<span class="line-modified">8219   emit_int16(0x0F, (unsigned char)0xAE);</span>

8220   // extended opcode byte is 6 == rsi
8221   emit_operand(rsi, adr);
8222 }
8223 
8224 void Assembler::cmovq(Condition cc, Register dst, Register src) {
8225   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8226   emit_int24(0x0F, (0x40 | cc), (0xC0 | encode));</span>


8227 }
8228 
8229 void Assembler::cmovq(Condition cc, Register dst, Address src) {
8230   InstructionMark im(this);
<span class="line-modified">8231   emit_int24(get_prefixq(src, dst), 0x0F, (0x40 | cc));</span>


8232   emit_operand(dst, src);
8233 }
8234 
8235 void Assembler::cmpq(Address dst, int32_t imm32) {
8236   InstructionMark im(this);
<span class="line-modified">8237   emit_int16(get_prefixq(dst), (unsigned char)0x81);</span>

8238   emit_operand(rdi, dst, 4);
8239   emit_int32(imm32);
8240 }
8241 
8242 void Assembler::cmpq(Register dst, int32_t imm32) {
8243   (void) prefixq_and_encode(dst-&gt;encoding());
8244   emit_arith(0x81, 0xF8, dst, imm32);
8245 }
8246 
8247 void Assembler::cmpq(Address dst, Register src) {
8248   InstructionMark im(this);
<span class="line-modified">8249   emit_int16(get_prefixq(dst, src), 0x3B);</span>

8250   emit_operand(src, dst);
8251 }
8252 
8253 void Assembler::cmpq(Register dst, Register src) {
8254   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8255   emit_arith(0x3B, 0xC0, dst, src);
8256 }
8257 
<span class="line-modified">8258 void Assembler::cmpq(Register dst, Address src) {</span>
8259   InstructionMark im(this);
<span class="line-modified">8260   emit_int16(get_prefixq(src, dst), 0x3B);</span>

8261   emit_operand(dst, src);
8262 }
8263 
8264 void Assembler::cmpxchgq(Register reg, Address adr) {
8265   InstructionMark im(this);
<span class="line-modified">8266   emit_int24(get_prefixq(adr, reg), 0x0F, (unsigned char)0xB1);</span>


8267   emit_operand(reg, adr);
8268 }
8269 
8270 void Assembler::cvtsi2sdq(XMMRegister dst, Register src) {
8271   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8272   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8273   int encode = simd_prefix_and_encode(dst, dst, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8274   emit_int16(0x2A, (0xC0 | encode));</span>

8275 }
8276 
8277 void Assembler::cvtsi2sdq(XMMRegister dst, Address src) {
8278   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8279   InstructionMark im(this);
8280   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8281   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
8282   simd_prefix(dst, dst, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
8283   emit_int8(0x2A);
8284   emit_operand(dst, src);
8285 }
8286 
8287 void Assembler::cvtsi2ssq(XMMRegister dst, Address src) {
8288   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
8289   InstructionMark im(this);
8290   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8291   attributes.set_address_attributes(/* tuple_type */ EVEX_T1S, /* input_size_in_bits */ EVEX_64bit);
8292   simd_prefix(dst, dst, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
8293   emit_int8(0x2A);
8294   emit_operand(dst, src);
8295 }
8296 
8297 void Assembler::cvttsd2siq(Register dst, Address src) {
8298   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8299   // F2 REX.W 0F 2C /r
8300   // CVTTSD2SI r64, xmm1/m64
8301   InstructionMark im(this);
<span class="line-modified">8302   emit_int32((unsigned char)0xF2, REX_W, 0x0F, 0x2C);</span>



8303   emit_operand(dst, src);
8304 }
8305 
8306 void Assembler::cvttsd2siq(Register dst, XMMRegister src) {
8307   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8308   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8309   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F2, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8310   emit_int16(0x2C, (0xC0 | encode));</span>

8311 }
8312 
8313 void Assembler::cvttss2siq(Register dst, XMMRegister src) {
8314   NOT_LP64(assert(VM_Version::supports_sse(), &quot;&quot;));
8315   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8316   int encode = simd_prefix_and_encode(as_XMMRegister(dst-&gt;encoding()), xnoreg, src, VEX_SIMD_F3, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8317   emit_int16(0x2C, (0xC0 | encode));</span>

8318 }
8319 
8320 void Assembler::decl(Register dst) {
8321   // Don&#39;t use it directly. Use MacroAssembler::decrementl() instead.
8322   // Use two-byte form (one-byte form is a REX prefix in 64-bit mode)
8323   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">8324   emit_int16((unsigned char)0xFF, (0xC8 | encode));</span>

8325 }
8326 
8327 void Assembler::decq(Register dst) {
8328   // Don&#39;t use it directly. Use MacroAssembler::decrementq() instead.
8329   // Use two-byte form (one-byte from is a REX prefix in 64-bit mode)
8330   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8331   emit_int16((unsigned char)0xFF, 0xC8 | encode);</span>

8332 }
8333 
8334 void Assembler::decq(Address dst) {
8335   // Don&#39;t use it directly. Use MacroAssembler::decrementq() instead.
8336   InstructionMark im(this);
<span class="line-modified">8337   emit_int16(get_prefixq(dst), (unsigned char)0xFF);</span>

8338   emit_operand(rcx, dst);
8339 }
8340 
8341 void Assembler::fxrstor(Address src) {
<span class="line-modified">8342   emit_int24(get_prefixq(src), 0x0F, (unsigned char)0xAE);</span>


8343   emit_operand(as_Register(1), src);
8344 }
8345 
8346 void Assembler::xrstor(Address src) {
<span class="line-modified">8347   emit_int24(get_prefixq(src), 0x0F, (unsigned char)0xAE);</span>


8348   emit_operand(as_Register(5), src);
8349 }
8350 
8351 void Assembler::fxsave(Address dst) {
<span class="line-modified">8352   emit_int24(get_prefixq(dst), 0x0F, (unsigned char)0xAE);</span>


8353   emit_operand(as_Register(0), dst);
8354 }
8355 
8356 void Assembler::xsave(Address dst) {
<span class="line-modified">8357   emit_int24(get_prefixq(dst), 0x0F, (unsigned char)0xAE);</span>


8358   emit_operand(as_Register(4), dst);
8359 }
8360 
8361 void Assembler::idivq(Register src) {
8362   int encode = prefixq_and_encode(src-&gt;encoding());
<span class="line-modified">8363   emit_int16((unsigned char)0xF7, (0xF8 | encode));</span>

8364 }
8365 
8366 void Assembler::imulq(Register dst, Register src) {
8367   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8368   emit_int24(0x0F, (unsigned char)0xAF, (0xC0 | encode));</span>


8369 }
8370 
8371 void Assembler::imulq(Register dst, Register src, int value) {
8372   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8373   if (is8bit(value)) {
<span class="line-modified">8374     emit_int24(0x6B, (0xC0 | encode), (value &amp; 0xFF));</span>


8375   } else {
<span class="line-modified">8376     emit_int16(0x69, (0xC0 | encode));</span>

8377     emit_int32(value);
8378   }
8379 }
8380 
8381 void Assembler::imulq(Register dst, Address src) {
8382   InstructionMark im(this);
<span class="line-modified">8383   emit_int24(get_prefixq(src, dst), 0x0F, (unsigned char)0xAF);</span>


8384   emit_operand(dst, src);
8385 }
8386 
8387 void Assembler::incl(Register dst) {
8388   // Don&#39;t use it directly. Use MacroAssembler::incrementl() instead.
8389   // Use two-byte form (one-byte from is a REX prefix in 64-bit mode)
8390   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">8391   emit_int16((unsigned char)0xFF, (0xC0 | encode));</span>

8392 }
8393 
8394 void Assembler::incq(Register dst) {
8395   // Don&#39;t use it directly. Use MacroAssembler::incrementq() instead.
8396   // Use two-byte form (one-byte from is a REX prefix in 64-bit mode)
8397   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8398   emit_int16((unsigned char)0xFF, (0xC0 | encode));</span>

8399 }
8400 
8401 void Assembler::incq(Address dst) {
8402   // Don&#39;t use it directly. Use MacroAssembler::incrementq() instead.
8403   InstructionMark im(this);
<span class="line-modified">8404   emit_int16(get_prefixq(dst), (unsigned char)0xFF);</span>

8405   emit_operand(rax, dst);
8406 }
8407 
8408 void Assembler::lea(Register dst, Address src) {
8409   leaq(dst, src);
8410 }
8411 
8412 void Assembler::leaq(Register dst, Address src) {
8413   InstructionMark im(this);
<span class="line-modified">8414   emit_int16(get_prefixq(src, dst), (unsigned char)0x8D);</span>

8415   emit_operand(dst, src);
8416 }
8417 
8418 void Assembler::mov64(Register dst, int64_t imm64) {
8419   InstructionMark im(this);
8420   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8421   emit_int8(0xB8 | encode);</span>
8422   emit_int64(imm64);
8423 }
8424 
8425 void Assembler::mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec) {
8426   InstructionMark im(this);
8427   int encode = prefixq_and_encode(dst-&gt;encoding());
8428   emit_int8(0xB8 | encode);
8429   emit_data64(imm64, rspec);
8430 }
8431 
8432 void Assembler::mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec) {
8433   InstructionMark im(this);
8434   int encode = prefix_and_encode(dst-&gt;encoding());
<span class="line-modified">8435   emit_int8(0xB8 | encode);</span>
8436   emit_data((int)imm32, rspec, narrow_oop_operand);
8437 }
8438 
8439 void Assembler::mov_narrow_oop(Address dst, int32_t imm32,  RelocationHolder const&amp; rspec) {
8440   InstructionMark im(this);
8441   prefix(dst);
8442   emit_int8((unsigned char)0xC7);
8443   emit_operand(rax, dst, 4);
8444   emit_data((int)imm32, rspec, narrow_oop_operand);
8445 }
8446 
8447 void Assembler::cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec) {
8448   InstructionMark im(this);
8449   int encode = prefix_and_encode(src1-&gt;encoding());
<span class="line-modified">8450   emit_int16((unsigned char)0x81, (0xF8 | encode));</span>

8451   emit_data((int)imm32, rspec, narrow_oop_operand);
8452 }
8453 
8454 void Assembler::cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec) {
8455   InstructionMark im(this);
8456   prefix(src1);
8457   emit_int8((unsigned char)0x81);
8458   emit_operand(rax, src1, 4);
8459   emit_data((int)imm32, rspec, narrow_oop_operand);
8460 }
8461 
8462 void Assembler::lzcntq(Register dst, Register src) {
8463   assert(VM_Version::supports_lzcnt(), &quot;encoding is treated as BSR&quot;);
8464   emit_int8((unsigned char)0xF3);
8465   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8466   emit_int24(0x0F, (unsigned char)0xBD, (0xC0 | encode));</span>


8467 }
8468 
8469 void Assembler::movdq(XMMRegister dst, Register src) {
8470   // table D-1 says MMX/SSE2
8471   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8472   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8473   int encode = simd_prefix_and_encode(dst, xnoreg, as_XMMRegister(src-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8474   emit_int16(0x6E, (0xC0 | encode));</span>

8475 }
8476 
8477 void Assembler::movdq(Register dst, XMMRegister src) {
8478   // table D-1 says MMX/SSE2
8479   NOT_LP64(assert(VM_Version::supports_sse2(), &quot;&quot;));
8480   InstructionAttr attributes(AVX_128bit, /* rex_w */ true, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ false);
8481   // swap src/dst to get correct prefix
8482   int encode = simd_prefix_and_encode(src, xnoreg, as_XMMRegister(dst-&gt;encoding()), VEX_SIMD_66, VEX_OPCODE_0F, &amp;attributes);
<span class="line-modified">8483   emit_int16(0x7E,</span>
<span class="line-modified">8484              (0xC0 | encode));</span>
8485 }
8486 
8487 void Assembler::movq(Register dst, Register src) {
8488   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8489   emit_int16((unsigned char)0x8B,</span>
<span class="line-modified">8490              (0xC0 | encode));</span>
8491 }
8492 
8493 void Assembler::movq(Register dst, Address src) {
8494   InstructionMark im(this);
<span class="line-modified">8495   emit_int16(get_prefixq(src, dst), (unsigned char)0x8B);</span>

8496   emit_operand(dst, src);
8497 }
8498 
8499 void Assembler::movq(Address dst, Register src) {
8500   InstructionMark im(this);
<span class="line-modified">8501   emit_int16(get_prefixq(dst, src), (unsigned char)0x89);</span>

8502   emit_operand(src, dst);
8503 }
8504 
8505 void Assembler::movsbq(Register dst, Address src) {
8506   InstructionMark im(this);
<span class="line-modified">8507   emit_int24(get_prefixq(src, dst),</span>
<span class="line-modified">8508              0x0F,</span>
<span class="line-modified">8509              (unsigned char)0xBE);</span>
8510   emit_operand(dst, src);
8511 }
8512 
8513 void Assembler::movsbq(Register dst, Register src) {
8514   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8515   emit_int24(0x0F, (unsigned char)0xBE, (0xC0 | encode));</span>


8516 }
8517 
8518 void Assembler::movslq(Register dst, int32_t imm32) {
8519   // dbx shows movslq(rcx, 3) as movq     $0x0000000049000000,(%rbx)
8520   // and movslq(r8, 3); as movl     $0x0000000048000000,(%rbx)
8521   // as a result we shouldn&#39;t use until tested at runtime...
8522   ShouldNotReachHere();
8523   InstructionMark im(this);
8524   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8525   emit_int8(0xC7 | encode);</span>
8526   emit_int32(imm32);
8527 }
8528 
8529 void Assembler::movslq(Address dst, int32_t imm32) {
8530   assert(is_simm32(imm32), &quot;lost bits&quot;);
8531   InstructionMark im(this);
<span class="line-modified">8532   emit_int16(get_prefixq(dst), (unsigned char)0xC7);</span>

8533   emit_operand(rax, dst, 4);
8534   emit_int32(imm32);
8535 }
8536 
8537 void Assembler::movslq(Register dst, Address src) {
8538   InstructionMark im(this);
<span class="line-modified">8539   emit_int16(get_prefixq(src, dst), 0x63);</span>

8540   emit_operand(dst, src);
8541 }
8542 
8543 void Assembler::movslq(Register dst, Register src) {
8544   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8545   emit_int16(0x63, (0xC0 | encode));</span>

8546 }
8547 
8548 void Assembler::movswq(Register dst, Address src) {
8549   InstructionMark im(this);
<span class="line-modified">8550   emit_int24(get_prefixq(src, dst),</span>
<span class="line-modified">8551              0x0F,</span>
<span class="line-modified">8552              (unsigned char)0xBF);</span>
8553   emit_operand(dst, src);
8554 }
8555 
8556 void Assembler::movswq(Register dst, Register src) {
8557   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8558   emit_int24(0x0F, (unsigned char)0xBF, (0xC0 | encode));</span>


8559 }
8560 
8561 void Assembler::movzbq(Register dst, Address src) {
8562   InstructionMark im(this);
<span class="line-modified">8563   emit_int24(get_prefixq(src, dst),</span>
<span class="line-modified">8564              0x0F,</span>
<span class="line-modified">8565              (unsigned char)0xB6);</span>
8566   emit_operand(dst, src);
8567 }
8568 
8569 void Assembler::movzbq(Register dst, Register src) {
8570   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8571   emit_int24(0x0F, (unsigned char)0xB6, (0xC0 | encode));</span>


8572 }
8573 
8574 void Assembler::movzwq(Register dst, Address src) {
8575   InstructionMark im(this);
<span class="line-modified">8576   emit_int24(get_prefixq(src, dst),</span>
<span class="line-modified">8577              0x0F,</span>
<span class="line-modified">8578              (unsigned char)0xB7);</span>
8579   emit_operand(dst, src);
8580 }
8581 
8582 void Assembler::movzwq(Register dst, Register src) {
8583   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8584   emit_int24(0x0F, (unsigned char)0xB7, (0xC0 | encode));</span>


8585 }
8586 
8587 void Assembler::mulq(Address src) {
8588   InstructionMark im(this);
<span class="line-modified">8589   emit_int16(get_prefixq(src), (unsigned char)0xF7);</span>

8590   emit_operand(rsp, src);
8591 }
8592 
8593 void Assembler::mulq(Register src) {
8594   int encode = prefixq_and_encode(src-&gt;encoding());
<span class="line-modified">8595   emit_int16((unsigned char)0xF7, (0xE0 | encode));</span>

8596 }
8597 
8598 void Assembler::mulxq(Register dst1, Register dst2, Register src) {
8599   assert(VM_Version::supports_bmi2(), &quot;bit manipulation instructions not supported&quot;);
8600   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8601   int encode = vex_prefix_and_encode(dst1-&gt;encoding(), dst2-&gt;encoding(), src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F_38, &amp;attributes);
<span class="line-modified">8602   emit_int16((unsigned char)0xF6, (0xC0 | encode));</span>

8603 }
8604 
8605 void Assembler::negq(Register dst) {
8606   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8607   emit_int16((unsigned char)0xF7, (0xD8 | encode));</span>

8608 }
8609 
8610 void Assembler::notq(Register dst) {
8611   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8612   emit_int16((unsigned char)0xF7, (0xD0 | encode));</span>

8613 }
8614 
8615 void Assembler::btsq(Address dst, int imm8) {
8616   assert(isByte(imm8), &quot;not a byte&quot;);
8617   InstructionMark im(this);
<span class="line-modified">8618   emit_int24(get_prefixq(dst),</span>
<span class="line-modified">8619              0x0F,</span>
<span class="line-modified">8620              (unsigned char)0xBA);</span>
8621   emit_operand(rbp /* 5 */, dst, 1);
8622   emit_int8(imm8);
8623 }
8624 
8625 void Assembler::btrq(Address dst, int imm8) {
8626   assert(isByte(imm8), &quot;not a byte&quot;);
8627   InstructionMark im(this);
<span class="line-modified">8628   emit_int24(get_prefixq(dst),</span>
<span class="line-modified">8629              0x0F,</span>
<span class="line-modified">8630              (unsigned char)0xBA);</span>
8631   emit_operand(rsi /* 6 */, dst, 1);
8632   emit_int8(imm8);
8633 }
8634 
8635 void Assembler::orq(Address dst, int32_t imm32) {
8636   InstructionMark im(this);
<span class="line-modified">8637   emit_int16(get_prefixq(dst), (unsigned char)0x81);</span>

8638   emit_operand(rcx, dst, 4);
8639   emit_int32(imm32);
8640 }
8641 
8642 void Assembler::orq(Register dst, int32_t imm32) {
8643   (void) prefixq_and_encode(dst-&gt;encoding());
8644   emit_arith(0x81, 0xC8, dst, imm32);
8645 }
8646 
8647 void Assembler::orq(Register dst, Address src) {
8648   InstructionMark im(this);
<span class="line-modified">8649   emit_int16(get_prefixq(src, dst), 0x0B);</span>

8650   emit_operand(dst, src);
8651 }
8652 
8653 void Assembler::orq(Register dst, Register src) {
8654   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8655   emit_arith(0x0B, 0xC0, dst, src);
8656 }
8657 
<span class="line-added">8658 void Assembler::popcntq(Register dst, Address src) {</span>
<span class="line-added">8659   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);</span>
<span class="line-added">8660   InstructionMark im(this);</span>
<span class="line-added">8661   emit_int32((unsigned char)0xF3,</span>
<span class="line-added">8662              get_prefixq(src, dst),</span>
<span class="line-added">8663              0x0F,</span>
<span class="line-added">8664              (unsigned char)0xB8);</span>
<span class="line-added">8665   emit_operand(dst, src);</span>
<span class="line-added">8666 }</span>
<span class="line-added">8667 </span>
<span class="line-added">8668 void Assembler::popcntq(Register dst, Register src) {</span>
<span class="line-added">8669   assert(VM_Version::supports_popcnt(), &quot;must support&quot;);</span>
<span class="line-added">8670   emit_int8((unsigned char)0xF3);</span>
<span class="line-added">8671   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());</span>
<span class="line-added">8672   emit_int24(0x0F, (unsigned char)0xB8, (0xC0 | encode));</span>
<span class="line-added">8673 }</span>
<span class="line-added">8674 </span>
<span class="line-added">8675 void Assembler::popq(Address dst) {</span>
<span class="line-added">8676   InstructionMark im(this);</span>
<span class="line-added">8677   emit_int16(get_prefixq(dst), (unsigned char)0x8F);</span>
<span class="line-added">8678   emit_operand(rax, dst);</span>
<span class="line-added">8679 }</span>
<span class="line-added">8680 </span>
<span class="line-added">8681 // Precomputable: popa, pusha, vzeroupper</span>
<span class="line-added">8682 </span>
<span class="line-added">8683 // The result of these routines are invariant from one invocation to another</span>
<span class="line-added">8684 // invocation for the duration of a run. Caching the result on bootstrap</span>
<span class="line-added">8685 // and copying it out on subsequent invocations can thus be beneficial</span>
<span class="line-added">8686 static bool     precomputed = false;</span>
<span class="line-added">8687 </span>
<span class="line-added">8688 static u_char* popa_code  = NULL;</span>
<span class="line-added">8689 static int     popa_len   = 0;</span>
<span class="line-added">8690 </span>
<span class="line-added">8691 static u_char* pusha_code = NULL;</span>
<span class="line-added">8692 static int     pusha_len  = 0;</span>
<span class="line-added">8693 </span>
<span class="line-added">8694 static u_char* vzup_code  = NULL;</span>
<span class="line-added">8695 static int     vzup_len   = 0;</span>
<span class="line-added">8696 </span>
<span class="line-added">8697 void Assembler::precompute_instructions() {</span>
<span class="line-added">8698   assert(!Universe::is_fully_initialized(), &quot;must still be single threaded&quot;);</span>
<span class="line-added">8699   guarantee(!precomputed, &quot;only once&quot;);</span>
<span class="line-added">8700   precomputed = true;</span>
<span class="line-added">8701   ResourceMark rm;</span>
<span class="line-added">8702 </span>
<span class="line-added">8703   // Make a temporary buffer big enough for the routines we&#39;re capturing</span>
<span class="line-added">8704   int size = 256;</span>
<span class="line-added">8705   char* tmp_code = NEW_RESOURCE_ARRAY(char, size);</span>
<span class="line-added">8706   CodeBuffer buffer((address)tmp_code, size);</span>
<span class="line-added">8707   MacroAssembler masm(&amp;buffer);</span>
<span class="line-added">8708 </span>
<span class="line-added">8709   address begin_popa  = masm.code_section()-&gt;end();</span>
<span class="line-added">8710   masm.popa_uncached();</span>
<span class="line-added">8711   address end_popa    = masm.code_section()-&gt;end();</span>
<span class="line-added">8712   masm.pusha_uncached();</span>
<span class="line-added">8713   address end_pusha   = masm.code_section()-&gt;end();</span>
<span class="line-added">8714   masm.vzeroupper_uncached();</span>
<span class="line-added">8715   address end_vzup    = masm.code_section()-&gt;end();</span>
<span class="line-added">8716 </span>
<span class="line-added">8717   // Save the instructions to permanent buffers.</span>
<span class="line-added">8718   popa_len = (int)(end_popa - begin_popa);</span>
<span class="line-added">8719   popa_code = NEW_C_HEAP_ARRAY(u_char, popa_len, mtInternal);</span>
<span class="line-added">8720   memcpy(popa_code, begin_popa, popa_len);</span>
<span class="line-added">8721 </span>
<span class="line-added">8722   pusha_len = (int)(end_pusha - end_popa);</span>
<span class="line-added">8723   pusha_code = NEW_C_HEAP_ARRAY(u_char, pusha_len, mtInternal);</span>
<span class="line-added">8724   memcpy(pusha_code, end_popa, pusha_len);</span>
<span class="line-added">8725 </span>
<span class="line-added">8726   vzup_len = (int)(end_vzup - end_pusha);</span>
<span class="line-added">8727   if (vzup_len &gt; 0) {</span>
<span class="line-added">8728     vzup_code = NEW_C_HEAP_ARRAY(u_char, vzup_len, mtInternal);</span>
<span class="line-added">8729     memcpy(vzup_code, end_pusha, vzup_len);</span>
<span class="line-added">8730   } else {</span>
<span class="line-added">8731     vzup_code = pusha_code; // dummy</span>
<span class="line-added">8732   }</span>
<span class="line-added">8733 </span>
<span class="line-added">8734   assert(masm.code()-&gt;total_oop_size() == 0 &amp;&amp;</span>
<span class="line-added">8735          masm.code()-&gt;total_metadata_size() == 0 &amp;&amp;</span>
<span class="line-added">8736          masm.code()-&gt;total_relocation_size() == 0,</span>
<span class="line-added">8737          &quot;pre-computed code can&#39;t reference oops, metadata or contain relocations&quot;);</span>
<span class="line-added">8738 }</span>
<span class="line-added">8739 </span>
<span class="line-added">8740 static void emit_copy(CodeSection* code_section, u_char* src, int src_len) {</span>
<span class="line-added">8741   assert(src != NULL, &quot;code to copy must have been pre-computed&quot;);</span>
<span class="line-added">8742   assert(code_section-&gt;limit() - code_section-&gt;end() &gt; src_len, &quot;code buffer not large enough&quot;);</span>
<span class="line-added">8743   address end = code_section-&gt;end();</span>
<span class="line-added">8744   memcpy(end, src, src_len);</span>
<span class="line-added">8745   code_section-&gt;set_end(end + src_len);</span>
<span class="line-added">8746 }</span>
<span class="line-added">8747 </span>
8748 void Assembler::popa() { // 64bit
<span class="line-added">8749   emit_copy(code_section(), popa_code, popa_len);</span>
<span class="line-added">8750 }</span>
<span class="line-added">8751 </span>
<span class="line-added">8752 void Assembler::popa_uncached() { // 64bit</span>
8753   movq(r15, Address(rsp, 0));
8754   movq(r14, Address(rsp, wordSize));
8755   movq(r13, Address(rsp, 2 * wordSize));
8756   movq(r12, Address(rsp, 3 * wordSize));
8757   movq(r11, Address(rsp, 4 * wordSize));
8758   movq(r10, Address(rsp, 5 * wordSize));
8759   movq(r9,  Address(rsp, 6 * wordSize));
8760   movq(r8,  Address(rsp, 7 * wordSize));
8761   movq(rdi, Address(rsp, 8 * wordSize));
8762   movq(rsi, Address(rsp, 9 * wordSize));
8763   movq(rbp, Address(rsp, 10 * wordSize));
8764   // skip rsp
8765   movq(rbx, Address(rsp, 12 * wordSize));
8766   movq(rdx, Address(rsp, 13 * wordSize));
8767   movq(rcx, Address(rsp, 14 * wordSize));
8768   movq(rax, Address(rsp, 15 * wordSize));
8769 
8770   addq(rsp, 16 * wordSize);
8771 }
8772 
<span class="line-modified">8773 void Assembler::pusha() { // 64bit</span>
<span class="line-modified">8774   emit_copy(code_section(), pusha_code, pusha_len);</span>






















8775 }
8776 
<span class="line-modified">8777 void Assembler::pusha_uncached() { // 64bit</span>
8778   // we have to store original rsp.  ABI says that 128 bytes
8779   // below rsp are local scratch.
8780   movq(Address(rsp, -5 * wordSize), rsp);
8781 
8782   subq(rsp, 16 * wordSize);
8783 
8784   movq(Address(rsp, 15 * wordSize), rax);
8785   movq(Address(rsp, 14 * wordSize), rcx);
8786   movq(Address(rsp, 13 * wordSize), rdx);
8787   movq(Address(rsp, 12 * wordSize), rbx);
8788   // skip rsp
8789   movq(Address(rsp, 10 * wordSize), rbp);
8790   movq(Address(rsp, 9 * wordSize), rsi);
8791   movq(Address(rsp, 8 * wordSize), rdi);
8792   movq(Address(rsp, 7 * wordSize), r8);
8793   movq(Address(rsp, 6 * wordSize), r9);
8794   movq(Address(rsp, 5 * wordSize), r10);
8795   movq(Address(rsp, 4 * wordSize), r11);
8796   movq(Address(rsp, 3 * wordSize), r12);
8797   movq(Address(rsp, 2 * wordSize), r13);
8798   movq(Address(rsp, wordSize), r14);
8799   movq(Address(rsp, 0), r15);
8800 }
8801 
<span class="line-added">8802 void Assembler::vzeroupper() {</span>
<span class="line-added">8803   emit_copy(code_section(), vzup_code, vzup_len);</span>
<span class="line-added">8804 }</span>
<span class="line-added">8805 </span>
8806 void Assembler::pushq(Address src) {
8807   InstructionMark im(this);
<span class="line-modified">8808   emit_int16(get_prefixq(src), (unsigned char)0xFF);</span>

8809   emit_operand(rsi, src);
8810 }
8811 
8812 void Assembler::rclq(Register dst, int imm8) {
8813   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
8814   int encode = prefixq_and_encode(dst-&gt;encoding());
8815   if (imm8 == 1) {
<span class="line-modified">8816     emit_int16((unsigned char)0xD1, (0xD0 | encode));</span>

8817   } else {
<span class="line-modified">8818     emit_int24((unsigned char)0xC1, (0xD0 | encode), imm8);</span>


8819   }
8820 }
8821 
8822 void Assembler::rcrq(Register dst, int imm8) {
8823   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
8824   int encode = prefixq_and_encode(dst-&gt;encoding());
8825   if (imm8 == 1) {
<span class="line-modified">8826     emit_int16((unsigned char)0xD1, (0xD8 | encode));</span>

8827   } else {
<span class="line-modified">8828     emit_int24((unsigned char)0xC1, (0xD8 | encode), imm8);</span>


8829   }
8830 }
8831 
8832 void Assembler::rorq(Register dst, int imm8) {
8833   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
8834   int encode = prefixq_and_encode(dst-&gt;encoding());
8835   if (imm8 == 1) {
<span class="line-modified">8836     emit_int16((unsigned char)0xD1, (0xC8 | encode));</span>

8837   } else {
<span class="line-modified">8838     emit_int24((unsigned char)0xC1, (0xc8 | encode), imm8);</span>


8839   }
8840 }
8841 
8842 void Assembler::rorxq(Register dst, Register src, int imm8) {
8843   assert(VM_Version::supports_bmi2(), &quot;bit manipulation instructions not supported&quot;);
8844   InstructionAttr attributes(AVX_128bit, /* vex_w */ true, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8845   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">8846   emit_int24((unsigned char)0xF0, (0xC0 | encode), imm8);</span>


8847 }
8848 
8849 void Assembler::rorxd(Register dst, Register src, int imm8) {
8850   assert(VM_Version::supports_bmi2(), &quot;bit manipulation instructions not supported&quot;);
8851   InstructionAttr attributes(AVX_128bit, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ false);
8852   int encode = vex_prefix_and_encode(dst-&gt;encoding(), 0, src-&gt;encoding(), VEX_SIMD_F2, VEX_OPCODE_0F_3A, &amp;attributes);
<span class="line-modified">8853   emit_int24((unsigned char)0xF0, (0xC0 | encode), imm8);</span>


8854 }
8855 
8856 void Assembler::sarq(Register dst, int imm8) {
8857   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
8858   int encode = prefixq_and_encode(dst-&gt;encoding());
8859   if (imm8 == 1) {
<span class="line-modified">8860     emit_int16((unsigned char)0xD1, (0xF8 | encode));</span>

8861   } else {
<span class="line-modified">8862     emit_int24((unsigned char)0xC1, (0xF8 | encode), imm8);</span>


8863   }
8864 }
8865 
8866 void Assembler::sarq(Register dst) {
8867   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8868   emit_int16((unsigned char)0xD3, (0xF8 | encode));</span>

8869 }
8870 
8871 void Assembler::sbbq(Address dst, int32_t imm32) {
8872   InstructionMark im(this);
8873   prefixq(dst);
8874   emit_arith_operand(0x81, rbx, dst, imm32);
8875 }
8876 
8877 void Assembler::sbbq(Register dst, int32_t imm32) {
8878   (void) prefixq_and_encode(dst-&gt;encoding());
8879   emit_arith(0x81, 0xD8, dst, imm32);
8880 }
8881 
8882 void Assembler::sbbq(Register dst, Address src) {
8883   InstructionMark im(this);
<span class="line-modified">8884   emit_int16(get_prefixq(src, dst), 0x1B);</span>

8885   emit_operand(dst, src);
8886 }
8887 
8888 void Assembler::sbbq(Register dst, Register src) {
8889   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8890   emit_arith(0x1B, 0xC0, dst, src);
8891 }
8892 
8893 void Assembler::shlq(Register dst, int imm8) {
8894   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
8895   int encode = prefixq_and_encode(dst-&gt;encoding());
8896   if (imm8 == 1) {
<span class="line-modified">8897     emit_int16((unsigned char)0xD1, (0xE0 | encode));</span>

8898   } else {
<span class="line-modified">8899     emit_int24((unsigned char)0xC1, (0xE0 | encode), imm8);</span>


8900   }
8901 }
8902 
8903 void Assembler::shlq(Register dst) {
8904   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8905   emit_int16((unsigned char)0xD3, (0xE0 | encode));</span>

8906 }
8907 
8908 void Assembler::shrq(Register dst, int imm8) {
8909   assert(isShiftCount(imm8 &gt;&gt; 1), &quot;illegal shift count&quot;);
8910   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8911   emit_int24((unsigned char)0xC1, (0xE8 | encode), imm8);</span>


8912 }
8913 
8914 void Assembler::shrq(Register dst) {
8915   int encode = prefixq_and_encode(dst-&gt;encoding());
<span class="line-modified">8916   emit_int16((unsigned char)0xD3, 0xE8 | encode);</span>

8917 }
8918 
8919 void Assembler::subq(Address dst, int32_t imm32) {
8920   InstructionMark im(this);
8921   prefixq(dst);
8922   emit_arith_operand(0x81, rbp, dst, imm32);
8923 }
8924 
8925 void Assembler::subq(Address dst, Register src) {
8926   InstructionMark im(this);
<span class="line-modified">8927   emit_int16(get_prefixq(dst, src), 0x29);</span>

8928   emit_operand(src, dst);
8929 }
8930 
8931 void Assembler::subq(Register dst, int32_t imm32) {
8932   (void) prefixq_and_encode(dst-&gt;encoding());
8933   emit_arith(0x81, 0xE8, dst, imm32);
8934 }
8935 
8936 // Force generation of a 4 byte immediate value even if it fits into 8bit
8937 void Assembler::subq_imm32(Register dst, int32_t imm32) {
8938   (void) prefixq_and_encode(dst-&gt;encoding());
8939   emit_arith_imm32(0x81, 0xE8, dst, imm32);
8940 }
8941 
8942 void Assembler::subq(Register dst, Address src) {
8943   InstructionMark im(this);
<span class="line-modified">8944   emit_int16(get_prefixq(src, dst), 0x2B);</span>

8945   emit_operand(dst, src);
8946 }
8947 
8948 void Assembler::subq(Register dst, Register src) {
8949   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8950   emit_arith(0x2B, 0xC0, dst, src);
8951 }
8952 
8953 void Assembler::testq(Register dst, int32_t imm32) {
8954   // not using emit_arith because test
8955   // doesn&#39;t support sign-extension of
8956   // 8bit operands
8957   int encode = dst-&gt;encoding();
8958   if (encode == 0) {
<span class="line-modified">8959     emit_int16(REX_W, (unsigned char)0xA9);</span>

8960   } else {
8961     encode = prefixq_and_encode(encode);
<span class="line-modified">8962     emit_int16((unsigned char)0xF7, (0xC0 | encode));</span>

8963   }
8964   emit_int32(imm32);
8965 }
8966 
8967 void Assembler::testq(Register dst, Register src) {
8968   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8969   emit_arith(0x85, 0xC0, dst, src);
8970 }
8971 
8972 void Assembler::testq(Register dst, Address src) {
8973   InstructionMark im(this);
<span class="line-modified">8974   emit_int16(get_prefixq(src, dst), (unsigned char)0x85);</span>

8975   emit_operand(dst, src);
8976 }
8977 
8978 void Assembler::xaddq(Address dst, Register src) {
8979   InstructionMark im(this);
<span class="line-modified">8980   emit_int24(get_prefixq(dst, src), 0x0F, (unsigned char)0xC1);</span>


8981   emit_operand(src, dst);
8982 }
8983 
8984 void Assembler::xchgq(Register dst, Address src) {
8985   InstructionMark im(this);
<span class="line-modified">8986   emit_int16(get_prefixq(src, dst), (unsigned char)0x87);</span>

8987   emit_operand(dst, src);
8988 }
8989 
8990 void Assembler::xchgq(Register dst, Register src) {
8991   int encode = prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
<span class="line-modified">8992   emit_int16((unsigned char)0x87, (0xc0 | encode));</span>

8993 }
8994 
8995 void Assembler::xorq(Register dst, Register src) {
8996   (void) prefixq_and_encode(dst-&gt;encoding(), src-&gt;encoding());
8997   emit_arith(0x33, 0xC0, dst, src);
8998 }
8999 
9000 void Assembler::xorq(Register dst, Address src) {
9001   InstructionMark im(this);
<span class="line-modified">9002   emit_int16(get_prefixq(src, dst), 0x33);</span>

9003   emit_operand(dst, src);
9004 }
9005 
9006 #endif // !LP64
</pre>
</td>
</tr>
</table>
<center><a href="../sparc/vm_version_sparc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_x86.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>