C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
2,4,16,32,16,2,TM,128,1.0,1.0,1.0,78.6525
4,4,8,32,16,2,TM,128,1.0,1.0,1.0,78.6525
8,4,4,32,32,2,TM,128,1.0,1.0,1.0,78.6525
16,4,2,32,64,2,TM,128,1.0,1.0,1.0,78.6525
2,4,8,16,16,2,TM,64,1.0,1.0,1.0,78.6525
4,4,4,16,16,2,TM,64,1.0,1.0,1.0,78.6525
8,4,2,16,32,2,TM,64,1.0,1.0,1.0,78.6525
2,4,4,8,16,2,TM,32,1.0,1.0,1.0,78.6525
4,4,2,8,16,2,TM,32,1.0,1.0,1.0,78.6525
2,4,2,4,16,2,TM,16,1.0,1.0,1.0,78.6525
