/*
 * test.c
 *
 *  Created on: Jun 12, 2023
 *      Author: rafae
 */

#include "stm32f407xx.h"
#include <stdint.h>
#include <stdio.h>

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif


#define TEST_RCC_BASE_ADDR				0x40023800UL

#define RCC_CR_OFFSET				0x00UL

#define RCC_CR_REG_ADDR				(RCC_BASE_ADDR + RCC_CR_OFFSET)

#define RCC_CFGR_REG_OFFSET			0x08UL

#define RCC_CFGR_REG_ADDR			(RCC_BASE_ADDR + RCC_CFGR_REG_OFFSET)

#define GPIOA_BASE_ADDR 			0x40020000UL

int main(void){

	//1. Enable HSE clock using HSEON bit (RCC_CR)
	uint32_t *pRccCrReg = (uint32_t *) RCC_CR_REG_ADDR;
	*pRccCrReg |= (1 << 16);

	//1.1 Check if HSE is stable or not by checking HSERDY bit
	while ( !((*pRccCrReg >> 17) & 0x1) );

	//2. Switch the system clock to HSE (RCC_CFGR)
	uint32_t *pRccCfgrReg = (uint32_t *) RCC_CFGR_REG_ADDR;
	*pRccCfgrReg |= (0x1 << 0);


	printf("pepe\n");
	printf("%ld\n", RCC_GetPCLK1Value());
}
