// Seed: 3437354655
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout supply1 id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  logic [7:0] id_7;
  assign id_3 = 1;
  assign id_5 = id_7;
  assign id_7[-1] = -1;
  wire id_8;
  ;
  wire id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd55,
    parameter id_8 = 32'd12
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire _id_2;
  input wire id_1;
  logic [id_2 : id_8] id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_7,
      id_1,
      id_7
  );
endmodule
