module top
#(parameter param150 = {{(8'h9c)}})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2c0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire3;
  input wire signed [(5'h12):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(5'h13):(1'h0)] wire0;
  wire signed [(5'h13):(1'h0)] wire149;
  wire signed [(5'h14):(1'h0)] wire148;
  wire signed [(4'hd):(1'h0)] wire147;
  wire signed [(2'h2):(1'h0)] wire52;
  wire signed [(4'ha):(1'h0)] wire38;
  wire [(5'h13):(1'h0)] wire37;
  wire signed [(4'hc):(1'h0)] wire36;
  wire [(5'h12):(1'h0)] wire35;
  wire signed [(2'h3):(1'h0)] wire7;
  wire [(3'h7):(1'h0)] wire6;
  wire signed [(4'hc):(1'h0)] wire5;
  wire [(3'h7):(1'h0)] wire4;
  wire signed [(3'h4):(1'h0)] wire73;
  wire signed [(5'h11):(1'h0)] wire75;
  wire [(5'h11):(1'h0)] wire76;
  wire [(3'h6):(1'h0)] wire77;
  wire signed [(4'he):(1'h0)] wire78;
  wire signed [(2'h2):(1'h0)] wire79;
  wire [(3'h6):(1'h0)] wire145;
  reg [(3'h7):(1'h0)] reg92 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg91 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg90 = (1'h0);
  reg [(2'h2):(1'h0)] reg89 = (1'h0);
  reg [(2'h2):(1'h0)] reg88 = (1'h0);
  reg [(4'hb):(1'h0)] reg87 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg86 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg85 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg84 = (1'h0);
  reg [(2'h2):(1'h0)] reg83 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg82 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg81 = (1'h0);
  reg [(4'hf):(1'h0)] reg80 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg60 = (1'h0);
  reg [(3'h7):(1'h0)] reg59 = (1'h0);
  reg [(4'hf):(1'h0)] reg58 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg57 = (1'h0);
  reg [(4'h9):(1'h0)] reg56 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg55 = (1'h0);
  reg [(4'h9):(1'h0)] reg54 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg10 = (1'h0);
  reg [(4'hd):(1'h0)] reg11 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg12 = (1'h0);
  reg [(4'h9):(1'h0)] reg13 = (1'h0);
  reg [(4'ha):(1'h0)] reg14 = (1'h0);
  reg [(4'he):(1'h0)] reg15 = (1'h0);
  reg [(4'hc):(1'h0)] reg16 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg17 = (1'h0);
  reg [(5'h14):(1'h0)] reg18 = (1'h0);
  reg [(3'h5):(1'h0)] reg19 = (1'h0);
  reg [(3'h6):(1'h0)] reg20 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg25 = (1'h0);
  reg [(5'h11):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg27 = (1'h0);
  reg [(3'h7):(1'h0)] reg28 = (1'h0);
  reg [(5'h15):(1'h0)] reg29 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg30 = (1'h0);
  reg [(3'h4):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg32 = (1'h0);
  reg [(3'h7):(1'h0)] reg33 = (1'h0);
  reg [(5'h10):(1'h0)] reg34 = (1'h0);
  assign y = {wire149,
                 wire148,
                 wire147,
                 wire52,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 wire73,
                 wire75,
                 wire76,
                 wire77,
                 wire78,
                 wire79,
                 wire145,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 (1'h0)};
  assign wire4 = (^~$unsigned((wire0 ?
                     wire1[(2'h3):(2'h3)] : $unsigned((wire1 != wire0)))));
  assign wire5 = wire1;
  assign wire6 = {(8'hb8)};
  assign wire7 = wire2[(4'hc):(1'h0)];
  always
    @(posedge clk) begin
      reg8 <= ($signed($signed(wire1[(3'h7):(1'h0)])) ~^ $unsigned(({wire2,
          ((7'h44) >= wire4)} & (~^wire6[(3'h6):(2'h3)]))));
      if ($signed(((8'hb8) > $signed({$unsigned(wire5)}))))
        begin
          reg9 <= wire6;
        end
      else
        begin
          reg9 <= wire3;
          reg10 <= (~&(-$unsigned((^$unsigned(wire0)))));
          if ({($unsigned(wire2[(4'h9):(3'h6)]) ?
                  $unsigned((wire4[(3'h5):(1'h0)] ?
                      (wire0 ^~ (8'ha7)) : {wire1})) : (~|(!(reg10 && wire1))))})
            begin
              reg11 <= (&$signed($unsigned({(-reg10), (8'had)})));
              reg12 <= reg9[(2'h3):(2'h3)];
            end
          else
            begin
              reg11 <= wire6[(2'h2):(2'h2)];
              reg12 <= reg10[(5'h12):(4'hd)];
              reg13 <= (|$unsigned({(~^$unsigned((8'ha5))),
                  (~&wire5[(1'h0):(1'h0)])}));
            end
          reg14 <= reg8[(1'h1):(1'h0)];
          if (wire5)
            begin
              reg15 <= $unsigned(($signed(($signed(reg13) ?
                  $unsigned(wire7) : wire1[(4'ha):(3'h4)])) == reg14));
              reg16 <= (wire7[(1'h0):(1'h0)] ?
                  $signed(reg11[(4'hc):(3'h5)]) : (&$unsigned(reg9[(2'h2):(2'h2)])));
              reg17 <= $unsigned(($unsigned((reg12 || wire1)) << (+wire4)));
              reg18 <= reg15;
            end
          else
            begin
              reg15 <= $signed((!wire0));
              reg16 <= (^$unsigned($signed((|wire5[(3'h6):(1'h0)]))));
              reg17 <= (~&(reg10 >> wire0));
              reg18 <= $unsigned({((8'hb9) <= reg18)});
            end
        end
      reg19 <= (~$signed(($signed({wire6, reg10}) ?
          reg16 : (&(wire6 << wire4)))));
      reg20 <= $unsigned((($signed(reg9) ~^ ({reg11} ? (8'ha1) : wire3)) ?
          (~|((^~reg17) & (wire6 ?
              reg12 : reg12))) : $signed(((|reg12) | (wire3 ?
              (8'haa) : reg12)))));
      reg21 <= wire3[(2'h3):(1'h1)];
    end
  always
    @(posedge clk) begin
      reg22 <= $signed((+({reg21} ? reg18 : (reg17 | $signed(reg17)))));
      if ($signed(((($signed(reg11) ?
          $signed((8'hab)) : wire6) != wire3[(3'h6):(3'h4)]) > wire6[(3'h4):(1'h0)])))
        begin
          reg23 <= reg22;
          reg24 <= reg18;
          reg25 <= $signed(wire7[(1'h0):(1'h0)]);
          reg26 <= ((!reg18) << reg21);
          reg27 <= (~|wire7[(2'h3):(2'h2)]);
        end
      else
        begin
          reg23 <= (reg18 >>> ($unsigned((&(reg27 >>> (8'ha5)))) | ($unsigned(reg19) ?
              wire5[(3'h7):(3'h4)] : ($unsigned(reg19) >= wire4[(1'h0):(1'h0)]))));
          if ({reg22})
            begin
              reg24 <= (|wire2[(5'h12):(4'hf)]);
              reg25 <= $signed((+reg11[(2'h3):(1'h0)]));
              reg26 <= $unsigned(((reg13 ? reg10 : wire6[(2'h3):(1'h1)]) ?
                  wire3[(3'h4):(2'h2)] : wire5[(4'h8):(4'h8)]));
            end
          else
            begin
              reg24 <= (+({$unsigned((wire1 < reg20))} ?
                  ($unsigned(reg10) & $unsigned((^~reg13))) : ((wire0[(1'h1):(1'h1)] & (reg18 == reg14)) ?
                      ($signed(reg11) && $unsigned(reg18)) : $unsigned(reg8[(2'h2):(1'h0)]))));
              reg25 <= (~((reg27[(4'he):(4'ha)] > (~$signed(reg13))) - wire1[(3'h5):(1'h0)]));
            end
        end
      reg28 <= $signed({(~&$signed({(8'ha9)})), reg15});
      reg29 <= ($signed($signed(((~&reg27) >= $unsigned(reg9)))) ?
          ((~$unsigned((&(8'hb0)))) & $unsigned(reg23[(4'h9):(3'h4)])) : (-$signed((8'ha8))));
      if (wire0[(3'h4):(3'h4)])
        begin
          reg30 <= (wire5 ^~ ($signed(((|reg14) ?
              $signed((8'hbe)) : (reg10 ?
                  reg21 : (8'ha4)))) > (&(+$unsigned(reg29)))));
          reg31 <= $signed($unsigned({(reg13 * (reg20 ? (8'ha6) : reg16))}));
          reg32 <= reg16;
          reg33 <= ({(7'h44),
              (8'h9e)} >= $unsigned($unsigned(((reg11 >= reg17) >> $unsigned((8'hb2))))));
          reg34 <= (reg19 & {$unsigned(reg9), reg22[(1'h1):(1'h0)]});
        end
      else
        begin
          reg30 <= reg14[(1'h1):(1'h0)];
          reg31 <= ((((&(reg30 < reg10)) ?
              reg19 : (~|(8'hae))) && $signed((+$signed(reg21)))) != $signed(((wire0[(1'h1):(1'h1)] ?
                  reg10 : reg24[(4'he):(1'h1)]) ?
              reg12[(1'h0):(1'h0)] : wire3)));
          reg32 <= $signed($unsigned(reg28[(3'h5):(1'h0)]));
        end
    end
  assign wire35 = wire6;
  assign wire36 = reg22[(3'h4):(2'h3)];
  assign wire37 = (^~({(|(reg10 ? reg22 : (7'h42)))} ?
                      $unsigned(($unsigned(reg23) + reg32)) : $unsigned(((~&reg31) ?
                          (wire0 ? wire5 : reg29) : $unsigned(reg13)))));
  assign wire38 = (-(^~({wire1, $signed(wire3)} - wire6[(1'h0):(1'h0)])));
  module39 #() modinst53 (wire52, clk, reg32, reg11, wire2, reg26);
  always
    @(posedge clk) begin
      if (reg8)
        begin
          reg54 <= $unsigned(((~$signed(reg29)) ?
              {reg25, (~^reg34)} : wire35[(2'h3):(2'h2)]));
          if ({(wire2 < $signed(reg34))})
            begin
              reg55 <= (($unsigned(({wire35, wire52} ?
                          {wire2, (8'hac)} : $signed(wire6))) ?
                      ($unsigned($unsigned((8'hb9))) ?
                          $signed(reg10) : reg29[(1'h1):(1'h0)]) : (!wire2[(5'h11):(4'hb)])) ?
                  $unsigned(($signed({reg11, reg21}) > ($unsigned(reg24) ?
                      reg33[(1'h1):(1'h0)] : reg32[(4'h9):(2'h3)]))) : (^~($unsigned((8'hb4)) ?
                      ($unsigned(reg8) || (reg10 ?
                          wire36 : reg26)) : ($unsigned((7'h43)) == $signed(reg31)))));
              reg56 <= (($unsigned(wire7[(2'h3):(1'h0)]) ?
                      $unsigned($signed($unsigned((8'hbb)))) : wire6[(1'h1):(1'h1)]) ?
                  $unsigned((~^($unsigned(reg17) ?
                      $signed(reg9) : (wire36 ?
                          wire35 : reg54)))) : $signed($signed($unsigned(wire35[(5'h12):(2'h2)]))));
              reg57 <= reg30[(3'h4):(1'h0)];
              reg58 <= $unsigned(((wire36[(1'h1):(1'h1)] ?
                  $unsigned((reg9 * reg33)) : (8'hb6)) ^ {(8'hbb)}));
              reg59 <= $signed(((|{$signed(wire36),
                  $unsigned(reg14)}) >> reg27));
            end
          else
            begin
              reg55 <= (~^reg57[(2'h2):(2'h2)]);
              reg56 <= $signed({(!((^~reg13) ? reg10[(4'hc):(3'h7)] : {wire5})),
                  wire38[(4'h9):(1'h0)]});
            end
        end
      else
        begin
          reg54 <= $unsigned((8'ha3));
          reg55 <= $unsigned((~$unsigned($unsigned($signed(reg18)))));
          if (reg26)
            begin
              reg56 <= $unsigned(wire3);
              reg57 <= (|($signed((~reg23)) ?
                  (wire36 ?
                      $unsigned((!reg58)) : ($unsigned(reg20) & $signed((8'hbb)))) : (reg56 > (((7'h41) ?
                      (8'hab) : (7'h41)) == reg8))));
              reg58 <= ($unsigned((((reg25 ? wire37 : reg11) ?
                  $signed(wire5) : $unsigned(wire2)) ~^ (+(8'haf)))) <= {reg32});
              reg59 <= reg23[(3'h5):(3'h5)];
              reg60 <= (^~wire35[(2'h3):(2'h2)]);
            end
          else
            begin
              reg56 <= wire36;
            end
        end
    end
  module61 #() modinst74 (wire73, clk, reg14, reg12, reg56, reg29);
  assign wire75 = reg23[(4'hb):(1'h0)];
  assign wire76 = ($unsigned($signed(($unsigned(reg27) ?
                      $signed(reg11) : wire38[(3'h5):(3'h5)]))) >> $signed((+($signed(reg28) || {reg31,
                      reg23}))));
  assign wire77 = $signed((((!(reg12 < wire5)) * ((reg26 | reg34) ?
                          reg23 : (reg34 ? reg15 : reg22))) ?
                      {(reg28 ?
                              (&reg14) : $unsigned(reg10))} : ((((8'ha4) & reg30) << {wire37,
                          reg8}) >> wire36[(1'h0):(1'h0)])));
  assign wire78 = $signed(wire2);
  assign wire79 = (8'hb5);
  always
    @(posedge clk) begin
      reg80 <= $unsigned($signed(wire76));
      if ((reg28[(2'h2):(2'h2)] ?
          {reg19[(1'h0):(1'h0)], $unsigned($signed({(8'hae)}))} : (~|(|wire4))))
        begin
          reg81 <= $unsigned((&{(~&(-(7'h42))),
              ((wire77 ? wire75 : wire0) ?
                  (wire5 ? (8'ha8) : reg56) : (+(8'hb4)))}));
        end
      else
        begin
          reg81 <= {wire36[(4'h9):(1'h1)]};
          if ($signed({$signed(wire73)}))
            begin
              reg82 <= ((^$signed(($unsigned(reg58) <<< (reg27 ?
                  reg25 : reg17)))) ^~ {(!$unsigned($signed(wire0)))});
            end
          else
            begin
              reg82 <= reg14;
              reg83 <= {($unsigned($signed((~^reg59))) | $signed($unsigned((!reg25))))};
              reg84 <= ((reg31 >> $unsigned((reg31[(1'h1):(1'h1)] ?
                  (reg57 && reg29) : ((8'hb9) ?
                      reg17 : wire77)))) | ($unsigned((reg30[(4'h9):(1'h0)] ?
                  {reg13, wire2} : reg29[(4'ha):(1'h1)])) ^~ reg11));
            end
          if ($unsigned((^~wire1)))
            begin
              reg85 <= (&($unsigned($unsigned(reg29)) ?
                  $signed((~|(reg21 ? reg57 : wire1))) : reg9));
              reg86 <= ((reg56[(2'h2):(1'h1)] ?
                  $signed(wire36[(4'h9):(2'h2)]) : reg59[(3'h4):(1'h1)]) | reg24[(5'h10):(3'h6)]);
              reg87 <= $signed((wire76[(1'h0):(1'h0)] ?
                  {($unsigned(reg55) | {(8'hb9)})} : wire52[(1'h1):(1'h1)]));
            end
          else
            begin
              reg85 <= (~wire3[(2'h3):(1'h1)]);
            end
          reg88 <= ({(+$unsigned($unsigned(reg87)))} >>> (^$unsigned((-(!(8'h9f))))));
          reg89 <= (reg21 <<< ((^~wire52[(1'h1):(1'h0)]) ?
              reg24 : $unsigned($unsigned(reg24[(3'h6):(3'h5)]))));
        end
      reg90 <= reg19[(3'h4):(3'h4)];
      reg91 <= $unsigned((reg90 | $signed({$signed(reg32)})));
      reg92 <= ((~^(reg17[(2'h3):(1'h0)] + $signed((wire0 ?
          reg17 : wire1)))) & (($unsigned((reg90 == reg12)) ?
          $signed(reg10[(2'h2):(1'h1)]) : wire75) | $signed((|$signed((7'h42))))));
    end
  module93 #() modinst146 (wire145, clk, wire0, reg85, reg16, reg86, reg14);
  assign wire147 = reg89[(1'h0):(1'h0)];
  assign wire148 = (($signed(reg84[(1'h0):(1'h0)]) ?
                           (wire4 ?
                               {wire78[(4'he):(3'h7)]} : reg31[(3'h4):(2'h2)]) : reg24) ?
                       (({reg33[(3'h6):(2'h3)],
                           {wire52,
                               reg24}} == $unsigned((reg34 > reg58))) < wire78) : ((&$signed((^reg11))) ^ (((wire78 ~^ wire37) ?
                               (wire4 & reg92) : wire145) ?
                           ((reg11 ? reg91 : reg17) ?
                               (^~wire77) : (reg59 > reg19)) : (~|$signed((8'hb4))))));
  assign wire149 = reg25[(3'h6):(1'h0)];
endmodule

module module93  (y, clk, wire98, wire97, wire96, wire95, wire94);
  output wire [(32'h26):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire98;
  input wire [(5'h15):(1'h0)] wire97;
  input wire [(4'hc):(1'h0)] wire96;
  input wire signed [(4'h8):(1'h0)] wire95;
  input wire signed [(4'ha):(1'h0)] wire94;
  wire signed [(5'h11):(1'h0)] wire144;
  wire signed [(2'h2):(1'h0)] wire143;
  wire [(4'he):(1'h0)] wire141;
  wire signed [(3'h4):(1'h0)] wire99;
  assign y = {wire144, wire143, wire141, wire99, (1'h0)};
  assign wire99 = wire95;
  module100 #() modinst142 (wire141, clk, wire94, wire96, wire97, wire95);
  assign wire143 = wire97;
  assign wire144 = wire97[(4'hd):(3'h5)];
endmodule

module module61
#(parameter param72 = (+((~|((+(8'ha7)) ? (+(8'hb9)) : (8'hae))) ? ((((8'ha3) ~^ (8'h9f)) > ((8'ha7) ? (7'h41) : (8'hb6))) ? ((~|(8'hb2)) ^~ ((8'ha3) ? (8'ha6) : (8'ha0))) : (~|((8'h9d) <= (8'haf)))) : (!((~|(8'hb0)) << (!(7'h44)))))))
(y, clk, wire65, wire64, wire63, wire62);
  output wire [(32'h58):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire65;
  input wire [(4'h9):(1'h0)] wire64;
  input wire [(4'h8):(1'h0)] wire63;
  input wire [(3'h4):(1'h0)] wire62;
  wire [(4'h9):(1'h0)] wire71;
  wire signed [(5'h10):(1'h0)] wire70;
  wire signed [(5'h13):(1'h0)] wire69;
  reg [(5'h13):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg67 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg66 = (1'h0);
  assign y = {wire71, wire70, wire69, reg68, reg67, reg66, (1'h0)};
  always
    @(posedge clk) begin
      reg66 <= (($signed((wire62[(2'h2):(2'h2)] + wire62)) ?
          (wire64 ?
              (wire64[(1'h1):(1'h1)] & ((8'ha8) <= wire62)) : wire62[(1'h1):(1'h0)]) : ($signed((-wire62)) ~^ (8'ha2))) << (^~$signed($unsigned(wire62[(3'h4):(2'h3)]))));
      reg67 <= $unsigned((!((~&{wire62, wire62}) < $signed($signed((8'haa))))));
      reg68 <= reg67;
    end
  assign wire69 = wire63;
  assign wire70 = {reg67,
                      ({wire63[(3'h6):(3'h5)],
                          $signed((reg67 ?
                              wire65 : reg68))} ~^ $unsigned($signed((wire69 ?
                          wire64 : (8'ha7)))))};
  assign wire71 = ($signed(($signed((reg67 && reg66)) >= (((8'hb7) == (7'h41)) && $signed(wire70)))) ~^ reg66[(3'h4):(1'h1)]);
endmodule

module module39
#(parameter param50 = ((&((~&(~&(8'h9f))) ? (!(~&(8'hb1))) : (8'hbc))) ? (^~({((8'haf) ? (8'hbe) : (7'h41)), ((8'ha2) ? (8'hac) : (7'h44))} > ({(8'haa), (7'h44)} - ((8'h9c) ? (8'ha7) : (8'ha3))))) : (~((((8'ha4) ? (8'hbd) : (8'hb2)) ? {(8'had), (7'h42)} : ((7'h42) << (8'hb7))) ? (8'haa) : ((^~(8'h9c)) <= (7'h42))))), 
parameter param51 = param50)
(y, clk, wire43, wire42, wire41, wire40);
  output wire [(32'h54):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire43;
  input wire [(4'h9):(1'h0)] wire42;
  input wire signed [(4'h8):(1'h0)] wire41;
  input wire [(5'h11):(1'h0)] wire40;
  wire signed [(3'h6):(1'h0)] wire49;
  wire [(5'h15):(1'h0)] wire47;
  wire [(5'h14):(1'h0)] wire46;
  wire signed [(4'h9):(1'h0)] wire45;
  wire signed [(4'hd):(1'h0)] wire44;
  reg [(4'he):(1'h0)] reg48 = (1'h0);
  assign y = {wire49, wire47, wire46, wire45, wire44, reg48, (1'h0)};
  assign wire44 = ($unsigned(wire41[(1'h0):(1'h0)]) ^~ wire40[(3'h5):(2'h2)]);
  assign wire45 = ((wire43[(2'h3):(1'h1)] ?
                          wire41[(3'h7):(2'h3)] : (wire41 <= wire40)) ?
                      (8'ha1) : (wire43 ?
                          ((wire40[(4'ha):(2'h2)] <<< wire41) > $unsigned(wire41)) : ((^~wire43) ?
                              $unsigned(wire43[(3'h6):(2'h2)]) : ($signed(wire42) ?
                                  (^~wire40) : (wire43 | (8'haf))))));
  assign wire46 = $signed($unsigned($signed({$unsigned(wire44)})));
  assign wire47 = (-wire46[(4'hc):(4'ha)]);
  always
    @(posedge clk) begin
      reg48 <= wire46;
    end
  assign wire49 = $signed(($signed($signed((|wire47))) - wire43));
endmodule

module module100
#(parameter param140 = ((&((((7'h41) >= (8'hb7)) ? ((8'ha7) ? (8'h9d) : (8'hb5)) : ((8'ha5) >>> (8'hb4))) ? (&((8'hb0) ? (8'hbe) : (7'h44))) : (^~((8'haf) || (8'h9f))))) & ({(&(8'h9e))} ^ (({(8'hba), (8'hba)} ? (8'ha4) : ((8'hae) || (7'h41))) ? ((8'hb9) ? {(7'h40)} : {(8'hb9), (8'hbf)}) : {(-(8'had)), (+(8'haa))}))))
(y, clk, wire104, wire103, wire102, wire101);
  output wire [(32'h19d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire104;
  input wire signed [(4'h8):(1'h0)] wire103;
  input wire [(3'h5):(1'h0)] wire102;
  input wire [(4'h8):(1'h0)] wire101;
  wire signed [(2'h3):(1'h0)] wire139;
  wire [(5'h14):(1'h0)] wire138;
  wire signed [(2'h3):(1'h0)] wire137;
  wire [(5'h14):(1'h0)] wire136;
  wire [(4'hb):(1'h0)] wire135;
  wire signed [(4'hf):(1'h0)] wire134;
  wire [(3'h5):(1'h0)] wire113;
  wire [(2'h3):(1'h0)] wire112;
  wire signed [(5'h12):(1'h0)] wire111;
  wire [(5'h15):(1'h0)] wire110;
  wire [(3'h6):(1'h0)] wire109;
  wire signed [(5'h12):(1'h0)] wire108;
  wire signed [(5'h13):(1'h0)] wire107;
  wire [(3'h4):(1'h0)] wire106;
  wire [(3'h7):(1'h0)] wire105;
  reg [(2'h3):(1'h0)] reg133 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg132 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg131 = (1'h0);
  reg [(4'ha):(1'h0)] reg130 = (1'h0);
  reg [(5'h14):(1'h0)] reg129 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg128 = (1'h0);
  reg [(4'h9):(1'h0)] reg127 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg126 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg125 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg124 = (1'h0);
  reg [(2'h3):(1'h0)] reg123 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg122 = (1'h0);
  reg [(4'hd):(1'h0)] reg121 = (1'h0);
  reg [(4'hd):(1'h0)] reg120 = (1'h0);
  reg [(3'h7):(1'h0)] reg119 = (1'h0);
  reg [(4'hd):(1'h0)] reg118 = (1'h0);
  reg [(5'h11):(1'h0)] reg117 = (1'h0);
  reg [(4'he):(1'h0)] reg116 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg115 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg114 = (1'h0);
  assign y = {wire139,
                 wire138,
                 wire137,
                 wire136,
                 wire135,
                 wire134,
                 wire113,
                 wire112,
                 wire111,
                 wire110,
                 wire109,
                 wire108,
                 wire107,
                 wire106,
                 wire105,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 (1'h0)};
  assign wire105 = ((wire104 << $signed($unsigned($signed(wire101)))) << ((~&(wire103[(2'h2):(1'h0)] ?
                           (wire101 ? wire101 : wire101) : $signed(wire103))) ?
                       $signed(wire102[(1'h0):(1'h0)]) : {{(8'hb1),
                               (wire101 ? wire104 : wire101)},
                           ((wire101 * (8'hbe)) ?
                               $signed(wire102) : wire103)}));
  assign wire106 = ((!wire103) ? wire104 : wire103[(1'h0):(1'h0)]);
  assign wire107 = $signed((^$signed(($signed(wire102) ?
                       $signed(wire106) : (wire105 || wire102)))));
  assign wire108 = (wire103[(3'h7):(3'h6)] ?
                       $unsigned((wire101 <= wire103)) : wire102[(1'h1):(1'h0)]);
  assign wire109 = {($signed((~&(8'h9d))) ?
                           wire103[(2'h3):(1'h0)] : (~wire101[(3'h7):(1'h0)]))};
  assign wire110 = ({($signed(wire108[(3'h4):(2'h2)]) ?
                           ($signed(wire109) >>> $signed((8'hbb))) : ($signed(wire105) >> (8'hb4))),
                       $unsigned($unsigned((wire101 ?
                           wire107 : wire105)))} >> (($signed($unsigned(wire108)) ?
                       {(~&wire106),
                           wire109[(3'h5):(2'h2)]} : wire104[(4'h8):(2'h2)]) + (wire104 * (((8'hbf) <= (8'h9c)) ?
                       (wire101 ? wire104 : wire106) : (wire106 | (8'hbf))))));
  assign wire111 = wire107[(4'hf):(1'h0)];
  assign wire112 = $signed($unsigned(wire106[(2'h3):(2'h2)]));
  assign wire113 = (~^(&(8'hb6)));
  always
    @(posedge clk) begin
      reg114 <= wire102[(2'h3):(1'h0)];
      reg115 <= $signed((|(({wire107, reg114} ?
              (-(8'hbb)) : $unsigned((7'h42))) ?
          wire113 : wire110[(3'h5):(3'h4)])));
      if ({(wire112[(2'h2):(2'h2)] + wire109[(2'h3):(2'h3)])})
        begin
          reg116 <= $signed(wire106);
        end
      else
        begin
          reg116 <= ((!reg114[(2'h3):(2'h2)]) << wire101);
        end
      if (wire111)
        begin
          reg117 <= wire106;
          reg118 <= ($signed($signed(wire111)) >= (wire111 ?
              ((-$signed(wire109)) ~^ $signed($unsigned(wire111))) : reg117[(4'hc):(3'h4)]));
          reg119 <= wire106;
          reg120 <= {wire112[(1'h1):(1'h1)], $signed(wire103)};
        end
      else
        begin
          reg117 <= {((-$unsigned((wire102 ?
                  wire105 : wire103))) * wire110[(1'h1):(1'h0)]),
              {wire107[(4'h8):(2'h2)]}};
          reg118 <= {wire112};
          if (reg114[(3'h4):(2'h3)])
            begin
              reg119 <= (~$unsigned(({(&wire105)} != wire111)));
              reg120 <= wire108;
              reg121 <= (~&(|(-($unsigned(wire111) < (!reg120)))));
              reg122 <= wire107[(2'h2):(1'h1)];
            end
          else
            begin
              reg119 <= reg117[(1'h0):(1'h0)];
            end
        end
    end
  always
    @(posedge clk) begin
      if (($unsigned((&wire110)) + $unsigned(reg118[(4'ha):(4'ha)])))
        begin
          reg123 <= $signed((!reg119));
          reg124 <= wire110[(5'h15):(4'h9)];
        end
      else
        begin
          reg123 <= $unsigned((^~$unsigned($unsigned((reg123 ?
              wire113 : wire111)))));
          reg124 <= ($unsigned((^reg121)) ?
              wire105 : $unsigned(wire108[(4'hd):(1'h0)]));
        end
      reg125 <= wire103;
      if ((8'hb1))
        begin
          reg126 <= $signed(($signed((&reg120)) ?
              (~^(^~$unsigned(wire101))) : $signed(((&wire113) >= (reg124 | reg123)))));
          reg127 <= (&wire101[(2'h2):(1'h1)]);
          reg128 <= (7'h41);
          if ($signed((!(reg124[(2'h2):(1'h1)] - ($unsigned(reg119) ?
              $signed(wire107) : ((8'ha1) ~^ reg122))))))
            begin
              reg129 <= wire105[(2'h3):(1'h0)];
              reg130 <= {wire107, reg128[(4'hd):(3'h5)]};
            end
          else
            begin
              reg129 <= (!$unsigned(reg122[(4'hc):(1'h1)]));
              reg130 <= (~&reg128);
            end
        end
      else
        begin
          reg126 <= (wire111 ? wire104[(1'h0):(1'h0)] : reg122);
          reg127 <= (((($signed(wire110) ?
              $unsigned(wire110) : wire106[(2'h3):(2'h2)]) ^ $unsigned($unsigned(wire102))) >>> $signed(wire104)) > reg118[(4'h9):(4'h9)]);
          reg128 <= wire102[(1'h0):(1'h0)];
          if ({(({wire110[(3'h4):(1'h0)]} ?
                  (-$unsigned(reg115)) : (!(~wire106))) == {wire112,
                  $unsigned((reg130 * (8'hb7)))})})
            begin
              reg129 <= $signed($unsigned((~&$signed($signed(wire105)))));
              reg130 <= {(^~($unsigned((wire106 ? reg120 : reg114)) ?
                      reg125[(4'h9):(3'h6)] : ((-(8'hab)) < (reg128 + reg130)))),
                  reg119};
              reg131 <= $unsigned($unsigned(wire101[(1'h0):(1'h0)]));
              reg132 <= $unsigned(((!(reg128[(3'h5):(2'h2)] ?
                      (reg114 ~^ wire113) : reg122)) ?
                  $unsigned(wire107) : wire112[(2'h2):(1'h1)]));
            end
          else
            begin
              reg129 <= reg123[(2'h3):(1'h1)];
              reg130 <= (reg130 != (({wire112[(2'h3):(1'h0)]} ?
                      (reg129 ?
                          $unsigned(wire102) : $signed((8'hbd))) : ((-(8'hb3)) ?
                          (~(8'hac)) : $unsigned(wire102))) ?
                  $signed($signed(wire101[(2'h3):(1'h0)])) : (((7'h43) << (+reg119)) >= (reg121 + $unsigned(reg120)))));
              reg131 <= wire111;
              reg132 <= (~&(!reg127[(3'h7):(3'h6)]));
              reg133 <= reg120[(1'h1):(1'h1)];
            end
        end
    end
  assign wire134 = (+$unsigned(reg122));
  assign wire135 = {(^~($signed(wire112[(1'h1):(1'h1)]) ?
                           (!wire109) : {(wire112 == (7'h40))}))};
  assign wire136 = (({$unsigned($unsigned(wire111)),
                           ($unsigned((8'ha2)) ?
                               $unsigned(reg118) : {wire113,
                                   wire107})} ^~ ((~wire135) < (~reg122))) ?
                       wire102[(2'h3):(1'h1)] : ((~(reg118[(1'h1):(1'h0)] ?
                           (reg124 || reg126) : $unsigned(wire106))) <= reg114));
  assign wire137 = ($signed((((reg121 ? reg118 : reg126) ?
                       {reg124,
                           (8'hb4)} : $unsigned(wire135)) && $unsigned((reg115 ?
                       reg129 : (8'h9d))))) | (wire110 ?
                       (~|((^~reg116) <<< (reg128 >= reg129))) : wire134));
  assign wire138 = (|((($signed(reg123) - $signed((8'hab))) < {$signed(wire103),
                           (reg121 ? reg115 : wire102)}) ?
                       wire102 : wire110));
  assign wire139 = $signed(($unsigned(reg125[(4'h8):(2'h2)]) ?
                       ($unsigned(wire134) ?
                           (~|(wire102 < reg128)) : reg122[(4'hc):(4'h9)]) : (~reg131[(4'ha):(4'h9)])));
endmodule
