 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:03:50 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_RVT)        0.26       0.26 r
  U520/Y (NBUFFX16_RVT)                    0.14       0.40 r
  U1003/Y (XNOR2X2_RVT)                    0.19       0.58 r
  U613/Y (NAND2X0_RVT)                     0.08       0.67 f
  U611/Y (NAND2X0_RVT)                     0.10       0.77 r
  U1204/Y (NAND2X0_RVT)                    0.06       0.83 f
  U769/Y (AO21X1_RVT)                      0.11       0.94 f
  U767/Y (AO21X1_RVT)                      0.16       1.10 f
  U763/Y (NAND4X0_RVT)                     0.08       1.19 r
  U1212/Y (NAND4X0_RVT)                    0.15       1.33 f
  U519/Y (NBUFFX8_RVT)                     0.15       1.49 f
  U1173/Y (AO21X1_RVT)                     0.16       1.65 f
  U1756/Y (XNOR2X2_RVT)                    0.16       1.81 f
  U1757/Y (NAND2X0_RVT)                    0.08       1.89 r
  U1764/Y (NAND2X0_RVT)                    0.07       1.96 f
  Delay3_out1_reg[34]/D (DFFX1_RVT)        0.00       1.96 f
  data arrival time                                   1.96

  clock clk (rise edge)                    1.92       1.92
  clock network delay (ideal)              0.00       1.92
  Delay3_out1_reg[34]/CLK (DFFX1_RVT)      0.00       1.92 r
  library setup time                      -0.14       1.79
  data required time                                  1.79
  -----------------------------------------------------------
  data required time                                  1.79
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


1
