// Seed: 1001113615
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    output wor id_0
);
  logic id_2 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output wire id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    output tri0 id_8,
    output supply0 id_9,
    input uwire id_10,
    input supply1 id_11
);
  id_13 :
  assert property (@(id_10) -id_0) $unsigned(56);
  ;
  module_0 modCall_1 ();
endmodule
