Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  7 23:19:14 2024
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[0][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[1][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[2][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[3][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[4][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[5][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[6][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[7][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[8][9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div_dividend_reg[9][9]/Q (HIGH)

 There are 290 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 290 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 554 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.922        0.000                      0                 1571        0.079        0.000                      0                 1571        3.000        0.000                       0                   560  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          3.922        0.000                      0                 1571        0.153        0.000                      0                 1571        4.500        0.000                       0                   556  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        3.923        0.000                      0                 1571        0.153        0.000                      0                 1571        4.500        0.000                       0                   556  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          3.922        0.000                      0                 1571        0.079        0.000                      0                 1571  
clk_out1_sys_clk    clk_out1_sys_clk_1        3.922        0.000                      0                 1571        0.079        0.000                      0                 1571  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.778%)  route 0.125ns (40.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X11Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.125    -0.259    udm/udm_controller/in45[5]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.121    -0.367    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.605%)  route 0.127ns (47.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X11Y9          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.127    -0.256    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.064    -0.423    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.318%)  route 0.103ns (38.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.257    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.432    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.150%)  route 0.104ns (38.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.104    -0.255    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.076    -0.433    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.415%)  route 0.107ns (39.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.253    udm/udm_controller/RD_DATA_reg_reg_n_0_[1]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.432    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.101%)  route 0.104ns (35.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.637    -0.527    clk_gen
    SLICE_X18Y12         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.104    -0.282    udm/udm_controller/LED_OBUF[13]
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm_n_17
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.911    -0.762    clk_gen
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.092    -0.421    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 udm/uart_rx/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.213ns (67.615%)  route 0.102ns (32.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.668    -0.496    udm/uart_rx/clk_out1
    SLICE_X2Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  udm/uart_rx/bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.102    -0.230    udm/uart_rx/bit_counter_reg_n_0_[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.049    -0.181 r  udm/uart_rx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    udm/uart_rx/bit_counter[2]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.945    -0.728    udm/uart_rx/clk_out1
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.107    -0.376    udm/uart_rx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.168%)  route 0.247ns (65.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y8          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  udm/udm_controller/bus_wdata_bo_reg[7]/Q
                         net (fo=12, routed)          0.247    -0.149    testmem/ram_reg_0[7]
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.951    -0.722    testmem/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.451    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101    -0.350    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.198%)  route 0.123ns (39.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X20Y7          FDRE                                         r  udm/udm_controller/tr_length_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/tr_length_reg[26]/Q
                         net (fo=5, routed)           0.123    -0.261    udm/udm_controller/tr_length_reg_n_0_[26]
    SLICE_X22Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.216 r  udm/udm_controller/tr_length[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    udm/udm_controller/tr_length[18]
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.916    -0.757    udm/udm_controller/clk_out1
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.091    -0.417    udm/udm_controller/tr_length_reg[18]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.216%)  route 0.151ns (44.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.638    -0.526    udm/uart_tx/clk_out1
    SLICE_X11Y12         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.151    -0.234    udm/uart_tx/state__0[1]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.189    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.912    -0.761    udm/uart_tx/clk_out1
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X10Y12         FDSE (Hold_fdse_C_D)         0.120    -0.393    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y1      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y1      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y14     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y15     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y14     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y12     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     div_dividend_reg[5][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     div_dividend_reg[5][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     div_dividend_reg[5][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26     div_dividend_reg[5][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26     div_dividend_reg[5][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y15     LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y7      udm/udm_controller/tx_err_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y8      udm/udm_controller/tx_err_resp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y15     LED_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y15     LED_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y14     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[8]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.643    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.329    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.643    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.329    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.643    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.329    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.778%)  route 0.125ns (40.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X11Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.125    -0.259    udm/udm_controller/in45[5]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.121    -0.367    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.605%)  route 0.127ns (47.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X11Y9          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.127    -0.256    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.064    -0.423    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.318%)  route 0.103ns (38.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.257    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.432    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.150%)  route 0.104ns (38.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.104    -0.255    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.251    -0.509    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.076    -0.433    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.415%)  route 0.107ns (39.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.253    udm/udm_controller/RD_DATA_reg_reg_n_0_[1]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.251    -0.508    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.432    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.101%)  route 0.104ns (35.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.637    -0.527    clk_gen
    SLICE_X18Y12         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.104    -0.282    udm/udm_controller/LED_OBUF[13]
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm_n_17
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.911    -0.762    clk_gen
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.092    -0.421    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 udm/uart_rx/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.213ns (67.615%)  route 0.102ns (32.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.668    -0.496    udm/uart_rx/clk_out1
    SLICE_X2Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  udm/uart_rx/bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.102    -0.230    udm/uart_rx/bit_counter_reg_n_0_[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.049    -0.181 r  udm/uart_rx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    udm/uart_rx/bit_counter[2]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.945    -0.728    udm/uart_rx/clk_out1
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.107    -0.376    udm/uart_rx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.168%)  route 0.247ns (65.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y8          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  udm/udm_controller/bus_wdata_bo_reg[7]/Q
                         net (fo=12, routed)          0.247    -0.149    testmem/ram_reg_0[7]
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.951    -0.722    testmem/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.451    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101    -0.350    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.198%)  route 0.123ns (39.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X20Y7          FDRE                                         r  udm/udm_controller/tr_length_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/tr_length_reg[26]/Q
                         net (fo=5, routed)           0.123    -0.261    udm/udm_controller/tr_length_reg_n_0_[26]
    SLICE_X22Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.216 r  udm/udm_controller/tr_length[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    udm/udm_controller/tr_length[18]
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.916    -0.757    udm/udm_controller/clk_out1
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.091    -0.417    udm/udm_controller/tr_length_reg[18]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.216%)  route 0.151ns (44.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.638    -0.526    udm/uart_tx/clk_out1
    SLICE_X11Y12         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.151    -0.234    udm/uart_tx/state__0[1]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.189    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.912    -0.761    udm/uart_tx/clk_out1
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.249    -0.513    
    SLICE_X10Y12         FDSE (Hold_fdse_C_D)         0.120    -0.393    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y1      testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y1      testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y14     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y15     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y14     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y12     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y12     LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     div_dividend_reg[5][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     div_dividend_reg[5][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25     div_dividend_reg[5][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26     div_dividend_reg[5][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26     div_dividend_reg[5][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y15     LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y7      udm/udm_controller/tx_err_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y8      udm/udm_controller/tx_err_resp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y15     LED_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y15     LED_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y14     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[5]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y12     LED_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[8]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y13     LED_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.778%)  route 0.125ns (40.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X11Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.125    -0.259    udm/udm_controller/in45[5]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.074    -0.413    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.121    -0.292    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.605%)  route 0.127ns (47.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X11Y9          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.127    -0.256    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.074    -0.412    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.064    -0.348    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.318%)  route 0.103ns (38.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.257    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.357    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.150%)  route 0.104ns (38.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.104    -0.255    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.076    -0.358    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.415%)  route 0.107ns (39.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.253    udm/udm_controller/RD_DATA_reg_reg_n_0_[1]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.357    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.101%)  route 0.104ns (35.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.637    -0.527    clk_gen
    SLICE_X18Y12         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.104    -0.282    udm/udm_controller/LED_OBUF[13]
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm_n_17
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.911    -0.762    clk_gen
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.074    -0.438    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.092    -0.346    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 udm/uart_rx/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.213ns (67.615%)  route 0.102ns (32.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.668    -0.496    udm/uart_rx/clk_out1
    SLICE_X2Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  udm/uart_rx/bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.102    -0.230    udm/uart_rx/bit_counter_reg_n_0_[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.049    -0.181 r  udm/uart_rx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    udm/uart_rx/bit_counter[2]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.945    -0.728    udm/uart_rx/clk_out1
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.074    -0.408    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.107    -0.301    udm/uart_rx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.168%)  route 0.247ns (65.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y8          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  udm/udm_controller/bus_wdata_bo_reg[7]/Q
                         net (fo=12, routed)          0.247    -0.149    testmem/ram_reg_0[7]
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.951    -0.722    testmem/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.451    
                         clock uncertainty            0.074    -0.376    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101    -0.275    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.198%)  route 0.123ns (39.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X20Y7          FDRE                                         r  udm/udm_controller/tr_length_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/tr_length_reg[26]/Q
                         net (fo=5, routed)           0.123    -0.261    udm/udm_controller/tr_length_reg_n_0_[26]
    SLICE_X22Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.216 r  udm/udm_controller/tr_length[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    udm/udm_controller/tr_length[18]
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.916    -0.757    udm/udm_controller/clk_out1
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.091    -0.342    udm/udm_controller/tr_length_reg[18]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.216%)  route 0.151ns (44.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.638    -0.526    udm/uart_tx/clk_out1
    SLICE_X11Y12         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.151    -0.234    udm/uart_tx/state__0[1]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.189    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.912    -0.761    udm/uart_tx/clk_out1
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.074    -0.438    
    SLICE_X10Y12         FDSE (Hold_fdse_C_D)         0.120    -0.318    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[25]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[26]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[27]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.372ns (24.316%)  route 4.270ns (75.684%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.667     5.405    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y11         FDRE                                         r  udm/udm_controller/timeout_counter_reg[28]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y11         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[29]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[30]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.372ns (24.551%)  route 4.216ns (75.449%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.613     5.351    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.267     9.362    udm/udm_controller/clk_out1
    SLICE_X24Y12         FDRE                                         r  udm/udm_controller/timeout_counter_reg[31]/C
                         clock pessimism              0.353     9.716    
                         clock uncertainty           -0.074     9.641    
    SLICE_X24Y12         FDRE (Setup_fdre_C_R)       -0.314     9.327    udm/udm_controller/timeout_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.327    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.372ns (24.745%)  route 4.173ns (75.255%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 9.363 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.237ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.380    -0.237    udm/udm_controller/clk_out1
    SLICE_X20Y3          FDRE                                         r  udm/udm_controller/tr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.341     0.104 f  udm/udm_controller/tr_length_reg[2]/Q
                         net (fo=4, routed)           0.639     0.743    udm/udm_controller/tr_length_reg_n_0_[2]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.113     0.856 r  udm/udm_controller/tx_sendbyte_start_i_11/O
                         net (fo=1, routed)           0.304     1.160    udm/udm_controller/tx_sendbyte_start_i_11_n_0
    SLICE_X20Y6          LUT5 (Prop_lut5_I4_O)        0.239     1.399 r  udm/udm_controller/tx_sendbyte_start_i_10/O
                         net (fo=1, routed)           0.256     1.656    udm/udm_controller/tx_sendbyte_start_i_10_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I5_O)        0.097     1.753 r  udm/udm_controller/tx_sendbyte_start_i_7/O
                         net (fo=1, routed)           0.321     2.074    udm/udm_controller/tx_sendbyte_start_i_7_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.097     2.171 r  udm/udm_controller/tx_sendbyte_start_i_3/O
                         net (fo=3, routed)           0.529     2.700    udm/udm_controller/tx_sendbyte_start_i_3_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I5_O)        0.097     2.797 f  udm/udm_controller/bus_addr_bo[31]_i_6/O
                         net (fo=3, routed)           0.325     3.123    udm/udm_controller/bus_addr_bo[31]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.220 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.415     3.635    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.097     3.732 f  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.354     4.086    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X17Y6          LUT3 (Prop_lut3_I2_O)        0.097     4.183 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=33, routed)          0.458     4.641    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X23Y8          LUT6 (Prop_lut6_I5_O)        0.097     4.738 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=31, routed)          0.570     5.307    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         1.268     9.363    udm/udm_controller/clk_out1
    SLICE_X24Y10         FDRE                                         r  udm/udm_controller/timeout_counter_reg[23]/C
                         clock pessimism              0.353     9.717    
                         clock uncertainty           -0.074     9.642    
    SLICE_X24Y10         FDRE (Setup_fdre_C_R)       -0.314     9.328    udm/udm_controller/timeout_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  4.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.778%)  route 0.125ns (40.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X11Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.125    -0.259    udm/udm_controller/in45[5]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    udm/udm_controller/RD_DATA_reg[5]
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.074    -0.413    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.121    -0.292    udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.605%)  route 0.127ns (47.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X11Y9          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  udm/udm_controller/RD_DATA_reg_reg[7]/Q
                         net (fo=1, routed)           0.127    -0.256    udm/udm_controller/RD_DATA_reg_reg_n_0_[7]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[7]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.074    -0.412    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.064    -0.348    udm/udm_controller/tx_sendbyte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.318%)  route 0.103ns (38.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.257    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.357    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.150%)  route 0.104ns (38.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.104    -0.255    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.914    -0.759    udm/udm_controller/clk_out1
    SLICE_X14Y10         FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.251    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.076    -0.358    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.415%)  route 0.107ns (39.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X12Y10         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  udm/udm_controller/RD_DATA_reg_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.253    udm/udm_controller/RD_DATA_reg_reg_n_0_[1]
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.915    -0.758    udm/udm_controller/clk_out1
    SLICE_X12Y9          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[1]/C
                         clock pessimism              0.251    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.076    -0.357    udm/udm_controller/tx_sendbyte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.101%)  route 0.104ns (35.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.637    -0.527    clk_gen
    SLICE_X18Y12         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.104    -0.282    udm/udm_controller/LED_OBUF[13]
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    udm_n_17
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.911    -0.762    clk_gen
    SLICE_X19Y13         FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.074    -0.438    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.092    -0.346    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 udm/uart_rx/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.213ns (67.615%)  route 0.102ns (32.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.668    -0.496    udm/uart_rx/clk_out1
    SLICE_X2Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  udm/uart_rx/bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.102    -0.230    udm/uart_rx/bit_counter_reg_n_0_[0]
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.049    -0.181 r  udm/uart_rx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    udm/uart_rx/bit_counter[2]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.945    -0.728    udm/uart_rx/clk_out1
    SLICE_X3Y10          FDRE                                         r  udm/uart_rx/bit_counter_reg[2]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.074    -0.408    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.107    -0.301    udm/uart_rx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.168%)  route 0.247ns (65.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.640    -0.524    udm/udm_controller/clk_out1
    SLICE_X15Y8          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  udm/udm_controller/bus_wdata_bo_reg[7]/Q
                         net (fo=12, routed)          0.247    -0.149    testmem/ram_reg_0[7]
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.951    -0.722    testmem/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.451    
                         clock uncertainty            0.074    -0.376    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.101    -0.275    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.198%)  route 0.123ns (39.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.639    -0.525    udm/udm_controller/clk_out1
    SLICE_X20Y7          FDRE                                         r  udm/udm_controller/tr_length_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  udm/udm_controller/tr_length_reg[26]/Q
                         net (fo=5, routed)           0.123    -0.261    udm/udm_controller/tr_length_reg_n_0_[26]
    SLICE_X22Y6          LUT4 (Prop_lut4_I0_O)        0.045    -0.216 r  udm/udm_controller/tr_length[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    udm/udm_controller/tr_length[18]
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.916    -0.757    udm/udm_controller/clk_out1
    SLICE_X22Y6          FDRE                                         r  udm/udm_controller/tr_length_reg[18]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.074    -0.433    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.091    -0.342    udm/udm_controller/tr_length_reg[18]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.216%)  route 0.151ns (44.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.638    -0.526    udm/uart_tx/clk_out1
    SLICE_X11Y12         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.151    -0.234    udm/uart_tx/state__0[1]
    SLICE_X10Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.189 r  udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.189    udm/uart_tx/tx_o_i_2_n_0
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=554, routed)         0.912    -0.761    udm/uart_tx/clk_out1
    SLICE_X10Y12         FDSE                                         r  udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.074    -0.438    
    SLICE_X10Y12         FDSE (Hold_fdse_C_D)         0.120    -0.318    udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.129    





