Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 09e5ac719a424377b43d4b99d4083e28 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestCPU_behav xil_defaultlib.TestCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/dell/Desktop/MultipleCPU/MultipleCPU.srcs/sources_1/new/MultipleCycleCPU.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.WRMultiplexer
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCMultiplexer
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MultipleCycleCPU
Compiling module xil_defaultlib.TestCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestCPU_behav
