library ieee;
use ieee.std_logic_1164.all;

entity Cronometro is
	port (clock, enable : in std_logic;
			saida : out std_logic_vector (3 downto 0));
end Cronometro;

architecture Cronometro of Cronometro is

	component Contador is
		port(clock, reset, enable: in std_logic;
			q : out std_logic_vector(3 downto 0));
	end component;
	
	component DivisorFrequencia is
		port(clock_in : in std_logic;
			clock_out : out std_logic);
	end component;