#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Sep 17 14:28:36 2024
# Process ID: 22304
# Current directory: C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA
# Command line: vivado.exe -mode tcl -source C:\Users\VLSI_15\AppData\Local\Packages\PythonSoftwareFoundation.Python.3.12_qbz5n2kfra8p0\LocalCache\local-packages\Python312\site-packages\zynet\db/vivadoScript.tcl -tclargs xc7z020clg484-1
# Log file: C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA/vivado.log
# Journal file: C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA\vivado.jou
# Running On: vlsilab15-nitdelhi-ac-in, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16833 MB
#-----------------------------------------------------------
source {C:\Users\VLSI_15\AppData\Local\Packages\PythonSoftwareFoundation.Python.3.12_qbz5n2kfra8p0\LocalCache\local-packages\Python312\site-packages\zynet\db/vivadoScript.tcl}
# create_project -in_memory -part [lindex $argv 0]
# set_param synth.vivado.isSynthRun true
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_mem [glob ./src/fpga/rtl/*.mif ]
# read_verilog -library xil_defaultlib [glob ./src/fpga/rtl/*.v]
# add_files -fileset sim_1 -norecurse ./src/fpga/tb/top_sim.v
# set_property top zyNet [current_fileset]
# set_property top top_sim [get_filesets sim_1]
# write_project_tcl -force -no_copy_sources -all_properties -use_bd_files {zynet.tcl}
WARNING: [Vivado 12-818] No files matched '*.bd'
INFO: [Vivado-projutils-8] Tcl script 'zynet.tcl' generated in output directory 'C:/Users/VLSI_15/Desktop/RB/neuralNetwork-master/neuralNetwork-master/NN FPGA'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source zynet.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

# exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 14:28:45 2024...
