#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 31 16:42:01 2025
# Process ID: 9760
# Current directory: D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.runs/synth_1
# Command line: vivado.exe -log sin_lifter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sin_lifter.tcl
# Log file: D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.runs/synth_1/sin_lifter.vds
# Journal file: D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.runs/synth_1\vivado.jou
# Running On: DESKTOP-S7TDGUG, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 17093 MB
#-----------------------------------------------------------
source sin_lifter.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 429.969 ; gain = 161.965
Command: read_checkpoint -auto_incremental -incremental D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/utils_1/imports/synth_1/sin_lifter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/utils_1/imports/synth_1/sin_lifter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sin_lifter -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1140
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 871.945 ; gain = 408.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sin_lifter' [D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/sources_1/new/sin_lifter.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sin_lifter' (0#1) [D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/sources_1/new/sin_lifter.vhd:46]
WARNING: [Synth 8-3917] design sin_lifter has port request_stall driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 962.184 ; gain = 499.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.184 ; gain = 499.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.184 ; gain = 499.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/utils_1/imports/synth_1/sin_lifter.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.184 ; gain = 499.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.184 ; gain = 499.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 962.184 ; gain = 499.125
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	              13x64  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element output_value_reg was removed.  [D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.srcs/sources_1/new/sin_lifter.vhd:80]
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP output_value_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register output_value_reg is absorbed into DSP output_value_reg.
DSP Report: operator ARG is absorbed into DSP output_value_reg.
DSP Report: operator ARG is absorbed into DSP output_value_reg.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP output_value_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register output_value_reg is absorbed into DSP output_value_reg.
DSP Report: operator ARG is absorbed into DSP output_value_reg.
DSP Report: operator ARG is absorbed into DSP output_value_reg.
WARNING: [Synth 8-3917] design sin_lifter has port request_stall driven by constant 0
WARNING: [Synth 8-3332] Sequential element (output_value_reg[47]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[46]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[45]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[44]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[43]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[42]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[41]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[40]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[39]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[38]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[37]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[36]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[35]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[34]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[33]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[32]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[31]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[30]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[29]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[28]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[27]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[26]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[25]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[24]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[23]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[22]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[21]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[20]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[19]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[18]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[17]) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[47]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[46]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[45]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[44]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[43]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[42]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[41]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[40]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[39]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[38]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[37]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[36]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[35]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[34]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[33]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[32]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[31]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[30]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[29]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[28]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[27]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[26]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[25]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[24]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[23]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[22]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[21]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[20]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[19]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[18]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[17]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[7]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[6]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[5]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[4]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[3]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[2]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[1]__0) is unused and will be removed from module sin_lifter.
WARNING: [Synth 8-3332] Sequential element (output_value_reg[0]__0) is unused and will be removed from module sin_lifter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sin_lifter  | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sin_lifter  | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|sin_lifter  | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sin_lifter  | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sin_lifter  | A*B             | 17     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sin_lifter  | (PCIN>>17+A*B)' | 12     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|sin_lifter  | A*B             | 17     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sin_lifter  | (PCIN>>17+A*B)' | 17     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    30|
|3     |DSP48E1 |     4|
|4     |LUT1    |     3|
|5     |LUT2    |    71|
|6     |LUT3    |     1|
|7     |LUT4    |    11|
|8     |FDRE    |    59|
|9     |IBUF    |    67|
|10    |OBUF    |    66|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   313|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.086 ; gain = 693.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1168.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1265.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 78904436
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 74 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1265.723 ; gain = 810.887
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Programming/TESI/MFCC_Blocks/MFCC_Blocks.runs/synth_1/sin_lifter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sin_lifter_utilization_synth.rpt -pb sin_lifter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 31 16:42:31 2025...
