// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "init_3d_mem.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic init_3d_mem::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic init_3d_mem::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> init_3d_mem::ap_ST_fsm_state1 = "1";
const sc_lv<3> init_3d_mem::ap_ST_fsm_state2 = "10";
const sc_lv<3> init_3d_mem::ap_ST_fsm_state3 = "100";
const sc_lv<32> init_3d_mem::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> init_3d_mem::ap_const_lv32_1 = "1";
const sc_lv<1> init_3d_mem::ap_const_lv1_0 = "0";
const sc_lv<32> init_3d_mem::ap_const_lv32_2 = "10";
const sc_lv<7> init_3d_mem::ap_const_lv7_0 = "0000000";
const sc_lv<1> init_3d_mem::ap_const_lv1_1 = "1";
const sc_lv<3> init_3d_mem::ap_const_lv3_0 = "000";
const sc_lv<2> init_3d_mem::ap_const_lv2_2 = "10";
const sc_lv<8> init_3d_mem::ap_const_lv8_0 = "00000000";
const sc_lv<2> init_3d_mem::ap_const_lv2_1 = "1";
const sc_lv<2> init_3d_mem::ap_const_lv2_0 = "00";
const sc_lv<2> init_3d_mem::ap_const_lv2_3 = "11";
const sc_lv<7> init_3d_mem::ap_const_lv7_60 = "1100000";
const sc_lv<7> init_3d_mem::ap_const_lv7_1 = "1";
const sc_lv<3> init_3d_mem::ap_const_lv3_4 = "100";
const sc_lv<3> init_3d_mem::ap_const_lv3_1 = "1";
const bool init_3d_mem::ap_const_boolean_1 = true;

init_3d_mem::init_3d_mem(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln50_fu_128_p2);
    sensitive << ( j_0_0_reg_100 );

    SC_METHOD(thread_add_ln51_fu_148_p2);
    sensitive << ( k_0_0_reg_111 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln50_fu_122_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln50_fu_122_p2 );

    SC_METHOD(thread_icmp_ln50_fu_122_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( j_0_0_reg_100 );

    SC_METHOD(thread_icmp_ln51_fu_142_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( k_0_0_reg_111 );

    SC_METHOD(thread_mem_0_0_V_address0);
    sensitive << ( mem_0_0_V_addr_reg_166 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_0_0_V_ce0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_0_0_V_d0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_0_0_V_we0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln51_fu_142_p2 );
    sensitive << ( trunc_ln180_fu_154_p1 );

    SC_METHOD(thread_mem_1_0_V_address0);
    sensitive << ( mem_1_0_V_addr_reg_171 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_1_0_V_ce0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_1_0_V_d0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_1_0_V_we0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln51_fu_142_p2 );
    sensitive << ( trunc_ln180_fu_154_p1 );

    SC_METHOD(thread_mem_2_0_V_address0);
    sensitive << ( mem_2_0_V_addr_reg_176 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_2_0_V_ce0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_2_0_V_d0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_2_0_V_we0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln51_fu_142_p2 );
    sensitive << ( trunc_ln180_fu_154_p1 );

    SC_METHOD(thread_mem_3_0_V_address0);
    sensitive << ( mem_3_0_V_addr_reg_181 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_3_0_V_ce0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_3_0_V_d0);
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_mem_3_0_V_we0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln51_fu_142_p2 );
    sensitive << ( trunc_ln180_fu_154_p1 );

    SC_METHOD(thread_trunc_ln180_fu_154_p1);
    sensitive << ( k_0_0_reg_111 );

    SC_METHOD(thread_zext_ln52_fu_134_p1);
    sensitive << ( j_0_0_reg_100 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln50_fu_122_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln51_fu_142_p2 );

    ap_CS_fsm = "001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "init_3d_mem_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, mem_0_0_V_address0, "(port)mem_0_0_V_address0");
    sc_trace(mVcdFile, mem_0_0_V_ce0, "(port)mem_0_0_V_ce0");
    sc_trace(mVcdFile, mem_0_0_V_we0, "(port)mem_0_0_V_we0");
    sc_trace(mVcdFile, mem_0_0_V_d0, "(port)mem_0_0_V_d0");
    sc_trace(mVcdFile, mem_1_0_V_address0, "(port)mem_1_0_V_address0");
    sc_trace(mVcdFile, mem_1_0_V_ce0, "(port)mem_1_0_V_ce0");
    sc_trace(mVcdFile, mem_1_0_V_we0, "(port)mem_1_0_V_we0");
    sc_trace(mVcdFile, mem_1_0_V_d0, "(port)mem_1_0_V_d0");
    sc_trace(mVcdFile, mem_2_0_V_address0, "(port)mem_2_0_V_address0");
    sc_trace(mVcdFile, mem_2_0_V_ce0, "(port)mem_2_0_V_ce0");
    sc_trace(mVcdFile, mem_2_0_V_we0, "(port)mem_2_0_V_we0");
    sc_trace(mVcdFile, mem_2_0_V_d0, "(port)mem_2_0_V_d0");
    sc_trace(mVcdFile, mem_3_0_V_address0, "(port)mem_3_0_V_address0");
    sc_trace(mVcdFile, mem_3_0_V_ce0, "(port)mem_3_0_V_ce0");
    sc_trace(mVcdFile, mem_3_0_V_we0, "(port)mem_3_0_V_we0");
    sc_trace(mVcdFile, mem_3_0_V_d0, "(port)mem_3_0_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, add_ln50_fu_128_p2, "add_ln50_fu_128_p2");
    sc_trace(mVcdFile, add_ln50_reg_161, "add_ln50_reg_161");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, mem_0_0_V_addr_reg_166, "mem_0_0_V_addr_reg_166");
    sc_trace(mVcdFile, icmp_ln50_fu_122_p2, "icmp_ln50_fu_122_p2");
    sc_trace(mVcdFile, mem_1_0_V_addr_reg_171, "mem_1_0_V_addr_reg_171");
    sc_trace(mVcdFile, mem_2_0_V_addr_reg_176, "mem_2_0_V_addr_reg_176");
    sc_trace(mVcdFile, mem_3_0_V_addr_reg_181, "mem_3_0_V_addr_reg_181");
    sc_trace(mVcdFile, add_ln51_fu_148_p2, "add_ln51_fu_148_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, j_0_0_reg_100, "j_0_0_reg_100");
    sc_trace(mVcdFile, icmp_ln51_fu_142_p2, "icmp_ln51_fu_142_p2");
    sc_trace(mVcdFile, k_0_0_reg_111, "k_0_0_reg_111");
    sc_trace(mVcdFile, zext_ln52_fu_134_p1, "zext_ln52_fu_134_p1");
    sc_trace(mVcdFile, trunc_ln180_fu_154_p1, "trunc_ln180_fu_154_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

init_3d_mem::~init_3d_mem() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void init_3d_mem::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln51_fu_142_p2.read(), ap_const_lv1_1))) {
        j_0_0_reg_100 = add_ln50_reg_161.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_0_0_reg_100 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln51_fu_142_p2.read()))) {
        k_0_0_reg_111 = add_ln51_fu_148_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln50_fu_122_p2.read(), ap_const_lv1_0))) {
        k_0_0_reg_111 = ap_const_lv3_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln50_reg_161 = add_ln50_fu_128_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln50_fu_122_p2.read(), ap_const_lv1_0))) {
        mem_0_0_V_addr_reg_166 =  (sc_lv<7>) (zext_ln52_fu_134_p1.read());
        mem_1_0_V_addr_reg_171 =  (sc_lv<7>) (zext_ln52_fu_134_p1.read());
        mem_2_0_V_addr_reg_176 =  (sc_lv<7>) (zext_ln52_fu_134_p1.read());
        mem_3_0_V_addr_reg_181 =  (sc_lv<7>) (zext_ln52_fu_134_p1.read());
    }
}

void init_3d_mem::thread_add_ln50_fu_128_p2() {
    add_ln50_fu_128_p2 = (!j_0_0_reg_100.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j_0_0_reg_100.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void init_3d_mem::thread_add_ln51_fu_148_p2() {
    add_ln51_fu_148_p2 = (!k_0_0_reg_111.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(k_0_0_reg_111.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void init_3d_mem::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void init_3d_mem::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void init_3d_mem::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void init_3d_mem::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln50_fu_122_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void init_3d_mem::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void init_3d_mem::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln50_fu_122_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void init_3d_mem::thread_icmp_ln50_fu_122_p2() {
    icmp_ln50_fu_122_p2 = (!j_0_0_reg_100.read().is_01() || !ap_const_lv7_60.is_01())? sc_lv<1>(): sc_lv<1>(j_0_0_reg_100.read() == ap_const_lv7_60);
}

void init_3d_mem::thread_icmp_ln51_fu_142_p2() {
    icmp_ln51_fu_142_p2 = (!k_0_0_reg_111.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(k_0_0_reg_111.read() == ap_const_lv3_4);
}

void init_3d_mem::thread_mem_0_0_V_address0() {
    mem_0_0_V_address0 = mem_0_0_V_addr_reg_166.read();
}

void init_3d_mem::thread_mem_0_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        mem_0_0_V_ce0 = ap_const_logic_1;
    } else {
        mem_0_0_V_ce0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_mem_0_0_V_d0() {
    mem_0_0_V_d0 = ap_const_lv8_0;
}

void init_3d_mem::thread_mem_0_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln51_fu_142_p2.read()) && 
         esl_seteq<1,2,2>(trunc_ln180_fu_154_p1.read(), ap_const_lv2_0))) {
        mem_0_0_V_we0 = ap_const_logic_1;
    } else {
        mem_0_0_V_we0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_mem_1_0_V_address0() {
    mem_1_0_V_address0 = mem_1_0_V_addr_reg_171.read();
}

void init_3d_mem::thread_mem_1_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        mem_1_0_V_ce0 = ap_const_logic_1;
    } else {
        mem_1_0_V_ce0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_mem_1_0_V_d0() {
    mem_1_0_V_d0 = ap_const_lv8_0;
}

void init_3d_mem::thread_mem_1_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln51_fu_142_p2.read()) && 
         esl_seteq<1,2,2>(trunc_ln180_fu_154_p1.read(), ap_const_lv2_1))) {
        mem_1_0_V_we0 = ap_const_logic_1;
    } else {
        mem_1_0_V_we0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_mem_2_0_V_address0() {
    mem_2_0_V_address0 = mem_2_0_V_addr_reg_176.read();
}

void init_3d_mem::thread_mem_2_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        mem_2_0_V_ce0 = ap_const_logic_1;
    } else {
        mem_2_0_V_ce0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_mem_2_0_V_d0() {
    mem_2_0_V_d0 = ap_const_lv8_0;
}

void init_3d_mem::thread_mem_2_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln51_fu_142_p2.read()) && 
         esl_seteq<1,2,2>(trunc_ln180_fu_154_p1.read(), ap_const_lv2_2))) {
        mem_2_0_V_we0 = ap_const_logic_1;
    } else {
        mem_2_0_V_we0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_mem_3_0_V_address0() {
    mem_3_0_V_address0 = mem_3_0_V_addr_reg_181.read();
}

void init_3d_mem::thread_mem_3_0_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        mem_3_0_V_ce0 = ap_const_logic_1;
    } else {
        mem_3_0_V_ce0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_mem_3_0_V_d0() {
    mem_3_0_V_d0 = ap_const_lv8_0;
}

void init_3d_mem::thread_mem_3_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln51_fu_142_p2.read()) && 
         esl_seteq<1,2,2>(trunc_ln180_fu_154_p1.read(), ap_const_lv2_3))) {
        mem_3_0_V_we0 = ap_const_logic_1;
    } else {
        mem_3_0_V_we0 = ap_const_logic_0;
    }
}

void init_3d_mem::thread_trunc_ln180_fu_154_p1() {
    trunc_ln180_fu_154_p1 = k_0_0_reg_111.read().range(2-1, 0);
}

void init_3d_mem::thread_zext_ln52_fu_134_p1() {
    zext_ln52_fu_134_p1 = esl_zext<64,7>(j_0_0_reg_100.read());
}

void init_3d_mem::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln50_fu_122_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln51_fu_142_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

