
	.version 1.4
	.target sm_10, map_f64_to_f32
	// compiled with /usr/local/cuda/open64/lib//be
	// nvopencc 4.0 built on 2011-05-12

	//-----------------------------------------------------------
	// Compiling /tmp/tmpxft_000012b7_00000000-9_mummergpu.compute_10.cpp3.i (/tmp/ccBI#.RslG6D)
	//-----------------------------------------------------------

	//-----------------------------------------------------------
	// Options:
	//-----------------------------------------------------------
	//  Target:ptx, ISA:sm_10, Endian:little, Pointer Size:64
	//  -O3	(Optimization level)
	//  -g0	(Debug level)
	//  -m2	(Report advisories)
	//-----------------------------------------------------------

	.file	1	"<command-line>"
	.file	2	"/tmp/tmpxft_000012b7_00000000-8_mummergpu.compute_10.cudafe2.gpu"
	.file	3	"common.cu"
	.file	4	"mummergpu.h"
	.file	5	"/usr/lib/gcc/x86_64-linux-gnu/4.4.7/include/stddef.h"
	.file	6	"/usr/local/cuda/include/crt/device_runtime.h"
	.file	7	"/usr/local/cuda/include/host_defines.h"
	.file	8	"/usr/local/cuda/include/builtin_types.h"
	.file	9	"/usr/local/cuda/include/device_types.h"
	.file	10	"/usr/local/cuda/include/driver_types.h"
	.file	11	"/usr/local/cuda/include/surface_types.h"
	.file	12	"/usr/local/cuda/include/texture_types.h"
	.file	13	"/usr/local/cuda/include/vector_types.h"
	.file	14	"/usr/local/cuda/include/device_launch_parameters.h"
	.file	15	"/usr/local/cuda/include/crt/storage_class.h"
	.file	16	"/usr/include/x86_64-linux-gnu/bits/types.h"
	.file	17	"/usr/include/x86_64-linux-gnu/bits/types/clock_t.h"
	.file	18	"mummergpu_kernel.cu"
	.file	19	"/usr/local/cuda/include/common_functions.h"
	.file	20	"/usr/local/cuda/include/math_functions.h"
	.file	21	"/usr/local/cuda/include/math_constants.h"
	.file	22	"/usr/local/cuda/include/device_functions.h"
	.file	23	"/usr/local/cuda/include/sm_11_atomic_functions.h"
	.file	24	"/usr/local/cuda/include/sm_12_atomic_functions.h"
	.file	25	"/usr/local/cuda/include/sm_13_double_functions.h"
	.file	26	"/usr/local/cuda/include/sm_20_atomic_functions.h"
	.file	27	"/usr/local/cuda/include/sm_20_intrinsics.h"
	.file	28	"/usr/local/cuda/include/surface_functions.h"
	.file	29	"/usr/local/cuda/include/texture_fetch_functions.h"
	.file	30	"/usr/local/cuda/include/math_functions_dbl_ptx1.h"

	.tex .u64 nodetex;
	.tex .u64 childrentex;
	.tex .u64 reftex;

	.entry _Z15mummergpuKernelP10MatchCoordPcPKiS3_ii (
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_match_coords,
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii___val_paramqueries,
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryAddrs,
		.param .u64 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryLengths,
		.param .s32 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_numQueries,
		.param .s32 __cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_min_match_len)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<115>;
	.reg .u64 %rd<27>;
	.reg .f32 %f<34>;
	.reg .pred %p<23>;
	.local .align 4 .b8 __cuda_local_var_38702_22_non_const_prev_16[4];
	.local .align 16 .b8 __cuda_local_var_38701_16_non_const_node_32[16];
	.loc	18	73	0
$LDWbegin__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii:
	cvt.u32.u16 	%r1, %ctaid.x;
	cvt.u32.u16 	%r2, %ntid.x;
	mul24.lo.u32 	%r3, %r1, %r2;
	cvt.u32.u16 	%r4, %tid.x;
	add.u32 	%r5, %r4, %r3;
	ld.param.s32 	%r6, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_numQueries];
	setp.gt.s32 	%p1, %r6, %r5;
	@%p1 bra 	$Lt_0_34562;
	bra.uni 	$LBB50__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii;
$Lt_0_34562:
	.loc	18	79	0
	cvt.s64.s32 	%rd1, %r5;
	mul.wide.s32 	%rd2, %r5, 4;
	ld.param.u64 	%rd3, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryLengths];
	add.u64 	%rd4, %rd3, %rd2;
	ld.global.s32 	%r7, [%rd4+0];
	.loc	18	83	0
	mov.u32 	%r8, 0;
	.loc	18	88	0
	ld.param.u64 	%rd5, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_queryAddrs];
	add.u64 	%rd6, %rd5, %rd2;
	ld.global.s32 	%r9, [%rd6+0];
	.loc	18	89	0
	cvt.s64.s32 	%rd7, %r9;
	ld.param.s32 	%r10, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	ld.param.u64 	%rd8, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_match_coords];
	mul.wide.s32 	%rd9, %r9, 8;
	add.u64 	%rd10, %rd8, %rd9;
	add.u32 	%r11, %r10, 1;
	mul24.lo.u32 	%r12, %r5, %r11;
	cvt.u64.u32 	%rd11, %r12;
	mul.wide.u32 	%rd12, %r12, 8;
	sub.u64 	%rd13, %rd10, %rd12;
	sub.s32 	%r13, %r7, %r10;
	mov.u32 	%r14, 0;
	setp.lt.s32 	%p2, %r13, %r14;
	@%p2 bra 	$LBB50__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii;
	add.s32 	%r15, %r13, 1;
	mov.s32 	%r16, %r15;
	mov.u64 	%rd14, 0;
	ld.param.u64 	%rd15, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii___val_paramqueries];
	add.s64 	%rd16, %rd7, %rd15;
	mov.s32 	%r17, 0;
	mov.s32 	%r18, 0;
	mov.s32 	%r19, 0;
	mov.s32 	%r20, %r16;
$Lt_0_35586:
 //<loop> Loop body line 89, nesting depth: 1, estimated iterations: unknown
	mov.s32 	%r21, 0;
	set.le.u32.s32 	%r22, %r18, %r21;
	neg.s32 	%r23, %r22;
	mov.u32 	%r24, 0;
	set.eq.u32.u32 	%r25, %r8, %r24;
	neg.s32 	%r26, %r25;
	or.b32 	%r27, %r23, %r26;
	mov.u32 	%r28, 0;
	setp.eq.s32 	%p3, %r27, %r28;
	@%p3 bra 	$Lt_0_35842;
	.loc	18	106	0
	mov.u32 	%r29, 0;
	and.b32 	%r30, %r8, -65536;
	or.b32 	%r31, %r30, 0;
	mov.u32 	%r32, 1;
	and.b32 	%r33, %r31, 65535;
	or.b32 	%r8, %r33, 65536;
	mov.s32 	%r18, 1;
	mov.s32 	%r19, 0;
$Lt_0_35842:
	.loc	18	111	0
	cvt.s64.s32 	%rd17, %r18;
	add.s64 	%rd18, %rd16, %rd14;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.s8 	%r34, [%rd19+0];
	mov.u32 	%r35, 0;
	setp.eq.s32 	%p4, %r34, %r35;
	@%p4 bra 	$Lt_0_40962;
$Lt_0_36866:
	.loc	18	121	0
	mov.u32 	%r36, %r8;
	shr.u32 	%r37, %r36, 16;
	shl.b32 	%r38, %r8, 16;
	shr.u32 	%r39, %r38, 16;
	cvt.rn.f32.u32 	%f1, %r39;
	mov.f32 	%f2, %f1;
	cvt.rn.f32.u32 	%f3, %r37;
	mov.f32 	%f4, %f3;
	mov.f32 	%f5, 0f00000000;     	// 0
	mov.f32 	%f6, %f5;
	mov.f32 	%f7, 0f00000000;     	// 0
	mov.f32 	%f8, %f7;
	tex.2d.v4.u32.f32 {%r40,%r41,%r42,%r43},[childrentex,{%f2,%f4,%f6,%f8}];
	mov.s32 	%r44, %r40;
	mov.s32 	%r45, %r41;
	mov.s32 	%r46, %r42;
	mov.s32 	%r47, %r43;
	.loc	18	122	0
	mov.s32 	%r48, %r8;
	.loc	18	124	0
	mov.u32 	%r49, 65;
	setp.eq.s32 	%p5, %r34, %r49;
	@%p5 bra 	$Lt_0_258;
	mov.u32 	%r50, 67;
	setp.eq.s32 	%p6, %r34, %r50;
	@%p6 bra 	$Lt_0_770;
	mov.u32 	%r51, 71;
	setp.eq.s32 	%p7, %r34, %r51;
	@%p7 bra 	$Lt_0_1026;
	mov.u32 	%r52, 84;
	setp.eq.s32 	%p8, %r34, %r52;
	@%p8 bra 	$Lt_0_1282;
	bra.uni 	$Lt_0_1538;
$Lt_0_258:
	.loc	18	126	0
	mov.s32 	%r8, %r44;
	bra.uni 	$Lt_0_514;
$Lt_0_770:
	.loc	18	127	0
	mov.s32 	%r8, %r45;
	bra.uni 	$Lt_0_514;
$Lt_0_1026:
	.loc	18	128	0
	mov.s32 	%r8, %r46;
	bra.uni 	$Lt_0_514;
$Lt_0_1282:
	.loc	18	129	0
	mov.s32 	%r8, %r47;
	bra.uni 	$Lt_0_514;
$Lt_0_1538:
	.loc	18	130	0
	mov.u32 	%r8, 0;
$Lt_0_514:
	.loc	18	131	0
	mov.u32 	%r53, 0;
	setp.ne.u32 	%p9, %r8, %r53;
	@%p9 bra 	$Lt_0_37122;
	.loc	18	139	0
	st.local.u32 	[__cuda_local_var_38702_22_non_const_prev_16+0], %r48;
	mov.s32 	%r54, %r39;
	mov.s32 	%r55, %r37;
	.loc	18	89	0
	ld.param.s32 	%r10, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	.loc	18	139	0
	setp.ge.s32 	%p10, %r10, %r18;
	@%p10 bra 	$Lt_0_37634;
	.loc	18	36	0
	mul.lo.u64 	%rd20, %rd14, 8;
	add.u64 	%rd21, %rd13, %rd20;
	and.b32 	%r56, %r37, 31;
	shl.b32 	%r57, %r39, 5;
	add.s32 	%r58, %r56, %r57;
	shr.u32 	%r59, %r37, 5;
	shl.b32 	%r60, %r59, 17;
	add.s32 	%r61, %r58, %r60;
	st.global.u32 	[%rd21+0], %r61;
	.loc	18	37	0
	mov.s16 	%rh1, 0;
	st.global.s16 	[%rd21+4], %rh1;
$Lt_0_37634:
	.loc	18	142	0
	sub.s32 	%r18, %r18, 1;
	.loc	18	145	0
	mov.s32 	%r19, 0;
	bra.uni 	$Lt_0_2306;
$Lt_0_37122:
	.loc	18	151	0
	cvt.u16.u32 	%r62, %r8;
	cvt.rn.f32.u32 	%f9, %r62;
	mov.f32 	%f10, %f9;
	shr.u32 	%r63, %r8, 16;
	cvt.rn.f32.u32 	%f11, %r63;
	mov.f32 	%f12, %f11;
	mov.f32 	%f13, 0f00000000;    	// 0
	mov.f32 	%f14, %f13;
	mov.f32 	%f15, 0f00000000;    	// 0
	mov.f32 	%f16, %f15;
	tex.2d.v4.u32.f32 {%r64,%r65,%r66,%r67},[nodetex,{%f10,%f12,%f14,%f16}];
	mov.s32 	%r68, %r64;
	mov.s32 	%r69, %r65;
	st.local.u32 	[__cuda_local_var_38701_16_non_const_node_32+0], %r68;
	st.local.u32 	[__cuda_local_var_38701_16_non_const_node_32+4], %r69;
	ld.local.s32 	%r70, [__cuda_local_var_38701_16_non_const_node_32+4];
	ld.local.s32 	%r71, [__cuda_local_var_38701_16_non_const_node_32+0];
	mov.u32 	%r72, 0;
	setp.eq.s32 	%p11, %r19, %r72;
	@%p11 bra 	$Lt_0_38402;
	sub.s32 	%r73, %r70, %r71;
	add.s32 	%r74, %r73, 1;
	setp.lt.s32 	%p12, %r19, %r74;
	@%p12 bra 	$Lt_0_38914;
	.loc	18	163	0
	add.s32 	%r75, %r70, 1;
	.loc	18	164	0
	add.s32 	%r76, %r73, %r18;
	add.s32 	%r18, %r76, 1;
	.loc	18	165	0
	sub.s32 	%r77, %r19, %r73;
	sub.s32 	%r19, %r77, 1;
	bra.uni 	$Lt_0_38658;
$Lt_0_38914:
	.loc	18	172	0
	add.s32 	%r18, %r18, %r19;
	.loc	18	173	0
	add.s32 	%r75, %r71, %r19;
	.loc	18	174	0
	mov.s32 	%r19, 0;
$Lt_0_38658:
	cvt.s64.s32 	%rd17, %r18;
	bra.uni 	$Lt_0_38146;
$Lt_0_38402:
	.loc	18	180	0
	add.s32 	%r18, %r18, 1;
	add.s64 	%rd17, %rd17, 1;
	.loc	18	181	0
	add.s32 	%r75, %r71, 1;
$Lt_0_38146:
	.loc	18	184	0
	add.u64 	%rd22, %rd17, %rd18;
	ld.global.s8 	%r34, [%rd22+0];
	.loc	18	186	0
	mov.s32 	%r78, 0;
	setp.ne.s32 	%p13, %r34, %r78;
	setp.lt.s32 	%p14, %r70, %r75;
	@%p14 bra 	$Lt_0_41218;
	@!%p13 bra 	$Lt_0_41218;
$L_0_33538:
	.loc	18	47	0
	shr.s32 	%r79, %r75, 2;
	and.b32 	%r80, %r79, 65535;
	cvt.rn.f32.s32 	%f17, %r80;
	mov.f32 	%f18, %f17;
	and.b32 	%r81, %r75, 3;
	shr.s32 	%r82, %r75, 18;
	shl.b32 	%r83, %r82, 2;
	add.s32 	%r84, %r81, %r83;
	cvt.rn.f32.s32 	%f19, %r84;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, 0f00000000;    	// 0
	mov.f32 	%f22, %f21;
	mov.f32 	%f23, 0f00000000;    	// 0
	mov.f32 	%f24, %f23;
	tex.2d.v4.s32.f32 {%r85,%r86,%r87,%r88},[reftex,{%f18,%f20,%f22,%f24}];
	mov.s32 	%r89, %r85;
	.loc	18	188	0
	cvt.s8.s32 	%r90, %r89;
	setp.eq.s32 	%p15, %r34, %r90;
	@%p15 bra 	$Lt_0_39170;
	st.local.u32 	[__cuda_local_var_38702_22_non_const_prev_16+0], %r48;
	bra.uni 	$Lt_0_36354;
$Lt_0_39170:
	.loc	18	199	0
	add.s32 	%r18, %r18, 1;
	add.s64 	%rd17, %rd17, 1;
	.loc	18	200	0
	add.s32 	%r75, %r75, 1;
	.loc	18	201	0
	add.u64 	%rd23, %rd17, %rd18;
	ld.global.s8 	%r34, [%rd23+0];
	.loc	18	186	0
	setp.lt.s32 	%p16, %r70, %r75;
	@%p16 bra 	$Lt_0_41730;
	mov.s32 	%r91, 0;
	setp.ne.s32 	%p17, %r34, %r91;
	mov.pred 	%p13, %p17;
	mov.pred 	%p18, %p19;
	@%p17 bra 	$L_0_33538;
	bra.uni 	$Lt_0_41218;
$Lt_0_41730:
	mov.s32 	%r92, 0;
	setp.ne.s32 	%p13, %r34, %r92;
$Lt_0_41218:
$L_0_33794:
	.loc	18	201	0
	@%p13 bra 	$Lt_0_36866;
	st.local.u32 	[__cuda_local_var_38702_22_non_const_prev_16+0], %r48;
	bra.uni 	$Lt_0_36354;
$Lt_0_40962:
	ld.local.u32 	%r48, [__cuda_local_var_38702_22_non_const_prev_16+0];
	ld.local.s32 	%r71, [__cuda_local_var_38701_16_non_const_node_32+0];
	mov.s32 	%r75, 0;
$Lt_0_36354:
$Lt_0_2562:
	.loc	18	209	0
	sub.s32 	%r93, %r75, %r71;
	.loc	18	89	0
	ld.param.s32 	%r10, [__cudaparm__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	.loc	18	209	0
	setp.ge.s32 	%p20, %r10, %r18;
	@%p20 bra 	$Lt_0_39938;
	.loc	18	36	0
	mov.u32 	%r94, %r8;
	shr.u32 	%r95, %r94, 16;
	mul.lo.u64 	%rd24, %rd14, 8;
	add.u64 	%rd25, %rd13, %rd24;
	and.b32 	%r96, %r95, 31;
	shl.b32 	%r97, %r8, 16;
	shr.u32 	%r98, %r97, 16;
	shl.b32 	%r99, %r98, 5;
	add.s32 	%r100, %r96, %r99;
	shr.u32 	%r101, %r95, 5;
	shl.b32 	%r102, %r101, 17;
	add.s32 	%r103, %r100, %r102;
	st.global.u32 	[%rd25+0], %r103;
	.loc	18	37	0
	st.global.s16 	[%rd25+4], %r93;
$Lt_0_39938:
	.loc	18	212	0
	mov.s32 	%r19, %r93;
	.loc	18	213	0
	sub.s32 	%r104, %r18, %r93;
	sub.s32 	%r18, %r104, 1;
	shl.b32 	%r105, %r48, 16;
	shr.u32 	%r54, %r105, 16;
	mov.u32 	%r106, %r48;
	shr.u32 	%r55, %r106, 16;
$Lt_0_2306:
	.loc	18	217	0
	cvt.rn.f32.u32 	%f25, %r54;
	mov.f32 	%f26, %f25;
	cvt.rn.f32.u32 	%f27, %r55;
	mov.f32 	%f28, %f27;
	mov.f32 	%f29, 0f00000000;    	// 0
	mov.f32 	%f30, %f29;
	mov.f32 	%f31, 0f00000000;    	// 0
	mov.f32 	%f32, %f31;
	tex.2d.v4.u32.f32 {%r107,%r108,%r109,%r110},[nodetex,{%f26,%f28,%f30,%f32}];
	mov.s32 	%r111, %r107;
	mov.s32 	%r112, %r108;
	mov.s32 	%r113, %r110;
	st.local.u32 	[__cuda_local_var_38701_16_non_const_node_32+0], %r111;
	st.local.u32 	[__cuda_local_var_38701_16_non_const_node_32+4], %r112;
	.loc	18	218	0
	mov.s32 	%r8, %r113;
	add.s32 	%r17, %r17, 1;
	add.u64 	%rd14, %rd14, 1;
	setp.ne.s32 	%p21, %r15, %r17;
	@%p21 bra 	$Lt_0_35586;
$LBB50__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii:
	.loc	18	226	0
	exit;
$LDWend__Z15mummergpuKernelP10MatchCoordPcPKiS3_ii:
	} // _Z15mummergpuKernelP10MatchCoordPcPKiS3_ii

	.entry _Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii (
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_match_coords,
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii___val_paramqueries,
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryAddrs,
		.param .u64 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryLengths,
		.param .s32 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_numQueries,
		.param .s32 __cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_min_match_len)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<139>;
	.reg .u64 %rd<24>;
	.reg .f32 %f<34>;
	.reg .pred %p<38>;
	.local .align 4 .b8 __cuda_local_var_38855_19_non_const_cur_16[4];
	.local .align 4 .b8 __cuda_local_var_38870_22_non_const_prev_20[4];
	.local .align 16 .b8 __cuda_local_var_38869_16_non_const_node_32[16];
	.loc	18	241	0
$LDWbegin__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii:
	cvt.u32.u16 	%r1, %ctaid.x;
	cvt.u32.u16 	%r2, %ntid.x;
	mul24.lo.u32 	%r3, %r1, %r2;
	cvt.u32.u16 	%r4, %tid.x;
	add.u32 	%r5, %r4, %r3;
	ld.param.s32 	%r6, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_numQueries];
	setp.gt.s32 	%p1, %r6, %r5;
	@%p1 bra 	$Lt_1_39938;
	bra.uni 	$LBB86__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii;
$Lt_1_39938:
	.loc	18	246	0
	cvt.s64.s32 	%rd1, %r5;
	mul.wide.s32 	%rd2, %r5, 4;
	ld.param.u64 	%rd3, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryLengths];
	add.u64 	%rd4, %rd3, %rd2;
	ld.global.s32 	%r7, [%rd4+0];
	.loc	18	259	0
	ld.param.u64 	%rd5, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_queryAddrs];
	add.u64 	%rd6, %rd5, %rd2;
	ld.global.s32 	%r8, [%rd6+0];
	.loc	18	260	0
	cvt.s64.s32 	%rd7, %r8;
	ld.param.s32 	%r9, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	ld.param.u64 	%rd8, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_match_coords];
	mul.wide.s32 	%rd9, %r8, 8;
	add.u64 	%rd10, %rd8, %rd9;
	add.u32 	%r10, %r9, 1;
	mul24.lo.u32 	%r11, %r5, %r10;
	cvt.u64.u32 	%rd11, %r11;
	mul.wide.u32 	%rd12, %r11, 8;
	sub.u64 	%rd13, %rd10, %rd12;
	.loc	18	263	0
	mov.s32 	%r12, %r7;
	setp.lt.s32 	%p2, %r7, %r9;
	@%p2 bra 	$LBB86__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii;
	ld.param.u64 	%rd14, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii___val_paramqueries];
	add.u64 	%rd15, %rd7, %rd14;
	add.u64 	%rd16, %rd15, 1;
	.loc	18	260	0
	ld.param.s32 	%r9, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	.loc	18	263	0
	sub.s32 	%r13, %r7, %r9;
	add.s32 	%r14, %r13, 1;
	sub.s32 	%r15, %r9, 1;
	ld.local.u32 	%r16, [__cuda_local_var_38855_19_non_const_cur_16+0];
	mov.s32 	%r17, 0;
	mov.s32 	%r18, 0;
	mov.s32 	%r19, %r14;
$Lt_1_40962:
 //<loop> Loop body line 263, nesting depth: 1, estimated iterations: unknown
	mov.s32 	%r20, 0;
	set.le.u32.s32 	%r21, %r17, %r20;
	neg.s32 	%r22, %r21;
	mov.u32 	%r23, 0;
	set.eq.u32.u32 	%r24, %r16, %r23;
	neg.s32 	%r25, %r24;
	or.b32 	%r26, %r22, %r25;
	mov.u32 	%r27, 0;
	setp.eq.s32 	%p3, %r26, %r27;
	@%p3 bra 	$Lt_1_41218;
	.loc	18	281	0
	mov.u32 	%r28, 0;
	and.b32 	%r29, %r16, -65536;
	or.b32 	%r30, %r29, 0;
	mov.u32 	%r31, 1;
	and.b32 	%r32, %r30, 65535;
	or.b32 	%r16, %r32, 65536;
	mov.s32 	%r17, 1;
	mov.s32 	%r18, 0;
$Lt_1_41218:
	.loc	18	286	0
	sub.s32 	%r33, %r12, %r17;
	cvt.u64.s32 	%rd17, %r33;
	add.s64 	%rd18, %rd17, %rd15;
	ld.global.s8 	%r34, [%rd18+1];
	.loc	18	52	0
	mov.u32 	%r35, 65;
	setp.eq.s32 	%p4, %r34, %r35;
	@%p4 bra 	$Lt_1_7682;
	mov.u32 	%r36, 67;
	setp.eq.s32 	%p5, %r34, %r36;
	@%p5 bra 	$Lt_1_7938;
	mov.u32 	%r37, 71;
	setp.eq.s32 	%p6, %r34, %r37;
	@%p6 bra 	$Lt_1_8194;
	mov.u32 	%r38, 84;
	setp.eq.s32 	%p7, %r34, %r38;
	@%p7 bra 	$Lt_1_8450;
	mov.u32 	%r39, 113;
	setp.eq.s32 	%p8, %r34, %r39;
	@%p8 bra 	$Lt_1_8706;
	bra.uni 	$Lt_1_8962;
$Lt_1_7682:
	.loc	18	54	0
	mov.s32 	%r40, 84;
	bra.uni 	$LDWendi__Z2rcc_209_29;
$Lt_1_7938:
	.loc	18	55	0
	mov.s32 	%r40, 71;
	bra.uni 	$LDWendi__Z2rcc_209_29;
$Lt_1_8194:
	.loc	18	56	0
	mov.s32 	%r40, 67;
	bra.uni 	$LDWendi__Z2rcc_209_29;
$Lt_1_8450:
	.loc	18	57	0
	mov.s32 	%r40, 65;
	bra.uni 	$LDWendi__Z2rcc_209_29;
$Lt_1_8706:
	.loc	18	58	0
	mov.s32 	%r40, 0;
	bra.uni 	$LDWendi__Z2rcc_209_29;
$Lt_1_8962:
	.loc	18	59	0
	mov.s32 	%r40, %r34;
$LDWendi__Z2rcc_209_29:
	.loc	18	286	0
	mov.s32 	%r41, %r40;
	mov.u32 	%r42, 0;
	setp.eq.s32 	%p9, %r40, %r42;
	@%p9 bra 	$Lt_1_46338;
$Lt_1_42242:
	.loc	18	296	0
	mov.u32 	%r43, %r16;
	shr.u32 	%r44, %r43, 16;
	shl.b32 	%r45, %r16, 16;
	shr.u32 	%r46, %r45, 16;
	cvt.rn.f32.u32 	%f1, %r46;
	mov.f32 	%f2, %f1;
	cvt.rn.f32.u32 	%f3, %r44;
	mov.f32 	%f4, %f3;
	mov.f32 	%f5, 0f00000000;     	// 0
	mov.f32 	%f6, %f5;
	mov.f32 	%f7, 0f00000000;     	// 0
	mov.f32 	%f8, %f7;
	tex.2d.v4.u32.f32 {%r47,%r48,%r49,%r50},[childrentex,{%f2,%f4,%f6,%f8}];
	mov.s32 	%r51, %r47;
	mov.s32 	%r52, %r48;
	mov.s32 	%r53, %r49;
	mov.s32 	%r54, %r50;
	.loc	18	297	0
	mov.s32 	%r55, %r16;
	.loc	18	299	0
	mov.u32 	%r56, 65;
	setp.eq.s32 	%p10, %r41, %r56;
	@%p10 bra 	$Lt_1_258;
	mov.u32 	%r57, 67;
	setp.eq.s32 	%p11, %r41, %r57;
	@%p11 bra 	$Lt_1_770;
	mov.u32 	%r58, 71;
	setp.eq.s32 	%p12, %r41, %r58;
	@%p12 bra 	$Lt_1_1026;
	mov.u32 	%r59, 84;
	setp.eq.s32 	%p13, %r41, %r59;
	@%p13 bra 	$Lt_1_1282;
	bra.uni 	$Lt_1_1538;
$Lt_1_258:
	.loc	18	301	0
	mov.s32 	%r16, %r51;
	bra.uni 	$Lt_1_514;
$Lt_1_770:
	.loc	18	302	0
	mov.s32 	%r16, %r52;
	bra.uni 	$Lt_1_514;
$Lt_1_1026:
	.loc	18	303	0
	mov.s32 	%r16, %r53;
	bra.uni 	$Lt_1_514;
$Lt_1_1282:
	.loc	18	304	0
	mov.s32 	%r16, %r54;
	bra.uni 	$Lt_1_514;
$Lt_1_1538:
	.loc	18	305	0
	mov.u32 	%r16, 0;
$Lt_1_514:
	.loc	18	306	0
	mov.u32 	%r60, 0;
	setp.ne.u32 	%p14, %r16, %r60;
	@%p14 bra 	$Lt_1_42498;
	.loc	18	314	0
	st.local.u32 	[__cuda_local_var_38870_22_non_const_prev_20+0], %r55;
	mov.s32 	%r61, %r46;
	mov.s32 	%r62, %r44;
	.loc	18	260	0
	ld.param.s32 	%r9, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	.loc	18	314	0
	setp.ge.s32 	%p15, %r9, %r17;
	@%p15 bra 	$Lt_1_43010;
	.loc	18	36	0
	and.b32 	%r63, %r44, 31;
	shl.b32 	%r64, %r46, 5;
	add.s32 	%r65, %r63, %r64;
	shr.u32 	%r66, %r44, 5;
	shl.b32 	%r67, %r66, 17;
	add.s32 	%r68, %r65, %r67;
	st.global.u32 	[%rd13+0], %r68;
	.loc	18	37	0
	mov.s16 	%rh1, -32768;
	st.global.s16 	[%rd13+4], %rh1;
$Lt_1_43010:
	.loc	18	317	0
	sub.s32 	%r17, %r17, 1;
	.loc	18	320	0
	mov.s32 	%r18, 0;
	bra.uni 	$Lt_1_2306;
$Lt_1_42498:
	.loc	18	326	0
	cvt.u16.u32 	%r69, %r16;
	cvt.rn.f32.u32 	%f9, %r69;
	mov.f32 	%f10, %f9;
	shr.u32 	%r70, %r16, 16;
	cvt.rn.f32.u32 	%f11, %r70;
	mov.f32 	%f12, %f11;
	mov.f32 	%f13, 0f00000000;    	// 0
	mov.f32 	%f14, %f13;
	mov.f32 	%f15, 0f00000000;    	// 0
	mov.f32 	%f16, %f15;
	tex.2d.v4.u32.f32 {%r71,%r72,%r73,%r74},[nodetex,{%f10,%f12,%f14,%f16}];
	mov.s32 	%r75, %r71;
	mov.s32 	%r76, %r72;
	st.local.u32 	[__cuda_local_var_38869_16_non_const_node_32+0], %r75;
	st.local.u32 	[__cuda_local_var_38869_16_non_const_node_32+4], %r76;
	ld.local.s32 	%r77, [__cuda_local_var_38869_16_non_const_node_32+4];
	ld.local.s32 	%r78, [__cuda_local_var_38869_16_non_const_node_32+0];
	mov.u32 	%r79, 0;
	setp.eq.s32 	%p16, %r18, %r79;
	@%p16 bra 	$Lt_1_43778;
	sub.s32 	%r80, %r77, %r78;
	add.s32 	%r81, %r80, 1;
	setp.lt.s32 	%p17, %r18, %r81;
	@%p17 bra 	$Lt_1_44290;
	.loc	18	338	0
	add.s32 	%r82, %r77, 1;
	.loc	18	339	0
	add.s32 	%r83, %r80, %r17;
	add.s32 	%r17, %r83, 1;
	.loc	18	340	0
	sub.s32 	%r84, %r18, %r80;
	sub.s32 	%r18, %r84, 1;
	bra.uni 	$Lt_1_43522;
$Lt_1_44290:
	.loc	18	347	0
	add.s32 	%r17, %r17, %r18;
	.loc	18	348	0
	add.s32 	%r82, %r78, %r18;
	.loc	18	349	0
	mov.s32 	%r18, 0;
	bra.uni 	$Lt_1_43522;
$Lt_1_43778:
	.loc	18	355	0
	add.s32 	%r17, %r17, 1;
	.loc	18	356	0
	add.s32 	%r82, %r78, 1;
$Lt_1_43522:
	.loc	18	359	0
	sub.s32 	%r85, %r12, %r17;
	cvt.u64.s32 	%rd19, %r85;
	add.u64 	%rd20, %rd19, %rd15;
	ld.global.s8 	%r86, [%rd20+1];
	.loc	18	52	0
	mov.u32 	%r87, 65;
	setp.eq.s32 	%p18, %r86, %r87;
	@%p18 bra 	$Lt_1_5378;
	mov.u32 	%r88, 67;
	setp.eq.s32 	%p19, %r86, %r88;
	@%p19 bra 	$Lt_1_5634;
	mov.u32 	%r89, 71;
	setp.eq.s32 	%p20, %r86, %r89;
	@%p20 bra 	$Lt_1_5890;
	mov.u32 	%r90, 84;
	setp.eq.s32 	%p21, %r86, %r90;
	@%p21 bra 	$Lt_1_6146;
	mov.u32 	%r91, 113;
	setp.eq.s32 	%p22, %r86, %r91;
	@%p22 bra 	$Lt_1_6402;
	bra.uni 	$Lt_1_6658;
$Lt_1_5378:
	.loc	18	54	0
	mov.s32 	%r92, 84;
	bra.uni 	$LDWendi__Z2rcc_209_20;
$Lt_1_5634:
	.loc	18	55	0
	mov.s32 	%r92, 71;
	bra.uni 	$LDWendi__Z2rcc_209_20;
$Lt_1_5890:
	.loc	18	56	0
	mov.s32 	%r92, 67;
	bra.uni 	$LDWendi__Z2rcc_209_20;
$Lt_1_6146:
	.loc	18	57	0
	mov.s32 	%r92, 65;
	bra.uni 	$LDWendi__Z2rcc_209_20;
$Lt_1_6402:
	.loc	18	58	0
	mov.s32 	%r92, 0;
	bra.uni 	$LDWendi__Z2rcc_209_20;
$Lt_1_6658:
	.loc	18	59	0
	mov.s32 	%r92, %r86;
$LDWendi__Z2rcc_209_20:
	.loc	18	359	0
	mov.s32 	%r41, %r92;
	.loc	18	361	0
	mov.s32 	%r93, 0;
	setp.ne.s32 	%p23, %r92, %r93;
	setp.lt.s32 	%p24, %r77, %r82;
	@%p24 bra 	$Lt_1_46594;
	@!%p23 bra 	$Lt_1_46594;
$L_1_38914:
	.loc	18	47	0
	shr.s32 	%r94, %r82, 2;
	and.b32 	%r95, %r94, 65535;
	cvt.rn.f32.s32 	%f17, %r95;
	mov.f32 	%f18, %f17;
	and.b32 	%r96, %r82, 3;
	shr.s32 	%r97, %r82, 18;
	shl.b32 	%r98, %r97, 2;
	add.s32 	%r99, %r96, %r98;
	cvt.rn.f32.s32 	%f19, %r99;
	mov.f32 	%f20, %f19;
	mov.f32 	%f21, 0f00000000;    	// 0
	mov.f32 	%f22, %f21;
	mov.f32 	%f23, 0f00000000;    	// 0
	mov.f32 	%f24, %f23;
	tex.2d.v4.s32.f32 {%r100,%r101,%r102,%r103},[reftex,{%f18,%f20,%f22,%f24}];
	mov.s32 	%r104, %r100;
	.loc	18	363	0
	cvt.s8.s32 	%r105, %r104;
	setp.eq.s32 	%p25, %r41, %r105;
	@%p25 bra 	$Lt_1_44546;
	st.local.u32 	[__cuda_local_var_38870_22_non_const_prev_20+0], %r55;
	bra.uni 	$Lt_1_41730;
$Lt_1_44546:
	.loc	18	374	0
	add.s32 	%r17, %r17, 1;
	.loc	18	375	0
	add.s32 	%r82, %r82, 1;
	.loc	18	376	0
	sub.s32 	%r106, %r12, %r17;
	cvt.u64.s32 	%rd21, %r106;
	add.u64 	%rd22, %rd21, %rd15;
	ld.global.s8 	%r107, [%rd22+1];
	.loc	18	52	0
	mov.u32 	%r108, 65;
	setp.eq.s32 	%p26, %r107, %r108;
	@%p26 bra 	$Lt_1_3074;
	mov.u32 	%r109, 67;
	setp.eq.s32 	%p27, %r107, %r109;
	@%p27 bra 	$Lt_1_3330;
	mov.u32 	%r110, 71;
	setp.eq.s32 	%p28, %r107, %r110;
	@%p28 bra 	$Lt_1_3586;
	mov.u32 	%r111, 84;
	setp.eq.s32 	%p29, %r107, %r111;
	@%p29 bra 	$Lt_1_3842;
	mov.u32 	%r112, 113;
	setp.eq.s32 	%p30, %r107, %r112;
	@%p30 bra 	$Lt_1_4098;
	bra.uni 	$Lt_1_4354;
$Lt_1_3074:
	.loc	18	54	0
	mov.s32 	%r113, 84;
	bra.uni 	$LDWendi__Z2rcc_209_11;
$Lt_1_3330:
	.loc	18	55	0
	mov.s32 	%r113, 71;
	bra.uni 	$LDWendi__Z2rcc_209_11;
$Lt_1_3586:
	.loc	18	56	0
	mov.s32 	%r113, 67;
	bra.uni 	$LDWendi__Z2rcc_209_11;
$Lt_1_3842:
	.loc	18	57	0
	mov.s32 	%r113, 65;
	bra.uni 	$LDWendi__Z2rcc_209_11;
$Lt_1_4098:
	.loc	18	58	0
	mov.s32 	%r113, 0;
	bra.uni 	$LDWendi__Z2rcc_209_11;
$Lt_1_4354:
	.loc	18	59	0
	mov.s32 	%r113, %r107;
$LDWendi__Z2rcc_209_11:
	.loc	18	376	0
	mov.s32 	%r41, %r113;
	.loc	18	361	0
	setp.lt.s32 	%p31, %r77, %r82;
	@%p31 bra 	$Lt_1_47106;
	mov.s32 	%r114, 0;
	setp.ne.s32 	%p32, %r41, %r114;
	mov.pred 	%p23, %p32;
	mov.pred 	%p33, %p34;
	@%p32 bra 	$L_1_38914;
	bra.uni 	$Lt_1_46594;
$Lt_1_47106:
	mov.s32 	%r115, 0;
	setp.ne.s32 	%p23, %r41, %r115;
$Lt_1_46594:
$L_1_39170:
	.loc	18	376	0
	@%p23 bra 	$Lt_1_42242;
	st.local.u32 	[__cuda_local_var_38870_22_non_const_prev_20+0], %r55;
	bra.uni 	$Lt_1_41730;
$Lt_1_46338:
	ld.local.u32 	%r55, [__cuda_local_var_38870_22_non_const_prev_20+0];
	ld.local.s32 	%r78, [__cuda_local_var_38869_16_non_const_node_32+0];
	mov.s32 	%r82, 0;
$Lt_1_41730:
$Lt_1_2562:
	.loc	18	384	0
	sub.s32 	%r116, %r82, %r78;
	.loc	18	260	0
	ld.param.s32 	%r9, [__cudaparm__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii_min_match_len];
	.loc	18	384	0
	setp.ge.s32 	%p35, %r9, %r17;
	@%p35 bra 	$Lt_1_45314;
	.loc	18	36	0
	mov.u32 	%r117, %r16;
	shr.u32 	%r118, %r117, 16;
	and.b32 	%r119, %r118, 31;
	shl.b32 	%r120, %r16, 16;
	shr.u32 	%r121, %r120, 16;
	shl.b32 	%r122, %r121, 5;
	add.s32 	%r123, %r119, %r122;
	shr.u32 	%r124, %r118, 5;
	shl.b32 	%r125, %r124, 17;
	add.s32 	%r126, %r123, %r125;
	st.global.u32 	[%rd13+0], %r126;
	.loc	18	37	0
	or.b32 	%r127, %r116, 32768;
	st.global.s16 	[%rd13+4], %r127;
$Lt_1_45314:
	.loc	18	387	0
	mov.s32 	%r18, %r116;
	.loc	18	388	0
	sub.s32 	%r128, %r17, %r116;
	sub.s32 	%r17, %r128, 1;
	shl.b32 	%r129, %r55, 16;
	shr.u32 	%r61, %r129, 16;
	mov.u32 	%r130, %r55;
	shr.u32 	%r62, %r130, 16;
$Lt_1_2306:
	.loc	18	392	0
	cvt.rn.f32.u32 	%f25, %r61;
	mov.f32 	%f26, %f25;
	cvt.rn.f32.u32 	%f27, %r62;
	mov.f32 	%f28, %f27;
	mov.f32 	%f29, 0f00000000;    	// 0
	mov.f32 	%f30, %f29;
	mov.f32 	%f31, 0f00000000;    	// 0
	mov.f32 	%f32, %f31;
	tex.2d.v4.u32.f32 {%r131,%r132,%r133,%r134},[nodetex,{%f26,%f28,%f30,%f32}];
	mov.s32 	%r135, %r131;
	mov.s32 	%r136, %r132;
	mov.s32 	%r137, %r134;
	st.local.u32 	[__cuda_local_var_38869_16_non_const_node_32+0], %r135;
	st.local.u32 	[__cuda_local_var_38869_16_non_const_node_32+4], %r136;
	.loc	18	393	0
	mov.s32 	%r16, %r137;
	.loc	18	263	0
	add.u64 	%rd13, %rd13, 8;
	sub.s32 	%r12, %r12, 1;
	setp.ne.s32 	%p36, %r15, %r12;
	@%p36 bra 	$Lt_1_40962;
$LBB86__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii:
	.loc	18	401	0
	exit;
$LDWend__Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii:
	} // _Z17mummergpuRCKernelP10MatchCoordPcPKiS3_ii


