Simulator report for VHDL3
Fri Apr 22 13:43:32 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------+
; Simulator Summary                            ;
+-----------------------------+----------------+
; Type                        ; Value          ;
+-----------------------------+----------------+
; Simulation Start Time       ; 0 ps           ;
; Simulation End Time         ; 4.0 ms         ;
; Simulation Netlist Size     ; 101 nodes      ;
; Simulation Coverage         ;       0.00 %   ;
; Total Number of Transitions ; 0              ;
; Simulation Breakpoints      ; 0              ;
; Family                      ; FLEX10K        ;
; Device                      ; EPF10K10LC84-4 ;
+-----------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 101          ;
; Total output ports checked                          ; 129          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 129          ;
; Total output ports with no 1-value coverage         ; 129          ;
; Total output ports with no 0-value coverage         ; 129          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                  ; Output Port Name                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |VHDL3|VHDL7_Tic_Con:inst1|Control[1]                                                      ; |VHDL3|VHDL7_Tic_Con:inst1|Control[1]                                                           ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Control[0]                                                      ; |VHDL3|VHDL7_Tic_Con:inst1|Control[0]                                                           ; data_out0        ;
; |VHDL3|Motor:inst8|Mux0~0                                                                  ; |VHDL3|Motor:inst8|Mux0~0                                                                       ; data_out0        ;
; |VHDL3|Motor:inst8|Mux2~0                                                                  ; |VHDL3|Motor:inst8|Mux2~0                                                                       ; data_out0        ;
; |VHDL3|Motor:inst8|Mux3~0                                                                  ; |VHDL3|Motor:inst8|Mux3~0                                                                       ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[0]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[0]                                                             ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[1]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[1]                                                             ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[2]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[2]                                                             ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[3]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[3]                                                             ; data_out0        ;
; |VHDL3|VHDL4:inst10|clk                                                                    ; |VHDL3|VHDL4:inst10|clk                                                                         ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[5]                                                               ; |VHDL3|Duty:inst11|Count1[5]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[0]                                                               ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|Count1[1]                                                               ; |VHDL3|Duty:inst11|Count1[1]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[3]                                                               ; |VHDL3|Duty:inst11|Count1[3]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Equal0~0                                                                ; |VHDL3|Duty:inst11|Equal0~0                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[6]                                                               ; |VHDL3|Duty:inst11|Count1[6]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[2]                                                               ; |VHDL3|Duty:inst11|Count1[2]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[4]                                                               ; |VHDL3|Duty:inst11|Count1[4]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Equal0~1                                                                ; |VHDL3|Duty:inst11|Equal0~1                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|Equal1~0                                                                ; |VHDL3|Duty:inst11|Equal1~0                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|Equal1~1                                                                ; |VHDL3|Duty:inst11|Equal1~1                                                                     ; data_out0        ;
; |VHDL3|VHDL4:inst9|clk                                                                     ; |VHDL3|VHDL4:inst9|clk                                                                          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |VHDL3|Duty:inst11|clk3~4                                                                  ; |VHDL3|Duty:inst11|clk3~4                                                                       ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |VHDL3|Duty:inst11|clk3~5                                                                  ; |VHDL3|Duty:inst11|clk3~5                                                                       ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]      ; data_out0        ;
; |VHDL3|Duty:inst11|Equal2~0                                                                ; |VHDL3|Duty:inst11|Equal2~0                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |VHDL3|Duty:inst11|Equal2~1                                                                ; |VHDL3|Duty:inst11|Equal2~1                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|clk3~6                                                                  ; |VHDL3|Duty:inst11|clk3~6                                                                       ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~0                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~0                                                               ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux3~0                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux3~0                                                               ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux2~0                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux2~0                                                               ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~1                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~1                                                               ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[16]                                                              ; |VHDL3|VHDL4:inst10|count[16]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[5]                                                               ; |VHDL3|VHDL4:inst10|count[5]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[4]                                                               ; |VHDL3|VHDL4:inst10|count[4]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[3]                                                               ; |VHDL3|VHDL4:inst10|count[3]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[2]                                                               ; |VHDL3|VHDL4:inst10|count[2]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~0                                                               ; |VHDL3|VHDL4:inst10|Equal0~0                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[6]                                                               ; |VHDL3|VHDL4:inst10|count[6]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[1]                                                               ; |VHDL3|VHDL4:inst10|count[1]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[0]                                                               ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|count[7]                                                               ; |VHDL3|VHDL4:inst10|count[7]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~1                                                               ; |VHDL3|VHDL4:inst10|Equal0~1                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~3                                                               ; |VHDL3|VHDL4:inst10|Equal0~3                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT     ; cout             ;
; |VHDL3|VHDL4:inst9|count[0]                                                                ; |VHDL3|VHDL4:inst9|count[0]                                                                     ; data_out0        ;
; |VHDL3|VHDL4:inst9|Equal0~0                                                                ; |VHDL3|VHDL4:inst9|Equal0~0                                                                     ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT    ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                        ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                             ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                      ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                           ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[12]                                                              ; |VHDL3|VHDL4:inst10|count[12]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[13]                                                              ; |VHDL3|VHDL4:inst10|count[13]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[14]                                                              ; |VHDL3|VHDL4:inst10|count[14]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[15]                                                              ; |VHDL3|VHDL4:inst10|count[15]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~7                                                               ; |VHDL3|VHDL4:inst10|Equal0~15                                                                   ; cascout          ;
; |VHDL3|VHDL4:inst10|count[8]                                                               ; |VHDL3|VHDL4:inst10|count[8]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[9]                                                               ; |VHDL3|VHDL4:inst10|count[9]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[10]                                                              ; |VHDL3|VHDL4:inst10|count[10]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[11]                                                              ; |VHDL3|VHDL4:inst10|count[11]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~9                                                               ; |VHDL3|VHDL4:inst10|Equal0~9                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT   ; cout             ;
; |VHDL3|Start1                                                                              ; |VHDL3|Start1~corein                                                                            ; dataout          ;
; |VHDL3|clk_in                                                                              ; |VHDL3|clk_in~corein                                                                            ; dataout          ;
; |VHDL3|output[3]                                                                           ; |VHDL3|output[3]                                                                                ; padio            ;
; |VHDL3|output[2]                                                                           ; |VHDL3|output[2]                                                                                ; padio            ;
; |VHDL3|output[1]                                                                           ; |VHDL3|output[1]                                                                                ; padio            ;
; |VHDL3|output[0]                                                                           ; |VHDL3|output[0]                                                                                ; padio            ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                  ; Output Port Name                                                                                ; Output Port Type ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |VHDL3|VHDL7_Tic_Con:inst1|Control[1]                                                      ; |VHDL3|VHDL7_Tic_Con:inst1|Control[1]                                                           ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Control[0]                                                      ; |VHDL3|VHDL7_Tic_Con:inst1|Control[0]                                                           ; data_out0        ;
; |VHDL3|Motor:inst8|Mux0~0                                                                  ; |VHDL3|Motor:inst8|Mux0~0                                                                       ; data_out0        ;
; |VHDL3|Motor:inst8|Mux2~0                                                                  ; |VHDL3|Motor:inst8|Mux2~0                                                                       ; data_out0        ;
; |VHDL3|Motor:inst8|Mux3~0                                                                  ; |VHDL3|Motor:inst8|Mux3~0                                                                       ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[0]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[0]                                                             ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[1]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[1]                                                             ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[2]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[2]                                                             ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|count[3]                                                        ; |VHDL3|VHDL7_Tic_Con:inst1|count[3]                                                             ; data_out0        ;
; |VHDL3|VHDL4:inst10|clk                                                                    ; |VHDL3|VHDL4:inst10|clk                                                                         ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[5]                                                               ; |VHDL3|Duty:inst11|Count1[5]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[0]                                                               ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|Count1[1]                                                               ; |VHDL3|Duty:inst11|Count1[1]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[3]                                                               ; |VHDL3|Duty:inst11|Count1[3]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Equal0~0                                                                ; |VHDL3|Duty:inst11|Equal0~0                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[6]                                                               ; |VHDL3|Duty:inst11|Count1[6]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[2]                                                               ; |VHDL3|Duty:inst11|Count1[2]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Count1[4]                                                               ; |VHDL3|Duty:inst11|Count1[4]                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|Equal0~1                                                                ; |VHDL3|Duty:inst11|Equal0~1                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|Equal1~0                                                                ; |VHDL3|Duty:inst11|Equal1~0                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|Equal1~1                                                                ; |VHDL3|Duty:inst11|Equal1~1                                                                     ; data_out0        ;
; |VHDL3|VHDL4:inst9|clk                                                                     ; |VHDL3|VHDL4:inst9|clk                                                                          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |VHDL3|Duty:inst11|clk3~4                                                                  ; |VHDL3|Duty:inst11|clk3~4                                                                       ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |VHDL3|Duty:inst11|clk3~5                                                                  ; |VHDL3|Duty:inst11|clk3~5                                                                       ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]      ; data_out0        ;
; |VHDL3|Duty:inst11|Equal2~0                                                                ; |VHDL3|Duty:inst11|Equal2~0                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]      ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |VHDL3|Duty:inst11|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |VHDL3|Duty:inst11|Equal2~1                                                                ; |VHDL3|Duty:inst11|Equal2~1                                                                     ; data_out0        ;
; |VHDL3|Duty:inst11|clk3~6                                                                  ; |VHDL3|Duty:inst11|clk3~6                                                                       ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~0                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~0                                                               ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux3~0                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux3~0                                                               ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux2~0                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux2~0                                                               ; data_out0        ;
; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~1                                                          ; |VHDL3|VHDL7_Tic_Con:inst1|Mux0~1                                                               ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[16]                                                              ; |VHDL3|VHDL4:inst10|count[16]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[5]                                                               ; |VHDL3|VHDL4:inst10|count[5]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[4]                                                               ; |VHDL3|VHDL4:inst10|count[4]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[3]                                                               ; |VHDL3|VHDL4:inst10|count[3]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[2]                                                               ; |VHDL3|VHDL4:inst10|count[2]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~0                                                               ; |VHDL3|VHDL4:inst10|Equal0~0                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[6]                                                               ; |VHDL3|VHDL4:inst10|count[6]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[1]                                                               ; |VHDL3|VHDL4:inst10|count[1]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[0]                                                               ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|count[7]                                                               ; |VHDL3|VHDL4:inst10|count[7]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~1                                                               ; |VHDL3|VHDL4:inst10|Equal0~1                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~3                                                               ; |VHDL3|VHDL4:inst10|Equal0~3                                                                    ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]          ; data_out0        ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]     ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT     ; cout             ;
; |VHDL3|VHDL4:inst9|count[0]                                                                ; |VHDL3|VHDL4:inst9|count[0]                                                                     ; data_out0        ;
; |VHDL3|VHDL4:inst9|Equal0~0                                                                ; |VHDL3|VHDL4:inst9|Equal0~0                                                                     ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT    ; cout             ;
; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                        ; |VHDL3|Duty:inst11|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                             ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                      ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                           ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[12]                                                              ; |VHDL3|VHDL4:inst10|count[12]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[13]                                                              ; |VHDL3|VHDL4:inst10|count[13]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[14]                                                              ; |VHDL3|VHDL4:inst10|count[14]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[15]                                                              ; |VHDL3|VHDL4:inst10|count[15]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~7                                                               ; |VHDL3|VHDL4:inst10|Equal0~15                                                                   ; cascout          ;
; |VHDL3|VHDL4:inst10|count[8]                                                               ; |VHDL3|VHDL4:inst10|count[8]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[9]                                                               ; |VHDL3|VHDL4:inst10|count[9]                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[10]                                                              ; |VHDL3|VHDL4:inst10|count[10]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|count[11]                                                              ; |VHDL3|VHDL4:inst10|count[11]                                                                   ; data_out0        ;
; |VHDL3|VHDL4:inst10|Equal0~9                                                               ; |VHDL3|VHDL4:inst10|Equal0~9                                                                    ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]         ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]    ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT    ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT   ; cout             ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]        ; data_out0        ;
; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]   ; |VHDL3|VHDL4:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT   ; cout             ;
; |VHDL3|Start1                                                                              ; |VHDL3|Start1~corein                                                                            ; dataout          ;
; |VHDL3|clk_in                                                                              ; |VHDL3|clk_in~corein                                                                            ; dataout          ;
; |VHDL3|output[3]                                                                           ; |VHDL3|output[3]                                                                                ; padio            ;
; |VHDL3|output[2]                                                                           ; |VHDL3|output[2]                                                                                ; padio            ;
; |VHDL3|output[1]                                                                           ; |VHDL3|output[1]                                                                                ; padio            ;
; |VHDL3|output[0]                                                                           ; |VHDL3|output[0]                                                                                ; padio            ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 22 13:43:32 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off VHDL3 -c VHDL3
Info: Using vector source file "D:/Digital System Design/VHDL3/VHDL3.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "clk_out" in design.
Warning: Can't find signal in vector source file for input pin "|VHDL3|Start1"
Info: Inverted registers were found during simulation
    Info: Register: |VHDL3|Duty:inst11|clk1
    Info: Register: |VHDL3|Duty:inst11|clk3
    Info: Register: |VHDL3|Duty:inst11|clk2
    Info: Register: |VHDL3|VHDL7_Tic_Con:inst1|count[0]
    Info: Register: |VHDL3|VHDL7_Tic_Con:inst1|count[1]
    Info: Register: |VHDL3|VHDL7_Tic_Con:inst1|count[3]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Quartus II Simulator was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Fri Apr 22 13:43:32 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


