set a(0-236) {NAME asn(acc#10(0))#1 TYPE ASSIGN PAR 0-235 XREFS 97162 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-242 {}}} SUCCS {{258 0 0-242 {}}} CYCLES {}}
set a(0-237) {NAME asn(acc#10(1))#1 TYPE ASSIGN PAR 0-235 XREFS 97163 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-242 {}}} SUCCS {{258 0 0-242 {}}} CYCLES {}}
set a(0-238) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-235 XREFS 97164 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-242 {}}} SUCCS {{258 0 0-242 {}}} CYCLES {}}
set a(0-239) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-235 XREFS 97165 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-242 {}}} SUCCS {{258 0 0-242 {}}} CYCLES {}}
set a(0-240) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-235 XREFS 97166 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-242 {}}} SUCCS {{258 0 0-242 {}}} CYCLES {}}
set a(0-241) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-235 XREFS 97167 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-242 {}}} SUCCS {{259 0 0-242 {}}} CYCLES {}}
set a(0-243) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97168 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-244) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97169 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-556 {}}} CYCLES {}}
set a(0-245) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97170 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-580 {}}} CYCLES {}}
set a(0-246) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97171 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-529 {}}} CYCLES {}}
set a(0-247) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-242 XREFS 97172 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-504 {}}} CYCLES {}}
set a(0-248) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-242 XREFS 97173 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-502 {}}} CYCLES {}}
set a(0-249) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-242 XREFS 97174 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-250) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-242 XREFS 97175 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-467 {}}} CYCLES {}}
set a(0-251) {NAME acc:asn(acc#10(1).sva#2) TYPE ASSIGN PAR 0-242 XREFS 97176 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-434 {}}} CYCLES {}}
set a(0-252) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97177 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-431 {}}} CYCLES {}}
set a(0-253) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97178 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-416 {}}} CYCLES {}}
set a(0-254) {NAME acc:asn(acc#10(0).sva#2) TYPE ASSIGN PAR 0-242 XREFS 97179 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-400 {}}} CYCLES {}}
set a(0-255) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97180 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-397 {}}} CYCLES {}}
set a(0-256) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97181 LOC {0 0.9999999250000037 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {} SUCCS {{258 0 0-388 {}}} CYCLES {}}
set a(0-257) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-242 XREFS 97182 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-359 {}}} CYCLES {}}
set a(0-258) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97183 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-259 {}}} CYCLES {}}
set a(0-259) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-242 XREFS 97184 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-258 {}}} SUCCS {{259 0 0-260 {}}} CYCLES {}}
set a(0-260) {NAME if:conc#3 TYPE CONCATENATE PAR 0-242 XREFS 97185 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-259 {}}} SUCCS {{258 0 0-271 {}}} CYCLES {}}
set a(0-261) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97186 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-262 {}}} CYCLES {}}
set a(0-262) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-242 XREFS 97187 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-261 {}}} SUCCS {{259 0 0-263 {}}} CYCLES {}}
set a(0-263) {NAME if:conc#4 TYPE CONCATENATE PAR 0-242 XREFS 97188 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-262 {}}} SUCCS {{258 0 0-269 {}}} CYCLES {}}
set a(0-264) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97189 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-265 {}}} CYCLES {}}
set a(0-265) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-242 XREFS 97190 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-264 {}}} SUCCS {{258 0 0-268 {}}} CYCLES {}}
set a(0-266) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97191 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-267 {}}} CYCLES {}}
set a(0-267) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-242 XREFS 97192 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-266 {}}} SUCCS {{259 0 0-268 {}}} CYCLES {}}
set a(0-268) {NAME if:conc#5 TYPE CONCATENATE PAR 0-242 XREFS 97193 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-265 {}} {259 0 0-267 {}}} SUCCS {{259 0 0-269 {}}} CYCLES {}}
set a(0-269) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-242 XREFS 97194 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-263 {}} {259 0 0-268 {}}} SUCCS {{259 0 0-270 {}}} CYCLES {}}
set a(0-270) {NAME if:slc TYPE READSLICE PAR 0-242 XREFS 97195 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-269 {}}} SUCCS {{259 0 0-271 {}}} CYCLES {}}
set a(0-271) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-242 XREFS 97196 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-260 {}} {259 0 0-270 {}}} SUCCS {{258 0 0-286 {}}} CYCLES {}}
set a(0-272) {NAME asn#199 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97197 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-273 {}}} CYCLES {}}
set a(0-273) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-242 XREFS 97198 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-272 {}}} SUCCS {{259 0 0-274 {}}} CYCLES {}}
set a(0-274) {NAME if:not#1 TYPE NOT PAR 0-242 XREFS 97199 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-273 {}}} SUCCS {{259 0 0-275 {}}} CYCLES {}}
set a(0-275) {NAME if:conc#6 TYPE CONCATENATE PAR 0-242 XREFS 97200 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-274 {}}} SUCCS {{259 0 0-276 {}}} CYCLES {}}
set a(0-276) {NAME if:conc TYPE CONCATENATE PAR 0-242 XREFS 97201 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-275 {}}} SUCCS {{258 0 0-284 {}}} CYCLES {}}
set a(0-277) {NAME asn#200 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97202 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-242 XREFS 97203 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-277 {}}} SUCCS {{259 0 0-279 {}}} CYCLES {}}
set a(0-279) {NAME if:not#2 TYPE NOT PAR 0-242 XREFS 97204 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-278 {}}} SUCCS {{259 0 0-280 {}}} CYCLES {}}
set a(0-280) {NAME if:conc#1 TYPE CONCATENATE PAR 0-242 XREFS 97205 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-279 {}}} SUCCS {{258 0 0-283 {}}} CYCLES {}}
set a(0-281) {NAME asn#201 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97206 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-282 {}}} CYCLES {}}
set a(0-282) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-242 XREFS 97207 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-281 {}}} SUCCS {{259 0 0-283 {}}} CYCLES {}}
set a(0-283) {NAME if:conc#7 TYPE CONCATENATE PAR 0-242 XREFS 97208 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-280 {}} {259 0 0-282 {}}} SUCCS {{259 0 0-284 {}}} CYCLES {}}
set a(0-284) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-242 XREFS 97209 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-276 {}} {259 0 0-283 {}}} SUCCS {{259 0 0-285 {}}} CYCLES {}}
set a(0-285) {NAME if:slc#1 TYPE READSLICE PAR 0-242 XREFS 97210 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-284 {}}} SUCCS {{259 0 0-286 {}}} CYCLES {}}
set a(0-286) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#11 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-242 XREFS 97211 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-271 {}} {259 0 0-285 {}}} SUCCS {{259 0 0-287 {}} {258 0 0-291 {}} {258 0 0-292 {}} {258 0 0-296 {}}} CYCLES {}}
set a(0-287) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-242 XREFS 97212 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-286 {}}} SUCCS {{259 0 0-288 {}}} CYCLES {}}
set a(0-288) {NAME if:not#3 TYPE NOT PAR 0-242 XREFS 97213 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-287 {}}} SUCCS {{259 0 0-289 {}}} CYCLES {}}
set a(0-289) {NAME if:conc#2 TYPE CONCATENATE PAR 0-242 XREFS 97214 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {NAME if:conc#9 TYPE CONCATENATE PAR 0-242 XREFS 97215 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-289 {}}} SUCCS {{258 0 0-294 {}}} CYCLES {}}
set a(0-291) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-242 XREFS 97216 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-286 {}}} SUCCS {{258 0 0-293 {}}} CYCLES {}}
set a(0-292) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-242 XREFS 97217 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-286 {}}} SUCCS {{259 0 0-293 {}}} CYCLES {}}
set a(0-293) {NAME if:conc#10 TYPE CONCATENATE PAR 0-242 XREFS 97218 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-291 {}} {259 0 0-292 {}}} SUCCS {{259 0 0-294 {}}} CYCLES {}}
set a(0-294) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-242 XREFS 97219 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-290 {}} {259 0 0-293 {}}} SUCCS {{259 0 0-295 {}}} CYCLES {}}
set a(0-295) {NAME if:slc#2 TYPE READSLICE PAR 0-242 XREFS 97220 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-294 {}}} SUCCS {{258 0 0-298 {}}} CYCLES {}}
set a(0-296) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-242 XREFS 97221 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-286 {}}} SUCCS {{259 0 0-297 {}}} CYCLES {}}
set a(0-297) {NAME if:conc#8 TYPE CONCATENATE PAR 0-242 XREFS 97222 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-296 {}}} SUCCS {{259 0 0-298 {}}} CYCLES {}}
set a(0-298) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-242 XREFS 97223 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-295 {}} {259 0 0-297 {}}} SUCCS {{259 0 0-299 {}} {258 0 0-302 {}}} CYCLES {}}
set a(0-299) {NAME slc(exs.imod) TYPE READSLICE PAR 0-242 XREFS 97224 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-298 {}}} SUCCS {{259 0 0-300 {}}} CYCLES {}}
set a(0-300) {NAME if:not TYPE NOT PAR 0-242 XREFS 97225 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-299 {}}} SUCCS {{259 0 0-301 {}}} CYCLES {}}
set a(0-301) {NAME if:xor TYPE XOR PAR 0-242 XREFS 97226 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-300 {}}} SUCCS {{259 0 0-302 {}}} CYCLES {}}
set a(0-302) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-242 XREFS 97227 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-298 {}} {259 0 0-301 {}}} SUCCS {{259 0 0-303 {}} {258 0 0-304 {}} {258 0 0-305 {}} {258 0 0-306 {}}} CYCLES {}}
set a(0-303) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-242 XREFS 97228 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-302 {}}} SUCCS {{258 0 0-307 {}}} CYCLES {}}
set a(0-304) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-242 XREFS 97229 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-302 {}}} SUCCS {{258 0 0-307 {}}} CYCLES {}}
set a(0-305) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-242 XREFS 97230 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-302 {}}} SUCCS {{258 0 0-307 {}}} CYCLES {}}
set a(0-306) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-242 XREFS 97231 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-302 {}}} SUCCS {{259 0 0-307 {}}} CYCLES {}}
set a(0-307) {NAME or TYPE OR PAR 0-242 XREFS 97232 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-305 {}} {258 0 0-304 {}} {258 0 0-303 {}} {259 0 0-306 {}}} SUCCS {{258 0 0-309 {}} {258 0 0-312 {}}} CYCLES {}}
set a(0-308) {NAME asn#202 TYPE ASSIGN PAR 0-242 XREFS 97233 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-585 {}}} SUCCS {{258 0 0-310 {}} {256 0 0-585 {}}} CYCLES {}}
set a(0-309) {NAME exs TYPE SIGNEXTEND PAR 0-242 XREFS 97234 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-307 {}}} SUCCS {{259 0 0-310 {}}} CYCLES {}}
set a(0-310) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-242 XREFS 97235 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-308 {}} {259 0 0-309 {}}} SUCCS {{258 0 0-399 {}} {258 0 0-400 {}}} CYCLES {}}
set a(0-311) {NAME asn#203 TYPE ASSIGN PAR 0-242 XREFS 97236 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-586 {}}} SUCCS {{258 0 0-313 {}} {256 0 0-586 {}}} CYCLES {}}
set a(0-312) {NAME exs#6 TYPE SIGNEXTEND PAR 0-242 XREFS 97237 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-307 {}}} SUCCS {{259 0 0-313 {}}} CYCLES {}}
set a(0-313) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-242 XREFS 97238 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-311 {}} {259 0 0-312 {}}} SUCCS {{258 0 0-433 {}} {258 0 0-434 {}}} CYCLES {}}
set a(0-314) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97239 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-315 {}}} CYCLES {}}
set a(0-315) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-242 XREFS 97240 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-314 {}}} SUCCS {{259 0 0-316 {}}} CYCLES {}}
set a(0-316) {NAME asel TYPE SELECT PAR 0-242 XREFS 97241 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-315 {}}} SUCCS {{146 0 0-317 {}} {146 0 0-318 {}} {146 0 0-319 {}} {146 0 0-320 {}} {146 0 0-321 {}} {146 0 0-322 {}} {146 0 0-323 {}} {146 0 0-324 {}} {146 0 0-325 {}} {146 0 0-326 {}} {146 0 0-327 {}} {146 0 0-328 {}} {146 0 0-329 {}} {146 0 0-330 {}} {146 0 0-331 {}} {146 0 0-332 {}} {146 0 0-333 {}} {146 0 0-334 {}} {146 0 0-335 {}} {146 0 0-336 {}} {146 0 0-337 {}}} CYCLES {}}
set a(0-317) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97242 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-318 {}}} CYCLES {}}
set a(0-318) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-242 XREFS 97243 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-317 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-319) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97244 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-320 {}}} CYCLES {}}
set a(0-320) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-242 XREFS 97245 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-319 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-321) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97246 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-322 {}}} CYCLES {}}
set a(0-322) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-242 XREFS 97247 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-321 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-323) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97248 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-324 {}}} CYCLES {}}
set a(0-324) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-242 XREFS 97249 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-323 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-325) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97250 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-326 {}}} CYCLES {}}
set a(0-326) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-242 XREFS 97251 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-325 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-327) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97252 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-328 {}}} CYCLES {}}
set a(0-328) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-242 XREFS 97253 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-327 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-329) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97254 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-330 {}}} CYCLES {}}
set a(0-330) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-242 XREFS 97255 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-329 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-331) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97256 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-332 {}}} CYCLES {}}
set a(0-332) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-242 XREFS 97257 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-331 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-333) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97258 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-334 {}}} CYCLES {}}
set a(0-334) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-242 XREFS 97259 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-333 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-335) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97260 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}}} SUCCS {{259 0 0-336 {}}} CYCLES {}}
set a(0-336) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-242 XREFS 97261 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {259 0 0-335 {}}} SUCCS {{259 0 0-337 {}}} CYCLES {}}
set a(0-337) {NAME aif:nor TYPE NOR PAR 0-242 XREFS 97262 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-316 {}} {258 0 0-334 {}} {258 0 0-332 {}} {258 0 0-330 {}} {258 0 0-328 {}} {258 0 0-326 {}} {258 0 0-324 {}} {258 0 0-322 {}} {258 0 0-320 {}} {258 0 0-318 {}} {259 0 0-336 {}}} SUCCS {{258 0 0-359 {}}} CYCLES {}}
set a(0-338) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97263 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-339 {}}} CYCLES {}}
set a(0-339) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-242 XREFS 97264 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-338 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-340) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97265 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-341 {}}} CYCLES {}}
set a(0-341) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-242 XREFS 97266 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-340 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-342) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97267 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-343 {}}} CYCLES {}}
set a(0-343) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-242 XREFS 97268 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-342 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-344) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97269 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-345 {}}} CYCLES {}}
set a(0-345) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-242 XREFS 97270 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-344 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-346) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97271 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-347 {}}} CYCLES {}}
set a(0-347) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-242 XREFS 97272 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-346 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-348) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97273 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-349 {}}} CYCLES {}}
set a(0-349) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-242 XREFS 97274 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-348 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-350) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97275 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-351 {}}} CYCLES {}}
set a(0-351) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-242 XREFS 97276 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-350 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-352) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97277 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-353 {}}} CYCLES {}}
set a(0-353) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-242 XREFS 97278 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-352 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-354) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97279 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-355 {}}} CYCLES {}}
set a(0-355) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-242 XREFS 97280 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-354 {}}} SUCCS {{258 0 0-358 {}}} CYCLES {}}
set a(0-356) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97281 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-357 {}}} CYCLES {}}
set a(0-357) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-242 XREFS 97282 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-356 {}}} SUCCS {{259 0 0-358 {}}} CYCLES {}}
set a(0-358) {NAME if#1:nor TYPE NOR PAR 0-242 XREFS 97283 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-355 {}} {258 0 0-353 {}} {258 0 0-351 {}} {258 0 0-349 {}} {258 0 0-347 {}} {258 0 0-345 {}} {258 0 0-343 {}} {258 0 0-341 {}} {258 0 0-339 {}} {259 0 0-357 {}}} SUCCS {{259 0 0-359 {}}} CYCLES {}}
set a(0-359) {NAME if#1:and TYPE AND PAR 0-242 XREFS 97284 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-337 {}} {258 0 0-257 {}} {259 0 0-358 {}}} SUCCS {{258 0 0-361 {}} {258 0 0-365 {}} {258 0 0-369 {}} {258 0 0-373 {}}} CYCLES {}}
set a(0-360) {NAME asn#204 TYPE ASSIGN PAR 0-242 XREFS 97285 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-587 {}}} SUCCS {{258 0 0-363 {}} {256 0 0-587 {}}} CYCLES {}}
set a(0-361) {NAME not#25 TYPE NOT PAR 0-242 XREFS 97286 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-359 {}}} SUCCS {{259 0 0-362 {}}} CYCLES {}}
set a(0-362) {NAME exs#7 TYPE SIGNEXTEND PAR 0-242 XREFS 97287 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-361 {}}} SUCCS {{259 0 0-363 {}}} CYCLES {}}
set a(0-363) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-242 XREFS 97288 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-360 {}} {259 0 0-362 {}}} SUCCS {{258 0 0-450 {}} {258 0 0-451 {}} {258 0 0-452 {}} {258 0 0-453 {}} {258 0 0-454 {}} {258 0 0-455 {}} {258 0 0-456 {}} {258 0 0-457 {}} {258 0 0-458 {}} {258 0 0-459 {}} {258 0 0-467 {}}} CYCLES {}}
set a(0-364) {NAME asn#205 TYPE ASSIGN PAR 0-242 XREFS 97289 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-588 {}}} SUCCS {{258 0 0-367 {}} {256 0 0-588 {}}} CYCLES {}}
set a(0-365) {NAME not#26 TYPE NOT PAR 0-242 XREFS 97290 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-359 {}}} SUCCS {{259 0 0-366 {}}} CYCLES {}}
set a(0-366) {NAME exs#8 TYPE SIGNEXTEND PAR 0-242 XREFS 97291 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-365 {}}} SUCCS {{259 0 0-367 {}}} CYCLES {}}
set a(0-367) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-242 XREFS 97292 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-364 {}} {259 0 0-366 {}}} SUCCS {{258 0 0-440 {}} {258 0 0-441 {}} {258 0 0-442 {}} {258 0 0-443 {}} {258 0 0-444 {}} {258 0 0-445 {}} {258 0 0-446 {}} {258 0 0-447 {}} {258 0 0-448 {}} {258 0 0-449 {}} {258 0 0-469 {}}} CYCLES {}}
set a(0-368) {NAME asn#206 TYPE ASSIGN PAR 0-242 XREFS 97293 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-589 {}}} SUCCS {{258 0 0-371 {}} {256 0 0-589 {}}} CYCLES {}}
set a(0-369) {NAME not#27 TYPE NOT PAR 0-242 XREFS 97294 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-359 {}}} SUCCS {{259 0 0-370 {}}} CYCLES {}}
set a(0-370) {NAME exs#9 TYPE SIGNEXTEND PAR 0-242 XREFS 97295 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-369 {}}} SUCCS {{259 0 0-371 {}}} CYCLES {}}
set a(0-371) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-242 XREFS 97296 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-368 {}} {259 0 0-370 {}}} SUCCS {{258 0 0-485 {}} {258 0 0-486 {}} {258 0 0-487 {}} {258 0 0-488 {}} {258 0 0-489 {}} {258 0 0-490 {}} {258 0 0-491 {}} {258 0 0-492 {}} {258 0 0-493 {}} {258 0 0-494 {}} {258 0 0-502 {}}} CYCLES {}}
set a(0-372) {NAME asn#207 TYPE ASSIGN PAR 0-242 XREFS 97297 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-590 {}}} SUCCS {{258 0 0-375 {}} {256 0 0-590 {}}} CYCLES {}}
set a(0-373) {NAME not TYPE NOT PAR 0-242 XREFS 97298 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-359 {}}} SUCCS {{259 0 0-374 {}}} CYCLES {}}
set a(0-374) {NAME exs#10 TYPE SIGNEXTEND PAR 0-242 XREFS 97299 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-373 {}}} SUCCS {{259 0 0-375 {}}} CYCLES {}}
set a(0-375) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-242 XREFS 97300 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-372 {}} {259 0 0-374 {}}} SUCCS {{258 0 0-475 {}} {258 0 0-476 {}} {258 0 0-477 {}} {258 0 0-478 {}} {258 0 0-479 {}} {258 0 0-480 {}} {258 0 0-481 {}} {258 0 0-482 {}} {258 0 0-483 {}} {258 0 0-484 {}} {258 0 0-504 {}}} CYCLES {}}
set a(0-376) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97301 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {} SUCCS {{259 0 0-377 {}}} CYCLES {}}
set a(0-377) {NAME slc(vin)#3 TYPE READSLICE PAR 0-242 XREFS 97302 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {{259 0 0-376 {}}} SUCCS {{259 0 0-378 {}}} CYCLES {}}
set a(0-378) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#2:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-242 XREFS 97303 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.5398678835434574 1 0.7967652206985905} PREDS {{259 0 0-377 {}}} SUCCS {{259 0 0-379 {}}} CYCLES {}}
set a(0-379) {NAME slc TYPE READSLICE PAR 0-242 XREFS 97304 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-378 {}}} SUCCS {{259 0 0-380 {}} {258 0 0-387 {}}} CYCLES {}}
set a(0-380) {NAME asel#1 TYPE SELECT PAR 0-242 XREFS 97305 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-379 {}}} SUCCS {{146 0 0-381 {}} {146 0 0-382 {}} {146 0 0-383 {}} {146 0 0-384 {}} {146 0 0-385 {}} {146 0 0-386 {}}} CYCLES {}}
set a(0-381) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97306 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-380 {}}} SUCCS {{259 0 0-382 {}}} CYCLES {}}
set a(0-382) {NAME slc(vin)#4 TYPE READSLICE PAR 0-242 XREFS 97307 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-380 {}} {259 0 0-381 {}}} SUCCS {{259 0 0-383 {}}} CYCLES {}}
set a(0-383) {NAME aif#1:not#1 TYPE NOT PAR 0-242 XREFS 97308 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-380 {}} {259 0 0-382 {}}} SUCCS {{259 0 0-384 {}}} CYCLES {}}
set a(0-384) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-242 XREFS 97309 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7431024341798451 1 0.9999997713349782} PREDS {{146 0 0-380 {}} {259 0 0-383 {}}} SUCCS {{259 0 0-385 {}}} CYCLES {}}
set a(0-385) {NAME aif#1:slc TYPE READSLICE PAR 0-242 XREFS 97310 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-380 {}} {259 0 0-384 {}}} SUCCS {{259 0 0-386 {}}} CYCLES {}}
set a(0-386) {NAME if#2:not TYPE NOT PAR 0-242 XREFS 97311 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-380 {}} {259 0 0-385 {}}} SUCCS {{258 0 0-388 {}}} CYCLES {}}
set a(0-387) {NAME if#2:not#3 TYPE NOT PAR 0-242 XREFS 97312 LOC {1 0.16004121699793916 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{258 0 0-379 {}}} SUCCS {{259 0 0-388 {}}} CYCLES {}}
set a(0-388) {NAME if#2:and TYPE AND PAR 0-242 XREFS 97313 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{258 0 0-386 {}} {258 0 0-256 {}} {259 0 0-387 {}}} SUCCS {{259 0 0-389 {}} {258 0 0-397 {}}} CYCLES {}}
set a(0-389) {NAME asel#3 TYPE SELECT PAR 0-242 XREFS 97314 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{259 0 0-388 {}}} SUCCS {{146 0 0-390 {}} {146 0 0-391 {}} {146 0 0-392 {}} {146 0 0-393 {}} {146 0 0-394 {}} {146 0 0-395 {}} {146 0 0-396 {}}} CYCLES {}}
set a(0-390) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97315 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-389 {}}} SUCCS {{259 0 0-391 {}}} CYCLES {}}
set a(0-391) {NAME slc(vin)#5 TYPE READSLICE PAR 0-242 XREFS 97316 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-389 {}} {259 0 0-390 {}}} SUCCS {{259 0 0-392 {}}} CYCLES {}}
set a(0-392) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-242 XREFS 97317 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-389 {}} {259 0 0-391 {}}} SUCCS {{259 0 0-393 {}}} CYCLES {}}
set a(0-393) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-242 XREFS 97318 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.028934623553268823} PREDS {{146 0 0-389 {}} {259 0 0-392 {}}} SUCCS {{259 0 0-394 {}}} CYCLES {}}
set a(0-394) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97319 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 2 0.2858318386500577} PREDS {{146 0 0-389 {}} {259 0 0-393 {}}} SUCCS {{259 0 0-395 {}}} CYCLES {}}
set a(0-395) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-242 XREFS 97320 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-389 {}} {259 0 0-394 {}}} SUCCS {{259 0 0-396 {}}} CYCLES {}}
set a(0-396) {NAME if#2:not#1 TYPE NOT PAR 0-242 XREFS 97321 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-389 {}} {259 0 0-395 {}}} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {NAME if#2:and#1 TYPE AND PAR 0-242 XREFS 97322 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-388 {}} {258 0 0-255 {}} {259 0 0-396 {}}} SUCCS {{259 0 0-398 {}} {258 0 0-400 {}}} CYCLES {}}
set a(0-398) {NAME asel#7 TYPE SELECT PAR 0-242 XREFS 97323 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-397 {}}} SUCCS {{146 0 0-399 {}}} CYCLES {}}
set a(0-399) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-242 XREFS 97324 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-398 {}} {258 0 0-310 {}}} SUCCS {{259 0 0-400 {}}} CYCLES {}}
set a(0-400) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-242 XREFS 97325 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-397 {}} {258 0 0-310 {}} {258 0 0-254 {}} {259 0 0-399 {}}} SUCCS {{258 0 0-435 {}} {258 0 0-585 {}}} CYCLES {}}
set a(0-401) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97326 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-402 {}}} CYCLES {}}
set a(0-402) {NAME slc(vin) TYPE READSLICE PAR 0-242 XREFS 97327 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-401 {}}} SUCCS {{259 0 0-403 {}}} CYCLES {}}
set a(0-403) {NAME aif#11:not#1 TYPE NOT PAR 0-242 XREFS 97328 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-402 {}}} SUCCS {{259 0 0-404 {}}} CYCLES {}}
set a(0-404) {NAME aif#11:conc TYPE CONCATENATE PAR 0-242 XREFS 97329 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-403 {}}} SUCCS {{259 0 0-405 {}}} CYCLES {}}
set a(0-405) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97330 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-404 {}}} SUCCS {{259 0 0-406 {}}} CYCLES {}}
set a(0-406) {NAME aif#11:slc TYPE READSLICE PAR 0-242 XREFS 97331 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-405 {}}} SUCCS {{259 0 0-407 {}} {258 0 0-415 {}}} CYCLES {}}
set a(0-407) {NAME asel#13 TYPE SELECT PAR 0-242 XREFS 97332 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-406 {}}} SUCCS {{146 0 0-408 {}} {146 0 0-409 {}} {146 0 0-410 {}} {146 0 0-411 {}} {146 0 0-412 {}} {146 0 0-413 {}} {146 0 0-414 {}}} CYCLES {}}
set a(0-408) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97333 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-407 {}}} SUCCS {{259 0 0-409 {}}} CYCLES {}}
set a(0-409) {NAME slc(vin)#1 TYPE READSLICE PAR 0-242 XREFS 97334 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-407 {}} {259 0 0-408 {}}} SUCCS {{259 0 0-410 {}}} CYCLES {}}
set a(0-410) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-242 XREFS 97335 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-407 {}} {259 0 0-409 {}}} SUCCS {{259 0 0-411 {}}} CYCLES {}}
set a(0-411) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-242 XREFS 97336 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-407 {}} {259 0 0-410 {}}} SUCCS {{259 0 0-412 {}}} CYCLES {}}
set a(0-412) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97337 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-407 {}} {259 0 0-411 {}}} SUCCS {{259 0 0-413 {}}} CYCLES {}}
set a(0-413) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-242 XREFS 97338 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-407 {}} {259 0 0-412 {}}} SUCCS {{259 0 0-414 {}}} CYCLES {}}
set a(0-414) {NAME if#3:not#1 TYPE NOT PAR 0-242 XREFS 97339 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-407 {}} {259 0 0-413 {}}} SUCCS {{258 0 0-416 {}}} CYCLES {}}
set a(0-415) {NAME if#3:not TYPE NOT PAR 0-242 XREFS 97340 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-406 {}}} SUCCS {{259 0 0-416 {}}} CYCLES {}}
set a(0-416) {NAME if#3:and TYPE AND PAR 0-242 XREFS 97341 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-414 {}} {258 0 0-253 {}} {259 0 0-415 {}}} SUCCS {{259 0 0-417 {}} {258 0 0-431 {}}} CYCLES {}}
set a(0-417) {NAME asel#17 TYPE SELECT PAR 0-242 XREFS 97342 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-416 {}}} SUCCS {{146 0 0-418 {}} {146 0 0-419 {}} {146 0 0-420 {}} {130 0 0-421 {}} {130 0 0-422 {}}} CYCLES {}}
set a(0-418) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97343 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-417 {}}} SUCCS {{259 0 0-419 {}}} CYCLES {}}
set a(0-419) {NAME slc(vin)#6 TYPE READSLICE PAR 0-242 XREFS 97344 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-417 {}} {259 0 0-418 {}}} SUCCS {{259 0 0-420 {}}} CYCLES {}}
set a(0-420) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-242 XREFS 97345 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-417 {}} {259 0 0-419 {}}} SUCCS {{259 0 0-421 {}}} CYCLES {}}
set a(0-421) {NAME aif#17:slc TYPE READSLICE PAR 0-242 XREFS 97346 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-417 {}} {259 0 0-420 {}}} SUCCS {{259 0 0-422 {}} {258 0 0-430 {}}} CYCLES {}}
set a(0-422) {NAME aif#17:asel TYPE SELECT PAR 0-242 XREFS 97347 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-417 {}} {259 0 0-421 {}}} SUCCS {{146 0 0-423 {}} {146 0 0-424 {}} {146 0 0-425 {}} {146 0 0-426 {}} {146 0 0-427 {}} {146 0 0-428 {}} {146 0 0-429 {}}} CYCLES {}}
set a(0-423) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97348 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-422 {}}} SUCCS {{259 0 0-424 {}}} CYCLES {}}
set a(0-424) {NAME slc(vin)#2 TYPE READSLICE PAR 0-242 XREFS 97349 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-422 {}} {259 0 0-423 {}}} SUCCS {{259 0 0-425 {}}} CYCLES {}}
set a(0-425) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-242 XREFS 97350 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-422 {}} {259 0 0-424 {}}} SUCCS {{259 0 0-426 {}}} CYCLES {}}
set a(0-426) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-242 XREFS 97351 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-422 {}} {259 0 0-425 {}}} SUCCS {{259 0 0-427 {}}} CYCLES {}}
set a(0-427) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97352 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.2858318298286936} PREDS {{146 0 0-422 {}} {259 0 0-426 {}}} SUCCS {{259 0 0-428 {}}} CYCLES {}}
set a(0-428) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-242 XREFS 97353 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-422 {}} {259 0 0-427 {}}} SUCCS {{259 0 0-429 {}}} CYCLES {}}
set a(0-429) {NAME if#3:not#2 TYPE NOT PAR 0-242 XREFS 97354 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-422 {}} {259 0 0-428 {}}} SUCCS {{258 0 0-431 {}}} CYCLES {}}
set a(0-430) {NAME if#3:not#4 TYPE NOT PAR 0-242 XREFS 97355 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-421 {}}} SUCCS {{259 0 0-431 {}}} CYCLES {}}
set a(0-431) {NAME if#3:and#2 TYPE AND PAR 0-242 XREFS 97356 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-416 {}} {258 0 0-429 {}} {258 0 0-252 {}} {259 0 0-430 {}}} SUCCS {{259 0 0-432 {}} {258 0 0-434 {}}} CYCLES {}}
set a(0-432) {NAME sel#3 TYPE SELECT PAR 0-242 XREFS 97357 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-431 {}}} SUCCS {{146 0 0-433 {}}} CYCLES {}}
set a(0-433) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-242 XREFS 97358 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-432 {}} {258 0 0-313 {}}} SUCCS {{259 0 0-434 {}}} CYCLES {}}
set a(0-434) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-242 XREFS 97359 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-431 {}} {258 0 0-313 {}} {258 0 0-251 {}} {259 0 0-433 {}}} SUCCS {{258 0 0-470 {}} {258 0 0-586 {}}} CYCLES {}}
set a(0-435) {NAME not#2 TYPE NOT PAR 0-242 XREFS 97360 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-400 {}}} SUCCS {{259 0 0-436 {}}} CYCLES {}}
set a(0-436) {NAME conc TYPE CONCATENATE PAR 0-242 XREFS 97361 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-435 {}}} SUCCS {{259 0 0-437 {}}} CYCLES {}}
set a(0-437) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-242 XREFS 97362 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-436 {}}} SUCCS {{259 0 0-438 {}}} CYCLES {}}
set a(0-438) {NAME slc#2 TYPE READSLICE PAR 0-242 XREFS 97363 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-437 {}}} SUCCS {{259 0 0-439 {}} {258 0 0-466 {}} {258 0 0-468 {}}} CYCLES {}}
set a(0-439) {NAME sel#4 TYPE SELECT PAR 0-242 XREFS 97364 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-438 {}}} SUCCS {{146 0 0-440 {}} {146 0 0-441 {}} {146 0 0-442 {}} {146 0 0-443 {}} {146 0 0-444 {}} {146 0 0-445 {}} {146 0 0-446 {}} {146 0 0-447 {}} {146 0 0-448 {}} {146 0 0-449 {}} {146 0 0-450 {}} {146 0 0-451 {}} {146 0 0-452 {}} {146 0 0-453 {}} {146 0 0-454 {}} {146 0 0-455 {}} {146 0 0-456 {}} {146 0 0-457 {}} {146 0 0-458 {}} {146 0 0-459 {}} {130 0 0-460 {}} {130 0 0-461 {}}} CYCLES {}}
set a(0-440) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-242 XREFS 97365 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-441) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-242 XREFS 97366 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-442) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-242 XREFS 97367 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-443) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-242 XREFS 97368 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-444) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-242 XREFS 97369 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-445) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-242 XREFS 97370 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-446) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-242 XREFS 97371 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-447) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-242 XREFS 97372 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-448) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-242 XREFS 97373 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-449) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-242 XREFS 97374 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-367 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-450) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-242 XREFS 97375 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-451) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-242 XREFS 97376 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-452) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-242 XREFS 97377 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-453) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-242 XREFS 97378 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-454) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-242 XREFS 97379 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-455) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-242 XREFS 97380 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-456) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-242 XREFS 97381 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-457) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-242 XREFS 97382 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-458) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-242 XREFS 97383 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{258 0 0-460 {}}} CYCLES {}}
set a(0-459) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-242 XREFS 97384 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-439 {}} {258 0 0-363 {}}} SUCCS {{259 0 0-460 {}}} CYCLES {}}
set a(0-460) {NAME if#4:if:nor TYPE NOR PAR 0-242 XREFS 97385 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-439 {}} {258 0 0-458 {}} {258 0 0-457 {}} {258 0 0-456 {}} {258 0 0-455 {}} {258 0 0-454 {}} {258 0 0-453 {}} {258 0 0-452 {}} {258 0 0-451 {}} {258 0 0-450 {}} {258 0 0-449 {}} {258 0 0-448 {}} {258 0 0-447 {}} {258 0 0-446 {}} {258 0 0-445 {}} {258 0 0-444 {}} {258 0 0-443 {}} {258 0 0-442 {}} {258 0 0-441 {}} {258 0 0-440 {}} {259 0 0-459 {}}} SUCCS {{259 0 0-461 {}} {258 0 0-466 {}} {258 0 0-468 {}}} CYCLES {}}
set a(0-461) {NAME if#4:sel TYPE SELECT PAR 0-242 XREFS 97386 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-439 {}} {259 0 0-460 {}}} SUCCS {{146 0 0-462 {}} {146 0 0-463 {}} {146 0 0-464 {}} {146 0 0-465 {}}} CYCLES {}}
set a(0-462) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97387 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-461 {}}} SUCCS {{259 0 0-463 {}}} CYCLES {}}
set a(0-463) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-242 XREFS 97388 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-461 {}} {259 0 0-462 {}}} SUCCS {{258 0 0-467 {}}} CYCLES {}}
set a(0-464) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97389 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-461 {}}} SUCCS {{259 0 0-465 {}}} CYCLES {}}
set a(0-465) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-242 XREFS 97390 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-461 {}} {259 0 0-464 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-466) {NAME and#6 TYPE AND PAR 0-242 XREFS 97391 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-438 {}} {258 0 0-460 {}}} SUCCS {{259 0 0-467 {}}} CYCLES {}}
set a(0-467) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-242 XREFS 97392 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-363 {}} {258 0 0-463 {}} {258 0 0-250 {}} {259 0 0-466 {}}} SUCCS {{258 0 0-508 {}} {258 0 0-587 {}}} CYCLES {}}
set a(0-468) {NAME and#7 TYPE AND PAR 0-242 XREFS 97393 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-438 {}} {258 0 0-460 {}}} SUCCS {{259 0 0-469 {}}} CYCLES {}}
set a(0-469) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-242 XREFS 97394 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-367 {}} {258 0 0-465 {}} {258 0 0-249 {}} {259 0 0-468 {}}} SUCCS {{258 0 0-534 {}} {258 0 0-588 {}}} CYCLES {}}
set a(0-470) {NAME not#3 TYPE NOT PAR 0-242 XREFS 97395 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-434 {}}} SUCCS {{259 0 0-471 {}}} CYCLES {}}
set a(0-471) {NAME conc#1 TYPE CONCATENATE PAR 0-242 XREFS 97396 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-470 {}}} SUCCS {{259 0 0-472 {}}} CYCLES {}}
set a(0-472) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-242 XREFS 97397 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-471 {}}} SUCCS {{259 0 0-473 {}}} CYCLES {}}
set a(0-473) {NAME slc#3 TYPE READSLICE PAR 0-242 XREFS 97398 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-472 {}}} SUCCS {{259 0 0-474 {}} {258 0 0-501 {}} {258 0 0-503 {}}} CYCLES {}}
set a(0-474) {NAME sel#6 TYPE SELECT PAR 0-242 XREFS 97399 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-473 {}}} SUCCS {{146 0 0-475 {}} {146 0 0-476 {}} {146 0 0-477 {}} {146 0 0-478 {}} {146 0 0-479 {}} {146 0 0-480 {}} {146 0 0-481 {}} {146 0 0-482 {}} {146 0 0-483 {}} {146 0 0-484 {}} {146 0 0-485 {}} {146 0 0-486 {}} {146 0 0-487 {}} {146 0 0-488 {}} {146 0 0-489 {}} {146 0 0-490 {}} {146 0 0-491 {}} {146 0 0-492 {}} {146 0 0-493 {}} {146 0 0-494 {}} {130 0 0-495 {}} {130 0 0-496 {}}} CYCLES {}}
set a(0-475) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-242 XREFS 97400 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-476) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-242 XREFS 97401 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-477) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-242 XREFS 97402 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-478) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-242 XREFS 97403 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-479) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-242 XREFS 97404 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-480) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-242 XREFS 97405 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-481) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-242 XREFS 97406 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-482) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-242 XREFS 97407 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-483) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-242 XREFS 97408 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-484) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-242 XREFS 97409 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-375 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-485) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-242 XREFS 97410 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-486) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-242 XREFS 97411 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-487) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-242 XREFS 97412 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-488) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-242 XREFS 97413 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-489) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-242 XREFS 97414 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-490) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-242 XREFS 97415 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-491) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-242 XREFS 97416 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-492) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-242 XREFS 97417 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-493) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-242 XREFS 97418 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-494) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-242 XREFS 97419 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-474 {}} {258 0 0-371 {}}} SUCCS {{259 0 0-495 {}}} CYCLES {}}
set a(0-495) {NAME if#6:if:nor TYPE NOR PAR 0-242 XREFS 97420 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-474 {}} {258 0 0-493 {}} {258 0 0-492 {}} {258 0 0-491 {}} {258 0 0-490 {}} {258 0 0-489 {}} {258 0 0-488 {}} {258 0 0-487 {}} {258 0 0-486 {}} {258 0 0-485 {}} {258 0 0-484 {}} {258 0 0-483 {}} {258 0 0-482 {}} {258 0 0-481 {}} {258 0 0-480 {}} {258 0 0-479 {}} {258 0 0-478 {}} {258 0 0-477 {}} {258 0 0-476 {}} {258 0 0-475 {}} {259 0 0-494 {}}} SUCCS {{259 0 0-496 {}} {258 0 0-501 {}} {258 0 0-503 {}}} CYCLES {}}
set a(0-496) {NAME if#6:sel TYPE SELECT PAR 0-242 XREFS 97421 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-474 {}} {259 0 0-495 {}}} SUCCS {{146 0 0-497 {}} {146 0 0-498 {}} {146 0 0-499 {}} {146 0 0-500 {}}} CYCLES {}}
set a(0-497) {NAME asn#217 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97422 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-496 {}}} SUCCS {{259 0 0-498 {}}} CYCLES {}}
set a(0-498) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-242 XREFS 97423 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-496 {}} {259 0 0-497 {}}} SUCCS {{258 0 0-502 {}}} CYCLES {}}
set a(0-499) {NAME asn#218 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97424 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-496 {}}} SUCCS {{259 0 0-500 {}}} CYCLES {}}
set a(0-500) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-242 XREFS 97425 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-496 {}} {259 0 0-499 {}}} SUCCS {{258 0 0-504 {}}} CYCLES {}}
set a(0-501) {NAME and#8 TYPE AND PAR 0-242 XREFS 97426 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-473 {}} {258 0 0-495 {}}} SUCCS {{259 0 0-502 {}}} CYCLES {}}
set a(0-502) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-242 XREFS 97427 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-371 {}} {258 0 0-498 {}} {258 0 0-248 {}} {259 0 0-501 {}}} SUCCS {{258 0 0-515 {}} {258 0 0-589 {}}} CYCLES {}}
set a(0-503) {NAME and#9 TYPE AND PAR 0-242 XREFS 97428 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-473 {}} {258 0 0-495 {}}} SUCCS {{259 0 0-504 {}}} CYCLES {}}
set a(0-504) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-242 XREFS 97429 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-375 {}} {258 0 0-500 {}} {258 0 0-247 {}} {259 0 0-503 {}}} SUCCS {{258 0 0-561 {}} {258 0 0-590 {}}} CYCLES {}}
set a(0-505) {NAME asn#219 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97430 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-506 {}}} CYCLES {}}
set a(0-506) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-242 XREFS 97431 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-505 {}}} SUCCS {{259 0 0-507 {}}} CYCLES {}}
set a(0-507) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-242 XREFS 97432 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-506 {}}} SUCCS {{258 0 0-510 {}}} CYCLES {}}
set a(0-508) {NAME deltax_square_red:not TYPE NOT PAR 0-242 XREFS 97433 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-467 {}}} SUCCS {{259 0 0-509 {}}} CYCLES {}}
set a(0-509) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-242 XREFS 97434 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-508 {}}} SUCCS {{259 0 0-510 {}}} CYCLES {}}
set a(0-510) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-242 XREFS 97435 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-507 {}} {259 0 0-509 {}}} SUCCS {{259 0 0-511 {}}} CYCLES {}}
set a(0-511) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-242 XREFS 97436 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-510 {}}} SUCCS {{258 0 0-519 {}} {258 0 0-521 {}} {258 0 0-527 {}}} CYCLES {}}
set a(0-512) {NAME asn#220 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97437 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-513 {}}} CYCLES {}}
set a(0-513) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-242 XREFS 97438 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-512 {}}} SUCCS {{259 0 0-514 {}}} CYCLES {}}
set a(0-514) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-242 XREFS 97439 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-513 {}}} SUCCS {{258 0 0-517 {}}} CYCLES {}}
set a(0-515) {NAME deltax_square_blue:not TYPE NOT PAR 0-242 XREFS 97440 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-502 {}}} SUCCS {{259 0 0-516 {}}} CYCLES {}}
set a(0-516) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-242 XREFS 97441 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-515 {}}} SUCCS {{259 0 0-517 {}}} CYCLES {}}
set a(0-517) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-242 XREFS 97442 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-514 {}} {259 0 0-516 {}}} SUCCS {{259 0 0-518 {}}} CYCLES {}}
set a(0-518) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-242 XREFS 97443 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-517 {}}} SUCCS {{258 0 0-546 {}} {258 0 0-548 {}} {258 0 0-554 {}}} CYCLES {}}
set a(0-519) {NAME slc#9 TYPE READSLICE PAR 0-242 XREFS 97444 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-511 {}}} SUCCS {{259 0 0-520 {}}} CYCLES {}}
set a(0-520) {NAME asel#39 TYPE SELECT PAR 0-242 XREFS 97445 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-519 {}}} SUCCS {{146 0 0-521 {}} {146 0 0-522 {}} {146 0 0-523 {}} {146 0 0-524 {}} {146 0 0-525 {}} {146 0 0-526 {}}} CYCLES {}}
set a(0-521) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-242 XREFS 97446 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-520 {}} {258 0 0-511 {}}} SUCCS {{259 0 0-522 {}}} CYCLES {}}
set a(0-522) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-242 XREFS 97447 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-520 {}} {259 0 0-521 {}}} SUCCS {{259 0 0-523 {}}} CYCLES {}}
set a(0-523) {NAME if#12:conc TYPE CONCATENATE PAR 0-242 XREFS 97448 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-520 {}} {259 0 0-522 {}}} SUCCS {{259 0 0-524 {}}} CYCLES {}}
set a(0-524) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97449 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-520 {}} {259 0 0-523 {}}} SUCCS {{259 0 0-525 {}}} CYCLES {}}
set a(0-525) {NAME aif#39:slc TYPE READSLICE PAR 0-242 XREFS 97450 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-520 {}} {259 0 0-524 {}}} SUCCS {{259 0 0-526 {}}} CYCLES {}}
set a(0-526) {NAME if#12:not TYPE NOT PAR 0-242 XREFS 97451 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-520 {}} {259 0 0-525 {}}} SUCCS {{258 0 0-529 {}}} CYCLES {}}
set a(0-527) {NAME slc#6 TYPE READSLICE PAR 0-242 XREFS 97452 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-511 {}}} SUCCS {{259 0 0-528 {}}} CYCLES {}}
set a(0-528) {NAME if#12:not#2 TYPE NOT PAR 0-242 XREFS 97453 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-527 {}}} SUCCS {{259 0 0-529 {}}} CYCLES {}}
set a(0-529) {NAME if#12:and TYPE AND PAR 0-242 XREFS 97454 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-526 {}} {258 0 0-246 {}} {259 0 0-528 {}}} SUCCS {{259 0 0-530 {}} {258 0 0-580 {}}} CYCLES {}}
set a(0-530) {NAME asel#41 TYPE SELECT PAR 0-242 XREFS 97455 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-529 {}}} SUCCS {{146 0 0-531 {}} {146 0 0-532 {}} {146 0 0-533 {}} {146 0 0-534 {}} {146 0 0-535 {}} {146 0 0-536 {}} {130 0 0-537 {}} {146 0 0-538 {}} {130 0 0-539 {}}} CYCLES {}}
set a(0-531) {NAME asn#221 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97456 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-530 {}}} SUCCS {{259 0 0-532 {}}} CYCLES {}}
set a(0-532) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-242 XREFS 97457 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-530 {}} {259 0 0-531 {}}} SUCCS {{259 0 0-533 {}}} CYCLES {}}
set a(0-533) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-242 XREFS 97458 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-530 {}} {259 0 0-532 {}}} SUCCS {{258 0 0-536 {}}} CYCLES {}}
set a(0-534) {NAME deltay_square_red:not TYPE NOT PAR 0-242 XREFS 97459 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-530 {}} {258 0 0-469 {}}} SUCCS {{259 0 0-535 {}}} CYCLES {}}
set a(0-535) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-242 XREFS 97460 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-530 {}} {259 0 0-534 {}}} SUCCS {{259 0 0-536 {}}} CYCLES {}}
set a(0-536) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-242 XREFS 97461 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-530 {}} {258 0 0-533 {}} {259 0 0-535 {}}} SUCCS {{259 0 0-537 {}}} CYCLES {}}
set a(0-537) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-242 XREFS 97462 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-530 {}} {259 0 0-536 {}}} SUCCS {{259 0 0-538 {}} {258 0 0-540 {}} {258 0 0-577 {}}} CYCLES {}}
set a(0-538) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-242 XREFS 97463 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-530 {}} {259 0 0-537 {}}} SUCCS {{259 0 0-539 {}}} CYCLES {}}
set a(0-539) {NAME aif#41:asel TYPE SELECT PAR 0-242 XREFS 97464 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-530 {}} {259 0 0-538 {}}} SUCCS {{146 0 0-540 {}} {146 0 0-541 {}} {146 0 0-542 {}} {146 0 0-543 {}} {146 0 0-544 {}} {146 0 0-545 {}}} CYCLES {}}
set a(0-540) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-242 XREFS 97465 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-539 {}} {258 0 0-537 {}}} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-242 XREFS 97466 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-539 {}} {259 0 0-540 {}}} SUCCS {{259 0 0-542 {}}} CYCLES {}}
set a(0-542) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-242 XREFS 97467 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-539 {}} {259 0 0-541 {}}} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97468 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-539 {}} {259 0 0-542 {}}} SUCCS {{259 0 0-544 {}}} CYCLES {}}
set a(0-544) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-242 XREFS 97469 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-539 {}} {259 0 0-543 {}}} SUCCS {{259 0 0-545 {}}} CYCLES {}}
set a(0-545) {NAME if#12:not#1 TYPE NOT PAR 0-242 XREFS 97470 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-539 {}} {259 0 0-544 {}}} SUCCS {{258 0 0-580 {}}} CYCLES {}}
set a(0-546) {NAME slc#10 TYPE READSLICE PAR 0-242 XREFS 97471 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-518 {}}} SUCCS {{259 0 0-547 {}}} CYCLES {}}
set a(0-547) {NAME asel#45 TYPE SELECT PAR 0-242 XREFS 97472 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-546 {}}} SUCCS {{146 0 0-548 {}} {146 0 0-549 {}} {146 0 0-550 {}} {146 0 0-551 {}} {146 0 0-552 {}} {146 0 0-553 {}}} CYCLES {}}
set a(0-548) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-242 XREFS 97473 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-547 {}} {258 0 0-518 {}}} SUCCS {{259 0 0-549 {}}} CYCLES {}}
set a(0-549) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-242 XREFS 97474 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-547 {}} {259 0 0-548 {}}} SUCCS {{259 0 0-550 {}}} CYCLES {}}
set a(0-550) {NAME if#13:conc TYPE CONCATENATE PAR 0-242 XREFS 97475 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-547 {}} {259 0 0-549 {}}} SUCCS {{259 0 0-551 {}}} CYCLES {}}
set a(0-551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97476 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-547 {}} {259 0 0-550 {}}} SUCCS {{259 0 0-552 {}}} CYCLES {}}
set a(0-552) {NAME aif#45:slc TYPE READSLICE PAR 0-242 XREFS 97477 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-547 {}} {259 0 0-551 {}}} SUCCS {{259 0 0-553 {}}} CYCLES {}}
set a(0-553) {NAME if#13:not TYPE NOT PAR 0-242 XREFS 97478 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-547 {}} {259 0 0-552 {}}} SUCCS {{258 0 0-556 {}}} CYCLES {}}
set a(0-554) {NAME slc#7 TYPE READSLICE PAR 0-242 XREFS 97479 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-518 {}}} SUCCS {{259 0 0-555 {}}} CYCLES {}}
set a(0-555) {NAME if#13:not#2 TYPE NOT PAR 0-242 XREFS 97480 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-554 {}}} SUCCS {{259 0 0-556 {}}} CYCLES {}}
set a(0-556) {NAME if#13:and TYPE AND PAR 0-242 XREFS 97481 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-553 {}} {258 0 0-244 {}} {259 0 0-555 {}}} SUCCS {{259 0 0-557 {}} {258 0 0-575 {}}} CYCLES {}}
set a(0-557) {NAME asel#47 TYPE SELECT PAR 0-242 XREFS 97482 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-556 {}}} SUCCS {{146 0 0-558 {}} {146 0 0-559 {}} {146 0 0-560 {}} {146 0 0-561 {}} {146 0 0-562 {}} {146 0 0-563 {}} {130 0 0-564 {}} {146 0 0-565 {}} {130 0 0-566 {}}} CYCLES {}}
set a(0-558) {NAME asn#222 TYPE {I/O_READ SIGNAL} PAR 0-242 XREFS 97483 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-557 {}}} SUCCS {{259 0 0-559 {}}} CYCLES {}}
set a(0-559) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-242 XREFS 97484 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-557 {}} {259 0 0-558 {}}} SUCCS {{259 0 0-560 {}}} CYCLES {}}
set a(0-560) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-242 XREFS 97485 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-557 {}} {259 0 0-559 {}}} SUCCS {{258 0 0-563 {}}} CYCLES {}}
set a(0-561) {NAME deltay_square_blue:not TYPE NOT PAR 0-242 XREFS 97486 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-557 {}} {258 0 0-504 {}}} SUCCS {{259 0 0-562 {}}} CYCLES {}}
set a(0-562) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-242 XREFS 97487 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-557 {}} {259 0 0-561 {}}} SUCCS {{259 0 0-563 {}}} CYCLES {}}
set a(0-563) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-242 XREFS 97488 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-557 {}} {258 0 0-560 {}} {259 0 0-562 {}}} SUCCS {{259 0 0-564 {}}} CYCLES {}}
set a(0-564) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-242 XREFS 97489 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-557 {}} {259 0 0-563 {}}} SUCCS {{259 0 0-565 {}} {258 0 0-567 {}} {258 0 0-573 {}}} CYCLES {}}
set a(0-565) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-242 XREFS 97490 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-557 {}} {259 0 0-564 {}}} SUCCS {{259 0 0-566 {}}} CYCLES {}}
set a(0-566) {NAME aif#47:asel TYPE SELECT PAR 0-242 XREFS 97491 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-557 {}} {259 0 0-565 {}}} SUCCS {{146 0 0-567 {}} {146 0 0-568 {}} {146 0 0-569 {}} {146 0 0-570 {}} {146 0 0-571 {}} {146 0 0-572 {}}} CYCLES {}}
set a(0-567) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-242 XREFS 97492 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-566 {}} {258 0 0-564 {}}} SUCCS {{259 0 0-568 {}}} CYCLES {}}
set a(0-568) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-242 XREFS 97493 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-566 {}} {259 0 0-567 {}}} SUCCS {{259 0 0-569 {}}} CYCLES {}}
set a(0-569) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-242 XREFS 97494 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-566 {}} {259 0 0-568 {}}} SUCCS {{259 0 0-570 {}}} CYCLES {}}
set a(0-570) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-242 XREFS 97495 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-566 {}} {259 0 0-569 {}}} SUCCS {{259 0 0-571 {}}} CYCLES {}}
set a(0-571) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-242 XREFS 97496 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-566 {}} {259 0 0-570 {}}} SUCCS {{259 0 0-572 {}}} CYCLES {}}
set a(0-572) {NAME if#13:not#1 TYPE NOT PAR 0-242 XREFS 97497 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-566 {}} {259 0 0-571 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-573) {NAME aif#47:slc TYPE READSLICE PAR 0-242 XREFS 97498 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-564 {}}} SUCCS {{259 0 0-574 {}}} CYCLES {}}
set a(0-574) {NAME if#13:not#3 TYPE NOT PAR 0-242 XREFS 97499 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-573 {}}} SUCCS {{259 0 0-575 {}}} CYCLES {}}
set a(0-575) {NAME if#13:and#2 TYPE AND PAR 0-242 XREFS 97500 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-556 {}} {258 0 0-572 {}} {258 0 0-243 {}} {259 0 0-574 {}}} SUCCS {{258 0 0-579 {}} {258 0 0-582 {}}} CYCLES {}}
set a(0-576) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-242 XREFS 97501 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-576 {}} {80 0 0-584 {}}} SUCCS {{260 0 0-576 {}} {80 0 0-584 {}}} CYCLES {}}
set a(0-577) {NAME aif#41:slc TYPE READSLICE PAR 0-242 XREFS 97502 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-537 {}}} SUCCS {{259 0 0-578 {}}} CYCLES {}}
set a(0-578) {NAME if#12:not#3 TYPE NOT PAR 0-242 XREFS 97503 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-577 {}}} SUCCS {{258 0 0-580 {}}} CYCLES {}}
set a(0-579) {NAME not#20 TYPE NOT PAR 0-242 XREFS 97504 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-575 {}}} SUCCS {{259 0 0-580 {}}} CYCLES {}}
set a(0-580) {NAME and#10 TYPE AND PAR 0-242 XREFS 97505 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-529 {}} {258 0 0-578 {}} {258 0 0-545 {}} {258 0 0-245 {}} {259 0 0-579 {}}} SUCCS {{259 0 0-581 {}}} CYCLES {}}
set a(0-581) {NAME exs#4 TYPE SIGNEXTEND PAR 0-242 XREFS 97506 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-580 {}}} SUCCS {{258 0 0-583 {}}} CYCLES {}}
set a(0-582) {NAME exs#2 TYPE SIGNEXTEND PAR 0-242 XREFS 97507 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-575 {}}} SUCCS {{259 0 0-583 {}}} CYCLES {}}
set a(0-583) {NAME conc#10 TYPE CONCATENATE PAR 0-242 XREFS 97508 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-581 {}} {259 0 0-582 {}}} SUCCS {{259 0 0-584 {}}} CYCLES {}}
set a(0-584) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-242 XREFS 97509 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-584 {}} {80 0 0-576 {}} {259 0 0-583 {}}} SUCCS {{80 0 0-576 {}} {260 0 0-584 {}}} CYCLES {}}
set a(0-585) {NAME vin:asn(acc#10(0).sva) TYPE ASSIGN PAR 0-242 XREFS 97510 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-585 {}} {256 0 0-308 {}} {258 0 0-400 {}}} SUCCS {{262 0 0-308 {}} {260 0 0-585 {}}} CYCLES {}}
set a(0-586) {NAME vin:asn(acc#10(1).sva) TYPE ASSIGN PAR 0-242 XREFS 97511 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-586 {}} {256 0 0-311 {}} {258 0 0-434 {}}} SUCCS {{262 0 0-311 {}} {260 0 0-586 {}}} CYCLES {}}
set a(0-587) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-242 XREFS 97512 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-587 {}} {256 0 0-360 {}} {258 0 0-467 {}}} SUCCS {{262 0 0-360 {}} {260 0 0-587 {}}} CYCLES {}}
set a(0-588) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-242 XREFS 97513 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-588 {}} {256 0 0-364 {}} {258 0 0-469 {}}} SUCCS {{262 0 0-364 {}} {260 0 0-588 {}}} CYCLES {}}
set a(0-589) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-242 XREFS 97514 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-589 {}} {256 0 0-368 {}} {258 0 0-502 {}}} SUCCS {{262 0 0-368 {}} {260 0 0-589 {}}} CYCLES {}}
set a(0-590) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-242 XREFS 97515 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-590 {}} {256 0 0-372 {}} {258 0 0-504 {}}} SUCCS {{262 0 0-372 {}} {260 0 0-590 {}}} CYCLES {}}
set a(0-242) {CHI {0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-235 XREFS 97516 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-242 {}} {258 0 0-240 {}} {258 0 0-239 {}} {258 0 0-238 {}} {258 0 0-237 {}} {258 0 0-236 {}} {259 0 0-241 {}}} SUCCS {{772 0 0-236 {}} {772 0 0-237 {}} {772 0 0-238 {}} {772 0 0-239 {}} {772 0 0-240 {}} {772 0 0-241 {}} {774 0 0-242 {}}} CYCLES {}}
set a(0-235) {CHI {0-236 0-237 0-238 0-239 0-240 0-241 0-242} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 97517 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-235-TOTALCYCLES) {4}
set a(0-235-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-269 0-298 0-378} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-271 0-286 0-294 0-437 0-472} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-284 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-302 0-399 0-433} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-310 0-313} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-363 0-367 0-371 0-375} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-384 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-394 0-405 0-412 0-524 0-543 0-551 0-570} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-400 0-434} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-420 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-427 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-467 0-469 0-502 0-504} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-510 0-517 0-536 0-563} mgc_ioport.mgc_out_stdreg(4,4) 0-576 mgc_ioport.mgc_out_stdreg(2,30) 0-584}
set a(0-235-PROC_NAME) {core}
set a(0-235-HIER_NAME) {/markers/core}
set a(TOP) {0-235}

