
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dlutton' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-957.12.2.el7.x86_64) on Tue Jul 16 01:39:51 EDT 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.6.1810 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls'
INFO: [HLS 200-10] Opening and resetting project '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj'.
INFO: [HLS 200-10] Adding design file 'src/algo_unpacked.cpp' to the project
INFO: [HLS 200-10] Adding design file 'src/TPG.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'src/algo_unpacked_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data/test2_inp.txt' to the project
INFO: [HLS 200-10] Adding test bench file 'data/test2_out_ref.txt' to the project
INFO: [HLS 200-10] Opening and resetting solution '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.33333ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/algo_unpacked_tb.cpp in debug mode
   Compiling ../../../../src/TPG.cc in debug mode
   Compiling ../../../../src/algo_unpacked.cpp in debug mode
   Generating csim.exe
shift 135 0 0 0
peak 0 0
shift 135 135 0 0
peak 0 0
shift 132 135 135 0
peak 0 0
shift 368 132 135 135
peak 160 0
shift 17364 368 132 135
peak 6572 160
shift 23050 17364 368 132
peak 16996 6572
shift 20515 23050 17364 368
peak 22921 16996
shift 15618 20515 23050 17364
peak 11851 22921
shift 11045 15618 20515 23050
peak 0 11851
shift 7483 11045 15618 20515
peak 0 0
*** Output data verification. PASSED ***
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m4s *****
INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 16 01:39:56 2019...
