Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Oct 24 16:40:40 2022
| Host              : pdudley-msi-laptop running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0               266565        0.010        0.000                      0               266565        0.488        0.000                       0                141495  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_pl_0                 {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_uzed   {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_uzed  {0.000 5.000}        10.000          100.000         
clk_pl_1                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                       3.958        0.000                      0                56997        0.010        0.000                      0                56997        2.000        0.000                       0                 20562  
  clk_out_clk_wiz_uzed         0.470        0.000                      0               209504        0.010        0.000                      0               209504        0.488        0.000                       0                120930  
  clkfbout_clk_wiz_uzed                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_uzed  clk_pl_0                    1.229        0.000                      0                   32        0.132        0.000                      0                   32  
clk_pl_0              clk_out_clk_wiz_uzed        1.050        0.000                      0                   64        0.105        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_regfile_inst/axi_rdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.252ns (4.361%)  route 5.526ns (95.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 13.069 - 10.000 ) 
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.021ns (routing 1.668ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.525ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       3.021     3.288    system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X31Y148        FDRE                                         r  system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.404 r  system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state_reg[m_valid_i]/Q
                         net (fo=10, routed)          0.281     3.685    axi_regfile_inst/M00_AXI_arvalid
    SLICE_X32Y149        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     3.821 r  axi_regfile_inst/slv_reg_rden/O
                         net (fo=32, routed)          5.245     9.066    axi_regfile_inst/slv_reg_rden__0
    SLICE_X49Y52         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       2.853    13.069    axi_regfile_inst/CLK
    SLICE_X49Y52         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.194    13.263    
                         clock uncertainty           -0.160    13.103    
    SLICE_X49Y52         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    13.024    axi_regfile_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  3.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.113ns (46.502%)  route 0.130ns (53.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.505ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      2.963ns (routing 1.525ns, distribution 1.438ns)
  Clock Net Delay (Destination): 3.238ns (routing 1.668ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       2.963     3.179    system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X5Y122         FDRE                                         r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     3.292 r  system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[92]/Q
                         net (fo=1, routed)           0.130     3.422    system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIA0
    SLICE_X5Y117         RAMD32                                       r  system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       3.238     3.505    system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X5Y117         RAMD32                                       r  system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
                         clock pessimism             -0.194     3.311    
    SLICE_X5Y117         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.101     3.412    system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PS8/MAXIGP0ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0   system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_uzed
  To Clock:  clk_out_clk_wiz_uzed

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 gen_code_label[23].heater_inst/lfsr_check_inst/compare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[23].heater_inst/lfsr_check_inst/error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_clk_wiz_uzed rise@2.500ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.194ns (10.607%)  route 1.635ns (89.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 5.736 - 2.500 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.774ns (routing 1.241ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.133ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       2.820     3.087    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128    -0.041 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     0.308    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.352 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      2.774     3.126    gen_code_label[23].heater_inst/lfsr_check_inst/clk_out
    SLICE_X10Y20         FDRE                                         r  gen_code_label[23].heater_inst/lfsr_check_inst/compare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.239 f  gen_code_label[23].heater_inst/lfsr_check_inst/compare_reg/Q
                         net (fo=1, routed)           1.568     4.807    gen_code_label[23].heater_inst/lfsr_check_inst/compare
    SLICE_X44Y56         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     4.888 r  gen_code_label[23].heater_inst/lfsr_check_inst/error_i_1__9/O
                         net (fo=1, routed)           0.067     4.955    gen_code_label[23].heater_inst/lfsr_check_inst/error_i_1__9_n_0
    SLICE_X44Y56         FDRE                                         r  gen_code_label[23].heater_inst/lfsr_check_inst/error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     2.681    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     2.716 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       2.572     5.288    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.326     2.962 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.270    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      2.427     5.736    gen_code_label[23].heater_inst/lfsr_check_inst/clk_out
    SLICE_X44Y56         FDRE                                         r  gen_code_label[23].heater_inst/lfsr_check_inst/error_reg/C
                         clock pessimism             -0.298     5.438    
                         clock uncertainty           -0.057     5.381    
    SLICE_X44Y56         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     5.425    gen_code_label[23].heater_inst/lfsr_check_inst/error_reg
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  0.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 gen_code_label[22].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[22].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_uzed rise@0.000ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.114ns (52.778%)  route 0.102ns (47.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      2.435ns (routing 1.133ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.708ns (routing 1.241ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       2.572     2.788    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.326     0.462 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.770    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.809 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      2.435     3.244    gen_code_label[22].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/clk
    SLICE_X43Y154        FDRE                                         r  gen_code_label[22].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y154        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.358 r  gen_code_label[22].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][25]/Q
                         net (fo=1, routed)           0.102     3.460    gen_code_label[22].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/d[25]
    SLICE_X42Y154        FDRE                                         r  gen_code_label[22].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       2.820     3.087    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128    -0.041 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     0.308    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.352 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      2.708     3.060    gen_code_label[22].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/clk
    SLICE_X42Y154        FDRE                                         r  gen_code_label[22].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][25]/C
                         clock pessimism              0.289     3.349    
    SLICE_X42Y154        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.451    gen_code_label[22].heater_inst/gen_srl[4].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -3.451    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_uzed
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         2.500       0.540      RAMB36_X0Y0  gen_code_label[0].heater_inst/gen_bram[1].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.762         1.250       0.488      SLICE_X18Y2  gen_code_label[0].heater_inst/gen_srl[1].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.762         1.250       0.488      SLICE_X18Y2  gen_code_label[0].heater_inst/gen_srl[1].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_uzed
  To Clock:  clkfbout_clk_wiz_uzed

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_uzed
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X0Y76  clk_wiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME4_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCM_X0Y3     clk_wiz_inst/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_uzed
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 gen_code_label[10].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            axi_regfile_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out_clk_wiz_uzed rise@7.500ns)
  Data Path Delay:        1.261ns  (logic 0.259ns (20.532%)  route 1.002ns (79.468%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 13.069 - 10.000 ) 
    Source Clock Delay      (SCD):    3.069ns = ( 10.569 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.717ns (routing 1.241ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.525ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     7.729    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     7.767 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       2.820    10.587    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128     7.459 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     7.808    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.852 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      2.717    10.569    gen_code_label[10].heater_inst/lfsr_check_inst/CLK
    SLICE_X49Y44         FDRE                                         r  gen_code_label[10].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    10.683 r  gen_code_label[10].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=2, routed)           0.720    11.403    axi_regfile_inst/heater_error[10]
    SLICE_X49Y46         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088    11.491 r  axi_regfile_inst/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.215    11.706    axi_regfile_inst/axi_rdata[10]_i_5_n_0
    SLICE_X49Y52         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.057    11.763 r  axi_regfile_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.067    11.830    axi_regfile_inst/slv_read[10]
    SLICE_X49Y52         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       2.853    13.069    axi_regfile_inst/CLK
    SLICE_X49Y52         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.194    13.263    
                         clock uncertainty           -0.247    13.016    
    SLICE_X49Y52         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.060    axi_regfile_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gen_code_label[9].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            axi_regfile_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.184ns (47.899%)  route 0.200ns (52.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.501ns (routing 0.676ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.023ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       1.561     1.712    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.417     0.295 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.475    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.498 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      1.501     1.999    gen_code_label[9].heater_inst/lfsr_check_inst/clk_out
    SLICE_X51Y46         FDRE                                         r  gen_code_label[9].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.083 r  gen_code_label[9].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=2, routed)           0.094     2.177    axi_regfile_inst/heater_error[9]
    SLICE_X49Y46         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.023     2.200 r  axi_regfile_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.088     2.288    axi_regfile_inst/axi_rdata[9]_i_5_n_0
    SLICE_X50Y48         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.077     2.365 r  axi_regfile_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.018     2.383    axi_regfile_inst/slv_read[9]
    SLICE_X50Y48         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       1.899     2.086    axi_regfile_inst/CLK
    SLICE_X50Y48         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.127     1.959    
                         clock uncertainty            0.247     2.207    
    SLICE_X50Y48         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     2.251    axi_regfile_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out_clk_wiz_uzed

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 axi_regfile_inst/slv_reg_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[5].heater_inst/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_clk_wiz_uzed rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.266ns (20.274%)  route 1.046ns (79.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 5.661 - 2.500 ) 
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      3.128ns (routing 1.668ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.133ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       3.128     3.395    axi_regfile_inst/CLK
    SLICE_X46Y136        FDRE                                         r  axi_regfile_inst/slv_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.511 f  axi_regfile_inst/slv_reg_reg[3][5]/Q
                         net (fo=2, routed)           0.268     3.779    axi_regfile_inst/heater_enable[5]
    SLICE_X47Y139        LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.929 r  axi_regfile_inst/reset_i_1__25/O
                         net (fo=1, routed)           0.778     4.707    gen_code_label[5].heater_inst/reset_reg_0
    SLICE_X35Y148        FDRE                                         r  gen_code_label[5].heater_inst/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     2.681    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     2.716 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       2.572     5.288    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.326     2.962 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.270    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.309 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      2.352     5.661    gen_code_label[5].heater_inst/clk_out
    SLICE_X35Y148        FDRE                                         r  gen_code_label[5].heater_inst/reset_reg/C
                         clock pessimism              0.201     5.862    
                         clock uncertainty           -0.151     5.711    
    SLICE_X35Y148        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     5.757    gen_code_label[5].heater_inst/reset_reg
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 axi_regfile_inst/slv_reg_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[2].heater_inst/err_clear_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_uzed rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.112ns (52.507%)  route 0.101ns (47.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.525ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.714ns (routing 1.241ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=20562, routed)       2.801     3.017    axi_regfile_inst/CLK
    SLICE_X46Y46         FDRE                                         r  axi_regfile_inst/slv_reg_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     3.129 r  axi_regfile_inst/slv_reg_reg[4][2]/Q
                         net (fo=2, routed)           0.101     3.230    gen_code_label[2].heater_inst/Q[0]
    SLICE_X46Y44         FDRE                                         r  gen_code_label[2].heater_inst/err_clear_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20562, routed)       2.820     3.087    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128    -0.041 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     0.308    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.352 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125728, routed)      2.714     3.066    gen_code_label[2].heater_inst/clk_out
    SLICE_X46Y44         FDRE                                         r  gen_code_label[2].heater_inst/err_clear_q_reg/C
                         clock pessimism             -0.194     2.872    
                         clock uncertainty            0.151     3.023    
    SLICE_X46Y44         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.126    gen_code_label[2].heater_inst/err_clear_q_reg
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.105    





