

================================================================
== Vivado HLS Report for 'resize_nearest_me_ap_fixed_32_16_5_3_0_config43_s'
================================================================
* Date:           Wed Jul 27 22:57:58 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514| 2.570 us | 2.570 us |  514|  514|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ResizeImage  |      512|      512|        33|         32|          4|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 35 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %ResizeImage ], [ 0, %.preheader17.preheader ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %i_0, -16" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 40 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %0, label %ResizeImage" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 44 'read' 'tmp_V' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 45 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_73 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 46 'read' 'tmp_V_73' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_73)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 47 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_74 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 48 'read' 'tmp_V_74' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 49 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_74)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 49 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 50 [1/1] (2.18ns)   --->   "%tmp_V_75 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 50 'read' 'tmp_V_75' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_6 : Operation 51 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_75)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 51 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 52 [1/1] (2.18ns)   --->   "%tmp_V_76 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 52 'read' 'tmp_V_76' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_76)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 53 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_77 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 54 'read' 'tmp_V_77' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_8 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_77)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 55 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 56 [1/1] (2.18ns)   --->   "%tmp_V_78 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 56 'read' 'tmp_V_78' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 57 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_78)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 57 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 58 [1/1] (2.18ns)   --->   "%tmp_V_79 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 58 'read' 'tmp_V_79' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_10 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_79)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 59 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 60 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 60 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 61 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_73)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 61 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 62 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_74)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 62 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 63 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_75)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 63 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 64 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_76)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 64 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_77)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 65 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 66 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_78)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 66 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_79)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 67 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 68 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 68 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_73)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 69 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 70 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_74)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 70 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_75)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 71 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 23 <SV = 22> <Delay = 2.18>
ST_23 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_76)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 72 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 73 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_77)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 73 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 74 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_78)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 74 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 75 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_79)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 75 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 76 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 76 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_73)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 77 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 78 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_74)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 78 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 79 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_75)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 79 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 80 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_76)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 80 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 81 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_77)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 81 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 2.18>
ST_33 : Operation 82 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_78)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 82 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str147) nounwind" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 83 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str147)" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 84 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_image_stream.h:21]   --->   Operation 85 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 86 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_79)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 86 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_34 : Operation 87 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str147, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:41]   --->   Operation 87 'specregionend' 'empty_109' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_34 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 88 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:42]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_image_stream.h:20) [7]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_image_stream.h:20) [7]  (0 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_image_stream.h:20) [10]  (1.78 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [16]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [24]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [17]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [25]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [18]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [26]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [19]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [27]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [20]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [28]  (2.19 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [21]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [29]  (2.19 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [22]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [30]  (2.19 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [23]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [31]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [32]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [33]  (2.19 ns)

 <State 13>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [34]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [35]  (2.19 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [36]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [37]  (2.19 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [38]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [39]  (2.19 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [40]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [41]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [42]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [43]  (2.19 ns)

 <State 23>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [44]  (2.19 ns)

 <State 24>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [45]  (2.19 ns)

 <State 25>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [46]  (2.19 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [47]  (2.19 ns)

 <State 27>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [48]  (2.19 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [49]  (2.19 ns)

 <State 29>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [50]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [51]  (2.19 ns)

 <State 31>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [52]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [53]  (2.19 ns)

 <State 33>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [54]  (2.19 ns)

 <State 34>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [55]  (2.19 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
