#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 14 15:37:35 2021
# Process ID: 42720
# Current directory: D:/ISE/vivado/OExp04/datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7320 D:\ISE\vivado\OExp04\datapath\datapath.xpr
# Log file: D:/ISE/vivado/OExp04/datapath/vivado.log
# Journal file: D:/ISE/vivado/OExp04/datapath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/vivado/OExp04/datapath/datapath.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd}
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:ALU_wrapper:1.0 [get_ips  DataPath_ALU_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips DataPath_ALU_wrapper_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd]
generate_target all [get_files  D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -directory D:/ISE/vivado/OExp04/datapath/datapath.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/datapath/datapath.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/datapath/datapath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/datapath/datapath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
regenerate_bd_layout
validate_bd_design -force
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
write_edif -security_mode all D:/ISE/vivado/OExp04/datapath/datepath.edf
write_edif -security_mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
write_edif -mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
write_verilog -mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
write_verilog -mode synth_stub D:/ISE/vivado/OExp04/datapath/datepath.v
close_project
create_project datapath_pack D:/ISE/vivado/OExp04/datapath_pack -part xc7k160tffg676-2L
import_files -norecurse D:/ISE/vivado/OExp04/datapath/datepath.edf
import_files -norecurse D:/ISE/vivado/OExp04/datapath/datepath.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/datapath_pack/datapath -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/datapath_pack/datapath/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/datapath_pack/datapath d:/ISE/vivado/OExp04/datapath_pack/datapath/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/datapath_pack/datapath [current_project]
update_ip_catalog
close_project
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
validate_bd_design -force
update_ip_catalog -rebuild
validate_bd_design -force
close_project
create_project OExp04-SCPU_ctrl D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl -part xc7k160tffg676-2L
file mkdir D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new
close [ open D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v w ]
add_files D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close [ open D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v w ]
add_files D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source ctrl_tb.tcl
close_sim
launch_simulation
source ctrl_tb.tcl
close_sim
launch_simulation
source ctrl_tb.tcl
close_sim
launch_simulation
source ctrl_tb.tcl
close_sim
launch_simulation
source ctrl_tb.tcl
close_sim
launch_simulation
source ctrl_tb.tcl
reset_run synth_1
close_sim
launch_simulation
source ctrl_tb.tcl
close_sim
launch_simulation
source ctrl_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SCPU_ctrl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/new/ctrl_tb.v]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl/component.xml
current_project OExp04-SCPU_ctrl
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
close_project -delete
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl [current_project]
update_ip_catalog
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
update_compile_order -fileset sources_1
current_project OExp04-SCPU_ctrl
close_sim
close_project
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu/OExp04-SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCPU_ctrl:1.0 [get_ips  IP2CPU_SCPU_ctrl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips IP2CPU_SCPU_ctrl_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd] -directory D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
save_bd_design
close_project
open_project D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:IP2CPU_wrapper:1.0 [get_ips  CSSTE_IP2CPU_wrapper_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_IP2CPU_wrapper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP D:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl D:/ISE/vivado/OExp04/datapath} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP D:/ISE/vivado/OExp04/datapath_pack/datapath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl D:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath} [current_project]
update_ip_catalog
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/ISE/vivado/OExp02-IP2SOC/IP [current_project]
update_ip_catalog
update_ip_catalog -rebuild
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/ISE/vivado/OExp02-IP2SOC/IP D:/ISE/vivado/OExp04/datapath/IP} [current_project]
update_ip_catalog
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_project D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.xpr
update_compile_order -fileset sources_1
current_project OExp02-IP2SOC
current_project OExp04-IP2CPU
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/DataPath d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/ISE/vivado/OExp04/OExp04-SCPU_ctrl/SCPU_ctrl [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new [current_project]
update_ip_catalog
update_ip_catalog -rebuild
open_bd_design {D:/ISE/vivado/OExp04/OExp04-IP2CPU/OExp04-IP2CPU.srcs/sources_1/bd/IP2CPU/IP2CPU.bd}
regenerate_bd_layout
validate_bd_design -force
ipx::package_project -root_dir D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/OExp04-IP2CPU/new_cpu_2 d:/ISE/vivado/OExp04/OExp04-IP2CPU/scpu_new} [current_project]
update_ip_catalog
current_project OExp02-IP2SOC
regenerate_bd_layout
validate_bd_design -force
current_project OExp04-IP2CPU
current_project OExp02-IP2SOC
set_property  ip_repo_paths  d:/ISE/vivado/OExp02-IP2SOC/IP [current_project]
update_ip_catalog
update_ip_catalog -rebuild
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
open_project D:/ISE/vivado/OExp04/datapath/datapath.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::package_project -root_dir D:/ISE/vivado/OExp04/datapath/datapath -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false
ipx::unload_core d:/ISE/vivado/OExp04/datapath/datapath/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ISE/vivado/OExp04/datapath/datapath d:/ISE/vivado/OExp04/datapath/datapath/component.xml
update_compile_order -fileset sources_1
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/ISE/vivado/OExp04/datapath/datapath d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/bd/datapath d:/ISE/vivado/OExp04/datapath/ImmGen d:/ISE/vivado/OExp04/datapath/datapath.srcs/sources_1/new d:/ISE/vivado/OExp04/datapath/IP} [current_project]
update_ip_catalog
