WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2505143 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5010857 heartbeat IPC: 3.991 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6262049 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6262049 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12580166 heartbeat IPC: 1.321 cumulative IPC: 0.7914 (Simulation time: 00 hr 01 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 25662182 heartbeat IPC: 0.7644 cumulative IPC: 0.7732 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 37876375 heartbeat IPC: 0.8187 cumulative IPC: 0.7908 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 50574000 heartbeat IPC: 0.7875 cumulative IPC: 0.7899 (Simulation time: 00 hr 04 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 63397345 heartbeat IPC: 0.7798 cumulative IPC: 0.7876 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 76164645 heartbeat IPC: 0.7833 cumulative IPC: 0.7868 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 88478029 heartbeat IPC: 0.8121 cumulative IPC: 0.7906 (Simulation time: 00 hr 06 min 47 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 100949131 heartbeat IPC: 0.8019 cumulative IPC: 0.7921 (Simulation time: 00 hr 07 min 40 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 114134826 heartbeat IPC: 0.7584 cumulative IPC: 0.788 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 126357885 heartbeat IPC: 0.8181 cumulative IPC: 0.791 (Simulation time: 00 hr 09 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_47.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 126840782 cumulative IPC: 0.7884 (Simulation time: 00 hr 09 min 57 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 126840782 cumulative IPC: 0.7884 (Simulation time: 00 hr 09 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_47.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7884 instructions: 100000001 cycles: 126840782
CPU 0 Branch Prediction Accuracy: 81.47% MPKI: 33.1 Average ROB Occupancy at Mispredict: 10.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.601
BRANCH_INDIRECT: 21.3
BRANCH_CONDITIONAL: 7
BRANCH_DIRECT_CALL: 1.15
BRANCH_INDIRECT_CALL: 2.25
BRANCH_RETURN: 0.842

LLC TOTAL        ACCESS:    1412812 HIT:    1182358 MISS:     230454
LLC LOAD         ACCESS:     792279 HIT:     665591 MISS:     126688
LLC RFO          ACCESS:     252433 HIT:     175314 MISS:      77119
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     329413 HIT:     329090 MISS:        323
LLC TRANSLATION  ACCESS:      38687 HIT:      12363 MISS:      26324
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 232 cycles
cpu0_DTLB TOTAL        ACCESS:   27119187 HIT:   26285714 MISS:     833473
cpu0_DTLB LOAD         ACCESS:   27119187 HIT:   26285714 MISS:     833473
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.41 cycles
cpu0_ITLB TOTAL        ACCESS:   10211719 HIT:    8987222 MISS:    1224497
cpu0_ITLB LOAD         ACCESS:   10211719 HIT:    8987222 MISS:    1224497
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.695 cycles
cpu0_L1D TOTAL        ACCESS:   35395499 HIT:   32349675 MISS:    3045824
cpu0_L1D LOAD         ACCESS:   22913499 HIT:   21691583 MISS:    1221916
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   12438219 HIT:   10656024 MISS:    1782195
cpu0_L1D TRANSLATION  ACCESS:      43781 HIT:       2068 MISS:      41713
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.31 cycles
cpu0_L1I TOTAL        ACCESS:   11425524 HIT:    8280601 MISS:    3144923
cpu0_L1I LOAD         ACCESS:   11425524 HIT:    8280601 MISS:    3144923
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11.68 cycles
cpu0_L2C TOTAL        ACCESS:    4584257 HIT:    3496510 MISS:    1087747
cpu0_L2C LOAD         ACCESS:    3464859 HIT:    2672580 MISS:     792279
cpu0_L2C RFO          ACCESS:     436143 HIT:     183710 MISS:     252433
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     642073 HIT:     637725 MISS:       4348
cpu0_L2C TRANSLATION  ACCESS:      41182 HIT:       2495 MISS:      38687
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 69.29 cycles
cpu0_STLB TOTAL        ACCESS:    1210743 HIT:    1181878 MISS:      28865
cpu0_STLB LOAD         ACCESS:    1210743 HIT:    1181878 MISS:      28865
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 239.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      81615
  ROW_BUFFER_MISS:     148510
 AVG DBUS CONGESTED CYCLE: 3.902
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      16394
  FULL:      84560
