Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Sep 10 00:55:32 2015
| Host         : WK115 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              43 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------+------------------+------------------+----------------+
|              Clock Signal             |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------+------------------+------------------+----------------+
|  FSM_sequential_nState_reg[1]_i_2_n_0 |                    |                  |                1 |              2 |
|  firstd[3]_i_3_n_0                    | thirdd[3]_i_1_n_0  | reset_IBUF       |                2 |              4 |
|  firstd[3]_i_3_n_0                    | secondd[3]_i_1_n_0 | reset_IBUF       |                2 |              4 |
|  firstd[3]_i_3_n_0                    | firstd[3]_i_1_n_0  | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG                        |                    | reset_IBUF       |               12 |             43 |
+---------------------------------------+--------------------+------------------+------------------+----------------+


