module teste01(input clk, output light);

	reg [3:0] counter = 0;
	reg lighton = 0;

	assign light = lighton;

	always @(posedge clk) begin
		if(counter == 8) begin
			lighton <= ~lighton;
			counter <= 0;
		end
		else begin
			counter <= counter + 1;
		end
	end

endmodule
