<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Ridham Kevat | ECE Portfolio</title>
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
</head>
<body>

    <nav>
        <div class="logo">&lt;Ridham /&gt;</div>
        <ul class="nav-links">
            <li><a href="#about">About</a></li>
            <li><a href="#skills">Skills</a></li>
            <li><a href="#projects">Projects</a></li>
            <li><a href="#contact">Contact</a></li>
        </ul>
    </nav>

    <header class="hero">
        <div class="hero-content">
            <p class="greeting">Hello, I am</p>
            <h1>Ridham Kevat</h1>
            <h2 class="typing-effect">Electronics & Communication Engineer</h2>
            <p class="bio">Passionate about Digital Logic, VLSI Architecture, and Signal Processing.</p>
            <div class="social-links">
                <a href="https://github.com/Ridham19" target="_blank"><i class="fab fa-github"></i></a>
                <a href="https://linkedin.com/in/ridham-kevat" target="_blank"><i class="fab fa-linkedin"></i></a>
                <a href="mailto:ridhamkevat19@gmail.com"><i class="fas fa-envelope"></i></a>
            </div>
        </div>
    </header>

    <section id="about" class="section">
        <div class="container">
            <h2 class="section-title">01. Education</h2>
            
            <div class="card education-card">
                <h3>Sardar Vallabhbhai National Institute of Technology (SVNIT), Surat</h3>
                <p class="degree">B.Tech, Electronics and Communication Engineering</p>
                <p class="date">2023 â€“ 2027</p>
                <p class="cgpa">CGPA: <span class="accent">8.1/10.0</span> (till 4th sem)</p>
                <div class="coursework">
                    <h4>Relevant Coursework:</h4>
                    <p>Digital Logic Design, Microprocessors, Computer Architecture, Digital Integrated Circuits, DSP, Control Systems, Network Analysis.</p>
                </div>
            </div>

            <div class="card education-card">
                <h3>M.B. Vamdot High School, Bardoli</h3>
                <p class="degree">Higher Secondary Certificate (12th Grade)</p>
                <p class="cgpa">Percentage: <span class="accent">84.46%</span> (549/650)</p>
                <p class="cgpa">Percentile Rank: <span class="accent">99.00</span></p>
            </div>

            <div class="card education-card">
                <h3>B.A.B.S. High School, Bardoli</h3>
                <p class="degree">Secondary School Certificate (10th Grade)</p>
                <p class="cgpa">Percentage: <span class="accent">93.33%</span> (560/600)</p>
                <p class="cgpa">Percentile Rank: <span class="accent">99.07</span></p>
            </div>

        </div>
    </section>

    <section id="skills" class="section">
        <div class="container">
            <h2 class="section-title">02. Technical Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h3><i class="fas fa-microchip"></i> Hardware Design</h3>
                    <ul>
                        <li>Verilog HDL & VHDL</li>
                        <li>SystemVerilog (Basic)</li>
                        <li>FSM Design</li>
                        <li>CMOS VLSI</li>
                        <li>Computer Architecture</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3><i class="fas fa-code"></i> Programming</h3>
                    <ul>
                        <li>Python (Intermediate)</li>
                        <li>C/C++ (Basic)</li>
                        <li>MATLAB</li>
                        <li>Numpy & Scipy</li>
                        <li>Matplotlib</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3><i class="fas fa-tools"></i> Tools</h3>
                    <ul>
                        <li>Xilinx Vivado</li>
                        <li>ModelSim</li>
                        <li>Git / GitHub</li>
                        <li>Digital Signal Processing</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <section id="projects" class="section">
        <div class="container">
            <h2 class="section-title">03. Key Projects</h2>
            <div class="projects-grid">
                
                <div class="project-card">
                    <div class="folder-icon"><i class="far fa-folder"></i></div>
                    <h3>Smart Car Parking System</h3>
                    <p class="tech-stack">Verilog | FSM | Digital Logic</p>
                    <p class="description">Engineered a robust Finite State Machine (FSM) to control a car parking system, handling sensor inputs for entry/exit gates. Optimized Verilog code for FPGA synthesis and sequential logic management.</p>
                </div>

                <div class="project-card">
                    <div class="folder-icon"><i class="far fa-folder"></i></div>
                    <h3>8-bit 16-Instruction CPU</h3>
                    <p class="tech-stack">Verilog | Computer Architecture</p>
                    <p class="description">Designed a custom 8-bit CPU from scratch. Implemented a complete ISA with 16 instructions, Datapath, and Control Unit (ALU, Reg File, PC). Verified via comprehensive Testbenches.</p>
                </div>

                <div class="project-card">
                    <div class="folder-icon"><i class="far fa-folder"></i></div>
                    <h3>Fourier Series Visualizer</h3>
                    <p class="tech-stack">Python | Signal Processing</p>
                    <p class="description">Developed a GUI-based application using scipy.integrate and matplotlib to visualize Fourier Series approximations for user-defined signals with dynamic waveform plotting.</p>
                </div>

            </div>
        </div>
    </section>

    <section id="certs" class="section">
        <div class="container">
            <h2 class="section-title">04. Certifications</h2>
            <ul class="cert-list">
                <li><span class="cert-name">VLSI SoC Design using Verilog HDL</span> - Maven Silicon</li>
                <li><span class="cert-name">Deep Learning Onramp</span> - MathWorks</li>
                <li><span class="cert-name">Introduction to Operating Systems</span> - NPTEL</li>
            </ul>
        </div>
    </section>

    <section id="contact" class="section">
        <div class="container text-center">
            <h2 class="section-title">05. Get In Touch</h2>
            <p>I am currently looking for internship opportunities in VLSI and Embedded Systems.</p>
            <a href="mailto:ridhamkevat19@gmail.com" class="btn">Say Hello</a>
            <p class="footer-email">u23ec121@eced.svnit.ac.in</p>
        </div>
    </section>

    <footer>
        <p>Built by Ridham Kevat &copy; 2025</p>
    </footer>

</body>
</html>