// Seed: 1778689282
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3
    , id_7,
    input tri1 id_4,
    output wor id_5
);
  wire id_8;
  wire id_9;
  assign id_5 = id_3;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  wire id_10, id_11;
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_8;
  wor id_9;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  reg  id_14;
  assign id_10 = id_11;
  wire id_15;
  genvar id_16;
  wire id_17;
  tri1 id_18 = 1;
  wire id_19;
  id_20(
      1, id_4, id_8, id_9, id_5
  );
  tri0 id_21 = 1;
  wire id_22;
  wire id_23;
  supply1 id_24;
  wire id_25;
  logic [7:0] id_26;
  module_0 modCall_1 (
      id_23,
      id_11,
      id_8
  );
  wire id_27 = ~id_24;
  wire id_28;
  wire id_29;
  always @(*) begin : LABEL_0
    if (id_6) begin : LABEL_0
      #1 id_13 = 1;
    end else id_14 <= 1;
  end
  assign id_2  = id_14;
  assign id_20 = id_26[{"", 1}];
endmodule
