Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 28 22:28:43 2023
| Host         : Ioana running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CLC_control_sets_placed.rpt
| Design       : CLC
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      4 |            1 |
|      5 |            1 |
|      9 |            1 |
|     13 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |              46 |           16 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              50 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|              Clock Signal             |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|  PLAY/ACTUALIZARE_TIMER/LED_L         |                                           | RESET_IBUF       |                1 |              1 |
|  PLAY/ACTUALIZARE_TIMER/end_game3_out |                                           | RESET_IBUF       |                1 |              1 |
|  PLAY/LED_W                           |                                           | RESET_IBUF       |                1 |              1 |
|  start_counting/eqOp                  |                                           |                  |                1 |              1 |
|  PLAY/ACTUALIZARE_TIMER/DIVCLOCK      | PLAY/ACTUALIZARE_TIMER/ENABLE_START10_out | RESET_IBUF       |                1 |              4 |
|  PLAY/ACTUALIZARE_TIMER/DIVCLOCK      | PLAY/ACTUALIZARE_TIMER/count_d20          | RESET_IBUF       |                2 |              5 |
|  PLAY/DIVCLOCK_reg_n_0                | PLAY/ACTUALIZARE_TIMER/ENABLE_START10_out | RESET_IBUF       |                2 |              9 |
|  PLAY/DIVCLOCK_reg_n_0                |                                           | RESET_IBUF       |                5 |             13 |
|  CLK_IBUF_BUFG                        |                                           |                  |                9 |             26 |
|  CLK_IBUF_BUFG                        | PLAY/ACTUALIZARE_TIMER/ENABLE_START10_out | RESET_IBUF       |               12 |             32 |
|  CLK_IBUF_BUFG                        |                                           | RESET_IBUF       |               11 |             33 |
+---------------------------------------+-------------------------------------------+------------------+------------------+----------------+


