[amd64_rapl]
RAPL_ENERGY_PKG
[amd64_fam17h_zen2]
L1_ITLB_MISS_L2_ITLB_HIT
L1_ITLB_MISS_L2_ITLB_MISS:IF1G
L1_ITLB_MISS_L2_ITLB_MISS:IF2M
L1_ITLB_MISS_L2_ITLB_MISS:IF4K
RETIRED_SSE_AVX_FLOPS:ADD_SUB_FLOPS
RETIRED_SSE_AVX_FLOPS:MULT_FLOPS
RETIRED_SSE_AVX_FLOPS:DIV_FLOPS
RETIRED_SSE_AVX_FLOPS:MAC_FLOPS
RETIRED_SSE_AVX_FLOPS:ANY
DIV_CYCLES_BUSY_COUNT
DIV_OP_COUNT
RETIRED_BRANCH_INSTRUCTIONS
RETIRED_FAR_CONTROL_TRANSFERS
RETIRED_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_TAKEN_BRANCH_INSTRUCTIONS
RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS
RETIRED_UOPS
RETIRED_FUSED_INSTRUCTIONS
RETIRED_INSTRUCTIONS
RETIRED_MMX_FP_INSTRUCTIONS:SSE_INSTR
RETIRED_MMX_FP_INSTRUCTIONS:MMX_INSTR
RETIRED_MMX_FP_INSTRUCTIONS:X87_INSTR
RETIRED_NEAR_RETURNS
RETIRED_NEAR_RETURNS_MISPREDICTED
TAGGED_IBS_OPS:IBS_COUNT_ROLLOVER
TAGGED_IBS_OPS:IBS_TAGGED_OPS_RET
TAGGED_IBS_OPS:IBS_TAGGED_OPS
RETIRED_BRANCH_MISPREDICTED_DIRECTION_MISMATCH
INSTRUCTION_CACHE_REFILLS_FROM_L2
INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_C_S
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_X
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_S
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_X
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_C
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_HIT_X
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_HIT_S
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_MISS
L2_PREFETCH_HIT_L2:ANY
L2_PREFETCH_HIT_L3:ANY
L2_PREFETCH_MISS_L3:ANY
REQUESTS_TO_L2_GROUP1:RD_BLK_L
REQUESTS_TO_L2_GROUP1:RD_BLK_X
REQUESTS_TO_L2_GROUP1:LS_RD_BLK_C_S
REQUESTS_TO_L2_GROUP1:CACHEABLE_IC_READ
REQUESTS_TO_L2_GROUP1:CHANGE_TO_X
REQUESTS_TO_L2_GROUP1:PREFETCH_L2
REQUESTS_TO_L2_GROUP1:L2_HW_PF
REQUESTS_TO_L2_GROUP1:GROUP2
REQUESTS_TO_L2_GROUP2:GROUP1
REQUESTS_TO_L2_GROUP2:LS_RD_SIZED
REQUESTS_TO_L2_GROUP2:LS_RD_SIZED_N_C
REQUESTS_TO_L2_GROUP2:IC_RD_SIZED
REQUESTS_TO_L2_GROUP2:IC_RD_SIZED_N_C
REQUESTS_TO_L2_GROUP2:SMC_INVAL
REQUESTS_TO_L2_GROUP2:BUS_LOCKS_ORIGINATOR
REQUESTS_TO_L2_GROUP2:BUS_LOCKS_RESPONSES
BAD_STATUS_2:STLI_OTHER
LS_DISPATCH:LD_ST_DISPATCH
LS_DISPATCH:STORE_DISPATCH
LS_DISPATCH:LD_DISPATCH
INEFFECTIVE_SOFTWARE_PREFETCH:MAB_MCH_CNT
INEFFECTIVE_SOFTWARE_PREFETCH:DATA_PIPE_SW_PF_DC_HIT
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:MABRESP_LCL_L2
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_LCL_CACHE
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_LCL_DRAM
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_RMT_CACHE
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_RMT_DRAM
HARDWARE_PREFETCH_DATA_CACHE_FILLS:MABRESP_LCL_L2
HARDWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_LCL_CACHE
HARDWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_LCL_DRAM
HARDWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_RMT_CACHE
HARDWARE_PREFETCH_DATA_CACHE_FILLS:LS_MABRESP_RMT_DRAM
L1_DTLB_MISS:TLB_RELOAD_1G_L2_MISS
L1_DTLB_MISS:TLB_RELOAD_2M_L2_MISS
L1_DTLB_MISS:TLB_RELOAD_COALESCED_PAGE_MISS
L1_DTLB_MISS:TLB_RELOAD_4K_L2_MISS
L1_DTLB_MISS:TLB_RELOAD_1G_L2_HIT
L1_DTLB_MISS:TLB_RELOAD_2M_L2_HIT
L1_DTLB_MISS:TLB_RELOAD_COALESCED_PAGE_HIT
L1_DTLB_MISS:TLB_RELOAD_4K_L2_HIT
RETIRED_LOCK_INSTRUCTIONS:CACHEABLE_LOCKS
RETIRED_LOCK_INSTRUCTIONS:BUS_LOCK
RETIRED_CLFLUSH_INSTRUCTIONS
RETIRED_CPUID_INSTRUCTIONS
SMI_RECEIVED
INTERRUPT_TAKEN
MAB_ALLOCATION_BY_PIPE:TLB_PIPE_EARLY
MAB_ALLOCATION_BY_PIPE:HW_PF
MAB_ALLOCATION_BY_PIPE:TLB_PIPE_LATE
MAB_ALLOCATION_BY_PIPE:ST_PIPE
MAB_ALLOCATION_BY_PIPE:DATA_PIPE
MISALIGNED_LOADS
CYCLES_NOT_IN_HALT
TLB_FLUSHES:ALL
PREFETCH_INSTRUCTIONS_DISPATCHED:PREFETCH_T0_T1_T2
PREFETCH_INSTRUCTIONS_DISPATCHED:PREFETCHW
PREFETCH_INSTRUCTIONS_DISPATCHED:PREFETCHNTA
PREFETCH_INSTRUCTIONS_DISPATCHED:ANY
STORE_TO_LOAD_FORWARD
STORE_COMMIT_CANCELS_2:WCB_FULL
L1_BTB_CORRECTION
L2_BTB_CORRECTION
DYNAMIC_INDIRECT_PREDICTIONS
DECODER_OVERRIDE_BRANCH_PRED
ITLB_FETCH_HIT:IF1G
ITLB_FETCH_HIT:IF2M
ITLB_FETCH_HIT:IF4K
UOPS_QUEUE_EMPTY
UOPS_DISPATCHED_FROM_DECODER:DECODER_DISPATCHED
UOPS_DISPATCHED_FROM_DECODER:OPCACHE_DISPATCHED
DISPATCH_RESOURCE_STALL_CYCLES_1:INT_PHY_REG_FILE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:LOAD_QUEUE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:STORE_QUEUE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:INT_SCHEDULER_MISC_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:TAKEN_BRANCH_BUFFER_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:FP_REG_FILE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:FP_SCHEDULER_FILE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:FP_MISC_FILE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_0:ALU_TOKEN_STALL
RETIRED_SERIALIZING_OPS:X87_CTRL_RET
RETIRED_SERIALIZING_OPS:X87_BOT_RET
RETIRED_SERIALIZING_OPS:SSE_CTRL_RET
RETIRED_SERIALIZING_OPS:SSE_BOT_RET
FP_DISPATCH_FAULTS:X87_FILL_FAULT
FP_DISPATCH_FAULTS:XMM_FILL_FAULT
FP_DISPATCH_FAULTS:YMM_FILL_FAULT
FP_DISPATCH_FAULTS:YMM_SPILL_FAULT
FP_DISPATCH_FAULTS:ANY
DATA_CACHE_REFILLS_FROM_SYSTEM:MABRESP_LCL_L2
DATA_CACHE_REFILLS_FROM_SYSTEM:LS_MABRESP_LCL_CACHE
DATA_CACHE_REFILLS_FROM_SYSTEM:LS_MABRESP_LCL_DRAM
DATA_CACHE_REFILLS_FROM_SYSTEM:LS_MABRESP_RMT_CACHE
DATA_CACHE_REFILLS_FROM_SYSTEM:LS_MABRESP_RMT_DRAM