Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 26 03:15:02 2024
| Host         : DESKTOP-H10KGP3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           16 |
| Yes          | No                    | No                     |              84 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+-----------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  Clock Signal |                 Enable Signal                 |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------+-----------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  CLKOUT0_BUFG | lcd162_st_inst/E1_out                         |                                          |                1 |              1 |         1.00 |
|  CLKOUT0_BUFG | lcd162_text_inst/r_wait_0                     |                                          |                1 |              1 |         1.00 |
|  CLKOUT0_BUFG | lcd162_text_inst/Q[1]                         | lcd162_text_inst/text_buf[24][0]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLKOUT0_BUFG | lcd162_st_inst/D[3]_i_1_n_0                   |                                          |                1 |              4 |         4.00 |
|  CLKOUT0_BUFG | lcd162_st_inst/LCD_byte_tx[5]_i_1_n_0         |                                          |                2 |              4 |         2.00 |
|  CLKOUT0_BUFG | lcd162_st_inst/LCD_byte_tx[5]_i_1_n_0         | lcd162_st_inst/LCD_byte_tx[7]_i_1_n_0    |                2 |              4 |         2.00 |
|  CLKOUT0_BUFG | lcd162_st_inst/ST[3]_i_1_n_0                  |                                          |                1 |              4 |         4.00 |
|  CLKOUT0_BUFG | lcd162_text_inst/FSM_onehot_cur_st[3]_i_1_n_0 |                                          |                1 |              4 |         4.00 |
|  CLKOUT0_BUFG |                                               | lcd162_text_inst/SR[0]                   |                1 |              5 |         5.00 |
|  CLKOUT0_BUFG | uut_c/cnt_2                                   |                                          |                2 |              5 |         2.50 |
|  CLKOUT0_BUFG | uut_f/FSM_onehot_state_on_leds[4]_i_1_n_0     |                                          |                2 |              5 |         2.50 |
|  CLKOUT0_BUFG | lcd162_st_inst/E_timer[12]_i_2_n_0            | lcd162_st_inst/E_timer[12]_i_1_n_0       |                1 |              5 |         5.00 |
|  CLKOUT0_BUFG | lcd162_text_inst/num_symbol                   |                                          |                1 |              5 |         5.00 |
|  CLKOUT0_BUFG | uut_deb/r_btn_reg0_n_0                        |                                          |                2 |             10 |         5.00 |
|  CLKOUT0_BUFG | lcd162_st_inst/E_timer[14]_i_2_n_0            | lcd162_st_inst/E_timer1                  |                4 |             10 |         2.50 |
|  CLKOUT0_BUFG | lcd162_st_inst/RS_i_1_n_0                     |                                          |                4 |             10 |         2.50 |
|  CLKOUT0_BUFG |                                               |                                          |                6 |             13 |         2.17 |
|  CLKOUT0_BUFG | lcd162_text_inst/Q[0]                         |                                          |                4 |             17 |         4.25 |
|  CLKOUT0_BUFG | lcd162_text_inst/Q[1]                         |                                          |               11 |             26 |         2.36 |
|  CLKOUT0_BUFG |                                               | uut_c/cnt_3                              |                7 |             27 |         3.86 |
|  CLKOUT0_BUFG |                                               | uut_c/cnt_2                              |                8 |             28 |         3.50 |
|  CLKOUT0_BUFG | lcd162_text_inst/r_wait_0                     | lcd162_text_inst/r_wait[31]_i_1_n_0      |                8 |             31 |         3.88 |
|  CLKOUT0_BUFG | lcd162_st_inst/timer[35]_i_2_n_0              | lcd162_st_inst/timer[35]_i_1_n_0         |               15 |             36 |         2.40 |
+---------------+-----------------------------------------------+------------------------------------------+------------------+----------------+--------------+


