#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Mar  4 14:54:15 2019
# Process ID: 22759
# Log file: /media/ssinghal/480A-D8B5/CS220Labs/Lab7/Lab7_1/fsm/planAhead_run_1/planAhead.log
# Journal file: /media/ssinghal/480A-D8B5/CS220Labs/Lab7/Lab7_1/fsm/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/ssinghal/480A-D8B5/CS220Labs/Lab7/Lab7_1/fsm/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin F11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin N7 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {y[1]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {led[3]} {led[2]} {led[1]} {led[0]}]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin G18 [get_ports rot_b]
endgroup
set_property iostandard LVTTL [get_ports [list {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property iostandard LVTTL [get_ports [list {y[1]} {y[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list rot_a]]
set_property iostandard LVTTL [get_ports [list rot_b]]
set_property pulltype PULLUP [get_ports [list {y[1]} {y[0]}]]
set_property pulltype PULLUP [get_ports [list rot_a]]
set_property pulltype PULLUP [get_ports [list rot_b]]
save_constraints
