HelpInfo,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\mbin\assistant
Implementation;Synthesis;RootName:transceiver_integration
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.||transceiver_integration.srr(60);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/60||SPI_Master.v(97);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\SPI_Master.v'/linenumber/97
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.||transceiver_integration.srr(61);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/61||SPI_Master.v(97);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\SPI_Master.v'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning register chip_state[2:0] ||transceiver_integration.srr(64);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/64||spi_mode_config2.v(95);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\spi_mode_config2.v'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal ss_b.||transceiver_integration.srr(66);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/66||spi_mode_config2.v(757);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\spi_mode_config2.v'/linenumber/757
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to ss_b assign 0, register removed by optimization||transceiver_integration.srr(67);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/67||spi_mode_config2.v(757);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\spi_mode_config2.v'/linenumber/757
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of SLAVE_OUTPUT[7:0] is unused||transceiver_integration.srr(72);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/72||spi_mode_config2.v(23);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\spi_mode_config2.v'/linenumber/23
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 0 of SLAVE_OUTPUT[7:0] are unused||transceiver_integration.srr(74);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/74||spi_mode_config2.v(23);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\spi_mode_config2.v'/linenumber/23
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit cntr[13] to a constant 0||transceiver_integration.srr(88);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/88||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of cntr[13:0] ||transceiver_integration.srr(89);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/89||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(165);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/165||read_buffer.v(43);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/43
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 14 sequential elements including orbit_control_0.cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(166);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/166||orbit_control.v(32);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\orbit_control.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(167);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/167||clock_div_1mhz_10hz.v(22);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\clock_div_1mhz_10hz.v'/linenumber/22
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_master|busy_inferred_clock which controls 23 sequential elements including spi_mode_config_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(168);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/168||spi_mode_config2.v(95);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\spi_mode_config2.v'/linenumber/95
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 77 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(169);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/169||clock_div_26mhz_1mhz.v(23);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\clock_div_26mhz_1mhz.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_master|un1_ctr_d13_inferred_clock which controls 1 sequential elements including spi_master_0.chip_rdy. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(170);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/170||spi_master.v(97);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\spi_master.v'/linenumber/97
Implementation;Synthesis|| MT530 ||@W:Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 44 sequential elements including read_buffer_0.buffer_a[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||transceiver_integration.srr(171);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/171||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[15] is always 0, optimizing ...||transceiver_integration.srr(223);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/223||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[13] is always 0, optimizing ...||transceiver_integration.srr(224);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/224||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[12] is always 0, optimizing ...||transceiver_integration.srr(225);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/225||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[9] is always 0, optimizing ...||transceiver_integration.srr(226);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/226||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[7] is always 0, optimizing ...||transceiver_integration.srr(227);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/227||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis|| MO160 ||@W:Register bit buffer_b[5] is always 0, optimizing ...||transceiver_integration.srr(228);liberoaction://cross_probe/hdl/file/'F:\Avionics_2\synthesis\transceiver_integration.srr'/linenumber/228||read_buffer.v(66);liberoaction://cross_probe/hdl/file/'f:\avionics_2\hdl\read_buffer.v'/linenumber/66
Implementation;Synthesis||(null)||Please refer to the log file for details about 42 Warning(s)||transceiver_integration.srr;liberoaction://open_report/file/transceiver_integration.srr||(null);(null)
Implementation;Compile;RootName:transceiver_integration
Implementation;Compile||(null)||Please refer to the log file for details about 6 Warning(s) , 2 Info(s)||transceiver_integration_compile_log.rpt;liberoaction://open_report/file/transceiver_integration_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:transceiver_integration
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||transceiver_integration_placeroute_log.rpt;liberoaction://open_report/file/transceiver_integration_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:transceiver_integration
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||transceiver_integration_prgdata_log.rpt;liberoaction://open_report/file/transceiver_integration_prgdata_log.rpt||(null);(null)
