$date
	Thu Jun 12 19:25:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sq_wave_generator_tb $end
$var wire 1 ! sq_b $end
$var wire 1 " sq_a $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 2 % counter [1:0] $end
$var reg 1 " sq_a $end
$var reg 1 ! sq_b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
0#
0"
0!
$end
#125000
b0 %
1#
#250000
0#
#375000
1#
#500000
1"
0#
0$
#625000
1!
b1 %
1#
#750000
0#
#875000
0"
b10 %
1#
#1000000
0#
#1125000
0!
b11 %
1#
#1250000
0#
#1375000
1"
b0 %
1#
#1500000
0#
#1625000
1!
b1 %
1#
#1750000
0#
#1875000
0"
b10 %
1#
#2000000
0#
#2125000
0!
b11 %
1#
#2250000
0#
#2375000
1"
b0 %
1#
#2500000
0#
#2625000
1!
b1 %
1#
#2750000
0#
#2875000
0"
b10 %
1#
#3000000
0#
#3125000
0!
b11 %
1#
#3250000
0#
#3375000
1"
b0 %
1#
#3500000
0#
#3625000
1!
b1 %
1#
#3750000
0#
#3875000
0"
b10 %
1#
#4000000
0#
#4125000
0!
b11 %
1#
#4250000
0#
#4375000
1"
b0 %
1#
#4500000
0#
#4625000
1!
b1 %
1#
#4750000
0#
#4875000
0"
b10 %
1#
#5000000
0#
#5125000
0!
b11 %
1#
#5250000
0#
#5375000
1"
b0 %
1#
#5500000
0"
0#
1$
#5625000
1#
#5750000
0#
#5875000
1#
#6000000
0#
#6125000
1#
#6250000
0#
#6375000
1#
#6500000
1"
0#
0$
#6625000
1!
b1 %
1#
#6750000
0#
#6875000
0"
b10 %
1#
#7000000
0#
#7125000
0!
b11 %
1#
#7250000
0#
#7375000
1"
b0 %
1#
#7500000
0#
#7625000
1!
b1 %
1#
#7750000
0#
#7875000
0"
b10 %
1#
#8000000
0#
#8125000
0!
b11 %
1#
#8250000
0#
#8375000
1"
b0 %
1#
#8500000
0#
#8625000
1!
b1 %
1#
#8750000
0#
#8875000
0"
b10 %
1#
#9000000
0#
#9125000
0!
b11 %
1#
#9250000
0#
#9375000
1"
b0 %
1#
#9500000
0#
#9625000
1!
b1 %
1#
#9750000
0#
#9875000
0"
b10 %
1#
#10000000
0#
#10125000
0!
b11 %
1#
#10250000
0#
#10375000
1"
b0 %
1#
#10500000
0#
#10625000
1!
b1 %
1#
#10750000
0#
#10875000
0"
b10 %
1#
#11000000
0#
#11125000
0!
b11 %
1#
#11250000
0#
#11375000
1"
b0 %
1#
#11500000
0#
