#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 23 10:30:31 2023
# Process ID: 26156
# Current directory: C:/Users/Chris Nutsukpui/rx_2
# Command line: vivado.exe
# Log file: C:/Users/Chris Nutsukpui/rx_2/vivado.log
# Journal file: C:/Users/Chris Nutsukpui/rx_2\vivado.jou
# Running On: sweet12prof, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 8403 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Chris Nutsukpui/rx_2/rx_2.xpr}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top synthTop [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top synthTop [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv}}
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv}}
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv}}
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv}}
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ClockDiv [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source top.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ClockDiv [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source ClockDiv.tcl
add_force {/ClockDiv/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/ClockDiv/rst} -radix hex {1 0ns}
run 10 ns
run 10 ns
add_force {/ClockDiv/rst} -radix hex {0 0ns}
run all
close_sim
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SevenSegment [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top synthTop [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
refresh_design
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property package_pin "" [get_ports [list  {anOut[7]}]]
place_ports {SS_out[6]} T10
place_ports {SS_out[5]} R10
place_ports {SS_out[4]} K16
place_ports {SS_out[3]} K13
place_ports {SS_out[2]} P15
place_ports {SS_out[1]} T11
place_ports {SS_out[0]} L18
set_property IOSTANDARD LVCMOS33 [get_ports [list {SS_out[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SS_out[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SS_out[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SS_out[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SS_out[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SS_out[1]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {SS_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SS_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {anOut[7]} {anOut[6]} {anOut[5]} {anOut[4]} {anOut[3]} {anOut[2]} {anOut[1]} {anOut[0]}]]
place_ports {anOut[7]} U13
place_ports {anOut[6]} K2
place_ports {anOut[5]} T14
place_ports {anOut[4]} P14
place_ports {anOut[3]} J14
place_ports {anOut[2]} T9
place_ports {anOut[1]} J18
place_ports {anOut[0]} J17
set_property package_pin "" [get_ports [list  clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rxSerial]]
place_ports clk E3
place_ports rst J15
place_ports rxSerial C4
file mkdir {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new}
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc}}
set_property target_constrs_file {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc} [current_fileset -constrset]
save_constraints -force
refresh_design
create_clock -help
refresh_design
refresh_design
launch_runs impl_1 -jobs 12
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv}}
