/* Generated by Yosys 0.48+5 (git sha1 7a362f1f7, clang++ 18.1.8 -fPIC -O3) */

(* top =  1  *)
(* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:1.1-38.10" *)
module SevenSegmentDisplay(clock, reset, io_binIn, io_segOut);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:14.7-14.9" *)
  wire B0;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:16.7-16.9" *)
  wire B1;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:18.7-18.9" *)
  wire B2;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:20.7-20.9" *)
  wire B3;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:13.7-13.12" *)
  wire _B0_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:15.7-15.12" *)
  wire _B1_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:17.7-17.12" *)
  wire _B2_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:19.7-19.12" *)
  wire _B3_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:12.15-12.19" *)
  wire [111:0] _GEN;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:22.7-22.11" *)
  wire _a_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:24.7-24.11" *)
  wire _b_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:26.7-26.11" *)
  wire _c_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:28.7-28.11" *)
  wire _d_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:30.7-30.11" *)
  wire _e_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:32.7-32.11" *)
  wire _f_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:34.7-34.11" *)
  wire _g_T;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:23.7-23.8" *)
  wire a;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:25.7-25.8" *)
  wire b;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:27.7-27.8" *)
  wire c;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:7.8-7.13" *)
  input clock;
  wire clock;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:29.7-29.8" *)
  wire d;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:31.7-31.8" *)
  wire e;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:33.7-33.8" *)
  wire f;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:35.7-35.8" *)
  wire g;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:9.14-9.22" *)
  input [3:0] io_binIn;
  wire [3:0] io_binIn;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:11.13-11.23" *)
  wire [3:0] io_binIn_0;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:10.20-10.29" *)
  output [6:0] io_segOut;
  wire [6:0] io_segOut;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:21.13-21.24" *)
  wire [6:0] io_segOut_0;
  (* src = "generators/generated/verilog_sv2v/SevenSegmentDisplay.v:8.8-8.13" *)
  input reset;
  wire reset;
  assign _00_ = ~io_binIn[2];
  assign _01_ = ~(io_binIn[0] & io_binIn[1]);
  assign _02_ = io_binIn[2] ? _01_ : io_binIn[1];
  assign _03_ = ~(io_binIn[2] | io_binIn[1]);
  assign _g_T = io_binIn[3] ? _03_ : _02_;
  assign _04_ = ~(io_binIn[0] | io_binIn[1]);
  assign _05_ = io_binIn[2] ? _01_ : _04_;
  assign _f_T = io_binIn[3] ? _03_ : _05_;
  assign _06_ = _04_ & ~(io_binIn[2]);
  assign _07_ = io_binIn[1] & ~(io_binIn[0]);
  assign _08_ = _04_ | _07_;
  assign _09_ = io_binIn[2] ? _07_ : _08_;
  assign _e_T = io_binIn[3] ? _06_ : _09_;
  assign _10_ = io_binIn[1] | ~(io_binIn[0]);
  assign _11_ = io_binIn[0] ^ io_binIn[1];
  assign _12_ = io_binIn[2] ? _11_ : _10_;
  assign _d_T = io_binIn[3] ? _03_ : _12_;
  assign _13_ = io_binIn[0] | ~(io_binIn[1]);
  assign _14_ = _13_ | io_binIn[2];
  assign _c_T = io_binIn[3] ? _03_ : _14_;
  assign _15_ = ~(io_binIn[0] ^ io_binIn[1]);
  assign _16_ = _15_ | _00_;
  assign _b_T = io_binIn[3] ? _03_ : _16_;
  assign _17_ = io_binIn[0] | io_binIn[1];
  assign _18_ = io_binIn[2] ? _17_ : _10_;
  assign _a_T = io_binIn[3] ? _03_ : _18_;
  assign B0 = io_binIn[0];
  assign B1 = io_binIn[1];
  assign B2 = io_binIn[2];
  assign B3 = io_binIn[3];
  assign _B0_T = io_binIn[0];
  assign _B1_T = io_binIn[1];
  assign _B2_T = io_binIn[2];
  assign _B3_T = io_binIn[3];
  assign _GEN = 112'h00000000003dffe17edb3f3b587e;
  assign a = _a_T;
  assign b = _b_T;
  assign c = _c_T;
  assign d = _d_T;
  assign e = _e_T;
  assign f = _f_T;
  assign g = _g_T;
  assign io_binIn_0 = io_binIn;
  assign io_segOut = { _a_T, _b_T, _c_T, _d_T, _e_T, _f_T, _g_T };
  assign io_segOut_0 = { _a_T, _b_T, _c_T, _d_T, _e_T, _f_T, _g_T };
endmodule
