/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [26:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire [8:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_3z ? celloutsig_1_1z : in_data[181];
  assign celloutsig_0_30z = celloutsig_0_24z ? celloutsig_0_19z : celloutsig_0_16z[17];
  assign celloutsig_0_4z = ~(celloutsig_0_3z[2] & in_data[46]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[98]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z & celloutsig_0_1z[1]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[5] & in_data[182]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_0z[5]);
  assign celloutsig_1_12z = ~((celloutsig_1_7z[1] | in_data[126]) & (celloutsig_1_0z | celloutsig_1_7z[3]));
  assign celloutsig_0_13z = { celloutsig_0_1z[5:1], celloutsig_0_7z } + { celloutsig_0_9z[4:0], celloutsig_0_10z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z } / { 1'h1, in_data[86:78], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[129:124] === in_data[153:148];
  assign celloutsig_1_18z = celloutsig_1_11z[8:1] <= { celloutsig_1_8z[9:8], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_9z <= celloutsig_0_0z[6:0];
  assign celloutsig_1_3z = in_data[113:109] || celloutsig_1_2z;
  assign celloutsig_0_19z = { celloutsig_0_17z[25:5], celloutsig_0_10z, celloutsig_0_9z } || { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_64z = { celloutsig_0_8z[7], celloutsig_0_3z } % { 1'h1, celloutsig_0_34z, celloutsig_0_9z };
  assign celloutsig_1_7z = in_data[143:139] % { 1'h1, celloutsig_1_4z[5:2] };
  assign celloutsig_1_14z = { celloutsig_1_11z[8:4], celloutsig_1_3z } % { 1'h1, in_data[97:96], celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[4:3], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_32z = celloutsig_0_3z[7:3] % { 1'h1, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_30z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } * in_data[173:161];
  assign celloutsig_1_8z = celloutsig_1_4z[12:1] * { celloutsig_1_7z[4:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_16z = { celloutsig_1_5z[2:1], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z } * { celloutsig_1_6z[11:3], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_9z = in_data[44:38] * { celloutsig_0_0z[10:8], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_14z = celloutsig_0_9z[5] ? { celloutsig_0_2z[3:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_13z } : { in_data[26:22], celloutsig_0_9z[6], 1'h0, celloutsig_0_9z[4:0] };
  assign celloutsig_0_34z = celloutsig_0_8z[8:0] != { celloutsig_0_9z[3:1], celloutsig_0_32z, celloutsig_0_18z };
  assign celloutsig_0_10z = celloutsig_0_1z[4:0] != { celloutsig_0_9z[4:2], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_11z = - in_data[125:117];
  assign celloutsig_0_17z = - { in_data[33:13], celloutsig_0_1z };
  assign celloutsig_0_65z = celloutsig_0_64z[5:3] !== celloutsig_0_62z[2:0];
  assign celloutsig_0_20z = { celloutsig_0_14z[4:3], celloutsig_0_7z, celloutsig_0_15z } !== celloutsig_0_8z[7:4];
  assign celloutsig_0_3z = in_data[8:1] | celloutsig_0_0z[11:4];
  assign celloutsig_0_62z = celloutsig_0_13z[3:0] | in_data[8:5];
  assign celloutsig_1_6z = { in_data[181:180], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z } | { celloutsig_1_2z[4:2], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_5z = & { celloutsig_0_3z[7:1], celloutsig_0_2z };
  assign celloutsig_0_18z = & { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z[7:1], celloutsig_0_2z };
  assign celloutsig_0_24z = celloutsig_0_21z[1] & celloutsig_0_22z[2];
  assign celloutsig_1_2z = { in_data[105:102], celloutsig_1_0z } >> { in_data[134:133], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[185:183] >> in_data[114:112];
  assign celloutsig_0_12z = { celloutsig_0_11z[13:10], celloutsig_0_4z } >> { celloutsig_0_11z[12:10], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[86:81] >> in_data[12:7];
  assign celloutsig_0_16z = { in_data[93:90], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z } >> { celloutsig_0_12z[3], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[32:18] ^ in_data[75:61];
  assign celloutsig_1_17z = celloutsig_1_8z[11:2] ^ in_data[185:176];
  assign celloutsig_1_19z = { celloutsig_1_17z[4:0], celloutsig_1_8z, celloutsig_1_5z } ^ celloutsig_1_16z[20:1];
  assign celloutsig_0_21z = { celloutsig_0_11z[8:0], celloutsig_0_5z } ^ { celloutsig_0_16z[14:12], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_22z = { celloutsig_0_14z[7:0], celloutsig_0_15z } ^ { celloutsig_0_0z[5:2], celloutsig_0_5z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_0z[6:3];
  assign { out_data[128], out_data[115:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
