// Seed: 3164931182
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_15;
  wire  id_16 = id_13;
  uwire id_17 = 1, id_18;
  always id_12 = id_14;
  final $display(id_15);
  assign id_2 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
    , id_7,
    output supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5
);
  assign id_2 = id_1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
