# UVM Testbench for {{ module.name }}

## Overview
**Generated by UVMAutoGen v{{ generator_version }}**  
**Generation timestamp:** {{ timestamp }}  

## Module Specifications
| Feature          | Value                          |
|------------------|--------------------------------|
| Module Name      | {{ module.name }}              |
| Input Ports      | {{ module.get_input_ports()|length }}  |
| Output Ports     | {{ module.get_output_ports()|length }} |
| Inout Ports      | {{ module.get_inout_ports()|length }}  |
| Parameters       | {{ module.parameters|length }}     |

## Testbench Structure
```mermaid
graph TD
    A[Test] --> B[Environment]
    B --> C[Agent]
    C --> D[Driver]
    C --> E[Monitor]
    C --> F[Sequencer]
    B --> G[{% if config.include_scoreboard %}Scoreboard{% else %}--{% endif %}]
    B --> H[{% if config.include_coverage %}Coverage{% else %}--{% endif %}]