{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735047082480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735047082480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 19:01:22 2024 " "Processing started: Tue Dec 24 19:01:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735047082480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047082480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047082480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735047082692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735047082692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_riscv_cpu " "Found entity 1: pl_riscv_cpu" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.v(76) " "Verilog HDL warning at data_mem.v(76): extended using \"x\" or \"z\"" {  } { { "code/data_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/data_mem.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1735047088632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_fd " "Found entity 1: pl_reg_fd" {  } { { "code/components/pl_reg_fd.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/pl_reg_fd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/branching_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/branching_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branching_unit " "Found entity 1: branching_unit" {  } { { "code/components/branching_unit.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/branching_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/reg_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1735047088641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088644 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_decoder.v(28) " "Verilog HDL warning at alu_decoder.v(28): extended using \"x\" or \"z\"" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/alu_decoder.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1735047088645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_de.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_de " "Found entity 1: pl_reg_de" {  } { { "code/components/pl_reg_de.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/pl_reg_de.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_em.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_em.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_em " "Found entity 1: pl_reg_em" {  } { { "code/components/pl_reg_em.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/pl_reg_em.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/pl_reg_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/pl_reg_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_mw " "Found entity 1: pl_reg_mw" {  } { { "code/components/pl_reg_mw.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/pl_reg_mw.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735047088650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047088650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pl_riscv_cpu " "Elaborating entity \"pl_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735047088672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvcpu\"" {  } { { "code/pl_riscv_cpu.v" "rvcpu" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/riscv_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/controller.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/riscv_cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_fd riscv_cpu:rvcpu\|datapath:dp\|pl_reg_fd:plfd " "Elaborating entity \"pl_reg_fd\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_fd:plfd\"" {  } { { "code/components/datapath.v" "plfd" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_de riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde " "Elaborating entity \"pl_reg_de\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_de:plde\"" {  } { { "code/components/datapath.v" "plde" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branching_unit riscv_cpu:rvcpu\|datapath:dp\|branching_unit:bu " "Elaborating entity \"branching_unit\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|branching_unit:bu\"" {  } { { "code/components/datapath.v" "bu" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_em riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem " "Elaborating entity \"pl_reg_em\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_em:plem\"" {  } { { "code/components/datapath.v" "plem" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_mw riscv_cpu:rvcpu\|datapath:dp\|pl_reg_mw:plmw " "Elaborating entity \"pl_reg_mw\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|pl_reg_mw:plmw\"" {  } { { "code/components/datapath.v" "plmw" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instrmem\"" {  } { { "code/pl_riscv_cpu.v" "instrmem" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088739 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(13) " "Verilog HDL warning at instr_mem.v(13): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/instr_mem.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1735047088742 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735047088750 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735047088750 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735047088750 "|pl_riscv_cpu|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:datamem\"" {  } { { "code/pl_riscv_cpu.v" "datamem" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047088757 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[31\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[31\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[31\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[30\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[30\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[30\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[29\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[29\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[29\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[28\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[28\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[28\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[27\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[27\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[27\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[26\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[26\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[26\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[25\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[25\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[25\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[24\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[24\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[24\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[23\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[23\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[23\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[22\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[22\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[22\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[21\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[21\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[21\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[20\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[20\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[20\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[19\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[19\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[19\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[18\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[18\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[18\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[17\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[17\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[17\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[16\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[16\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[16\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[15\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[15\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[15\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[14\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[14\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[14\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[13\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[13\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[13\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[12\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[12\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[12\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[11\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[11\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[11\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[10\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[10\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[10\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[9\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[9\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[9\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[8\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[8\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[8\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[7\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[7\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[7\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[6\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[6\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[6\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[5\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[5\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[5\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[4\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[4\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[4\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[3\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[3\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[3\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[2\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[2\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[2\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[1\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[1\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[1\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[0\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|SrcAE\[0\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "SrcAE\[0\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ALUControlE\[3\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ALUControlE\[3\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ALUControlE\[3\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ALUControlE\[2\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ALUControlE\[2\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ALUControlE\[2\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[31\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[31\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[31\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[30\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[30\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[30\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[29\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[29\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[29\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[28\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[28\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[28\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[27\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[27\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[27\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[26\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[26\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[26\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[25\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[25\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[25\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[24\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[24\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[24\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[23\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[23\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[23\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[22\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[22\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[22\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[21\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[21\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[21\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[20\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[20\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[20\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[19\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[19\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[19\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[18\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[18\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[18\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[17\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[17\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[17\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[16\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[16\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[16\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[15\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[15\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[15\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[14\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[14\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[14\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[13\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[13\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[13\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[12\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[12\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[12\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[11\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[11\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[11\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[10\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[10\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[10\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[9\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[9\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[9\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[8\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[8\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[8\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[7\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[7\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[7\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[6\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[6\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[6\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[5\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[5\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[5\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[4\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[4\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[4\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[3\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[3\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[3\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[2\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|ResultSrcW\[2\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "ResultSrcW\[2\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[31\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[31\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[31\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[30\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[30\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[30\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[29\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[29\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[29\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[28\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[28\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[28\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[27\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[27\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[27\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[26\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[26\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[26\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[25\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[25\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[25\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[24\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[24\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[24\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[23\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[23\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[23\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[22\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[22\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[22\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[21\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[21\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[21\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[20\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[20\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[20\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[19\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[19\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[19\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[18\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[18\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[18\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[17\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[17\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[17\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[16\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[16\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[16\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[15\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[15\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[15\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[14\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[14\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[14\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[13\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[13\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[13\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[12\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[12\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[12\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[11\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[11\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[11\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[10\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[10\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[10\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[9\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[9\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[9\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[8\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[8\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[8\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[7\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[7\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[7\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[6\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[6\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[6\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[5\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[5\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[5\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[4\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[4\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[4\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[3\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[3\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[3\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[2\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[2\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[2\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[1\] " "Net \"riscv_cpu:rvcpu\|datapath:dp\|RegWriteW\[1\]\" is missing source, defaulting to GND" {  } { { "code/components/datapath.v" "RegWriteW\[1\]" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/components/datapath.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735047088953 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1735047088953 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1735047092230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[0\] GND " "Pin \"PCW\[0\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[1\] GND " "Pin \"PCW\[1\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[2\] GND " "Pin \"PCW\[2\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[3\] GND " "Pin \"PCW\[3\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[4\] GND " "Pin \"PCW\[4\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[5\] GND " "Pin \"PCW\[5\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[6\] GND " "Pin \"PCW\[6\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[7\] GND " "Pin \"PCW\[7\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[8\] GND " "Pin \"PCW\[8\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[9\] GND " "Pin \"PCW\[9\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[10\] GND " "Pin \"PCW\[10\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[11\] GND " "Pin \"PCW\[11\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[12\] GND " "Pin \"PCW\[12\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[13\] GND " "Pin \"PCW\[13\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[14\] GND " "Pin \"PCW\[14\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[15\] GND " "Pin \"PCW\[15\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[16\] GND " "Pin \"PCW\[16\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[17\] GND " "Pin \"PCW\[17\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[18\] GND " "Pin \"PCW\[18\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[19\] GND " "Pin \"PCW\[19\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[20\] GND " "Pin \"PCW\[20\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[21\] GND " "Pin \"PCW\[21\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[22\] GND " "Pin \"PCW\[22\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[23\] GND " "Pin \"PCW\[23\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[24\] GND " "Pin \"PCW\[24\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[25\] GND " "Pin \"PCW\[25\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[26\] GND " "Pin \"PCW\[26\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[27\] GND " "Pin \"PCW\[27\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[28\] GND " "Pin \"PCW\[28\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[29\] GND " "Pin \"PCW\[29\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[30\] GND " "Pin \"PCW\[30\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCW\[31\] GND " "Pin \"PCW\[31\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|PCW[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[0\] GND " "Pin \"Result\[0\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[1\] GND " "Pin \"Result\[1\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[2\] GND " "Pin \"Result\[2\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[3\] GND " "Pin \"Result\[3\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[4\] GND " "Pin \"Result\[4\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[5\] GND " "Pin \"Result\[5\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[6\] GND " "Pin \"Result\[6\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[7\] GND " "Pin \"Result\[7\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[8\] GND " "Pin \"Result\[8\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[9\] GND " "Pin \"Result\[9\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[10\] GND " "Pin \"Result\[10\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[11\] GND " "Pin \"Result\[11\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[12\] GND " "Pin \"Result\[12\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[13\] GND " "Pin \"Result\[13\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[14\] GND " "Pin \"Result\[14\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[15\] GND " "Pin \"Result\[15\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[16\] GND " "Pin \"Result\[16\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[17\] GND " "Pin \"Result\[17\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[18\] GND " "Pin \"Result\[18\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[19\] GND " "Pin \"Result\[19\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[20\] GND " "Pin \"Result\[20\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[21\] GND " "Pin \"Result\[21\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[22\] GND " "Pin \"Result\[22\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[23\] GND " "Pin \"Result\[23\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[24\] GND " "Pin \"Result\[24\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[25\] GND " "Pin \"Result\[25\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[26\] GND " "Pin \"Result\[26\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[27\] GND " "Pin \"Result\[27\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[28\] GND " "Pin \"Result\[28\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[29\] GND " "Pin \"Result\[29\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[30\] GND " "Pin \"Result\[30\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result\[31\] GND " "Pin \"Result\[31\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|Result[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[0\] GND " "Pin \"ALUResultW\[0\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[1\] GND " "Pin \"ALUResultW\[1\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[2\] GND " "Pin \"ALUResultW\[2\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[3\] GND " "Pin \"ALUResultW\[3\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[4\] GND " "Pin \"ALUResultW\[4\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[5\] GND " "Pin \"ALUResultW\[5\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[6\] GND " "Pin \"ALUResultW\[6\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[7\] GND " "Pin \"ALUResultW\[7\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[8\] GND " "Pin \"ALUResultW\[8\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[9\] GND " "Pin \"ALUResultW\[9\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[10\] GND " "Pin \"ALUResultW\[10\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[11\] GND " "Pin \"ALUResultW\[11\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[12\] GND " "Pin \"ALUResultW\[12\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[13\] GND " "Pin \"ALUResultW\[13\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[14\] GND " "Pin \"ALUResultW\[14\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[15\] GND " "Pin \"ALUResultW\[15\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[16\] GND " "Pin \"ALUResultW\[16\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[17\] GND " "Pin \"ALUResultW\[17\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[18\] GND " "Pin \"ALUResultW\[18\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[19\] GND " "Pin \"ALUResultW\[19\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[20\] GND " "Pin \"ALUResultW\[20\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[21\] GND " "Pin \"ALUResultW\[21\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[22\] GND " "Pin \"ALUResultW\[22\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[23\] GND " "Pin \"ALUResultW\[23\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[24\] GND " "Pin \"ALUResultW\[24\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[25\] GND " "Pin \"ALUResultW\[25\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[26\] GND " "Pin \"ALUResultW\[26\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[27\] GND " "Pin \"ALUResultW\[27\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[28\] GND " "Pin \"ALUResultW\[28\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[29\] GND " "Pin \"ALUResultW\[29\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[30\] GND " "Pin \"ALUResultW\[30\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultW\[31\] GND " "Pin \"ALUResultW\[31\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|ALUResultW[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[0\] GND " "Pin \"WriteDataW\[0\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[1\] GND " "Pin \"WriteDataW\[1\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[2\] GND " "Pin \"WriteDataW\[2\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[3\] GND " "Pin \"WriteDataW\[3\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[4\] GND " "Pin \"WriteDataW\[4\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[5\] GND " "Pin \"WriteDataW\[5\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[6\] GND " "Pin \"WriteDataW\[6\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[7\] GND " "Pin \"WriteDataW\[7\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[8\] GND " "Pin \"WriteDataW\[8\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[9\] GND " "Pin \"WriteDataW\[9\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[10\] GND " "Pin \"WriteDataW\[10\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[11\] GND " "Pin \"WriteDataW\[11\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[12\] GND " "Pin \"WriteDataW\[12\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[13\] GND " "Pin \"WriteDataW\[13\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[14\] GND " "Pin \"WriteDataW\[14\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[15\] GND " "Pin \"WriteDataW\[15\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[16\] GND " "Pin \"WriteDataW\[16\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[17\] GND " "Pin \"WriteDataW\[17\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[18\] GND " "Pin \"WriteDataW\[18\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[19\] GND " "Pin \"WriteDataW\[19\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[20\] GND " "Pin \"WriteDataW\[20\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[21\] GND " "Pin \"WriteDataW\[21\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[22\] GND " "Pin \"WriteDataW\[22\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[23\] GND " "Pin \"WriteDataW\[23\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[24\] GND " "Pin \"WriteDataW\[24\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[25\] GND " "Pin \"WriteDataW\[25\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[26\] GND " "Pin \"WriteDataW\[26\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[27\] GND " "Pin \"WriteDataW\[27\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[28\] GND " "Pin \"WriteDataW\[28\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[29\] GND " "Pin \"WriteDataW\[29\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[30\] GND " "Pin \"WriteDataW\[30\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataW\[31\] GND " "Pin \"WriteDataW\[31\]\" is stuck at GND" {  } { { "code/pl_riscv_cpu.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/code/pl_riscv_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735047092592 "|pl_riscv_cpu|WriteDataW[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735047092592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735047092687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "346 " "346 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735047093351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/output_files/pl_riscv_cpu.map.smsg " "Generated suppressed messages file C:/Users/nawaz/OneDrive/Desktop/programing/verilog/eyantra task 3/pipleine_riscv/pl_riscv_cpu/output_files/pl_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047093435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735047093665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735047093665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3864 " "Implemented 3864 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735047093826 ""} { "Info" "ICUT_CUT_TM_OPINS" "225 " "Implemented 225 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735047093826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3572 " "Implemented 3572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735047093826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735047093826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 231 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735047093847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 19:01:33 2024 " "Processing ended: Tue Dec 24 19:01:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735047093847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735047093847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735047093847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735047093847 ""}
