//Single Port RAM Behavirol Code <Verilog>

module ram_single_port_IV(
	output [7:0] q,
	input [7:0] data,
	input [5:0] read_addr, write_addr,
	input we, clk
	);
	reg [7:0] ram [63:0];
	reg [5:0] addr_reg;

//new data read & addr registered
always @ (posedge clk)
begin
	if(we)
	ram[write_addr] <= data;
	read_addr_reg <= addr;
	end
	assign q= ram[read_addr_reg];
endmodule