/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6855-clk.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/memory/mt6855-larb-port.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/gce/mt6855-gce.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mt6855-pinfunc.h>

/ {
	model = "MT6855";
	compatible = "mediatek,MT6855";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};

	};

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		ovl0  = &disp_ovl0;
		ovl4  = &disp_ovl1_2l;
		rdma0 = &disp_rdma0;
		wdma0 = &disp_wdma0;
		dsi0  = &dsi0;
		rsz0 = &disp_rsz0;
		tdshp0 = &disp_tdshp0;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		dither0 = &disp_dither0;
		postmask0 = &disp_postmask0;
		dsc0 = &disp_dsc_wrap0;
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6855-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dcm: dcm@10001000 {
		compatible = "mediatek,mt6855-dcm";
		reg = <0 0x10001000 0 0x1000>,
			<0 0x10022000 0 0x1000>,
			<0 0x10270000 0 0x1000>,
			<0 0x11035000 0 0x1000>,
			<0 0x1c017000 0 0x1000>,
			<0 0xc538000 0 0x5000>,
			<0 0xc53a800 0 0x1000>;
		reg-names = "infracfg_ao",
			"infra_ao_bcrm",
			"infracfg_ao_mem",
			"peri_ao_bcrm",
			"vlp_ao_bcrm",
			"mp_cpusys_top",
			"cpccfg_reg";
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6855-infracfg_ao", "syscon", "simple-mfd";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6855-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		#clock-cells = <1>;
	};

	vlp_cksys_clk: syscon@1C013000 {
		compatible = "mediatek,mt6855-vlp_cksys", "syscon";
		reg = <0 0x1C013000 0 0x1000>;
		#clock-cells = <1>;
	};

	i2c0: i2c@11ed0000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed0000 0 0x1000>,
			<0 0x11300080 0 0x80>;
		interrupts = <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C0>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c1: i2c@11ed1000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed1000 0 0x1000>,
			<0 0x11300100 0 0x80>;
		interrupts = <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C1>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c2: i2c@11ed2000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed2000 0 0x1000>,
			<0 0x11300180 0 0x100>;
		interrupts = <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_CLOCK_I2C2>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c3: i2c@11db0000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db0000 0 0x1000>,
			<0 0x11300280 0 0x80>;
		interrupts = <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C3>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c4: i2c@11ed3000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed3000 0 0x1000>,
			<0 0x11300300 0 0x100>;
		interrupts = <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_CLOCK_I2C4>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c5: i2c@11b20000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11b20000 0 0x1000>,
			<0 0x11300400 0 0x80>;
		interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C5>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c6: i2c@11db1000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db1000 0 0x1000>,
			<0 0x11300480 0 0x80>;
		interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C6>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c7: i2c@11db2000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db2000 0 0x1000>,
			<0 0x11300500 0 0x100>;
		interrupts = <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C7>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c8: i2c@11db3000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db3000 0 0x1000>,
			<0 0x11300600 0 0x100>;
		interrupts = <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C8>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c9: i2c@11ed4000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed4000 0 0x1000>,
			<0 0x11300700 0 0x100>;
		interrupts = <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_CLOCK_I2C9>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c10: i2c@11db4000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11db4000 0 0x1000>,
			<0 0x11300800 0 0x80>;
		interrupts = <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C10>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c11: i2c@11280000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11280000 0 0x1000>,
			<0 0x11300880 0 0x80>;
		interrupts = <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH 0>;
		/* clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C11>,*/
		/*	<&pericfg_ao_clk CLK_PERAOP_APDMA>;*/
		clocks = <&clk26m>, <&clk26m>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			    loglevel=8 \
			    earlycon=mtk8250,mmio32,0x11001000 \
			    androidboot.selinux=permissive \
			    initcall_debug=1 \
			    vmalloc=400M swiotlb=noforce cma=64M \
			    firmware_class.path=/vendor/firmware";
		kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			/*enable-method = "psci";*/
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <430>;
			#cooling-cells = <2>;
		};

		/*cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <430>;
			#cooling-cells = <2>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <430>;
			#cooling-cells = <2>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <430>;
			#cooling-cells = <2>;
		};

		cpu4: cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0400>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <430>;
			#cooling-cells = <2>;
		};

		cpu5: cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0500>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <430>;
			#cooling-cells = <2>;
		};

		cpu6: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <1024>;
			#cooling-cells = <2>;
		};

		cpu7: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0700>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			clock-frequency = <2000000000>;
			capacity-dmips-domains = <1024>;
			#cooling-cells = <2>;
		};
*/
		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				/*core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
*/			};
			/*cluster1 {
				core0 {
					cpu = <&cpu6>;
				};
				core1 {
					cpu = <&cpu7>;
				};
			};
*/		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	lastbus: lastbus {
		compatible = "mediatek,lastbus";
		enabled = <0>;
		sw_version = <1>;
		timeout_ms = <10>;
		timeout_type = <0>;
		monitors {
			monitor1 {
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num_ports = <61>;
				idle_masks = <0x08 0x00000400>;
				bus_freq_mhz = <78>;
			};
			monitor2 {
				monitor_name = "debug_ctrl_ao_INFRA_AO1";
				base = <0x1002b000>;
				num_ports = <20>;
				bus_freq_mhz = <78>;
			};
			monitor3 {
				monitor_name = "debug_ctrl_ao_EMI_AO";
				base = <0x10042000>;
				num_ports = <71>;
				idle_masks = <0x08 0xf8000000>,
					     <0x0c 0x001fffff>;
				bus_freq_mhz = <688>;
			};
			monitor4 {
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x11037000>;
				num_ports = <24>;
				bus_freq_mhz = <156>;
			};
			monitor5 {
				monitor_name = "debug_ctrl_ao_VLP_AO";
				base = <0x1c01d000>;
				num_ports = <14>;
				bus_freq_mhz = <156>;
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		reserve-memory-dummyfb_share {
			compatible = "mediatek,reserve-memory-dummyfb_share";
			no-map;
			status = "okay";
			alignment = <0 0x1000>;
			reg = <0 0x48700000 0 0x17e8000>;
		};
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	mcupm: mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c540000 0 0x22000>,
		      <0 0x0c56fb00 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fba0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fc40 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fce0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fd80 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fe20 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fec0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56ff60 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>;
		reg-names = "mcupm_base",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_send",
			    "mbox0_recv",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_send",
			    "mbox1_recv",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_send",
			    "mbox2_recv",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_send",
			    "mbox3_recv",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_send",
			    "mbox4_recv",
			    "mbox5_base",
			    "mbox5_set",
			    "mbox5_clr",
			    "mbox5_send",
			    "mbox5_recv",
			    "mbox6_base",
			    "mbox6_set",
			    "mbox6_clr",
			    "mbox6_send",
			    "mbox6_recv",
			    "mbox7_base",
			    "mbox7_set",
			    "mbox7_clr",
			    "mbox7_send",
			    "mbox7_recv";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		performance: performance-controller@0011bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
				<0 0x0011bd30 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1";
			#performance-domain-cells = <1>;
		};

		eas_info: eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0011bc00>;
			/* L, B, CCI */
			offs-thermal-limit = <0x1208 0x120c 0x1210>;
			offs-cap = <0xfa0>;
		};

		lkg: lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x00114400 0 0xc00>;
		};

		cpu_mcucfg: mcusys_ao_cfg@0c530000 {
			reg = <0 0x0c530000 0 0x10000>; /* 64KB */
		};

		bus_tracer@0d040000 {
			compatible = "mediatek,bus_tracer-v1";
			reg = <0 0x0d040000 0 0x1000>, /* btm_top base */
				  <0 0x0d01a000 0 0x1000>, /* dbgao base */
				  <0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
				  <0 0x0d044000 0 0x1000>, /* bus tracer etf base */
				  <0 0x0d040800 0 0x100>, /* ap bus tracer base */
				  <0 0x0d040900 0 0x100>; /* infra bus tracer base */

			mediatek,err_flag = <0xe7fcffff>;

			/*
			 * index 0 for ap bus tracer
			 * index 1 for infra bus tracer
			 */
			mediatek,num_tracer = <2>;
			mediatek,enabled_tracer = <0 1>;
			mediatek,at_id = <0x10 0x30>;

			/* filters: disabled by default */
			/*
			 * mediatek,watchpoint_filter = <0x0 0x10010000 0xfffff000>;
			 * mediatek,bypass_filter = <0x14000000 0xffff0000>;
			 * mediatek,id_filter = <0x10 0x40>;
			 * mediatek,rw_filter = <0x0 0x1>;
			 */
		};

		cpu_pll: mcusys_pll1u_top@1000c000 {
			reg = <0 0x1000c000 0 0x1000>; /* 4KB */
		};

		cpuhvfs: cpuhvfs@00114400 {
			compatible = "mediatek,cpufreq-hybrid";
			reg = <0 0x00114400 0 0xc00>,
				<0 0x0011bc00 0 0x1400>,
				<0 0x00112800 0 0x1800>;
			reg-names = "USRAM", "CSRAM", "ESRAM";
			cslog-range = <0x03d0>, <0x0fa0>;
			tbl-off = <4>, <76>, <148>;

			/* pll mcucfg */
			mcucfg-ver = <0>;
			apmixedsys = <&cpu_pll>;
			clk-div-base = <&cpu_mcucfg>;
			pll-con = <0x20c>, <0x21c>, <0x23c>;
			clk-div = <0xa2a0>, <0xa2a4>, <0xa2e0>;

			/* regulator */
			proc1-supply = <&mt6363_vbuck1>; //L
			proc2-supply = <&mt6363_vbuck2>; //B
			proc3-supply = <&mt6363_vbuck1>; //DSU
			/* regulator step value */
			proc3 = <6250>; //B
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0 0x10003000 0 0x1000>;
		};

		gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		iocfg_lb: iocfg_lb@11b00000 {
			compatible = "mediatek,iocfg_lb";
			reg = <0 0x11b00000 0 0x1000>;
		};

		iocfg_lm: iocfg_lm@11b10000 {
			compatible = "mediatek,iocfg_lm";
			reg = <0 0x11b10000 0 0x1000>;
		};

		iocfg_rb: iocfg_rb@11c40000 {
			compatible = "mediatek,iocfg_rb";
			reg = <0 0x11c40000 0 0x1000>;
		};

		iocfg_bl: iocfg_bl@11d10000 {
			compatible = "mediatek,iocfg_bl";
			reg = <0 0x11d10000 0 0x1000>;
		};

		iocfg_bm: iocfg_bm@11d30000 {
			compatible = "mediatek,iocfg_bm";
			reg = <0 0x11d30000 0 0x1000>;
		};

		iocfg_lt: iocfg_lt@11e30000 {
			compatible = "mediatek,iocfg_lt";
			reg = <0 0x11e30000 0 0x1000>;
		};

		iocfg_rm: iocfg_rm@11eb0000 {
			compatible = "mediatek,iocfg_rm";
			reg = <0 0x11eb0000 0 0x1000>;
		};

		iocfg_rt: iocfg_rt@11ec0000 {
			compatible = "mediatek,iocfg_rt";
			reg = <0 0x11ec0000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6855-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
				  <0 0x11b00000 0 0x1000>,
				  <0 0x11b10000 0 0x1000>,
				  <0 0x11c40000 0 0x1000>,
				  <0 0x11d10000 0 0x1000>,
				  <0 0x11d30000 0 0x1000>,
				  <0 0x11e30000 0 0x1000>,
				  <0 0x11eb0000 0 0x1000>,
				  <0 0x11ec0000 0 0x1000>;
			reg-names = "gpio",
					"iocfg_lb",
					"iocfg_lm",
					"iocfg_rb",
					"iocfg_bl",
					"iocfg_bm",
					"iocfg_lt",
					"iocfg_rm",
					"iocfg_rt";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 206>;
		};

		spmi: spmi@1c804000 {
			compatible = "mediatek,mt6855-spmi";
			reg = <0 0x1c804000 0 0x0008ff>,
			      <0 0x1c801000 0 0x000100>;
			reg-names = "pmif", "spmimst";
			interrupts-extended = <&gic GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "pmif_irq";
			interrupt-controller;
			#interrupt-cells = <1>;
			irq_event_en = <0x80000000 0x0 0x0 0x0 0x0>;
			clocks = <&vlp_cksys_clk CLK_VLP_CK_PWRAP_ULPOSC_SEL>,
				 <&vlp_cksys_clk CLK_VLP_CK_SPMI_M_MST_SEL>,
				 <&vlp_cksys_clk CLK_VLP_CK_SPMI_P_MST_SEL>;
			clock-names = "vlp_pmif_clk_mux",
				      "vlp_spmimst_m_clk_mux",
				      "vlp_spmimst_p_clk_mux";
			swinf_ch_start = <10>;
			ap_swinf_no = <2>;
			#address-cells = <2>;
			#size-cells = <0>;
		};

		sleep@10006000 {
			compatible = "mediatek,sleep";
			reg = <0 0x10006000 0 0x1000>;
		};

		toprgu@10007000 {
			compatible = "mediatek,toprgu";
			reg = <0 0x10007000 0 0x1000>;
		};

		apxgpt@10008000 {
			compatible = "mediatek,apxgpt";
			reg = <0 0x10008000 0 0x1000>;
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			reg = <0 0x1000a000 0 0x1000>;
		};

		apirq@1000b000 {
			compatible = "mediatek,apirq";
			reg = <0 0x1000b000 0 0x1000>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,fhctl";
			reg = <0 0x1000ce00 0 0x200>;
		};

		pwrap@1000d000 {
			compatible = "mediatek,pwrap";
			reg = <0 0x1000d000 0 0x1000>;
		};

		devapc_ao_infra_peri@1000e000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x1000e000 0 0x1000>;
		};

		sleep_reg_md@1000f000 {
			compatible = "mediatek,sleep_reg_md";
			reg = <0 0x1000f000 0 0x1000>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 110 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		apcldmain_ao@10014000 {
			compatible = "mediatek,apcldmain_ao";
			reg = <0 0x10014000 0 0x400>;
		};

		apcldmaout_ao@10014400 {
			compatible = "mediatek,apcldmaout_ao";
			reg = <0 0x10014400 0 0x400>;
		};

		apcldmamisc_ao@10014800 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014800 0 0x400>;
		};

		apcldmamisc_ao@10014c00 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0 0x10014c00 0 0x400>;
		};

		devapc_mpu_ao@10015000 {
			compatible = "mediatek,devapc_mpu_ao";
			reg = <0 0x10015000 0 0x1000>;
		};

		mdcldmaout_ao@10015400 {
			compatible = "mediatek,mdcldmaout_ao";
			reg = <0 0x10015400 0 0x400>;
		};

		mdcldmamisc_ao@10015800 {
			compatible = "mediatek,mdcldmamisc_ao";
			reg = <0 0x10015800 0 0x400>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0 0x10016000 0 0x1000>;
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0 0x10018000 0 0x1000>;
		};

		devapc_ao_md@10019000 {
			compatible = "mediatek,devapc_ao_md";
			reg = <0 0x10019000 0 0x1000>;
		};

		security_ao@1001a000 {
			compatible = "mediatek,security_ao";
			reg = <0 0x1001a000 0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001e000 0 0x4000>;
		};

		sleep_sram@1001f000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001f000 0 0x1000>;
		};

		sleep_sram@10020000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10020000 0 0x1000>;
		};

		sleep_sram@10021000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x10021000 0 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		devapc_ao_infra_peri@10024000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10024000 0 0x1000>;
		};

		devapc_ao_infra_peri@10025000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10025000 0 0x1000>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
		};

		mcucfg@10200000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10200000 0 0x1000>;
		};

		mcucfg@10201000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10201000 0 0x1000>;
		};

		mcucfg@10202000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10202000 0 0x1000>;
		};

		mcucfg@10203000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10203000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,devapc";
			reg = <0 0x10207000 0 0x1000>;
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		cq_dma@10212000 {
			compatible = "mediatek,cq_dma";
			reg = <0 0x10212000 0 0x1000>;
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			reg = <0 0x10219000 0 0x1000>;
		};

		infra_device_mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0 0x1021f000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0 0x1021c000 0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0 0x1021c400 0 0x400>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021c800 0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021cc00 0 0x400>;
		};

		infra_md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0 0x1021d000 0 0x1000>;
		};

		bpi_bsi_slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0 0x1021e000 0 0x1000>;
		};

		bpi_bsi_slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0 0x1021f000 0 0x1000>;
		};

		bpi_bsi_slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0 0x10225000 0 0x1000>;
		};

		emi_mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0 0x10226000 0 0x1000>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc_ch0_top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0 0x10230000 0 0x2000>;
		};

		dramc_ch0_top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc_ch0_top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc_ch0_top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0 0x10235000 0 0x1000>;
		};

		dramc_ch0_rsv@10236000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc_ch0_rsv@10238000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x10238000 0 0x2000>;
		};

		dramc_ch0_rsv@1023a000 {
			compatible = "mediatek,dramc_ch0_rsv";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc_ch1_top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc_ch1_top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc_ch1_top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc_ch1_top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc_ch1_rsv@10246000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc_ch1_rsv@10248000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10248000 0 0x2000>;
		};

		dramc_ch1_rsv@1024a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		md_ccif4@1024e000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024e000 0 0x1000>;
		};

		dramc_ch1_top0@10250000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc_ch1_top1@10252000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc_ch1_top2@10254000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc_ch1_top3@10255000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc_ch1_rsv@10256000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc_ch1_rsv@10258000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10258000 0 0x2000>;
		};

		dramc_ch1_rsv@1025a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm_vpu_m0_sub_common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc_ch1_top0@10260000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc_ch1_top1@10262000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc_ch1_top2@10264000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc_ch1_top3@10265000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc_ch1_rsv@10266000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc_ch1_rsv@10268000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10268000 0 0x2000>;
		};

		dramc_ch1_rsv@1026a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg_ao_mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030c000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030d000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030d000 0 0x1000>;
		};

		sys_cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		sys_cirq@10350000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10350000 0 0x1000>;
		};

		sys_cirq@10351000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10351000 0 0x1000>;
		};

		sys_cirq@10352000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10352000 0 0x1000>;
		};

		sys_cirq@10354000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10354000 0 0x1000>;
		};

		sys_cirq@10355000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10355000 0 0x1000>;
		};

		sys_cirq@10356000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10356000 0 0x1000>;
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc_ch1_rsv@10a00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc_ch1_rsv@10a40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10b00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc_ch1_rsv@10b40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc_ch1_rsv@10c00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc_ch1_rsv@10c40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		gic500@0c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0x0c000000 0 0x400000>;
		};

		gic_cpu@0c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0x0c400000 0 0x40000>;
		};

		dfd@0c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x0c600000 0 0x100000>;
		};

		dbg_cti@0d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0x0d020000 0 0x10000>;
		};

		dbg_etr@0d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0x0d030000 0 0x1000>;
		};

		dbg_dem@0d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0x0d0a0000 0 0x10000>;
		};

		dbg_mdsys1@0d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0x0d100000 0 0x100000>;
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,common-mmc";
			reg = <0 0x11230000 0 0x1000>,
			      <0 0x11e70000 0 0x1000>;
			interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>;
			status = "disabled";
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH 0>;
			/*
			 * clocks = <&clk26m>, <&clk26m>;
			 * clock-names = "baud", "bus";
			 */
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
		};

		uart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH 0>;
			/*
			 * clocks = <&clk26m>, <&clk26m>;
			 * clock-names = "baud", "bus";
			 */
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
		};

		spi0: spi0@11010000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI0_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi1: spi1@11011000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11011000 0 0x100>;
			interrupts = <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI1_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI2_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI3_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};


		spi4: spi4@11014000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11014000 0 0x100>;
			interrupts = <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI4_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi5@11015000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11015000 0 0x100>;
			interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI5_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi6@11016000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11016000 0 0x100>;
			interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI6_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi7@11017000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11017000 0 0x100>;
			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI7_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};


		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2300>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;

			bootmode = <&chosen>;

			mediatek,ufs-disable-ah8;
			mediatek,ufs-qos;
		};

		apdma: dma-controller@11300900 {
			compatible = "mediatek,mt6779-uart-dma";
			reg = <0 0x11300900 0 0x80>,
				<0 0x11300980 0 0x80>,
				<0 0x11300a00 0 0x80>,
				<0 0x11300a80 0 0x80>;
			interrupts = <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>;
			/*
			 * clocks = <&clk26m>;
			 * clock-names = "apdma";
			 */
			dma-requests = <4>;
			#dma-cells = <1>;
		};

		efuse: efuse@11c10000 {
			compatible = "mediatek,devinfo";
			reg = <0 0x11c10000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;

			u3_phy_data: u3_phy_data {
				reg = <0x1ac 0x4>;
			};

			u2_phy_data: u2_phy_data {
				reg = <0x1b0 0x4>;
			};

			lvts_e_data1: data1 {
				reg = <0x1d0 0x10>;
			};

			lvts_e_data2: data2 {
				reg = <0x2f8 0x50>;
			};

			csi_efuse0: csi_data0 {
				reg = <0x1b4 0x4>;
			};

			csi_efuse1: csi_data1 {
				reg = <0x1b8 0x4>;
			};

			csi_efuse2: csi_data2 {
				reg = <0x1bc 0x4>;
			};

			csi_efuse3: csi_data3 {
				reg = <0x1c0 0x4>;
			};
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <0>;
			gpueb-logger-support = <0>;
			mbox_count = <1>;
			mbox_size = <160>; /* slots */
			slot_size = <4>;   /* bytes */
			ts_mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send_table =
				<0 0 4>,
				<1 0 8>,
				<2 0 3>,
				<3 0 3>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>;
			send_name_table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS";

			/* id, mbox, recv_size, recv_opt */
			recv_table =
				<0 0 4 0>,
				<1 0 8 1>,
				<2 0 1 0>,
				<3 0 1 0>,
				<4 0 1 1>,
				<5 0 4 1>,
				<6 0 1 1>,
				<7 0 6 1>;
			recv_name_table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS";

			reg = <0 0x13c40000 0 0x22000>,
				<0 0x13c5fd80 0 0x280>,
				<0 0x13c62004 0 0x4>,
				<0 0x13c62074 0 0x4>,
				<0 0x13c62000 0 0x4>,
				<0 0x13c62078 0 0x4>;
			reg-names = "gpueb_base",
						"mbox0_base",
						"mbox0_set",
						"mbox0_clr",
						"mbox0_send",
						"mbox0_recv";

			interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb_mem_table =
				<0 0x1000>,   /* 4KB */
				<1 0x180000>; /* 1.5MB */

			gpueb_mem_name_table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_LOG";     /* LOGGER */
		};

		rgx: rgx@13000000 {
			compatible = "mediatek,rgx";
			clock-frequency = <480000000>; /* Hz */
			interrupt-names = "RGX";
			interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>;
			reg = <0 0x13000000 0 0x100000>;
			ged-supply = <&ged>;
		};

		gpufreq: gpufreq {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13fbf000 0 0x1000>,  /* MFG_TOP_CONFIG (G3D_CONFIG) */
				<0 0x13fa0000 0 0x10000>, /* MFG_PLL */
				<0 0x13f90000 0 0x10000>, /* MFG_RPC */
				<0 0x1c001000 0 0x1000>,  /* SLEEP */
				<0 0x1021c000 0 0x1000>,  /* NTH_EMICFG_REG */
				<0 0x10270000 0 0x1000>,  /* NTH_EMICFG_AO_MEM_REG */
				<0 0x10351000 0 0x1000>,  /* NTH_EMI_MPU_REG */
				<0 0x10042000 0 0x1000>,  /* FMEM_AO_DEBUG_CTRL */
				<0 0x10001000 0 0x1000>,  /* INFRACFG_AO */
				<0 0x10023000 0 0x1000>,  /* INFRA_AO_DEBUG_CTRL */
				<0 0x1002b000 0 0x1000>,  /* INFRA_AO1_DEBUG_CTRL */
				<0 0x11c10000 0 0x1000>,  /* EFUSE */
				<0 0x13fb9c00 0 0x100>,   /* MFG_CPE_CONTROL */
				<0 0x13fb6000 0 0x1000>;  /* MFG_CPE_SENSOR */
			reg-names =
				"mfg_top_config",
				"mfg_pll",
				"mfg_rpc",
				"sleep",
				"nth_emicfg_reg",
				"nth_emicfg_ao_mem_reg",
				"nth_emi_mpu_reg",
				"fmem_ao_debug_ctrl",
				"infracfg_ao",
				"infra_ao_debug_ctrl",
				"infra_ao1_debug_ctrl",
				"efuse",
				"mfg_cpe_control",
				"mfg_cpe_sensor";
			// clocks =
			// <&mfg_pll_ctrl_clk CLK_MFG_AO_MFGPLL>, /* TBD */
			// <&mfg_pll_ctrl_clk CLK_MFG_AO_MFGSCPLL>; /* TBD */
			// clock-names =
			// "clk_main_parent",
			// "clk_sub_parent";
			// power-domains =
			// <&scpsys MT6855_POWER_DOMAIN_MFG1>, /* TBD */
			// <&scpsys MT6855_POWER_DOMAIN_MFG2>; /* TBD */
			// power-domain-names =
			// "pd_mfg1",
			// "pd_mfg2";
			// _vgpu-supply = <&mt6368_vbuck2>; /* TBD */
			// _vsram-supply = <&mt6363_vbuck4>; /* TBD */
			// fhctl-supply = <&fhctl>; /* TBD */
			gpufreq_wrapper-supply = <&gpufreq_wrapper>;
		};

		gpufreq_wrapper: gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			gpufreq-version = <2>;
			dual-buck = <0>;
			gpueb-support = <0>;
		};

		ged: ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <&gpufreq>;
		};

		smi_larb0: smi_larb0@14021000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x14021000 0 0x1000>;
		};

		smi_larb1: smi_larb1@14022000 {
			compatible = "mediatek,smi_larb1";
			reg = <0 0x14022000 0 0x1000>;
		};

		smi_sub_comm0@14023000 {
			compatible = "mediatek,smi_sub_comm0";
			reg = <0 0x14023000 0 0x1000>;
		};

		i2c@14024000 {
			compatible = "mediatek,i2c";
			reg = <0 0x14024000 0 0x1000>;
		};

		vdec_gcon@16000000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x16000000 0 0x10000>;
		};

		vdec@1600d000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600d000 0 0x1000>;
		};

		vdec@1600f000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f000 0 0x800>;
		};

		vdec@1600f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1600f800 0 0x400>;
		};

		vdec_gcon@16010000 {
			compatible = "mediatek,vdec_gcon";
			reg = <0 0x16010000 0 0x8000>;
		};

		vdec@16018000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16018000 0 0x8000>;
		};

		vdec@16020000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16020000 0 0xd000>;
		};

		vdec@1602d000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602d000 0 0x1000>;
		};

		vdec@1602e000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602e000 0 0x1000>;
		};

		vdec@1602f000 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602f000 0 0x800>;
		};

		vdec@1602f800 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602f800 0 0x400>;
		};

		vdec@1602fc00 {
			compatible = "mediatek,vdec";
			reg = <0 0x1602fc00 0 0x400>;
		};

		vdec@16080000 {
			compatible = "mediatek,vdec";
			reg = <0 0x16080000 0 0x10000>;
		};

		venc_gcon@17000000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17000000 0 0x10000>;
		};

		smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7";
			reg = <0 0x17010000 0 0x10000>;
		};

		venc@17020000 {
			compatible = "mediatek,venc";
			reg = <0 0x17020000 0 0x10000>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17030000 0 0x10000>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		venc_gcon@17800000 {
			compatible = "mediatek,venc_gcon";
			reg = <0 0x17800000 0 0x10000>;
		};

		smi_larb8@17810000 {
			compatible = "mediatek,smi_larb8";
			reg = <0 0x17810000 0 0x10000>;
		};

		venc@17820000 {
			compatible = "mediatek,venc";
			reg = <0 0x17820000 0 0x10000>;
		};

		jpgenc@17830000 {
			compatible = "mediatek,jpgenc";
			reg = <0 0x17830000 0 0x10000>;
		};

		jpgdec@17840000 {
			compatible = "mediatek,jpgdec";
			reg = <0 0x17840000 0 0x10000>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17860000 0 0x10000>;
		};

		watchdog: watchdog@1c007000 {
			compatible = "mediatek,mt6855-wdt",
				      "mediatek,mt6589-wdt",
				      "syscon", "simple-mfd";
			reg = <0 0x1c007000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		systimer: systimer@1c011000 {
			compatible = "mediatek,mt6855-timer",
				      "mediatek,mt6765-timer";
			reg = <0 0x1c011000 0 0x1000>;
			interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config";
			reg = <0 0x1f000000 0 0x1000>;
		};

		mdp_mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0";
			reg = <0 0x1f001000 0 0x1000>;
		};

		smi_larb0@1f002000 {
			compatible = "mediatek,smi_larb0";
			reg = <0 0x1f002000 0 0x1000>;
		};

		mdp_rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
		};

		mdp_rdma1@1f004000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f004000 0 0x1000>;
		};

		mdp_hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f005000 0 0x1000>;
		};

		mdp_hdr1@1f006000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0 0x1f006000 0 0x1000>;
		};

		mdp_aal0@1f007000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f007000 0 0x1000>;
		};

		mdp_aal1@1f008000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0 0x1f008000 0 0x1000>;
		};

		mdp_rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f009000 0 0x1000>;
		};

		mdp_rsz1@1f00a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f00a000 0 0x1000>;
		};

		mdp_tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f00b000 0 0x1000>;
		};

		mdp_tdshp1@1f00c000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0 0x1f00c000 0 0x1000>;
		};

		mdp_color0@1f00d000 {
			compatible = "mediatek,mdp_color0";
			reg = <0 0x1f00d000 0 0x1000>;
		};

		mdp_color1@1f00e000 {
			compatible = "mediatek,mdp_color1";
			reg = <0 0x1f00e000 0 0x1000>;
		};

		mdp_wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00f000 0 0x1000>;
		};

		mdp_wrot1@1f010000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f010000 0 0x1000>;
		};

		mdp_fg0@1f011000 {
			compatible = "mediatek,mdp_fg0";
			reg = <0 0x1f011000 0 0x1000>;
		};

		mdp_fg1@1f012000 {
			compatible = "mediatek,mdp_fg1";
			reg = <0 0x1f012000 0 0x1000>;
		};

		mdp_rsz2@1f013000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f013000 0 0x1000>;
		};

		mdp_rsz3@1f014000 {
			compatible = "mediatek,mdp_rsz3";
			reg = <0 0x1f014000 0 0x1000>;
		};

		mdp_wrot2@1f015000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f015000 0 0x1000>;
		};

		mdp_wrot3@1f016000 {
			compatible = "mediatek,mdp_wrot3";
			reg = <0 0x1f016000 0 0x1000>;
		};

		hre_top_mdpsys@1f017000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0 0x1f017000 0 0x1000>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6855-iommu-debug";
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mtk_iommu_test_dmaheap_normal {
			compatible = "mediatek,dmaheap-normal";
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		disp_iommu_bank1: iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e803000 0 0x1000>;
			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH 0>;
		};
		disp_iommu_bank2: iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e804000 0 0x1000>;
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
		};
		disp_iommu_bank3: iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e805000 0 0x1000>;
			interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH 0>;
		};
		disp_iommu_bank4: iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e806000 0 0x1000>;
			interrupts = <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e802000 {
			compatible = "mediatek,mt6855-disp-iommu";
			reg = <0 0x1e802000 0 0x1000>;
			mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		mtk_dmabufheap_debug0: dmaheap_test0 {
			compatible = "mediatek, mtk_dmabufheap, iommu0";
			iommus = <&disp_iommu M4U_LARB0_PORT3>;
		};

		mtk_dmabufheap_debug1: dmaheap_test1 {
			compatible = "mediatek, mtk_dmabufheap, iommu1";
			iommus = <&disp_iommu M4U_LARB1_PORT7>;
		};

		odm: odm {
			compatible = "simple-bus";
			/* reserved for overlay by odm */
		};

		mtk_leds: mtk_leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <255>;
				max-hw-brightness = <2047>;
			};
		};

		mtkfb: mtkfb@0 {
			compatible = "mediatek,mtkfb";
		};

		gce: gce@1e980000 {
			compatible = "mediatek,mt6855-gce";
			reg = <0 0x1e980000 0 0x4000>;
			interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			// power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			// mediatek,smi = <&smi_mdp_common>;
			// prebuilt-enable;
			mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			// clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
			//	 <&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			// dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			// iommus = <&mdp_iommu M4U_LARB32_GCE_DM>;
			// dma_mask_bit = <34>;
			skip-poll-sleep;
		};

		gce_sec: gce_mbox_sec@1e980000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e980000 0 0x4000>;
			#mbox-cells = <3>;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			// clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>;
			clock-names = "gce";
		};

		gce_m: gce@1e990000 {
			compatible = "mediatek,mt6855-gce";
			reg = <0 0x1e990000 0 0x4000>;
			interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			// power-domains = <&scpsys MT6855_POWER_DOMAIN_MM_INFRA>;
			// mediatek,smi = <&smi_mdp_common>;
			// prebuilt-enable;
			mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			// clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>,
			//	 <&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			// dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			// iommus = <&mdp_iommu M4U_LARB32_GCE_MM>;
			// dma_mask_bit = <34>;
			skip-poll-sleep;
		};

		gce_m_sec: gce_mbox_m_sec@1e990000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e990000 0 0x4000>;
			#mbox-cells = <3>;
			mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			// clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>;
			clock-names = "gce";
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce>;
			mmsys_config = <&dispsys_config>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce 14 0 CMDQ_THR_PRIO_1>,
				 <&gce_m 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			//	 <&gce_m_sec 12 0 CMDQ_THR_PRIO_1>;
			token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		disp_pwm: disp_pwm0@1100e000 {
			compatible = "mediatek,disp_pwm0",
					"mediatek,mt6855dis-disp-pwm";
			reg = <0 0x1100e000 0 0x1000>;
			interrupts = <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH 0>;
			#pwm-cells = <2>;
		};

		dispsys_config: dispsys_config@14000000 {
			compatible = "mediatek,mt6855dis-mmsys";
			reg = <0 0x14000000 0 0x1000>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
#if 0
			iommus = <&disp_iommu M4U_LARB0_PORT1>;
			fake-engine = <&smi_larb0 M4U_LARB0_PORT4>,
				<&smi_larb1 M4U_LARB1_PORT4>;
			power-domains = <&scpsys MT6855_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_DISPSYS_CONFIG>,
				   <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
			clock-num = <2>;
			operating-points-v2 = <&opp_table_disp>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos SLAVE_LARB(30) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "disp_hrt_qos";

			/* define threads, see mt6855-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0";

			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			gce-event-names = "disp_mutex0_eof",
				"disp_token_stream_dirty0",
				"disp_wait_dsi0_te",
				"disp_token_stream_eof0",
				"disp_dsi0_eof",
				"disp_token_esd_eof0",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_cabc_eof0",
				"disp_wdma0_eof2",
				"disp_dsi0_sof0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2";

			gce-events =
				<&gce CMDQ_EVENT_MMSYS_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_EVENT_MMSYS_DSI0_TE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_EVENT_MMSYS_DSI0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_EVENT_MMSYS_DISP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_MMSYS_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>;
#endif

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_RES_SWITCH";

			helper-value = <1>, /*MTK_DRM_OPT_STAGE*/
				<0>, /*MTK_DRM_OPT_USE_CMDQ*/
				<0>, /*MTK_DRM_OPT_USE_M4U*/
				<0>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<0>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<0>, /*MTK_DRM_OPT_USE_PQ*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<0>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<0>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<0>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<0>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<0>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<0>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<0>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<0>; /*MTK_DRM_OPT_RES_SWITCH*/
		};

		disp_mutex0: disp_mutex0@14001000 {
			compatible = "mediatek,disp_mutex0",
					"mediatek,mt6855dis-disp-mutex";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
		};

		disp_ovl0: disp_ovl0@14002000 {
			compatible = "mediatek,disp_ovl0",
					"mediatek,mt6855dis-disp-ovl";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
#if 0
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0>;
			iommus = <&disp_iommu M4U_LARB0_PORT1>,
				<&disp_iommu M4U_LARB0_PORT2>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT2)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT2)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT2)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos",
						"DDP_COMPONENT_OVL0_fbdc_qos",
						"DDP_COMPONENT_OVL0_hrt_qos";
#endif
		};

		disp_ovl1_2l: disp_ovl1_2l@14004000 {
			compatible = "mediatek,disp_ovl1_2l",
					"mediatek,mt6855dis-disp-ovl";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
#if 0
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL1_2L>;
			iommus = <&disp_iommu M4U_LARB1_PORT1>,
				<&disp_iommu M4U_LARB1_PORT2>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL1_2L_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL1_2L_0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_OVL1_2L_0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
						"DDP_COMPONENT_OVL1_2L_fbdc_qos",
						"DDP_COMPONENT_OVL1_2L_hrt_qos";
#endif
		};

		disp_rsz0: disp_rsz0@14005000 {
			compatible = "mediatek,disp_rsz0",
				"mediatek,mt6855dis-disp-rsz";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0>;
		};

		disp_rdma0: disp_rdma0@14006000 {
			compatible = "mediatek,disp_rdma0",
				"mediatek,mt6855dis-disp-rdma";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
#if 0
			clocks = <&dispsys_config_clk CLK_MM_DISP_RDMA0>;
			iommus = <&disp_iommu M4U_LARB1_PORT0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT3)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT3)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos",
						"DDP_COMPONENT_RDMA0_hrt_qos";
#endif
		};

		disp_tdshp0: disp_tdshp@14007000 {
			compatible = "mediatek,disp_tdshp0";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP0>;
		};

		disp_color0: disp_color0@14009000 {
			compatible = "mediatek,disp_color0";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0>;
		};

		disp_ccorr0: disp_ccorr0@1400a000 {
			compatible = "mediatek,disp_ccorr0";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0>;
		};

		disp_aal0: disp_aal0@1400d000 {
			compatible = "mediatek,disp_aal0";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma0: disp_gamma0@1400e000 {
			compatible = "mediatek,disp_gamma0";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0>;
			gamma_data_mode = <2>;
			color_protect_red = <0>;
			color_protect_green = <0>;
			color_protect_blue = <0>;
			color_protect_white = <0>;
			color_protect_black = <0>;
			color_protect_lsb = <0>;
		};

		disp_postmask0: disp_postmask0@1400f000 {
			compatible = "mediatek,disp_postmask0";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
#if 0
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0>;
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
#endif
		};

		disp_dither0: disp_dither0@14010000 {
			compatible = "mediatek,disp_dither0";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0>;
			pure_clr_det = <0>;
			pure_clr_num = <7>;
			pure_clr_rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dsc_wrap0: disp_dsc_wrap0@14015000 {
			compatible = "mediatek,disp_dsc_wrap",
					"mediatek,mt6855dis-disp-dsc";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH 0>;
			//clocks = <&dispsys_config_clk CLK_MM_DISP_DSC_WRAP0>;
		};

		gateic0: gateic@0 {
			compatible = "mediatek,mtk-drm-gateic-drv";
		};

		mipi_tx_config0: mipi_tx_config@11e50000 {
			compatible = "mediatek,mipi_tx_config0",
					"mediatek,mt6855dis-mipi-tx";
			reg = <0 0x11e50000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};

		dsi0: dsi@14017000 {
			compatible = "mediatek,dsi0",
					"mediatek,mt6855dis-dsi";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
#if 0
			clocks = <&dispsys_config_clk CLK_MM_DISP_DSI0>,
				<&dispsys_config_clk CLK_MM_DSI_CLK>,
				<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
#endif
		};

		dsi_te: dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		disp_wdma0: disp_wdma0@14018000 {
			compatible = "mediatek,disp_wdma0",
					"mediatek,mt6855dis-disp-wdma";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
			clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_LARB0_PORT3>;
#endif
		};

		disp_ufbc_wdma: disp_ufbc_wdma@14019000 {
			compatible = "mediatek,disp_ufbc_wdma",
					"mediatek,mt6855dis-disp-ufbc-wdma";
			reg = <0 0x14019000 0 0x10000>;
			interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
			clocks = <&dispsys_config_clk CLK_MM_DISP_UFBC_WDMA0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_LARB1_PORT3>;
#endif
		};

		afe: mt6855-afe-pcm@11050000 {
			compatible = "mediatek,mt6855-sound";
			reg = <0 0x11050000 0 0x2000>;
			interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
			topckgen = <&topckgen_clk>;
			apmixedsys = <&apmixedsys_clk>;
			infracfg = <&infracfg_ao_clk>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_AUDIO>;

			clocks = <&afe_clk CLK_AFE_AFE>,
				<&afe_clk CLK_AFE_DAC>,
				<&afe_clk CLK_AFE_DAC_PREDIS>,
				<&afe_clk CLK_AFE_ADC>,
				<&afe_clk CLK_AFE_ADDA6_ADC>,
				<&afe_clk CLK_AFE_22M>,
				<&afe_clk CLK_AFE_24M>,
				<&afe_clk CLK_AFE_APLL_TUNER>,
				<&afe_clk CLK_AFE_APLL2_TUNER>,
				<&afe_clk CLK_AFE_TDM>,
				<&afe_clk CLK_AFE_ADDA6_ADC>,
				<&afe_clk CLK_AFE_NLE>,
				<&afe_clk CLK_AFE_DAC_HIRES>,
				<&afe_clk CLK_AFE_ADC_HIRES>,
				<&afe_clk CLK_AFE_ADC_HIRES_TML>,
				<&afe_clk CLK_AFE_ADDA6_ADC_HIRES>,
				<&afe_clk CLK_AFE_3RD_DAC>,
				<&afe_clk CLK_AFE_3RD_DAC_PREDIS>,
				<&afe_clk CLK_AFE_3RD_DAC_TML>,
				<&afe_clk CLK_AFE_3RD_DAC_HIRES>,
				<&topckgen_clk CLK_TOP_AUDIO_SEL>,
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
				<&topckgen_clk CLK_TOP_AUD_1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1>,
				<&topckgen_clk CLK_TOP_AUD_2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1_D4>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2_D4>,
				<&topckgen_clk CLK_TOP_APLL_I2S0_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S1_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S2_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S3_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S4_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S5_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S6_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S7_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S8_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S9_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV0>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV1>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV2>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV3>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV4>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIVB>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV5>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV6>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV7>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV8>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV9>,
				<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>;

			clock-names = "aud_afe_clk",
				"aud_dac_clk",
				"aud_dac_predis_clk",
				"aud_adc_clk",
				"aud_adda6_adc_clk",
				"aud_apll22m_clk",
				"aud_apll24m_clk",
				"aud_apll1_tuner_clk",
				"aud_apll2_tuner_clk",
				"aud_tdm_clk",
				"aud_tml_clk",
				"aud_nle",
				"aud_dac_hires_clk",
				"aud_adc_hires_clk",
				"aud_adc_hires_tml",
				"aud_adda6_adc_hires_clk",
				"aud_3rd_dac_clk",
				"aud_3rd_dac_predis_clk",
				"aud_3rd_dac_tml",
				"aud_3rd_dac_hires_clk",
				"top_mux_audio",
				"top_mux_audio_int",
				"top_mainpll_d4_d4",
				"top_mux_aud_1",
				"top_apll1_ck",
				"top_mux_aud_2",
				"top_apll2_ck",
				"top_mux_aud_eng1",
				"top_apll1_d4",
				"top_mux_aud_eng2",
				"top_apll2_d4",
				"top_i2s0_m_sel",
				"top_i2s1_m_sel",
				"top_i2s2_m_sel",
				"top_i2s3_m_sel",
				"top_i2s4_m_sel",
				"top_i2s5_m_sel",
				"top_i2s6_m_sel",
				"top_i2s7_m_sel",
				"top_i2s8_m_sel",
				"top_i2s9_m_sel",
				"top_apll12_div0",
				"top_apll12_div1",
				"top_apll12_div2",
				"top_apll12_div3",
				"top_apll12_div4",
				"top_apll12_divb",
				"top_apll12_div5",
				"top_apll12_div6",
				"top_apll12_div7",
				"top_apll12_div8",
				"top_apll12_div9",
				"top_mux_audio_h",
				"top_clk26m_clk";

			pinctrl-names = "aud_clk_mosi_off",
					"aud_clk_mosi_on",
					"aud_dat_mosi_off",
					"aud_dat_mosi_on",
					"aud_dat_miso0_off",
					"aud_dat_miso0_on",
					"aud_dat_miso1_off",
					"aud_dat_miso1_on",
					"aud_dat_miso2_off",
					"aud_dat_miso2_on",
					"vow_dat_miso_off",
					"vow_dat_miso_on",
					"vow_clk_miso_off",
					"vow_clk_miso_on",
					"aud_gpio_i2s0_off",
					"aud_gpio_i2s0_on",
					"aud_gpio_i2s3_off",
					"aud_gpio_i2s3_on";
			pinctrl-0 = <&aud_clk_mosi_off>;
			pinctrl-1 = <&aud_clk_mosi_on>;
			pinctrl-2 = <&aud_dat_mosi_off>;
			pinctrl-3 = <&aud_dat_mosi_on>;
			pinctrl-4 = <&aud_dat_miso0_off>;
			pinctrl-5 = <&aud_dat_miso0_on>;
			pinctrl-6 = <&aud_dat_miso1_off>;
			pinctrl-7 = <&aud_dat_miso1_on>;
			pinctrl-8 = <&aud_dat_miso2_off>;
			pinctrl-9 = <&aud_dat_miso2_on>;
			pinctrl-10 = <&vow_dat_miso_off>;
			pinctrl-11 = <&vow_dat_miso_on>;
			pinctrl-12 = <&vow_clk_miso_off>;
			pinctrl-13 = <&vow_clk_miso_on>;
			pinctrl-14 = <&aud_gpio_i2s0_off>;
			pinctrl-15 = <&aud_gpio_i2s0_on>;
			pinctrl-16 = <&aud_gpio_i2s3_off>;
			pinctrl-17 = <&aud_gpio_i2s3_on>;
#endif
		};

		audio_sram@11052000 {
			compatible = "mediatek,audio_sram";
			reg = <0 0x11052000 0 0xd000>;
			prefer_mode = <0>;
			mode_size = <0x9c00 0xd000>;
			block_size = <0x1000>;
		};

		sound: sound {
			compatible = "mediatek,mt6855-mt6369-sound";
			/* mediatek,headset-codec = <&mt6368_accdet>; */
			mediatek,platform = <&afe>;
		};

		usb: usb0@11210000 {
			compatible = "mediatek,mt6855-usb20";
			reg = <0 0x11210000 0 0x10000>,
				<0 0x11e40000 0 0x10000>;
			interrupts = <GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH  0>;
			phys = <&u3fpgaport0 PHY_TYPE_USB2>;
			mode = <2>;
			multipoint = <1>;
			num_eps = <16>;
			interrupt-names = "mc";
			dr_mode = "otg";
			usb-role-switch;
		};

		u3fpgaphy: usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11e40000>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11ed2000>;
			status = "okay";

			u3fpgaport0: usb-phy@0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

	};
	gps: gps@18c00000 {
		compatible = "mediatek,gps";
		emi-region = <29>;
		emi-offset = <0x400000>;
		emi-size = <0xfffff>;
		emi-domain-ap = <0>;
		emi-domain-conn = <2>;
	};
};

/* AUDIO GPIO standardization start */
#if 0
&pio {
	aud_clk_mosi_off: aud_clk_mosi_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO172__FUNC_GPIO172>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud_clk_mosi_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO172__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud_dat_mosi_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO174__FUNC_GPIO174>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_GPIO175>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud_dat_mosi_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO174__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso0_off: aud_dat_miso0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_GPIO179>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud_dat_miso0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud_dat_miso1_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_GPIO180>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud_dat_miso1_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso2_off: aud_dat_miso2_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO181__FUNC_GPIO181>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso2_on: aud_dat_miso2_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO181__FUNC_AUD_DAT_MISO2>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_dat_miso_off: vow_dat_miso_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_GPIO179>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_dat_miso_on: vow_dat_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO179__FUNC_VOW_DAT_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_clk_miso_off: vow_clk_miso_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_GPIO180>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_clk_miso_on: vow_clk_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO180__FUNC_VOW_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_nle_mosi_off: aud_nle_mosi_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO177__FUNC_GPIO177>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO178__FUNC_GPIO178>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_nle_mosi_on: aud_nle_mosi_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO177__FUNC_AUD_NLE_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO178__FUNC_AUD_NLE_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s0_off: aud_gpio_i2s0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO50__FUNC_GPIO50>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s0_on: aud_gpio_i2s0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO50__FUNC_I2S0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s3_off: aud_gpio_i2s3_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO47__FUNC_GPIO47>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO48__FUNC_GPIO48>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO49__FUNC_GPIO49>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s3_on: aud_gpio_i2s3_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO47__FUNC_I2S3_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO48__FUNC_I2S3_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO49__FUNC_I2S3_DO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
};
#endif
/* AUDIO GPIO standardization end */

#if 0
&i2c6 {
	gate_ic: gate_ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 161 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};
#endif
#include "mediatek/cust_mt6855_msdc.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6369.dtsi"

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vio075 {
	/delete-property/ regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6363_vaux18 {
	regulator-always-on;
};

&mt6369_vbuck1 {
	regulator-always-on;
};

&mt6369_vsram_core {
	regulator-always-on;
};

&mt6369_vdigrf {
	regulator-always-on;
};

