

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-8bdd2baba4559c8560794c09fc8c1757889616c4_modified_5.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 7de4ab9d32f789bc6da5e16337d1551e  /home/gpgpuskip/final/mat
Extracting PTX file and ptxas options    1: mat.1.sm_20.ptx -arch=sm_20

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/gpgpuskip/final/mat
self exe links to: /home/gpgpuskip/final/mat
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpgpuskip/final/mat
Running md5sum using "md5sum /home/gpgpuskip/final/mat "
self exe links to: /home/gpgpuskip/final/mat
Extracting specific PTX file named mat.1.sm_20.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MatAddPfS_S_ : hostFun 0x0x400dfa, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mat.1.sm_20.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6MatAddPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mat.1.sm_20.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mat.1.sm_20.ptx
GPGPU-Sim PTX: Kernel '_Z6MatAddPfS_S_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45b2acc8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45b2acc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff45b2acb8..

GPGPU-Sim PTX: cudaLaunch for 0x0x400dfa (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MatAddPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z6MatAddPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (mat.1.sm_20.ptx:41) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e8 (mat.1.sm_20.ptx:60) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (mat.1.sm_20.ptx:42) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (mat.1.sm_20.ptx:45) cvta.to.global.u64 %rd4, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MatAddPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MatAddPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z6MatAddPfS_S_' to stream 0, gridDim= (512,512,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6MatAddPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6MatAddPfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z6MatAddPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 55260
gpu_sim_insn = 7602176
gpu_ipc =     137.5710
gpu_tot_sim_cycle = 55260
gpu_tot_sim_insn = 7602176
gpu_tot_ipc =     137.5710
gpu_tot_issued_cta = 262144
gpu_occupancy = 49.6681% 
gpu_tot_occupancy = 49.6681% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.8315
partiton_level_parallism_total  =      13.8315
partiton_level_parallism_util =      13.9379
partiton_level_parallism_util_total  =      13.9379
L2_BW  =     531.1277 GB/Sec
L2_BW_total  =     531.1277 GB/Sec
gpu_total_sim_rate=53916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 19617, Miss = 19232, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19683, Miss = 19261, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 19656, Miss = 19287, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19620, Miss = 19185, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 19614, Miss = 19232, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 19635, Miss = 19269, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 19683, Miss = 19279, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 19623, Miss = 19206, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 19638, Miss = 19226, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 19677, Miss = 19237, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 19605, Miss = 19203, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 19668, Miss = 19259, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 19677, Miss = 19276, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 19680, Miss = 19256, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 19713, Miss = 19279, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 19656, Miss = 19292, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 19671, Miss = 19220, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 19677, Miss = 19256, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 19662, Miss = 19264, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 19680, Miss = 19246, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 19695, Miss = 19217, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 19695, Miss = 19283, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 19605, Miss = 19211, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 19677, Miss = 19246, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 19680, Miss = 19245, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 19680, Miss = 19261, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 19623, Miss = 19277, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 19680, Miss = 19254, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 19692, Miss = 19251, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 19662, Miss = 19226, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 19635, Miss = 19258, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 19707, Miss = 19298, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 19644, Miss = 19224, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 19680, Miss = 19256, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 19605, Miss = 19234, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 19680, Miss = 19265, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 19719, Miss = 19293, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 19653, Miss = 19253, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 19599, Miss = 19244, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 19686, Miss = 19270, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 786432
	L1D_total_cache_misses = 770031
	L1D_total_cache_miss_rate = 0.9791
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.114
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 434766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 73121
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144

Total_core_cache_fail_stats:
ctas_completed 262144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4429, 4386, 4515, 4386, 4429, 4386, 4429, 4429, 4386, 4429, 4343, 4343, 4429, 4343, 4343, 4386, 4429, 4386, 4386, 4386, 4429, 4386, 4386, 4343, 4472, 4386, 4386, 4386, 4472, 4429, 4343, 4386, 
gpgpu_n_tot_thrd_icount = 251658240
gpgpu_n_tot_w_icount = 7864320
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502182
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 524288
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:589	W0_Idle:84190	W0_Scoreboard:9703237	W1:7864320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1980331	WS1:1980570	WS2:1980930	WS3:1979730	
dual_issue_nums: WS0:851994	WS1:852046	WS2:852098	WS3:851734	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017456 {8:502182,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10485760 {40:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20087280 {40:502182,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
maxmflatency = 427 
max_icnt2mem_latency = 74 
maxmrqlatency = 92 
max_icnt2sh_latency = 31 
averagemflatency = 191 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:7866 	5248 	323 	415 	1222 	889 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	745347 	18979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	759814 	4476 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	665228 	93370 	5301 	427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        18        26        18        25        48        32        48        32 
dram[1]:        32        32        32        32        32        32        32        32        18        32        18        26        32        48        32        48 
dram[2]:        32        32        32        32        32        32        32        32        26        32        18        26        32        48        32        48 
dram[3]:        32        32        32        32        32        32        32        32        32        26        18        26        48        32        48        32 
dram[4]:        32        32        32        32        32        32        32        32        18        42        18        26        32        48        32        48 
dram[5]:        32        32        32        32        32        32        32        32        18        32        18        26        48        32        48        32 
dram[6]:        32        32        32        32        32        32        32        32        34        32        18        26        48        32        48        32 
dram[7]:        32        32        32        32        32        32        32        32        32        42        18        26        32        48        32        48 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     13574     13581     13588     13588     13609     13611     13711     13690     13547     13510     13461     13563     27337     13652     27383     13673 
dram[1]:     13596     13584     13554     13753     13578     13630     13678     13715     13573     13646     13550     13474     13648     27358     13656     27353 
dram[2]:     13573     13574     13593     13559     13591     13594     13701     13694     13522     13624     13575     13479     13652     27316     13651     27343 
dram[3]:     13577     13581     13587     13597     13617     13565     13711     13689     13650     13550     13488     13545     27350     13634     27360     13660 
dram[4]:     13549     13581     13587     13587     13564     13558     13741     13718     13548     24003     13562     13479     13642     27362     13630     27343 
dram[5]:     13600     13749     13602     13577     13582     13634     13717     13676     13502     13656     13495     13560     27320     13658     27340     13645 
dram[6]:     13579     13563     13553     13582     13596     13605     13697     13744     20573     13605     13464     13567     27371     13682     27349     13646 
dram[7]:     13566     13562     13592     13602     13594     13574     13713     13683     13658     24028     13553     13498     13666     27343     13630     27345 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.114286  5.142857  4.242424  5.142857  4.000000  5.142857  4.114286  5.142857  3.657143  8.333333  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[1]:  4.114286  5.142857  4.000000  6.476191  4.000000  5.142857  4.114286  4.800000  3.657143  5.090909  3.459460  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[2]:  4.114286  5.142857  4.000000  4.666667  4.114286  5.142857  4.114286  5.142857  8.000000  5.600000  3.657143  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[3]:  4.000000  5.142857  4.000000  5.142857  4.114286  5.142857  4.114286  5.142857  5.600000  8.333333  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[4]:  4.000000  5.142857  3.891892  5.142857  4.114286  5.142857  4.114286  4.965517  3.542857  9.454545  3.657143  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[5]:  3.891892  6.476191  4.000000  5.000000  4.000000  5.142857  4.114286  5.142857  3.542857  5.600000  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[6]:  4.114286  5.142857  4.114286  5.142857  4.114286  5.142857  4.114286  4.800000  5.684210  5.600000  3.657143  4.444445 24.000000 19.200001 24.000000 19.200001 
dram[7]:  4.000000  5.142857  4.114286  4.965517  3.891892  5.142857  4.114286  5.142857  5.600000  9.090909  3.657143  4.444445 19.200001 24.000000 19.200001 24.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 16004/2998 = 5.338225
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       148       136       152       136       152       136       148       136       128       120       128       100        96        96        96        96 
dram[1]:       148       128       152       136       152       136       152       136       128       120       128       112        96        96        96        96 
dram[2]:       148       132       152       136       152       136       152       136       128       120       104       112        96        96        96        96 
dram[3]:       148       136       148       136       152       136       152       136       128       120       112       100        96        96        96        96 
dram[4]:       152       136       148       136       152       136       152       136       128       120       124       104        96        96        96        96 
dram[5]:       148       132       152       128       152       136       152       136       128       120       124       112        96        96        96        96 
dram[6]:       152       136       152       136       152       136       152       136       128       120       108       112        96        96        96        96 
dram[7]:       152       136       148       136       152       136       152       136       128       120       112       100        96        96        96        96 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 16004
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[1]:        16        16        16        16        16        16        16        16        16        16        32        16        32        32        32        32 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[5]:        16        16        16        16        16        16        16        16        16        16        32        16        32        32        32        32 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        32        32        32        32        32 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2656
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3578      3865      3504      3867      3496      3854      3575      3838      4079      4284      4098      4399      4556      4559      4550      4531
dram[1]:       3610      4055      3508      3835      3503      3846      3499      3860      4063      4279      3670      4544      4536      4536      4562      4564
dram[2]:       3615      3940      3487      3854      3529      3864      3503      3851      4067      4294      4830      4585      4560      4555      4544      4546
dram[3]:       3595      3850      3591      3839      3507      3836      3505      3856      4079      4274      4562      4423      4564      4543      4561      4542
dram[4]:       3517      3847      3580      3848      3504      3847      3510      3809      4072      4299      4203      4284      4550      4553      4539      4557
dram[5]:       3582      3970      3505      4063      3514      3844      3513      3858      4075      4271      3751      4568      4559      4535      4564      4567
dram[6]:       3508      3862      3488      3866      3499      3849      3506      3840      4047      4296      4710      4537      4541      4536      4543      4554
dram[7]:       3511      3854      3586      3847      3505      3832      3514      3846      4059      4274      4558      4391      4552      4552      4562      4539
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        417       394       411       426       392       378       380       385       392       392       384       402       364       347       351       349
dram[1]:        391       388       405       425       404       411       404       398       415       397       414       419       355       355       352       369
dram[2]:        407       419       399       416       399       393       370       367       399       392       372       419       350       356       350       355
dram[3]:        391       394       425       395       400       380       403       384       425       401       406       374       355       355       371       358
dram[4]:        394       388       427       408       388       409       421       389       390       399       374       395       354       353       359       364
dram[5]:        393       404       414       387       386       403       422       407       384       391       369       377       365       356       362       349
dram[6]:        401       392       419       384       376       420       411       399       402       388       408       422       347       350       377       366
dram[7]:        403       399       394       422       403       385       411       358       387       397       368       362       350       354       354       352
dram[8]:        215       221       212       199       221       198       210       209       202       213       199       208       198       221       209       213
dram[9]:        218       238       198       222       198       217       210       217       208       215       234       203       232       196       212       213
dram[10]:        218       210       195       207       200       211       226       229       213       208       226       195       204       199       206       204
dram[11]:        220       220       231       199       206       196       217       208       212       214       196       213       200       206       214       210
dram[12]:        230       216       197       219       197       206       218       210       204       211       208       196       228       199       207       214
dram[13]:        219       217       231       204       230       200       216       223       220       213       200       201       203       212       204       219
dram[14]:        216       225       220       202       206       197       211       209       210       209       197       216       199       205       218       218
dram[15]:        215       232       196       213       199       201       220       214       211       219       206       199       205       199       228       207
dram[16]:        220       201       236       221       214       228       218       201       203       208       218       218       211       206       198       211
dram[17]:        198       201       218       222       226       231       200       206       225       201       209       212       206       203       218       198
dram[18]:        198       216       228       217       225       214       202       206       235       199       222       204       217       213       210       201
dram[19]:        234       199       208       209       222       225       228       199       195       211       203       207       203       205       206       230
dram[20]:        196       211       211       222       214       222       199       210       234       199       217       208       211       210       233       206
dram[21]:        227       197       217       211       212       213       211       204       198       221       215       212       229       230       204       214
dram[22]:        230       198       217       221       208       202       202       204       205       215       228       212       220       233       198       201
dram[23]:        197       221       221       215       237       208       198       219       213       199       205       216       218       220       213       200
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36611 n_act=377 n_pre=361 n_ref_event=0 n_req=2088 n_rd=2004 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0512
n_activity=8061 dram_eff=0.2486
bk0: 144a 38146i bk1: 144a 38336i bk2: 140a 38152i bk3: 144a 38280i bk4: 140a 38211i bk5: 144a 38352i bk6: 144a 38149i bk7: 144a 38338i bk8: 128a 38158i bk9: 100a 38803i bk10: 128a 38132i bk11: 120a 38337i bk12: 96a 39015i bk13: 96a 38992i bk14: 96a 39033i bk15: 96a 38995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811876
Row_Buffer_Locality_read = 0.811876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.731661
Bank_Level_Parallism_Col = 1.755634
Bank_Level_Parallism_Ready = 1.126248
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535325 

BW Util details:
bwutil = 0.051198 
total_CMD = 39142 
util_bw = 2004 
Wasted_Col = 2018 
Wasted_Row = 681 
Idle = 34439 

BW Util Bottlenecks: 
RCDc_limit = 2961 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 616 
rwq = 0 
CCDLc_limit_alone = 616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36611 
Read = 2004 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 377 
n_pre = 361 
n_ref = 0 
n_req = 2088 
total_req = 2004 

Dual Bus Interface Util: 
issued_total_row = 738 
issued_total_col = 2004 
Row_Bus_Util =  0.018854 
CoL_Bus_Util = 0.051198 
Either_Row_CoL_Bus_Util = 0.064662 
Issued_on_Two_Bus_Simul_Util = 0.005391 
issued_two_Eff = 0.083366 
queue_avg = 0.157120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.15712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36586 n_act=387 n_pre=371 n_ref_event=0 n_req=2096 n_rd=2012 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0514
n_activity=8140 dram_eff=0.2472
bk0: 144a 38148i bk1: 144a 38383i bk2: 140a 38151i bk3: 136a 38469i bk4: 144a 38143i bk5: 144a 38374i bk6: 144a 38132i bk7: 144a 38230i bk8: 128a 38194i bk9: 112a 38506i bk10: 128a 38027i bk11: 120a 38326i bk12: 96a 38996i bk13: 96a 39010i bk14: 96a 38991i bk15: 96a 39032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807654
Row_Buffer_Locality_read = 0.807654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.714197
Bank_Level_Parallism_Col = 1.728801
Bank_Level_Parallism_Ready = 1.105865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530779 

BW Util details:
bwutil = 0.051403 
total_CMD = 39142 
util_bw = 2012 
Wasted_Col = 2116 
Wasted_Row = 725 
Idle = 34289 

BW Util Bottlenecks: 
RCDc_limit = 3073 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 659 
rwq = 0 
CCDLc_limit_alone = 659 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36586 
Read = 2012 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 387 
n_pre = 371 
n_ref = 0 
n_req = 2096 
total_req = 2012 

Dual Bus Interface Util: 
issued_total_row = 758 
issued_total_col = 2012 
Row_Bus_Util =  0.019365 
CoL_Bus_Util = 0.051403 
Either_Row_CoL_Bus_Util = 0.065301 
Issued_on_Two_Bus_Simul_Util = 0.005467 
issued_two_Eff = 0.083725 
queue_avg = 0.177789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.177789
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36609 n_act=367 n_pre=351 n_ref_event=0 n_req=2072 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05089
n_activity=7850 dram_eff=0.2538
bk0: 144a 38192i bk1: 144a 38356i bk2: 140a 38104i bk3: 140a 38269i bk4: 144a 38205i bk5: 144a 38362i bk6: 144a 38134i bk7: 144a 38325i bk8: 104a 38778i bk9: 112a 38598i bk10: 128a 38094i bk11: 120a 38357i bk12: 96a 39005i bk13: 96a 39013i bk14: 96a 38995i bk15: 96a 39026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815763
Row_Buffer_Locality_read = 0.815763
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.655930
Bank_Level_Parallism_Col = 1.720954
Bank_Level_Parallism_Ready = 1.117972
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535515 

BW Util details:
bwutil = 0.050892 
total_CMD = 39142 
util_bw = 1992 
Wasted_Col = 2023 
Wasted_Row = 673 
Idle = 34454 

BW Util Bottlenecks: 
RCDc_limit = 2961 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 596 
rwq = 0 
CCDLc_limit_alone = 596 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36609 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 367 
n_pre = 351 
n_ref = 0 
n_req = 2072 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 718 
issued_total_col = 1992 
Row_Bus_Util =  0.018343 
CoL_Bus_Util = 0.050892 
Either_Row_CoL_Bus_Util = 0.064713 
Issued_on_Two_Bus_Simul_Util = 0.004522 
issued_two_Eff = 0.069878 
queue_avg = 0.157784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.157784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36648 n_act=364 n_pre=348 n_ref_event=0 n_req=2072 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05079
n_activity=7981 dram_eff=0.2491
bk0: 140a 38157i bk1: 144a 38360i bk2: 140a 38110i bk3: 144a 38271i bk4: 144a 38172i bk5: 144a 38363i bk6: 144a 38119i bk7: 144a 38322i bk8: 112a 38553i bk9: 100a 38804i bk10: 128a 38111i bk11: 120a 38327i bk12: 96a 39034i bk13: 96a 38991i bk14: 96a 39034i bk15: 96a 38983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816901
Row_Buffer_Locality_read = 0.816901
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.653626
Bank_Level_Parallism_Col = 1.721014
Bank_Level_Parallism_Ready = 1.111670
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515229 

BW Util details:
bwutil = 0.050789 
total_CMD = 39142 
util_bw = 1988 
Wasted_Col = 1999 
Wasted_Row = 742 
Idle = 34413 

BW Util Bottlenecks: 
RCDc_limit = 2879 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36648 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 364 
n_pre = 348 
n_ref = 0 
n_req = 2072 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 1988 
Row_Bus_Util =  0.018190 
CoL_Bus_Util = 0.050789 
Either_Row_CoL_Bus_Util = 0.063717 
Issued_on_Two_Bus_Simul_Util = 0.005263 
issued_two_Eff = 0.082598 
queue_avg = 0.149635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.149635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36611 n_act=381 n_pre=365 n_ref_event=0 n_req=2092 n_rd=2008 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0513
n_activity=8058 dram_eff=0.2492
bk0: 140a 38161i bk1: 144a 38384i bk2: 144a 38027i bk3: 144a 38298i bk4: 144a 38209i bk5: 144a 38354i bk6: 144a 38146i bk7: 144a 38306i bk8: 124a 38130i bk9: 104a 38838i bk10: 128a 38092i bk11: 120a 38324i bk12: 96a 39011i bk13: 96a 39024i bk14: 96a 38995i bk15: 96a 39017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810259
Row_Buffer_Locality_read = 0.810259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.703086
Bank_Level_Parallism_Col = 1.703202
Bank_Level_Parallism_Ready = 1.105080
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507143 

BW Util details:
bwutil = 0.051300 
total_CMD = 39142 
util_bw = 2008 
Wasted_Col = 2122 
Wasted_Row = 666 
Idle = 34346 

BW Util Bottlenecks: 
RCDc_limit = 3060 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 646 
rwq = 0 
CCDLc_limit_alone = 646 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36611 
Read = 2008 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 381 
n_pre = 365 
n_ref = 0 
n_req = 2092 
total_req = 2008 

Dual Bus Interface Util: 
issued_total_row = 746 
issued_total_col = 2008 
Row_Bus_Util =  0.019059 
CoL_Bus_Util = 0.051300 
Either_Row_CoL_Bus_Util = 0.064662 
Issued_on_Two_Bus_Simul_Util = 0.005697 
issued_two_Eff = 0.088107 
queue_avg = 0.164044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.164044
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36593 n_act=383 n_pre=367 n_ref_event=0 n_req=2088 n_rd=2004 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0512
n_activity=7905 dram_eff=0.2535
bk0: 144a 38142i bk1: 136a 38563i bk2: 140a 38105i bk3: 140a 38348i bk4: 144a 38150i bk5: 144a 38367i bk6: 144a 38143i bk7: 144a 38328i bk8: 124a 38213i bk9: 112a 38557i bk10: 128a 38129i bk11: 120a 38347i bk12: 96a 39011i bk13: 96a 39001i bk14: 96a 39023i bk15: 96a 38990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808882
Row_Buffer_Locality_read = 0.808882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.769546
Bank_Level_Parallism_Col = 1.758656
Bank_Level_Parallism_Ready = 1.113274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570634 

BW Util details:
bwutil = 0.051198 
total_CMD = 39142 
util_bw = 2004 
Wasted_Col = 2029 
Wasted_Row = 610 
Idle = 34499 

BW Util Bottlenecks: 
RCDc_limit = 3045 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 603 
rwq = 0 
CCDLc_limit_alone = 603 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36593 
Read = 2004 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 383 
n_pre = 367 
n_ref = 0 
n_req = 2088 
total_req = 2004 

Dual Bus Interface Util: 
issued_total_row = 750 
issued_total_col = 2004 
Row_Bus_Util =  0.019161 
CoL_Bus_Util = 0.051198 
Either_Row_CoL_Bus_Util = 0.065122 
Issued_on_Two_Bus_Simul_Util = 0.005237 
issued_two_Eff = 0.080424 
queue_avg = 0.152879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.152879
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36608 n_act=373 n_pre=357 n_ref_event=0 n_req=2084 n_rd=2004 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0512
n_activity=8033 dram_eff=0.2495
bk0: 144a 38218i bk1: 144a 38357i bk2: 144a 38120i bk3: 144a 38325i bk4: 144a 38186i bk5: 144a 38357i bk6: 144a 38124i bk7: 144a 38265i bk8: 108a 38638i bk9: 112a 38575i bk10: 128a 38086i bk11: 120a 38348i bk12: 96a 39041i bk13: 96a 38992i bk14: 96a 39016i bk15: 96a 38981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813872
Row_Buffer_Locality_read = 0.813872
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.614637
Bank_Level_Parallism_Col = 1.703195
Bank_Level_Parallism_Ready = 1.109281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507988 

BW Util details:
bwutil = 0.051198 
total_CMD = 39142 
util_bw = 2004 
Wasted_Col = 2082 
Wasted_Row = 751 
Idle = 34305 

BW Util Bottlenecks: 
RCDc_limit = 2956 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36608 
Read = 2004 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 373 
n_pre = 357 
n_ref = 0 
n_req = 2084 
total_req = 2004 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 2004 
Row_Bus_Util =  0.018650 
CoL_Bus_Util = 0.051198 
Either_Row_CoL_Bus_Util = 0.064739 
Issued_on_Two_Bus_Simul_Util = 0.005110 
issued_two_Eff = 0.078927 
queue_avg = 0.154284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.154284
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=36631 n_act=366 n_pre=350 n_ref_event=0 n_req=2076 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05089
n_activity=8029 dram_eff=0.2481
bk0: 140a 38204i bk1: 144a 38376i bk2: 144a 38090i bk3: 144a 38267i bk4: 144a 38088i bk5: 144a 38398i bk6: 144a 38118i bk7: 144a 38338i bk8: 112a 38593i bk9: 100a 38851i bk10: 128a 38115i bk11: 120a 38342i bk12: 96a 38993i bk13: 96a 39027i bk14: 96a 38996i bk15: 96a 39030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816265
Row_Buffer_Locality_read = 0.816265
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.673689
Bank_Level_Parallism_Col = 1.737072
Bank_Level_Parallism_Ready = 1.112952
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529200 

BW Util details:
bwutil = 0.050892 
total_CMD = 39142 
util_bw = 1992 
Wasted_Col = 1974 
Wasted_Row = 686 
Idle = 34490 

BW Util Bottlenecks: 
RCDc_limit = 2865 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 591 
rwq = 0 
CCDLc_limit_alone = 591 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 36631 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 366 
n_pre = 350 
n_ref = 0 
n_req = 2076 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 716 
issued_total_col = 1992 
Row_Bus_Util =  0.018292 
CoL_Bus_Util = 0.050892 
Either_Row_CoL_Bus_Util = 0.064151 
Issued_on_Two_Bus_Simul_Util = 0.005033 
issued_two_Eff = 0.078455 
queue_avg = 0.157452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.157452
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39142 n_nop=39142 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 39142i bk1: 0a 39142i bk2: 0a 39142i bk3: 0a 39142i bk4: 0a 39142i bk5: 0a 39142i bk6: 0a 39142i bk7: 0a 39142i bk8: 0a 39142i bk9: 0a 39142i bk10: 0a 39142i bk11: 0a 39142i bk12: 0a 39142i bk13: 0a 39142i bk14: 0a 39142i bk15: 0a 39142i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 39142 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 39142 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 39142 
n_nop = 39142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23922, Miss = 3132, Miss_rate = 0.131, Pending_hits = 819, Reservation_fails = 0
L2_cache_bank[1]: Access = 23836, Miss = 2456, Miss_rate = 0.103, Pending_hits = 886, Reservation_fails = 0
L2_cache_bank[2]: Access = 23929, Miss = 3124, Miss_rate = 0.131, Pending_hits = 802, Reservation_fails = 0
L2_cache_bank[3]: Access = 23803, Miss = 2408, Miss_rate = 0.101, Pending_hits = 878, Reservation_fails = 0
L2_cache_bank[4]: Access = 23920, Miss = 3128, Miss_rate = 0.131, Pending_hits = 801, Reservation_fails = 0
L2_cache_bank[5]: Access = 23872, Miss = 2512, Miss_rate = 0.105, Pending_hits = 869, Reservation_fails = 0
L2_cache_bank[6]: Access = 23938, Miss = 3128, Miss_rate = 0.131, Pending_hits = 810, Reservation_fails = 0
L2_cache_bank[7]: Access = 23841, Miss = 2572, Miss_rate = 0.108, Pending_hits = 882, Reservation_fails = 0
L2_cache_bank[8]: Access = 23921, Miss = 3132, Miss_rate = 0.131, Pending_hits = 811, Reservation_fails = 0
L2_cache_bank[9]: Access = 23843, Miss = 2460, Miss_rate = 0.103, Pending_hits = 875, Reservation_fails = 0
L2_cache_bank[10]: Access = 23966, Miss = 3120, Miss_rate = 0.130, Pending_hits = 797, Reservation_fails = 0
L2_cache_bank[11]: Access = 23854, Miss = 2404, Miss_rate = 0.101, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[12]: Access = 23926, Miss = 3136, Miss_rate = 0.131, Pending_hits = 808, Reservation_fails = 0
L2_cache_bank[13]: Access = 23820, Miss = 2516, Miss_rate = 0.106, Pending_hits = 897, Reservation_fails = 0
L2_cache_bank[14]: Access = 23938, Miss = 3132, Miss_rate = 0.131, Pending_hits = 807, Reservation_fails = 0
L2_cache_bank[15]: Access = 23826, Miss = 2572, Miss_rate = 0.108, Pending_hits = 860, Reservation_fails = 0
L2_cache_bank[16]: Access = 11955, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 11903, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11956, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 11945, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 11965, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 11936, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11967, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 11919, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 11983, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 11909, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 11972, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11924, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 11971, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11923, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11964, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11899, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 11969, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 11933, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 11950, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 11937, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 11955, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 11925, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 11927, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 11938, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 11990, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 11948, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 11933, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 11916, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 11962, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 11906, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 11966, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 11925, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 764326
L2_total_cache_misses = 44932
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 13503
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12003
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28024
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.267
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=764326
icnt_total_pkts_simt_to_mem=764326
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 764326
Req_Network_cycles = 55260
Req_Network_injected_packets_per_cycle =      13.8315 
Req_Network_conflicts_per_cycle =       3.2316
Req_Network_conflicts_per_cycle_util =       3.2564
Req_Bank_Level_Parallism =      13.9379
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2451
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2882

Reply_Network_injected_packets_num = 764326
Reply_Network_cycles = 55260
Reply_Network_injected_packets_per_cycle =       13.8315
Reply_Network_conflicts_per_cycle =        3.7403
Reply_Network_conflicts_per_cycle_util =       3.7685
Reply_Bank_Level_Parallism =      13.9356
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1551
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3458
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 53916 (inst/sec)
gpgpu_simulation_rate = 391 (cycle/sec)
gpgpu_silicon_slowdown = 3069053x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
PASS!!!!!!!!!!!!!!!
GPGPU-Sim: *** exit detected ***
