
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000230  00800100  000028ac  00002940  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000028ac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000e8  00800330  00800330  00002b70  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002b70  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  0000323c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  000032c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004acd  00000000  00000000  00003568  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001486  00000000  00000000  00008035  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001bec  00000000  00000000  000094bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ba8  00000000  00000000  0000b0a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000010ef  00000000  00000000  0000bc50  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000031c6  00000000  00000000  0000cd3f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 7f 12 	jmp	0x24fe	; 0x24fe <__vector_12>
      34:	0c 94 ac 12 	jmp	0x2558	; 0x2558 <__vector_13>
      38:	0c 94 d9 12 	jmp	0x25b2	; 0x25b2 <__vector_14>
      3c:	0c 94 8d 13 	jmp	0x271a	; 0x271a <__vector_15>
      40:	0c 94 6b 12 	jmp	0x24d6	; 0x24d6 <__vector_16>
      44:	0c 94 75 12 	jmp	0x24ea	; 0x24ea <__vector_17>
      48:	0c 94 7c 01 	jmp	0x2f8	; 0x2f8 <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 06 13 	jmp	0x260c	; 0x260c <__vector_28>
      74:	0c 94 33 13 	jmp	0x2666	; 0x2666 <__vector_29>
      78:	0c 94 60 13 	jmp	0x26c0	; 0x26c0 <__vector_30>
      7c:	0c 94 97 13 	jmp	0x272e	; 0x272e <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ec ea       	ldi	r30, 0xAC	; 172
      a8:	f8 e2       	ldi	r31, 0x28	; 40
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	a0 33       	cpi	r26, 0x30	; 48
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	14 e0       	ldi	r17, 0x04	; 4
      b8:	a0 e3       	ldi	r26, 0x30	; 48
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a8 31       	cpi	r26, 0x18	; 24
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 54 14 	jmp	0x28a8	; 0x28a8 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 17 12 	call	0x242e	; 0x242e <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 a9 10 	call	0x2152	; 0x2152 <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      de:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e0:	92 95       	swap	r25
      e2:	9f 70       	andi	r25, 0x0F	; 15
      e4:	90 fd       	sbrc	r25, 0
      e6:	0b c0       	rjmp	.+22     	; 0xfe <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      e8:	e8 2f       	mov	r30, r24
      ea:	f0 e0       	ldi	r31, 0x00	; 0
      ec:	ee 0f       	add	r30, r30
      ee:	ff 1f       	adc	r31, r31
      f0:	ee 0f       	add	r30, r30
      f2:	ff 1f       	adc	r31, r31
      f4:	e1 55       	subi	r30, 0x51	; 81
      f6:	fc 4f       	sbci	r31, 0xFC	; 252
      f8:	91 e0       	ldi	r25, 0x01	; 1
      fa:	90 83       	st	Z, r25
      fc:	09 c0       	rjmp	.+18     	; 0x110 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
      fe:	e8 2f       	mov	r30, r24
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	ee 0f       	add	r30, r30
     104:	ff 1f       	adc	r31, r31
     106:	ee 0f       	add	r30, r30
     108:	ff 1f       	adc	r31, r31
     10a:	e1 55       	subi	r30, 0x51	; 81
     10c:	fc 4f       	sbci	r31, 0xFC	; 252
     10e:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     110:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     112:	92 95       	swap	r25
     114:	96 95       	lsr	r25
     116:	97 70       	andi	r25, 0x07	; 7
     118:	90 fd       	sbrc	r25, 0
     11a:	0b c0       	rjmp	.+22     	; 0x132 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     11c:	e8 2f       	mov	r30, r24
     11e:	f0 e0       	ldi	r31, 0x00	; 0
     120:	ee 0f       	add	r30, r30
     122:	ff 1f       	adc	r31, r31
     124:	ee 0f       	add	r30, r30
     126:	ff 1f       	adc	r31, r31
     128:	e1 55       	subi	r30, 0x51	; 81
     12a:	fc 4f       	sbci	r31, 0xFC	; 252
     12c:	91 e0       	ldi	r25, 0x01	; 1
     12e:	91 83       	std	Z+1, r25	; 0x01
     130:	09 c0       	rjmp	.+18     	; 0x144 <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     132:	e8 2f       	mov	r30, r24
     134:	f0 e0       	ldi	r31, 0x00	; 0
     136:	ee 0f       	add	r30, r30
     138:	ff 1f       	adc	r31, r31
     13a:	ee 0f       	add	r30, r30
     13c:	ff 1f       	adc	r31, r31
     13e:	e1 55       	subi	r30, 0x51	; 81
     140:	fc 4f       	sbci	r31, 0xFC	; 252
     142:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     144:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     146:	92 95       	swap	r25
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	93 70       	andi	r25, 0x03	; 3
     14e:	90 fd       	sbrc	r25, 0
     150:	0b c0       	rjmp	.+22     	; 0x168 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     152:	e8 2f       	mov	r30, r24
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	ee 0f       	add	r30, r30
     158:	ff 1f       	adc	r31, r31
     15a:	ee 0f       	add	r30, r30
     15c:	ff 1f       	adc	r31, r31
     15e:	e1 55       	subi	r30, 0x51	; 81
     160:	fc 4f       	sbci	r31, 0xFC	; 252
     162:	91 e0       	ldi	r25, 0x01	; 1
     164:	92 83       	std	Z+2, r25	; 0x02
     166:	09 c0       	rjmp	.+18     	; 0x17a <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     168:	e8 2f       	mov	r30, r24
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	ee 0f       	add	r30, r30
     16e:	ff 1f       	adc	r31, r31
     170:	ee 0f       	add	r30, r30
     172:	ff 1f       	adc	r31, r31
     174:	e1 55       	subi	r30, 0x51	; 81
     176:	fc 4f       	sbci	r31, 0xFC	; 252
     178:	12 82       	std	Z+2, r1	; 0x02
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     17a:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     17c:	96 95       	lsr	r25
     17e:	96 95       	lsr	r25
     180:	96 95       	lsr	r25
     182:	90 fd       	sbrc	r25, 0
     184:	0b c0       	rjmp	.+22     	; 0x19c <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     186:	e8 2f       	mov	r30, r24
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	ee 0f       	add	r30, r30
     18c:	ff 1f       	adc	r31, r31
     18e:	ee 0f       	add	r30, r30
     190:	ff 1f       	adc	r31, r31
     192:	e1 55       	subi	r30, 0x51	; 81
     194:	fc 4f       	sbci	r31, 0xFC	; 252
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	83 83       	std	Z+3, r24	; 0x03
     19a:	08 95       	ret
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     19c:	e8 2f       	mov	r30, r24
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	ee 0f       	add	r30, r30
     1a2:	ff 1f       	adc	r31, r31
     1a4:	ee 0f       	add	r30, r30
     1a6:	ff 1f       	adc	r31, r31
     1a8:	e1 55       	subi	r30, 0x51	; 81
     1aa:	fc 4f       	sbci	r31, 0xFC	; 252
     1ac:	13 82       	std	Z+3, r1	; 0x03
     1ae:	08 95       	ret

000001b0 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1b0:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1b2:	76 9a       	sbi	0x0e, 6	; 14
}
     1b4:	08 95       	ret

000001b6 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1b6:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b8:	77 9a       	sbi	0x0e, 7	; 14
}
     1ba:	08 95       	ret

000001bc <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1bc:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1be:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1c0:	08 95       	ret

000001c2 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1c2:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1c4:	6e 9a       	sbi	0x0d, 6	; 13
}
     1c6:	08 95       	ret

000001c8 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     1c8:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     1ca:	6f 9a       	sbi	0x0d, 7	; 13
}
     1cc:	08 95       	ret

000001ce <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     1ce:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     1d0:	24 9a       	sbi	0x04, 4	; 4

     1d2:	08 95       	ret

000001d4 <button_init>:


void button_init( void )
{

	button_pressed_previous=0x0000;
     1d4:	10 92 ae 03 	sts	0x03AE, r1
     1d8:	10 92 ad 03 	sts	0x03AD, r1
	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     1dc:	85 b7       	in	r24, 0x35	; 53
     1de:	8f 7e       	andi	r24, 0xEF	; 239
     1e0:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     1e2:	8d b1       	in	r24, 0x0d	; 13
     1e4:	8f 6b       	ori	r24, 0xBF	; 191
     1e6:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1e8:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     1ea:	8d b1       	in	r24, 0x0d	; 13
     1ec:	8f 67       	ori	r24, 0x7F	; 127
     1ee:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1f0:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     1f2:	84 b1       	in	r24, 0x04	; 4
     1f4:	8f 6e       	ori	r24, 0xEF	; 239
     1f6:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1f8:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     1fa:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     1fc:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     1fe:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     200:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     202:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     204:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     206:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     208:	43 9a       	sbi	0x08, 3	; 8
	
} /* end button_init */
     20a:	08 95       	ret

0000020c <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     20c:	cf 92       	push	r12
     20e:	df 92       	push	r13
     210:	ef 92       	push	r14
     212:	ff 92       	push	r15
     214:	0f 93       	push	r16
     216:	1f 93       	push	r17
     218:	cf 93       	push	r28
     21a:	df 93       	push	r29
		
		
	col1_input_high();
     21c:	c8 ed       	ldi	r28, 0xD8	; 216
     21e:	d0 e0       	ldi	r29, 0x00	; 0
     220:	fe 01       	movw	r30, r28
     222:	09 95       	icall
	col2_input_high();
     224:	0b ed       	ldi	r16, 0xDB	; 219
     226:	10 e0       	ldi	r17, 0x00	; 0
     228:	f8 01       	movw	r30, r16
     22a:	09 95       	icall
	col3_input_high();
     22c:	0f 2e       	mov	r0, r31
     22e:	fe ed       	ldi	r31, 0xDE	; 222
     230:	ef 2e       	mov	r14, r31
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	ff 2e       	mov	r15, r31
     236:	f0 2d       	mov	r31, r0
     238:	f7 01       	movw	r30, r14
     23a:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     23c:	f8 01       	movw	r30, r16
     23e:	09 95       	icall
	col3_input_high();
     240:	f7 01       	movw	r30, r14
     242:	09 95       	icall
	col1_low();
     244:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <col1_low>
	
		
	button_read_col(0);
     248:	0f 2e       	mov	r0, r31
     24a:	ff e6       	ldi	r31, 0x6F	; 111
     24c:	cf 2e       	mov	r12, r31
     24e:	f0 e0       	ldi	r31, 0x00	; 0
     250:	df 2e       	mov	r13, r31
     252:	f0 2d       	mov	r31, r0
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	f6 01       	movw	r30, r12
     25a:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     25c:	fe 01       	movw	r30, r28
     25e:	09 95       	icall
	col3_input_high();
     260:	f7 01       	movw	r30, r14
     262:	09 95       	icall
	col2_low();
     264:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <col2_low>
	
	button_read_col(1);
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	90 e0       	ldi	r25, 0x00	; 0
     26c:	f6 01       	movw	r30, r12
     26e:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     270:	fe 01       	movw	r30, r28
     272:	09 95       	icall
	col2_input_high();
     274:	f8 01       	movw	r30, r16
     276:	09 95       	icall
	col3_low();	
     278:	0e 94 e7 00 	call	0x1ce	; 0x1ce <col3_low>
	
	button_read_col(2);
     27c:	82 e0       	ldi	r24, 0x02	; 2
     27e:	90 e0       	ldi	r25, 0x00	; 0
     280:	f6 01       	movw	r30, r12
     282:	09 95       	icall
	
			
	col1_input_high();
     284:	fe 01       	movw	r30, r28
     286:	09 95       	icall
	col2_input_high();
     288:	f8 01       	movw	r30, r16
     28a:	09 95       	icall
	col3_input_high();
     28c:	f7 01       	movw	r30, r14
     28e:	09 95       	icall
			
	
	
} /* end button_multiplex_cycle */
     290:	df 91       	pop	r29
     292:	cf 91       	pop	r28
     294:	1f 91       	pop	r17
     296:	0f 91       	pop	r16
     298:	ff 90       	pop	r15
     29a:	ef 90       	pop	r14
     29c:	df 90       	pop	r13
     29e:	cf 90       	pop	r12
     2a0:	08 95       	ret

000002a2 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     2a2:	2f ea       	ldi	r18, 0xAF	; 175
     2a4:	33 e0       	ldi	r19, 0x03	; 3
     2a6:	28 0f       	add	r18, r24
     2a8:	31 1d       	adc	r19, r1
}
     2aa:	f9 01       	movw	r30, r18
     2ac:	80 81       	ld	r24, Z
     2ae:	08 95       	ret

000002b0 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     2b0:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     2b2:	10 98       	cbi	0x02, 0	; 2
}
     2b4:	08 95       	ret

000002b6 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     2b6:	10 9a       	sbi	0x02, 0	; 2
}
     2b8:	08 95       	ret

000002ba <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     2ba:	10 98       	cbi	0x02, 0	; 2
}
     2bc:	08 95       	ret

000002be <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     2be:	cf 93       	push	r28
     2c0:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     2c2:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     2c6:	8c 2f       	mov	r24, r28
     2c8:	90 e0       	ldi	r25, 0x00	; 0
     2ca:	44 e6       	ldi	r20, 0x64	; 100
     2cc:	50 e0       	ldi	r21, 0x00	; 0
     2ce:	84 9f       	mul	r24, r20
     2d0:	90 01       	movw	r18, r0
     2d2:	85 9f       	mul	r24, r21
     2d4:	30 0d       	add	r19, r0
     2d6:	94 9f       	mul	r25, r20
     2d8:	30 0d       	add	r19, r0
     2da:	11 24       	eor	r1, r1
     2dc:	12 16       	cp	r1, r18
     2de:	13 06       	cpc	r1, r19
     2e0:	34 f4       	brge	.+12     	; 0x2ee <buzzer_buzz+0x30>
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	90 e0       	ldi	r25, 0x00	; 0
     2e6:	01 96       	adiw	r24, 0x01	; 1
     2e8:	82 17       	cp	r24, r18
     2ea:	93 07       	cpc	r25, r19
     2ec:	e1 f7       	brne	.-8      	; 0x2e6 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     2ee:	0e 94 5d 01 	call	0x2ba	; 0x2ba <buzzer_off>
}
     2f2:	cf 91       	pop	r28
     2f4:	08 95       	ret

000002f6 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     2f6:	08 95       	ret

000002f8 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     2f8:	1f 92       	push	r1
     2fa:	0f 92       	push	r0
     2fc:	0f b6       	in	r0, 0x3f	; 63
     2fe:	0f 92       	push	r0
     300:	11 24       	eor	r1, r1
     302:	2f 93       	push	r18
     304:	3f 93       	push	r19
     306:	4f 93       	push	r20
     308:	5f 93       	push	r21
     30a:	6f 93       	push	r22
     30c:	7f 93       	push	r23
     30e:	8f 93       	push	r24
     310:	9f 93       	push	r25
     312:	af 93       	push	r26
     314:	bf 93       	push	r27
     316:	cf 93       	push	r28
     318:	ef 93       	push	r30
     31a:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     31c:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     320:	c0 ff       	sbrs	r28, 0
     322:	08 c0       	rjmp	.+16     	; 0x334 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     324:	87 e0       	ldi	r24, 0x07	; 7
     326:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     32a:	ee ee       	ldi	r30, 0xEE	; 238
     32c:	f0 e0       	ldi	r31, 0x00	; 0
     32e:	80 81       	ld	r24, Z
     330:	8e 7f       	andi	r24, 0xFE	; 254
     332:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     334:	c6 ff       	sbrs	r28, 6
     336:	08 c0       	rjmp	.+16     	; 0x348 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     338:	88 e0       	ldi	r24, 0x08	; 8
     33a:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     33e:	ee ee       	ldi	r30, 0xEE	; 238
     340:	f0 e0       	ldi	r31, 0x00	; 0
     342:	80 81       	ld	r24, Z
     344:	8f 7b       	andi	r24, 0xBF	; 191
     346:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     348:	c5 ff       	sbrs	r28, 5
     34a:	08 c0       	rjmp	.+16     	; 0x35c <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     34c:	89 e0       	ldi	r24, 0x09	; 9
     34e:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     352:	eb ed       	ldi	r30, 0xDB	; 219
     354:	f0 e0       	ldi	r31, 0x00	; 0
     356:	80 81       	ld	r24, Z
     358:	8f 77       	andi	r24, 0x7F	; 127
     35a:	80 83       	st	Z, r24
	}
	return;
}
     35c:	ff 91       	pop	r31
     35e:	ef 91       	pop	r30
     360:	cf 91       	pop	r28
     362:	bf 91       	pop	r27
     364:	af 91       	pop	r26
     366:	9f 91       	pop	r25
     368:	8f 91       	pop	r24
     36a:	7f 91       	pop	r23
     36c:	6f 91       	pop	r22
     36e:	5f 91       	pop	r21
     370:	4f 91       	pop	r20
     372:	3f 91       	pop	r19
     374:	2f 91       	pop	r18
     376:	0f 90       	pop	r0
     378:	0f be       	out	0x3f, r0	; 63
     37a:	0f 90       	pop	r0
     37c:	1f 90       	pop	r1
     37e:	18 95       	reti

00000380 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     380:	85 e0       	ldi	r24, 0x05	; 5
     382:	0e 94 77 05 	call	0xaee	; 0xaee <can_init>
	CANSTMOB=0;
     386:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     38a:	eb ed       	ldi	r30, 0xDB	; 219
     38c:	f0 e0       	ldi	r31, 0x00	; 0
     38e:	80 81       	ld	r24, Z
     390:	88 6b       	ori	r24, 0xB8	; 184
     392:	80 83       	st	Z, r24
	CANIE1=0x7F;
     394:	8f e7       	ldi	r24, 0x7F	; 127
     396:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     39a:	8f ef       	ldi	r24, 0xFF	; 255
     39c:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     3a0:	10 92 c8 03 	sts	0x03C8, r1
	can_queue_tail=0;
     3a4:	10 92 ca 03 	sts	0x03CA, r1
	can_Status=CAN_Ready;
     3a8:	10 92 c9 03 	sts	0x03C9, r1
	can_rx=0;
     3ac:	10 92 cc 03 	sts	0x03CC, r1
     3b0:	10 92 cb 03 	sts	0x03CB, r1
}
     3b4:	08 95       	ret

000003b6 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     3b6:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     3b8:	70 87       	std	Z+8, r23	; 0x08
     3ba:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     3bc:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     3be:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     3c0:	53 83       	std	Z+3, r21	; 0x03
     3c2:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     3c4:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     3c6:	8f ef       	ldi	r24, 0xFF	; 255
     3c8:	97 e0       	ldi	r25, 0x07	; 7
     3ca:	a0 e0       	ldi	r26, 0x00	; 0
     3cc:	b0 e0       	ldi	r27, 0x00	; 0
     3ce:	82 87       	std	Z+10, r24	; 0x0a
     3d0:	93 87       	std	Z+11, r25	; 0x0b
     3d2:	a4 87       	std	Z+12, r26	; 0x0c
     3d4:	b5 87       	std	Z+13, r27	; 0x0d
}
     3d6:	08 95       	ret

000003d8 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     3d8:	90 93 cc 03 	sts	0x03CC, r25
     3dc:	80 93 cb 03 	sts	0x03CB, r24
	can_rx->cmd=CMD_RX_DATA;
     3e0:	25 e0       	ldi	r18, 0x05	; 5
     3e2:	fc 01       	movw	r30, r24
     3e4:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     3e6:	80 91 cb 03 	lds	r24, 0x03CB
     3ea:	90 91 cc 03 	lds	r25, 0x03CC
     3ee:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
}
     3f2:	08 95       	ret

000003f4 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     3f4:	0e 94 66 0b 	call	0x16cc	; 0x16cc <can_get_status>
	CANGIE|=(1<<ENIT);
     3f8:	eb ed       	ldi	r30, 0xDB	; 219
     3fa:	f0 e0       	ldi	r31, 0x00	; 0
     3fc:	80 81       	ld	r24, Z
     3fe:	80 68       	ori	r24, 0x80	; 128
     400:	80 83       	st	Z, r24
}
     402:	08 95       	ret

00000404 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     404:	90 91 c8 03 	lds	r25, 0x03C8
     408:	80 91 ca 03 	lds	r24, 0x03CA
     40c:	98 17       	cp	r25, r24
     40e:	41 f1       	breq	.+80     	; 0x460 <CANSendData+0x5c>
		if(can_rx!=0){
     410:	e0 91 cb 03 	lds	r30, 0x03CB
     414:	f0 91 cc 03 	lds	r31, 0x03CC
     418:	30 97       	sbiw	r30, 0x00	; 0
     41a:	41 f0       	breq	.+16     	; 0x42c <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     41c:	8c e0       	ldi	r24, 0x0C	; 12
     41e:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     420:	80 91 cb 03 	lds	r24, 0x03CB
     424:	90 91 cc 03 	lds	r25, 0x03CC
     428:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     42c:	e0 91 ca 03 	lds	r30, 0x03CA
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	ee 0f       	add	r30, r30
     434:	ff 1f       	adc	r31, r31
     436:	e2 54       	subi	r30, 0x42	; 66
     438:	fc 4f       	sbci	r31, 0xFC	; 252
     43a:	a0 81       	ld	r26, Z
     43c:	b1 81       	ldd	r27, Z+1	; 0x01
     43e:	82 e0       	ldi	r24, 0x02	; 2
     440:	11 96       	adiw	r26, 0x01	; 1
     442:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     444:	80 81       	ld	r24, Z
     446:	91 81       	ldd	r25, Z+1	; 0x01
     448:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
     44c:	88 23       	and	r24, r24
     44e:	21 f0       	breq	.+8      	; 0x458 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <AddError>
     456:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     458:	81 e0       	ldi	r24, 0x01	; 1
     45a:	80 93 c9 03 	sts	0x03C9, r24
     45e:	08 95       	ret
		}		
	}else if(can_rx!=0){
     460:	e0 91 cb 03 	lds	r30, 0x03CB
     464:	f0 91 cc 03 	lds	r31, 0x03CC
     468:	30 97       	sbiw	r30, 0x00	; 0
     46a:	41 f0       	breq	.+16     	; 0x47c <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     46c:	85 e0       	ldi	r24, 0x05	; 5
     46e:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     470:	80 91 cb 03 	lds	r24, 0x03CB
     474:	90 91 cc 03 	lds	r25, 0x03CC
     478:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
     47c:	08 95       	ret

0000047e <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     47e:	cf 93       	push	r28
     480:	df 93       	push	r29
     482:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     484:	e0 91 c8 03 	lds	r30, 0x03C8
     488:	f0 e0       	ldi	r31, 0x00	; 0
     48a:	cf 01       	movw	r24, r30
     48c:	01 96       	adiw	r24, 0x01	; 1
     48e:	65 e0       	ldi	r22, 0x05	; 5
     490:	70 e0       	ldi	r23, 0x00	; 0
     492:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
     496:	20 91 ca 03 	lds	r18, 0x03CA
     49a:	30 e0       	ldi	r19, 0x00	; 0
     49c:	82 17       	cp	r24, r18
     49e:	93 07       	cpc	r25, r19
     4a0:	49 f0       	breq	.+18     	; 0x4b4 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     4a2:	ee 0f       	add	r30, r30
     4a4:	ff 1f       	adc	r31, r31
     4a6:	e2 54       	subi	r30, 0x42	; 66
     4a8:	fc 4f       	sbci	r31, 0xFC	; 252
     4aa:	d1 83       	std	Z+1, r29	; 0x01
     4ac:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     4ae:	80 93 c8 03 	sts	0x03C8, r24
     4b2:	03 c0       	rjmp	.+6      	; 0x4ba <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     4b4:	84 e0       	ldi	r24, 0x04	; 4
     4b6:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <AddError>
	}
	if(can_Status==CAN_Ready){
     4ba:	80 91 c9 03 	lds	r24, 0x03C9
     4be:	88 23       	and	r24, r24
     4c0:	11 f4       	brne	.+4      	; 0x4c6 <CANAddSendData+0x48>
		CANSendData();
     4c2:	0e 94 02 02 	call	0x404	; 0x404 <CANSendData>
	}
}
     4c6:	df 91       	pop	r29
     4c8:	cf 91       	pop	r28
     4ca:	08 95       	ret

000004cc <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     4cc:	e0 91 ca 03 	lds	r30, 0x03CA
     4d0:	f0 e0       	ldi	r31, 0x00	; 0
     4d2:	ee 0f       	add	r30, r30
     4d4:	ff 1f       	adc	r31, r31
     4d6:	e2 54       	subi	r30, 0x42	; 66
     4d8:	fc 4f       	sbci	r31, 0xFC	; 252
}
     4da:	80 81       	ld	r24, Z
     4dc:	91 81       	ldd	r25, Z+1	; 0x01
     4de:	08 95       	ret

000004e0 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     4e0:	e0 91 ca 03 	lds	r30, 0x03CA
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	ee 0f       	add	r30, r30
     4e8:	ff 1f       	adc	r31, r31
     4ea:	e2 54       	subi	r30, 0x42	; 66
     4ec:	fc 4f       	sbci	r31, 0xFC	; 252
     4ee:	a0 81       	ld	r26, Z
     4f0:	b1 81       	ldd	r27, Z+1	; 0x01
     4f2:	8c e0       	ldi	r24, 0x0C	; 12
     4f4:	11 96       	adiw	r26, 0x01	; 1
     4f6:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     4f8:	80 81       	ld	r24, Z
     4fa:	91 81       	ldd	r25, Z+1	; 0x01
     4fc:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
	can_Status=CAN_Ready;
     500:	10 92 c9 03 	sts	0x03C9, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     504:	80 91 ca 03 	lds	r24, 0x03CA
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	01 96       	adiw	r24, 0x01	; 1
     50c:	65 e0       	ldi	r22, 0x05	; 5
     50e:	70 e0       	ldi	r23, 0x00	; 0
     510:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
     514:	80 93 ca 03 	sts	0x03CA, r24
	CANSendData();
     518:	0e 94 02 02 	call	0x404	; 0x404 <CANSendData>
}
     51c:	08 95       	ret

0000051e <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     51e:	80 91 c9 03 	lds	r24, 0x03C9
     522:	81 30       	cpi	r24, 0x01	; 1
     524:	f9 f4       	brne	.+62     	; 0x564 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     526:	e0 91 ca 03 	lds	r30, 0x03CA
     52a:	f0 e0       	ldi	r31, 0x00	; 0
     52c:	ee 0f       	add	r30, r30
     52e:	ff 1f       	adc	r31, r31
     530:	e2 54       	subi	r30, 0x42	; 66
     532:	fc 4f       	sbci	r31, 0xFC	; 252
     534:	a0 81       	ld	r26, Z
     536:	b1 81       	ldd	r27, Z+1	; 0x01
     538:	8c e0       	ldi	r24, 0x0C	; 12
     53a:	11 96       	adiw	r26, 0x01	; 1
     53c:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     53e:	80 81       	ld	r24, Z
     540:	91 81       	ldd	r25, Z+1	; 0x01
     542:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
		AddError(ERROR_CAN_SEND);
     546:	82 e0       	ldi	r24, 0x02	; 2
     548:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <AddError>
		can_Status=CAN_Ready;
     54c:	10 92 c9 03 	sts	0x03C9, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     550:	80 91 ca 03 	lds	r24, 0x03CA
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	01 96       	adiw	r24, 0x01	; 1
     558:	65 e0       	ldi	r22, 0x05	; 5
     55a:	70 e0       	ldi	r23, 0x00	; 0
     55c:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
     560:	80 93 ca 03 	sts	0x03CA, r24
     564:	08 95       	ret

00000566 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     566:	cf 93       	push	r28
     568:	df 93       	push	r29
     56a:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     56c:	8c e0       	ldi	r24, 0x0C	; 12
     56e:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     570:	ce 01       	movw	r24, r28
     572:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     576:	ce 01       	movw	r24, r28
     578:	0e 94 66 0b 	call	0x16cc	; 0x16cc <can_get_status>
     57c:	81 30       	cpi	r24, 0x01	; 1
     57e:	d9 f3       	breq	.-10     	; 0x576 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     580:	85 e0       	ldi	r24, 0x05	; 5
     582:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     584:	ce 01       	movw	r24, r28
     586:	0e 94 8c 05 	call	0xb18	; 0xb18 <can_cmd>
}
     58a:	df 91       	pop	r29
     58c:	cf 91       	pop	r28
     58e:	08 95       	ret

00000590 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     590:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     592:	ad ee       	ldi	r26, 0xED	; 237
     594:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     596:	8e ee       	ldi	r24, 0xEE	; 238
     598:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     59a:	32 2f       	mov	r19, r18
     59c:	32 95       	swap	r19
     59e:	30 7f       	andi	r19, 0xF0	; 240
     5a0:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     5a2:	fc 01       	movw	r30, r24
     5a4:	11 92       	st	Z+, r1
     5a6:	e8 3f       	cpi	r30, 0xF8	; 248
     5a8:	f1 05       	cpc	r31, r1
     5aa:	e1 f7       	brne	.-8      	; 0x5a4 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     5ac:	2f 5f       	subi	r18, 0xFF	; 255
     5ae:	2f 30       	cpi	r18, 0x0F	; 15
     5b0:	a1 f7       	brne	.-24     	; 0x59a <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     5b2:	08 95       	ret

000005b4 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     5b4:	ed ee       	ldi	r30, 0xED	; 237
     5b6:	f0 e0       	ldi	r31, 0x00	; 0
     5b8:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     5ba:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     5bc:	80 91 ef 00 	lds	r24, 0x00EF
     5c0:	80 7c       	andi	r24, 0xC0	; 192
     5c2:	69 f0       	breq	.+26     	; 0x5de <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     5c4:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     5c6:	ad ee       	ldi	r26, 0xED	; 237
     5c8:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     5ca:	ef ee       	ldi	r30, 0xEF	; 239
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     5ce:	98 2f       	mov	r25, r24
     5d0:	92 95       	swap	r25
     5d2:	90 7f       	andi	r25, 0xF0	; 240
     5d4:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     5d6:	90 81       	ld	r25, Z
     5d8:	90 7c       	andi	r25, 0xC0	; 192
     5da:	29 f4       	brne	.+10     	; 0x5e6 <can_get_mob_free+0x32>
     5dc:	01 c0       	rjmp	.+2      	; 0x5e0 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     5de:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     5e0:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     5e4:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     5e6:	8f 5f       	subi	r24, 0xFF	; 255
     5e8:	8f 30       	cpi	r24, 0x0F	; 15
     5ea:	89 f7       	brne	.-30     	; 0x5ce <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     5ec:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     5f0:	8f ef       	ldi	r24, 0xFF	; 255
}
     5f2:	08 95       	ret

000005f4 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     5f4:	80 91 ef 00 	lds	r24, 0x00EF
     5f8:	80 7c       	andi	r24, 0xC0	; 192
     5fa:	69 f0       	breq	.+26     	; 0x616 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     5fc:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     600:	89 2f       	mov	r24, r25
     602:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     604:	80 32       	cpi	r24, 0x20	; 32
     606:	41 f0       	breq	.+16     	; 0x618 <can_get_mob_status+0x24>
     608:	80 34       	cpi	r24, 0x40	; 64
     60a:	31 f0       	breq	.+12     	; 0x618 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     60c:	80 3a       	cpi	r24, 0xA0	; 160
     60e:	21 f0       	breq	.+8      	; 0x618 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     610:	89 2f       	mov	r24, r25
     612:	8f 71       	andi	r24, 0x1F	; 31
     614:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     616:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     618:	08 95       	ret

0000061a <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     61a:	cf 93       	push	r28
     61c:	df 93       	push	r29
     61e:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     620:	80 91 ef 00 	lds	r24, 0x00EF
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	8f 70       	andi	r24, 0x0F	; 15
     628:	90 70       	andi	r25, 0x00	; 0
     62a:	18 16       	cp	r1, r24
     62c:	19 06       	cpc	r1, r25
     62e:	a4 f4       	brge	.+40     	; 0x658 <can_get_data+0x3e>
     630:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     632:	ea ef       	ldi	r30, 0xFA	; 250
     634:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     636:	cf ee       	ldi	r28, 0xEF	; 239
     638:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     63a:	80 81       	ld	r24, Z
     63c:	da 01       	movw	r26, r20
     63e:	a6 0f       	add	r26, r22
     640:	b1 1d       	adc	r27, r1
     642:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     644:	6f 5f       	subi	r22, 0xFF	; 255
     646:	88 81       	ld	r24, Y
     648:	26 2f       	mov	r18, r22
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	8f 70       	andi	r24, 0x0F	; 15
     650:	90 70       	andi	r25, 0x00	; 0
     652:	28 17       	cp	r18, r24
     654:	39 07       	cpc	r19, r25
     656:	8c f3       	brlt	.-30     	; 0x63a <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     658:	df 91       	pop	r29
     65a:	cf 91       	pop	r28
     65c:	08 95       	ret

0000065e <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     65e:	2f 92       	push	r2
     660:	3f 92       	push	r3
     662:	4f 92       	push	r4
     664:	5f 92       	push	r5
     666:	6f 92       	push	r6
     668:	7f 92       	push	r7
     66a:	8f 92       	push	r8
     66c:	9f 92       	push	r9
     66e:	af 92       	push	r10
     670:	bf 92       	push	r11
     672:	cf 92       	push	r12
     674:	df 92       	push	r13
     676:	ef 92       	push	r14
     678:	ff 92       	push	r15
     67a:	0f 93       	push	r16
     67c:	1f 93       	push	r17
     67e:	cf 93       	push	r28
     680:	df 93       	push	r29
     682:	00 d0       	rcall	.+0      	; 0x684 <can_auto_baudrate+0x26>
     684:	00 d0       	rcall	.+0      	; 0x686 <can_auto_baudrate+0x28>
     686:	00 d0       	rcall	.+0      	; 0x688 <can_auto_baudrate+0x2a>
     688:	cd b7       	in	r28, 0x3d	; 61
     68a:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     68c:	88 23       	and	r24, r24
     68e:	09 f4       	brne	.+2      	; 0x692 <can_auto_baudrate+0x34>
     690:	7c c0       	rjmp	.+248    	; 0x78a <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     692:	80 91 e2 00 	lds	r24, 0x00E2
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	8e 77       	andi	r24, 0x7E	; 126
     69a:	90 70       	andi	r25, 0x00	; 0
     69c:	95 95       	asr	r25
     69e:	87 95       	ror	r24
     6a0:	01 96       	adiw	r24, 0x01	; 1
     6a2:	82 30       	cpi	r24, 0x02	; 2
     6a4:	91 05       	cpc	r25, r1
     6a6:	5c f0       	brlt	.+22     	; 0x6be <can_auto_baudrate+0x60>
     6a8:	80 91 e2 00 	lds	r24, 0x00E2
     6ac:	90 e0       	ldi	r25, 0x00	; 0
     6ae:	8e 77       	andi	r24, 0x7E	; 126
     6b0:	90 70       	andi	r25, 0x00	; 0
     6b2:	95 95       	asr	r25
     6b4:	87 95       	ror	r24
     6b6:	28 2f       	mov	r18, r24
     6b8:	2f 5f       	subi	r18, 0xFF	; 255
     6ba:	29 83       	std	Y+1, r18	; 0x01
     6bc:	02 c0       	rjmp	.+4      	; 0x6c2 <can_auto_baudrate+0x64>
     6be:	81 e0       	ldi	r24, 0x01	; 1
     6c0:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     6c2:	80 91 e3 00 	lds	r24, 0x00E3
     6c6:	90 e0       	ldi	r25, 0x00	; 0
     6c8:	8e 70       	andi	r24, 0x0E	; 14
     6ca:	90 70       	andi	r25, 0x00	; 0
     6cc:	95 95       	asr	r25
     6ce:	87 95       	ror	r24
     6d0:	01 96       	adiw	r24, 0x01	; 1
     6d2:	82 30       	cpi	r24, 0x02	; 2
     6d4:	91 05       	cpc	r25, r1
     6d6:	54 f0       	brlt	.+20     	; 0x6ec <can_auto_baudrate+0x8e>
     6d8:	80 91 e3 00 	lds	r24, 0x00E3
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	8e 70       	andi	r24, 0x0E	; 14
     6e0:	90 70       	andi	r25, 0x00	; 0
     6e2:	95 95       	asr	r25
     6e4:	87 95       	ror	r24
     6e6:	38 2e       	mov	r3, r24
     6e8:	33 94       	inc	r3
     6ea:	02 c0       	rjmp	.+4      	; 0x6f0 <can_auto_baudrate+0x92>
     6ec:	33 24       	eor	r3, r3
     6ee:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     6f0:	80 91 e4 00 	lds	r24, 0x00E4
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	8e 70       	andi	r24, 0x0E	; 14
     6f8:	90 70       	andi	r25, 0x00	; 0
     6fa:	95 95       	asr	r25
     6fc:	87 95       	ror	r24
     6fe:	01 96       	adiw	r24, 0x01	; 1
     700:	83 30       	cpi	r24, 0x03	; 3
     702:	91 05       	cpc	r25, r1
     704:	54 f0       	brlt	.+20     	; 0x71a <can_auto_baudrate+0xbc>
     706:	80 91 e4 00 	lds	r24, 0x00E4
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	8e 70       	andi	r24, 0x0E	; 14
     70e:	90 70       	andi	r25, 0x00	; 0
     710:	95 95       	asr	r25
     712:	87 95       	ror	r24
     714:	78 2e       	mov	r7, r24
     716:	73 94       	inc	r7
     718:	03 c0       	rjmp	.+6      	; 0x720 <can_auto_baudrate+0xc2>
     71a:	77 24       	eor	r7, r7
     71c:	68 94       	set
     71e:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     720:	80 91 e4 00 	lds	r24, 0x00E4
     724:	90 e0       	ldi	r25, 0x00	; 0
     726:	80 77       	andi	r24, 0x70	; 112
     728:	90 70       	andi	r25, 0x00	; 0
     72a:	95 95       	asr	r25
     72c:	87 95       	ror	r24
     72e:	95 95       	asr	r25
     730:	87 95       	ror	r24
     732:	95 95       	asr	r25
     734:	87 95       	ror	r24
     736:	95 95       	asr	r25
     738:	87 95       	ror	r24
     73a:	01 96       	adiw	r24, 0x01	; 1
     73c:	83 30       	cpi	r24, 0x03	; 3
     73e:	91 05       	cpc	r25, r1
     740:	84 f0       	brlt	.+32     	; 0x762 <can_auto_baudrate+0x104>
     742:	80 91 e4 00 	lds	r24, 0x00E4
     746:	90 e0       	ldi	r25, 0x00	; 0
     748:	80 77       	andi	r24, 0x70	; 112
     74a:	90 70       	andi	r25, 0x00	; 0
     74c:	95 95       	asr	r25
     74e:	87 95       	ror	r24
     750:	95 95       	asr	r25
     752:	87 95       	ror	r24
     754:	95 95       	asr	r25
     756:	87 95       	ror	r24
     758:	95 95       	asr	r25
     75a:	87 95       	ror	r24
     75c:	68 2e       	mov	r6, r24
     75e:	63 94       	inc	r6
     760:	03 c0       	rjmp	.+6      	; 0x768 <can_auto_baudrate+0x10a>
     762:	66 24       	eor	r6, r6
     764:	68 94       	set
     766:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     768:	87 2d       	mov	r24, r7
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	83 0d       	add	r24, r3
     76e:	91 1d       	adc	r25, r1
     770:	86 0d       	add	r24, r6
     772:	91 1d       	adc	r25, r1
     774:	01 96       	adiw	r24, 0x01	; 1
     776:	88 30       	cpi	r24, 0x08	; 8
     778:	91 05       	cpc	r25, r1
     77a:	14 f4       	brge	.+4      	; 0x780 <can_auto_baudrate+0x122>
     77c:	88 e0       	ldi	r24, 0x08	; 8
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     782:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     784:	22 24       	eor	r2, r2
     786:	23 94       	inc	r2
     788:	10 c0       	rjmp	.+32     	; 0x7aa <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     78a:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     78c:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     78e:	66 24       	eor	r6, r6
     790:	68 94       	set
     792:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     794:	77 24       	eor	r7, r7
     796:	68 94       	set
     798:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     79a:	98 e0       	ldi	r25, 0x08	; 8
     79c:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     79e:	0f 2e       	mov	r0, r31
     7a0:	f3 e0       	ldi	r31, 0x03	; 3
     7a2:	3f 2e       	mov	r3, r31
     7a4:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     7a6:	a1 e0       	ldi	r26, 0x01	; 1
     7a8:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     7aa:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     7ac:	ad ee       	ldi	r26, 0xED	; 237
     7ae:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     7b0:	8e ee       	ldi	r24, 0xEE	; 238
     7b2:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     7b4:	32 2f       	mov	r19, r18
     7b6:	32 95       	swap	r19
     7b8:	30 7f       	andi	r19, 0xF0	; 240
     7ba:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     7bc:	fc 01       	movw	r30, r24
     7be:	11 92       	st	Z+, r1
     7c0:	e8 3f       	cpi	r30, 0xF8	; 248
     7c2:	f1 05       	cpc	r31, r1
     7c4:	e1 f7       	brne	.-8      	; 0x7be <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     7c6:	2f 5f       	subi	r18, 0xFF	; 255
     7c8:	2f 30       	cpi	r18, 0x0F	; 15
     7ca:	a1 f7       	brne	.-24     	; 0x7b4 <can_auto_baudrate+0x156>
     7cc:	a4 2e       	mov	r10, r20
     7ce:	62 2d       	mov	r22, r2
     7d0:	dd 24       	eor	r13, r13
     7d2:	88 24       	eor	r8, r8
     7d4:	99 24       	eor	r9, r9
     7d6:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     7d8:	0f 2e       	mov	r0, r31
     7da:	f8 ed       	ldi	r31, 0xD8	; 216
     7dc:	ef 2e       	mov	r14, r31
     7de:	ff 24       	eor	r15, r15
     7e0:	f0 2d       	mov	r31, r0
     7e2:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     7e4:	e9 ed       	ldi	r30, 0xD9	; 217
     7e6:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     7e8:	0a ed       	ldi	r16, 0xDA	; 218
     7ea:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     7ec:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     7ee:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     7f0:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7f2:	b2 e0       	ldi	r27, 0x02	; 2
     7f4:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     7f6:	88 e0       	ldi	r24, 0x08	; 8
     7f8:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     7fa:	91 e0       	ldi	r25, 0x01	; 1
     7fc:	a9 16       	cp	r10, r25
     7fe:	09 f0       	breq	.+2      	; 0x802 <can_auto_baudrate+0x1a4>
     800:	57 c0       	rjmp	.+174    	; 0x8b0 <can_auto_baudrate+0x252>
        {
            Can_reset();
     802:	d7 01       	movw	r26, r14
     804:	5c 93       	st	X, r21
            conf_index++;
     806:	08 94       	sec
     808:	81 1c       	adc	r8, r1
     80a:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     80c:	89 81       	ldd	r24, Y+1	; 0x01
     80e:	81 50       	subi	r24, 0x01	; 1
     810:	88 0f       	add	r24, r24
     812:	a2 ee       	ldi	r26, 0xE2	; 226
     814:	b0 e0       	ldi	r27, 0x00	; 0
     816:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     818:	86 2d       	mov	r24, r6
     81a:	86 95       	lsr	r24
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	01 97       	sbiw	r24, 0x01	; 1
     820:	2c 01       	movw	r4, r24
     822:	44 0c       	add	r4, r4
     824:	55 1c       	adc	r5, r5
     826:	44 0c       	add	r4, r4
     828:	55 1c       	adc	r5, r5
     82a:	44 0c       	add	r4, r4
     82c:	55 1c       	adc	r5, r5
     82e:	44 0c       	add	r4, r4
     830:	55 1c       	adc	r5, r5
     832:	44 0c       	add	r4, r4
     834:	55 1c       	adc	r5, r5
     836:	83 2d       	mov	r24, r3
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	01 97       	sbiw	r24, 0x01	; 1
     83c:	88 0f       	add	r24, r24
     83e:	99 1f       	adc	r25, r25
     840:	84 29       	or	r24, r4
     842:	a3 ee       	ldi	r26, 0xE3	; 227
     844:	b0 e0       	ldi	r27, 0x00	; 0
     846:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     848:	86 2d       	mov	r24, r6
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	01 97       	sbiw	r24, 0x01	; 1
     84e:	2c 01       	movw	r4, r24
     850:	44 0c       	add	r4, r4
     852:	55 1c       	adc	r5, r5
     854:	44 0c       	add	r4, r4
     856:	55 1c       	adc	r5, r5
     858:	44 0c       	add	r4, r4
     85a:	55 1c       	adc	r5, r5
     85c:	44 0c       	add	r4, r4
     85e:	55 1c       	adc	r5, r5
     860:	87 2d       	mov	r24, r7
     862:	90 e0       	ldi	r25, 0x00	; 0
     864:	01 97       	sbiw	r24, 0x01	; 1
     866:	88 0f       	add	r24, r24
     868:	99 1f       	adc	r25, r25
     86a:	84 29       	or	r24, r4
     86c:	81 60       	ori	r24, 0x01	; 1
     86e:	a4 ee       	ldi	r26, 0xE4	; 228
     870:	b0 e0       	ldi	r27, 0x00	; 0
     872:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     874:	c4 01       	movw	r24, r8
     876:	96 95       	lsr	r25
     878:	87 95       	ror	r24
     87a:	96 95       	lsr	r25
     87c:	87 95       	ror	r24
     87e:	96 95       	lsr	r25
     880:	87 95       	ror	r24
     882:	a5 ee       	ldi	r26, 0xE5	; 229
     884:	b0 e0       	ldi	r27, 0x00	; 0
     886:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     888:	ad ee       	ldi	r26, 0xED	; 237
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     88e:	ae ee       	ldi	r26, 0xEE	; 238
     890:	b0 e0       	ldi	r27, 0x00	; 0
     892:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     894:	80 e8       	ldi	r24, 0x80	; 128
     896:	af ee       	ldi	r26, 0xEF	; 239
     898:	b0 e0       	ldi	r27, 0x00	; 0
     89a:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     89c:	8a e0       	ldi	r24, 0x0A	; 10
     89e:	d7 01       	movw	r26, r14
     8a0:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     8a2:	80 81       	ld	r24, Z
     8a4:	82 ff       	sbrs	r24, 2
     8a6:	fd cf       	rjmp	.-6      	; 0x8a2 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     8a8:	8f ef       	ldi	r24, 0xFF	; 255
     8aa:	d8 01       	movw	r26, r16
     8ac:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     8ae:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     8b0:	41 30       	cpi	r20, 0x01	; 1
     8b2:	b1 f5       	brne	.+108    	; 0x920 <__stack+0x21>
        {
            u8_temp0 = CANSTMOB;
     8b4:	ae ee       	ldi	r26, 0xEE	; 238
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     8ba:	90 e0       	ldi	r25, 0x00	; 0
     8bc:	85 ff       	sbrs	r24, 5
     8be:	0e c0       	rjmp	.+28     	; 0x8dc <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     8c0:	af ee       	ldi	r26, 0xEF	; 239
     8c2:	b0 e0       	ldi	r27, 0x00	; 0
     8c4:	8c 91       	ld	r24, X
     8c6:	8f 73       	andi	r24, 0x3F	; 63
     8c8:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     8ca:	d7 01       	movw	r26, r14
     8cc:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     8ce:	80 81       	ld	r24, Z
     8d0:	82 fd       	sbrc	r24, 2
     8d2:	fd cf       	rjmp	.-6      	; 0x8ce <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     8d4:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     8d6:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     8d8:	32 2f       	mov	r19, r18
     8da:	be c0       	rjmp	.+380    	; 0xa58 <__stack+0x159>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     8dc:	8f 71       	andi	r24, 0x1F	; 31
     8de:	90 70       	andi	r25, 0x00	; 0
     8e0:	00 97       	sbiw	r24, 0x00	; 0
     8e2:	11 f0       	breq	.+4      	; 0x8e8 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     8e4:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     8e6:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     8e8:	d8 01       	movw	r26, r16
     8ea:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     8ec:	55 24       	eor	r5, r5
     8ee:	45 fe       	sbrs	r4, 5
     8f0:	0d c0       	rjmp	.+26     	; 0x90c <__stack+0xd>
                {
                    if (ovrtim_flag==0)
     8f2:	77 23       	and	r23, r23
     8f4:	29 f4       	brne	.+10     	; 0x900 <__stack+0x1>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     8f6:	8c 91       	ld	r24, X
     8f8:	80 62       	ori	r24, 0x20	; 32
     8fa:	8c 93       	st	X, r24
                        ovrtim_flag++;
     8fc:	7c 2d       	mov	r23, r12
     8fe:	06 c0       	rjmp	.+12     	; 0x90c <__stack+0xd>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     900:	d8 01       	movw	r26, r16
     902:	8c 91       	ld	r24, X
     904:	80 62       	ori	r24, 0x20	; 32
     906:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     908:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     90a:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     90c:	c2 01       	movw	r24, r4
     90e:	8f 70       	andi	r24, 0x0F	; 15
     910:	90 70       	andi	r25, 0x00	; 0
     912:	00 97       	sbiw	r24, 0x00	; 0
     914:	09 f0       	breq	.+2      	; 0x918 <__stack+0x19>
     916:	9d c0       	rjmp	.+314    	; 0xa52 <__stack+0x153>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     918:	41 30       	cpi	r20, 0x01	; 1
     91a:	61 f2       	breq	.-104    	; 0x8b4 <can_auto_baudrate+0x256>
     91c:	35 2f       	mov	r19, r21
     91e:	01 c0       	rjmp	.+2      	; 0x922 <__stack+0x23>
     920:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     922:	61 30       	cpi	r22, 0x01	; 1
     924:	09 f0       	breq	.+2      	; 0x928 <__stack+0x29>
     926:	78 c0       	rjmp	.+240    	; 0xa18 <__stack+0x119>
     928:	83 2f       	mov	r24, r19
     92a:	37 2d       	mov	r19, r7
     92c:	7a 2c       	mov	r7, r10
     92e:	ad 2c       	mov	r10, r13
     930:	d7 2e       	mov	r13, r23
     932:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     934:	21 10       	cpse	r2, r1
     936:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     938:	39 30       	cpi	r19, 0x09	; 9
     93a:	78 f1       	brcs	.+94     	; 0x99a <__stack+0x9b>
     93c:	b7 e0       	ldi	r27, 0x07	; 7
     93e:	b6 15       	cp	r27, r6
     940:	60 f5       	brcc	.+88     	; 0x99a <__stack+0x9b>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     942:	8a 81       	ldd	r24, Y+2	; 0x02
     944:	89 31       	cpi	r24, 0x19	; 25
     946:	31 f0       	breq	.+12     	; 0x954 <__stack+0x55>
     948:	8f 5f       	subi	r24, 0xFF	; 255
     94a:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     94c:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     94e:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     950:	36 2d       	mov	r19, r6
     952:	59 c0       	rjmp	.+178    	; 0xa06 <__stack+0x107>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     954:	99 81       	ldd	r25, Y+1	; 0x01
     956:	90 34       	cpi	r25, 0x40	; 64
     958:	41 f0       	breq	.+16     	; 0x96a <__stack+0x6b>
     95a:	9f 5f       	subi	r25, 0xFF	; 255
     95c:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     95e:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     960:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     962:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     964:	ae 81       	ldd	r26, Y+6	; 0x06
     966:	aa 83       	std	Y+2, r26	; 0x02
     968:	4e c0       	rjmp	.+156    	; 0xa06 <__stack+0x107>
     96a:	a7 2c       	mov	r10, r7
     96c:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     96e:	af ee       	ldi	r26, 0xEF	; 239
     970:	b0 e0       	ldi	r27, 0x00	; 0
     972:	8c 91       	ld	r24, X
     974:	8f 73       	andi	r24, 0x3F	; 63
     976:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     978:	d7 01       	movw	r26, r14
     97a:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     97c:	80 81       	ld	r24, Z
     97e:	82 fd       	sbrc	r24, 2
     980:	fd cf       	rjmp	.-6      	; 0x97c <__stack+0x7d>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     982:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     984:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     986:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     988:	66 24       	eor	r6, r6
     98a:	68 94       	set
     98c:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     98e:	77 24       	eor	r7, r7
     990:	68 94       	set
     992:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     994:	b8 e0       	ldi	r27, 0x08	; 8
     996:	ba 83       	std	Y+2, r27	; 0x02
     998:	69 c0       	rjmp	.+210    	; 0xa6c <__stack+0x16d>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     99a:	36 30       	cpi	r19, 0x06	; 6
     99c:	58 f0       	brcs	.+22     	; 0x9b4 <__stack+0xb5>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     99e:	43 2e       	mov	r4, r19
     9a0:	55 24       	eor	r5, r5
     9a2:	86 2d       	mov	r24, r6
     9a4:	90 e0       	ldi	r25, 0x00	; 0
     9a6:	01 96       	adiw	r24, 0x01	; 1
     9a8:	84 15       	cp	r24, r4
     9aa:	95 05       	cpc	r25, r5
     9ac:	24 f4       	brge	.+8      	; 0x9b6 <__stack+0xb7>
     9ae:	63 94       	inc	r6
     9b0:	36 2d       	mov	r19, r6
     9b2:	01 c0       	rjmp	.+2      	; 0x9b6 <__stack+0xb7>
                }
                else
                {
                phs2=phs1;
     9b4:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     9b6:	36 2c       	mov	r3, r6
     9b8:	33 0e       	add	r3, r19
     9ba:	30 94       	com	r3
     9bc:	8a 81       	ldd	r24, Y+2	; 0x02
     9be:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     9c0:	83 2d       	mov	r24, r3
     9c2:	81 50       	subi	r24, 0x01	; 1
     9c4:	88 30       	cpi	r24, 0x08	; 8
     9c6:	e0 f4       	brcc	.+56     	; 0xa00 <__stack+0x101>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     9c8:	46 2c       	mov	r4, r6
     9ca:	55 24       	eor	r5, r5
     9cc:	83 2d       	mov	r24, r3
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	dc 01       	movw	r26, r24
     9d2:	11 96       	adiw	r26, 0x01	; 1
     9d4:	a3 0f       	add	r26, r19
     9d6:	b1 1d       	adc	r27, r1
     9d8:	bd 83       	std	Y+5, r27	; 0x05
     9da:	ac 83       	std	Y+4, r26	; 0x04
     9dc:	c2 01       	movw	r24, r4
     9de:	88 0f       	add	r24, r24
     9e0:	99 1f       	adc	r25, r25
     9e2:	88 0f       	add	r24, r24
     9e4:	99 1f       	adc	r25, r25
     9e6:	8a 17       	cp	r24, r26
     9e8:	9b 07       	cpc	r25, r27
     9ea:	64 f0       	brlt	.+24     	; 0xa04 <__stack+0x105>
     9ec:	c2 01       	movw	r24, r4
     9ee:	88 0f       	add	r24, r24
     9f0:	99 1f       	adc	r25, r25
     9f2:	84 0d       	add	r24, r4
     9f4:	95 1d       	adc	r25, r5
     9f6:	a8 17       	cp	r26, r24
     9f8:	b9 07       	cpc	r27, r25
     9fa:	84 f5       	brge	.+96     	; 0xa5c <__stack+0x15d>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     9fc:	2c 2c       	mov	r2, r12
     9fe:	03 c0       	rjmp	.+6      	; 0xa06 <__stack+0x107>
     a00:	2c 2c       	mov	r2, r12
     a02:	01 c0       	rjmp	.+2      	; 0xa06 <__stack+0x107>
     a04:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     a06:	61 30       	cpi	r22, 0x01	; 1
     a08:	09 f4       	brne	.+2      	; 0xa0c <__stack+0x10d>
     a0a:	94 cf       	rjmp	.-216    	; 0x934 <__stack+0x35>
     a0c:	87 2f       	mov	r24, r23
     a0e:	7d 2d       	mov	r23, r13
     a10:	da 2c       	mov	r13, r10
     a12:	a7 2c       	mov	r10, r7
     a14:	73 2e       	mov	r7, r19
     a16:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     a18:	31 30       	cpi	r19, 0x01	; 1
     a1a:	09 f4       	brne	.+2      	; 0xa1e <__stack+0x11f>
     a1c:	ee ce       	rjmp	.-548    	; 0x7fa <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     a1e:	8d 2d       	mov	r24, r13
     a20:	26 96       	adiw	r28, 0x06	; 6
     a22:	0f b6       	in	r0, 0x3f	; 63
     a24:	f8 94       	cli
     a26:	de bf       	out	0x3e, r29	; 62
     a28:	0f be       	out	0x3f, r0	; 63
     a2a:	cd bf       	out	0x3d, r28	; 61
     a2c:	df 91       	pop	r29
     a2e:	cf 91       	pop	r28
     a30:	1f 91       	pop	r17
     a32:	0f 91       	pop	r16
     a34:	ff 90       	pop	r15
     a36:	ef 90       	pop	r14
     a38:	df 90       	pop	r13
     a3a:	cf 90       	pop	r12
     a3c:	bf 90       	pop	r11
     a3e:	af 90       	pop	r10
     a40:	9f 90       	pop	r9
     a42:	8f 90       	pop	r8
     a44:	7f 90       	pop	r7
     a46:	6f 90       	pop	r6
     a48:	5f 90       	pop	r5
     a4a:	4f 90       	pop	r4
     a4c:	3f 90       	pop	r3
     a4e:	2f 90       	pop	r2
     a50:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     a52:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     a54:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     a56:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     a58:	42 2f       	mov	r20, r18
     a5a:	63 cf       	rjmp	.-314    	; 0x922 <__stack+0x23>
     a5c:	87 2f       	mov	r24, r23
     a5e:	7d 2d       	mov	r23, r13
     a60:	da 2c       	mov	r13, r10
     a62:	a7 2c       	mov	r10, r7
     a64:	73 2e       	mov	r7, r19
     a66:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     a68:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     a6a:	25 2e       	mov	r2, r21
     a6c:	62 2f       	mov	r22, r18
     a6e:	d4 cf       	rjmp	.-88     	; 0xa18 <__stack+0x119>

00000a70 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     a70:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     a74:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     a78:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	08 95       	ret

00000a80 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     a80:	91 e0       	ldi	r25, 0x01	; 1
     a82:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     a86:	85 30       	cpi	r24, 0x05	; 5
     a88:	31 f4       	brne	.+12     	; 0xa96 <can_fixed_baudrate+0x16>
     a8a:	82 e0       	ldi	r24, 0x02	; 2
     a8c:	68 e0       	ldi	r22, 0x08	; 8
     a8e:	45 e2       	ldi	r20, 0x25	; 37
     a90:	0e 94 38 05 	call	0xa70	; 0xa70 <Can_conf_bt_flex>
     a94:	06 c0       	rjmp	.+12     	; 0xaa2 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     a96:	10 92 e2 00 	sts	0x00E2, r1
     a9a:	10 92 e3 00 	sts	0x00E3, r1
     a9e:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     aa2:	81 e0       	ldi	r24, 0x01	; 1
     aa4:	08 95       	ret

00000aa6 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     aa6:	0f 93       	push	r16
     aa8:	1f 93       	push	r17
     aaa:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     aac:	87 85       	ldd	r24, Z+15	; 0x0f
     aae:	88 23       	and	r24, r24
     ab0:	91 f4       	brne	.+36     	; 0xad6 <get_idmask+0x30>
		mask = cmd->id_mask;
     ab2:	02 85       	ldd	r16, Z+10	; 0x0a
     ab4:	13 85       	ldd	r17, Z+11	; 0x0b
     ab6:	24 85       	ldd	r18, Z+12	; 0x0c
     ab8:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     aba:	0f 2e       	mov	r0, r31
     abc:	f2 e1       	ldi	r31, 0x12	; 18
     abe:	00 0f       	add	r16, r16
     ac0:	11 1f       	adc	r17, r17
     ac2:	22 1f       	adc	r18, r18
     ac4:	33 1f       	adc	r19, r19
     ac6:	fa 95       	dec	r31
     ac8:	d1 f7       	brne	.-12     	; 0xabe <get_idmask+0x18>
     aca:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     acc:	0f 6f       	ori	r16, 0xFF	; 255
     ace:	1f 6f       	ori	r17, 0xFF	; 255
     ad0:	23 60       	ori	r18, 0x03	; 3
     ad2:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     ad4:	05 c0       	rjmp	.+10     	; 0xae0 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     ad6:	02 85       	ldd	r16, Z+10	; 0x0a
     ad8:	13 85       	ldd	r17, Z+11	; 0x0b
     ada:	24 85       	ldd	r18, Z+12	; 0x0c
     adc:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     ade:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     ae0:	60 2f       	mov	r22, r16
     ae2:	71 2f       	mov	r23, r17
     ae4:	82 2f       	mov	r24, r18
     ae6:	93 2f       	mov	r25, r19
     ae8:	1f 91       	pop	r17
     aea:	0f 91       	pop	r16
     aec:	08 95       	ret

00000aee <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     aee:	0e 94 40 05 	call	0xa80	; 0xa80 <can_fixed_baudrate>
     af2:	88 23       	and	r24, r24
     af4:	49 f0       	breq	.+18     	; 0xb08 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     af6:	0e 94 c8 02 	call	0x590	; 0x590 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     afa:	e8 ed       	ldi	r30, 0xD8	; 216
     afc:	f0 e0       	ldi	r31, 0x00	; 0
     afe:	80 81       	ld	r24, Z
     b00:	82 60       	ori	r24, 0x02	; 2
     b02:	80 83       	st	Z, r24
    return (1);
     b04:	81 e0       	ldi	r24, 0x01	; 1
     b06:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     b08:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     b0a:	08 95       	ret

00000b0c <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     b0c:	e8 ed       	ldi	r30, 0xD8	; 216
     b0e:	f0 e0       	ldi	r31, 0x00	; 0
     b10:	80 81       	ld	r24, Z
     b12:	8d 7f       	andi	r24, 0xFD	; 253
     b14:	80 83       	st	Z, r24
}
     b16:	08 95       	ret

00000b18 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     b18:	0f 93       	push	r16
     b1a:	1f 93       	push	r17
     b1c:	cf 93       	push	r28
     b1e:	df 93       	push	r29
     b20:	00 d0       	rcall	.+0      	; 0xb22 <can_cmd+0xa>
     b22:	00 d0       	rcall	.+0      	; 0xb24 <can_cmd+0xc>
     b24:	cd b7       	in	r28, 0x3d	; 61
     b26:	de b7       	in	r29, 0x3e	; 62
     b28:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     b2a:	dc 01       	movw	r26, r24
     b2c:	11 96       	adiw	r26, 0x01	; 1
     b2e:	8c 91       	ld	r24, X
     b30:	11 97       	sbiw	r26, 0x01	; 1
     b32:	8c 30       	cpi	r24, 0x0C	; 12
     b34:	b1 f4       	brne	.+44     	; 0xb62 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     b36:	19 96       	adiw	r26, 0x09	; 9
     b38:	8c 91       	ld	r24, X
     b3a:	19 97       	sbiw	r26, 0x09	; 9
     b3c:	80 36       	cpi	r24, 0x60	; 96
     b3e:	69 f4       	brne	.+26     	; 0xb5a <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     b40:	8c 91       	ld	r24, X
     b42:	82 95       	swap	r24
     b44:	80 7f       	andi	r24, 0xF0	; 240
     b46:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     b4a:	ef ee       	ldi	r30, 0xEF	; 239
     b4c:	f0 e0       	ldi	r31, 0x00	; 0
     b4e:	80 81       	ld	r24, Z
     b50:	8f 73       	andi	r24, 0x3F	; 63
     b52:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     b54:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     b58:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     b5a:	f8 01       	movw	r30, r16
     b5c:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     b5e:	80 e0       	ldi	r24, 0x00	; 0
     b60:	ac c5       	rjmp	.+2904   	; 0x16ba <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     b62:	0e 94 da 02 	call	0x5b4	; 0x5b4 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     b66:	8f 3f       	cpi	r24, 0xFF	; 255
     b68:	09 f4       	brne	.+2      	; 0xb6c <can_cmd+0x54>
     b6a:	a1 c5       	rjmp	.+2882   	; 0x16ae <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     b6c:	90 e6       	ldi	r25, 0x60	; 96
     b6e:	d8 01       	movw	r26, r16
     b70:	19 96       	adiw	r26, 0x09	; 9
     b72:	9c 93       	st	X, r25
     b74:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     b76:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     b78:	82 95       	swap	r24
     b7a:	80 7f       	andi	r24, 0xF0	; 240
     b7c:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     b80:	ee ee       	ldi	r30, 0xEE	; 238
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	11 92       	st	Z+, r1
     b86:	e8 3f       	cpi	r30, 0xF8	; 248
     b88:	f1 05       	cpc	r31, r1
     b8a:	e1 f7       	brne	.-8      	; 0xb84 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     b8c:	f8 01       	movw	r30, r16
     b8e:	81 81       	ldd	r24, Z+1	; 0x01
     b90:	86 30       	cpi	r24, 0x06	; 6
     b92:	09 f4       	brne	.+2      	; 0xb96 <can_cmd+0x7e>
     b94:	56 c2       	rjmp	.+1196   	; 0x1042 <can_cmd+0x52a>
     b96:	87 30       	cpi	r24, 0x07	; 7
     b98:	90 f4       	brcc	.+36     	; 0xbbe <can_cmd+0xa6>
     b9a:	83 30       	cpi	r24, 0x03	; 3
     b9c:	09 f4       	brne	.+2      	; 0xba0 <can_cmd+0x88>
     b9e:	12 c1       	rjmp	.+548    	; 0xdc4 <can_cmd+0x2ac>
     ba0:	84 30       	cpi	r24, 0x04	; 4
     ba2:	30 f4       	brcc	.+12     	; 0xbb0 <can_cmd+0x98>
     ba4:	81 30       	cpi	r24, 0x01	; 1
     ba6:	11 f1       	breq	.+68     	; 0xbec <can_cmd+0xd4>
     ba8:	82 30       	cpi	r24, 0x02	; 2
     baa:	09 f0       	breq	.+2      	; 0xbae <can_cmd+0x96>
     bac:	7c c5       	rjmp	.+2808   	; 0x16a6 <can_cmd+0xb8e>
     bae:	98 c0       	rjmp	.+304    	; 0xce0 <can_cmd+0x1c8>
     bb0:	84 30       	cpi	r24, 0x04	; 4
     bb2:	09 f4       	brne	.+2      	; 0xbb6 <can_cmd+0x9e>
     bb4:	67 c1       	rjmp	.+718    	; 0xe84 <can_cmd+0x36c>
     bb6:	85 30       	cpi	r24, 0x05	; 5
     bb8:	09 f0       	breq	.+2      	; 0xbbc <can_cmd+0xa4>
     bba:	75 c5       	rjmp	.+2794   	; 0x16a6 <can_cmd+0xb8e>
     bbc:	aa c1       	rjmp	.+852    	; 0xf12 <can_cmd+0x3fa>
     bbe:	89 30       	cpi	r24, 0x09	; 9
     bc0:	09 f4       	brne	.+2      	; 0xbc4 <can_cmd+0xac>
     bc2:	be c3       	rjmp	.+1916   	; 0x1340 <can_cmd+0x828>
     bc4:	8a 30       	cpi	r24, 0x0A	; 10
     bc6:	38 f4       	brcc	.+14     	; 0xbd6 <can_cmd+0xbe>
     bc8:	87 30       	cpi	r24, 0x07	; 7
     bca:	09 f4       	brne	.+2      	; 0xbce <can_cmd+0xb6>
     bcc:	8f c2       	rjmp	.+1310   	; 0x10ec <can_cmd+0x5d4>
     bce:	88 30       	cpi	r24, 0x08	; 8
     bd0:	09 f0       	breq	.+2      	; 0xbd4 <can_cmd+0xbc>
     bd2:	69 c5       	rjmp	.+2770   	; 0x16a6 <can_cmd+0xb8e>
     bd4:	1b c3       	rjmp	.+1590   	; 0x120c <can_cmd+0x6f4>
     bd6:	8a 30       	cpi	r24, 0x0A	; 10
     bd8:	21 f0       	breq	.+8      	; 0xbe2 <can_cmd+0xca>
     bda:	8b 30       	cpi	r24, 0x0B	; 11
     bdc:	09 f0       	breq	.+2      	; 0xbe0 <can_cmd+0xc8>
     bde:	63 c5       	rjmp	.+2758   	; 0x16a6 <can_cmd+0xb8e>
     be0:	b1 c4       	rjmp	.+2402   	; 0x1544 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     be2:	86 81       	ldd	r24, Z+6	; 0x06
     be4:	88 23       	and	r24, r24
     be6:	09 f0       	breq	.+2      	; 0xbea <can_cmd+0xd2>
     be8:	49 c4       	rjmp	.+2194   	; 0x147c <can_cmd+0x964>
     bea:	57 c4       	rjmp	.+2222   	; 0x149a <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     bec:	f8 01       	movw	r30, r16
     bee:	87 85       	ldd	r24, Z+15	; 0x0f
     bf0:	88 23       	and	r24, r24
     bf2:	69 f1       	breq	.+90     	; 0xc4e <can_cmd+0x136>
     bf4:	94 81       	ldd	r25, Z+4	; 0x04
     bf6:	92 95       	swap	r25
     bf8:	96 95       	lsr	r25
     bfa:	97 70       	andi	r25, 0x07	; 7
     bfc:	85 81       	ldd	r24, Z+5	; 0x05
     bfe:	88 0f       	add	r24, r24
     c00:	88 0f       	add	r24, r24
     c02:	88 0f       	add	r24, r24
     c04:	89 0f       	add	r24, r25
     c06:	80 93 f3 00 	sts	0x00F3, r24
     c0a:	93 81       	ldd	r25, Z+3	; 0x03
     c0c:	92 95       	swap	r25
     c0e:	96 95       	lsr	r25
     c10:	97 70       	andi	r25, 0x07	; 7
     c12:	84 81       	ldd	r24, Z+4	; 0x04
     c14:	88 0f       	add	r24, r24
     c16:	88 0f       	add	r24, r24
     c18:	88 0f       	add	r24, r24
     c1a:	89 0f       	add	r24, r25
     c1c:	80 93 f2 00 	sts	0x00F2, r24
     c20:	92 81       	ldd	r25, Z+2	; 0x02
     c22:	92 95       	swap	r25
     c24:	96 95       	lsr	r25
     c26:	97 70       	andi	r25, 0x07	; 7
     c28:	83 81       	ldd	r24, Z+3	; 0x03
     c2a:	88 0f       	add	r24, r24
     c2c:	88 0f       	add	r24, r24
     c2e:	88 0f       	add	r24, r24
     c30:	89 0f       	add	r24, r25
     c32:	80 93 f1 00 	sts	0x00F1, r24
     c36:	82 81       	ldd	r24, Z+2	; 0x02
     c38:	88 0f       	add	r24, r24
     c3a:	88 0f       	add	r24, r24
     c3c:	88 0f       	add	r24, r24
     c3e:	80 93 f0 00 	sts	0x00F0, r24
     c42:	ef ee       	ldi	r30, 0xEF	; 239
     c44:	f0 e0       	ldi	r31, 0x00	; 0
     c46:	80 81       	ld	r24, Z
     c48:	80 61       	ori	r24, 0x10	; 16
     c4a:	80 83       	st	Z, r24
     c4c:	16 c0       	rjmp	.+44     	; 0xc7a <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     c4e:	92 81       	ldd	r25, Z+2	; 0x02
     c50:	96 95       	lsr	r25
     c52:	96 95       	lsr	r25
     c54:	96 95       	lsr	r25
     c56:	83 81       	ldd	r24, Z+3	; 0x03
     c58:	82 95       	swap	r24
     c5a:	88 0f       	add	r24, r24
     c5c:	80 7e       	andi	r24, 0xE0	; 224
     c5e:	89 0f       	add	r24, r25
     c60:	80 93 f3 00 	sts	0x00F3, r24
     c64:	82 81       	ldd	r24, Z+2	; 0x02
     c66:	82 95       	swap	r24
     c68:	88 0f       	add	r24, r24
     c6a:	80 7e       	andi	r24, 0xE0	; 224
     c6c:	80 93 f2 00 	sts	0x00F2, r24
     c70:	ef ee       	ldi	r30, 0xEF	; 239
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	80 81       	ld	r24, Z
     c76:	8f 7e       	andi	r24, 0xEF	; 239
     c78:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c7a:	f8 01       	movw	r30, r16
     c7c:	86 81       	ldd	r24, Z+6	; 0x06
     c7e:	88 23       	and	r24, r24
     c80:	79 f0       	breq	.+30     	; 0xca0 <can_cmd+0x188>
     c82:	80 e0       	ldi	r24, 0x00	; 0
     c84:	2a ef       	ldi	r18, 0xFA	; 250
     c86:	30 e0       	ldi	r19, 0x00	; 0
     c88:	f8 01       	movw	r30, r16
     c8a:	a7 81       	ldd	r26, Z+7	; 0x07
     c8c:	b0 85       	ldd	r27, Z+8	; 0x08
     c8e:	a8 0f       	add	r26, r24
     c90:	b1 1d       	adc	r27, r1
     c92:	9c 91       	ld	r25, X
     c94:	d9 01       	movw	r26, r18
     c96:	9c 93       	st	X, r25
     c98:	8f 5f       	subi	r24, 0xFF	; 255
     c9a:	96 81       	ldd	r25, Z+6	; 0x06
     c9c:	89 17       	cp	r24, r25
     c9e:	a0 f3       	brcs	.-24     	; 0xc88 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     ca0:	f8 01       	movw	r30, r16
     ca2:	86 85       	ldd	r24, Z+14	; 0x0e
     ca4:	88 23       	and	r24, r24
     ca6:	31 f0       	breq	.+12     	; 0xcb4 <can_cmd+0x19c>
     ca8:	e0 ef       	ldi	r30, 0xF0	; 240
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	84 60       	ori	r24, 0x04	; 4
     cb0:	80 83       	st	Z, r24
     cb2:	05 c0       	rjmp	.+10     	; 0xcbe <can_cmd+0x1a6>
            else Can_clear_rtr();    
     cb4:	e0 ef       	ldi	r30, 0xF0	; 240
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	8b 7f       	andi	r24, 0xFB	; 251
     cbc:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cbe:	ef ee       	ldi	r30, 0xEF	; 239
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	90 81       	ld	r25, Z
     cc4:	d8 01       	movw	r26, r16
     cc6:	16 96       	adiw	r26, 0x06	; 6
     cc8:	8c 91       	ld	r24, X
     cca:	16 97       	sbiw	r26, 0x06	; 6
     ccc:	89 2b       	or	r24, r25
     cce:	80 83       	st	Z, r24
          Can_config_tx();
     cd0:	80 81       	ld	r24, Z
     cd2:	8f 73       	andi	r24, 0x3F	; 63
     cd4:	80 83       	st	Z, r24
     cd6:	80 81       	ld	r24, Z
     cd8:	80 64       	ori	r24, 0x40	; 64
     cda:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     cdc:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     cde:	ed c4       	rjmp	.+2522   	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     ce0:	f8 01       	movw	r30, r16
     ce2:	87 85       	ldd	r24, Z+15	; 0x0f
     ce4:	88 23       	and	r24, r24
     ce6:	69 f1       	breq	.+90     	; 0xd42 <can_cmd+0x22a>
     ce8:	94 81       	ldd	r25, Z+4	; 0x04
     cea:	92 95       	swap	r25
     cec:	96 95       	lsr	r25
     cee:	97 70       	andi	r25, 0x07	; 7
     cf0:	85 81       	ldd	r24, Z+5	; 0x05
     cf2:	88 0f       	add	r24, r24
     cf4:	88 0f       	add	r24, r24
     cf6:	88 0f       	add	r24, r24
     cf8:	89 0f       	add	r24, r25
     cfa:	80 93 f3 00 	sts	0x00F3, r24
     cfe:	93 81       	ldd	r25, Z+3	; 0x03
     d00:	92 95       	swap	r25
     d02:	96 95       	lsr	r25
     d04:	97 70       	andi	r25, 0x07	; 7
     d06:	84 81       	ldd	r24, Z+4	; 0x04
     d08:	88 0f       	add	r24, r24
     d0a:	88 0f       	add	r24, r24
     d0c:	88 0f       	add	r24, r24
     d0e:	89 0f       	add	r24, r25
     d10:	80 93 f2 00 	sts	0x00F2, r24
     d14:	92 81       	ldd	r25, Z+2	; 0x02
     d16:	92 95       	swap	r25
     d18:	96 95       	lsr	r25
     d1a:	97 70       	andi	r25, 0x07	; 7
     d1c:	83 81       	ldd	r24, Z+3	; 0x03
     d1e:	88 0f       	add	r24, r24
     d20:	88 0f       	add	r24, r24
     d22:	88 0f       	add	r24, r24
     d24:	89 0f       	add	r24, r25
     d26:	80 93 f1 00 	sts	0x00F1, r24
     d2a:	82 81       	ldd	r24, Z+2	; 0x02
     d2c:	88 0f       	add	r24, r24
     d2e:	88 0f       	add	r24, r24
     d30:	88 0f       	add	r24, r24
     d32:	80 93 f0 00 	sts	0x00F0, r24
     d36:	ef ee       	ldi	r30, 0xEF	; 239
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	80 81       	ld	r24, Z
     d3c:	80 61       	ori	r24, 0x10	; 16
     d3e:	80 83       	st	Z, r24
     d40:	16 c0       	rjmp	.+44     	; 0xd6e <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     d42:	92 81       	ldd	r25, Z+2	; 0x02
     d44:	96 95       	lsr	r25
     d46:	96 95       	lsr	r25
     d48:	96 95       	lsr	r25
     d4a:	83 81       	ldd	r24, Z+3	; 0x03
     d4c:	82 95       	swap	r24
     d4e:	88 0f       	add	r24, r24
     d50:	80 7e       	andi	r24, 0xE0	; 224
     d52:	89 0f       	add	r24, r25
     d54:	80 93 f3 00 	sts	0x00F3, r24
     d58:	82 81       	ldd	r24, Z+2	; 0x02
     d5a:	82 95       	swap	r24
     d5c:	88 0f       	add	r24, r24
     d5e:	80 7e       	andi	r24, 0xE0	; 224
     d60:	80 93 f2 00 	sts	0x00F2, r24
     d64:	ef ee       	ldi	r30, 0xEF	; 239
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	8f 7e       	andi	r24, 0xEF	; 239
     d6c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     d6e:	f8 01       	movw	r30, r16
     d70:	86 81       	ldd	r24, Z+6	; 0x06
     d72:	88 23       	and	r24, r24
     d74:	79 f0       	breq	.+30     	; 0xd94 <can_cmd+0x27c>
     d76:	80 e0       	ldi	r24, 0x00	; 0
     d78:	2a ef       	ldi	r18, 0xFA	; 250
     d7a:	30 e0       	ldi	r19, 0x00	; 0
     d7c:	f8 01       	movw	r30, r16
     d7e:	a7 81       	ldd	r26, Z+7	; 0x07
     d80:	b0 85       	ldd	r27, Z+8	; 0x08
     d82:	a8 0f       	add	r26, r24
     d84:	b1 1d       	adc	r27, r1
     d86:	9c 91       	ld	r25, X
     d88:	d9 01       	movw	r26, r18
     d8a:	9c 93       	st	X, r25
     d8c:	8f 5f       	subi	r24, 0xFF	; 255
     d8e:	96 81       	ldd	r25, Z+6	; 0x06
     d90:	89 17       	cp	r24, r25
     d92:	a0 f3       	brcs	.-24     	; 0xd7c <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     d94:	f8 01       	movw	r30, r16
     d96:	16 86       	std	Z+14, r1	; 0x0e
     d98:	e0 ef       	ldi	r30, 0xF0	; 240
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	8b 7f       	andi	r24, 0xFB	; 251
     da0:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     da2:	ef ee       	ldi	r30, 0xEF	; 239
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	90 81       	ld	r25, Z
     da8:	d8 01       	movw	r26, r16
     daa:	16 96       	adiw	r26, 0x06	; 6
     dac:	8c 91       	ld	r24, X
     dae:	16 97       	sbiw	r26, 0x06	; 6
     db0:	89 2b       	or	r24, r25
     db2:	80 83       	st	Z, r24
          Can_config_tx();
     db4:	80 81       	ld	r24, Z
     db6:	8f 73       	andi	r24, 0x3F	; 63
     db8:	80 83       	st	Z, r24
     dba:	80 81       	ld	r24, Z
     dbc:	80 64       	ori	r24, 0x40	; 64
     dbe:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dc0:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dc2:	7b c4       	rjmp	.+2294   	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     dc4:	f8 01       	movw	r30, r16
     dc6:	87 85       	ldd	r24, Z+15	; 0x0f
     dc8:	88 23       	and	r24, r24
     dca:	69 f1       	breq	.+90     	; 0xe26 <can_cmd+0x30e>
     dcc:	94 81       	ldd	r25, Z+4	; 0x04
     dce:	92 95       	swap	r25
     dd0:	96 95       	lsr	r25
     dd2:	97 70       	andi	r25, 0x07	; 7
     dd4:	85 81       	ldd	r24, Z+5	; 0x05
     dd6:	88 0f       	add	r24, r24
     dd8:	88 0f       	add	r24, r24
     dda:	88 0f       	add	r24, r24
     ddc:	89 0f       	add	r24, r25
     dde:	80 93 f3 00 	sts	0x00F3, r24
     de2:	93 81       	ldd	r25, Z+3	; 0x03
     de4:	92 95       	swap	r25
     de6:	96 95       	lsr	r25
     de8:	97 70       	andi	r25, 0x07	; 7
     dea:	84 81       	ldd	r24, Z+4	; 0x04
     dec:	88 0f       	add	r24, r24
     dee:	88 0f       	add	r24, r24
     df0:	88 0f       	add	r24, r24
     df2:	89 0f       	add	r24, r25
     df4:	80 93 f2 00 	sts	0x00F2, r24
     df8:	92 81       	ldd	r25, Z+2	; 0x02
     dfa:	92 95       	swap	r25
     dfc:	96 95       	lsr	r25
     dfe:	97 70       	andi	r25, 0x07	; 7
     e00:	83 81       	ldd	r24, Z+3	; 0x03
     e02:	88 0f       	add	r24, r24
     e04:	88 0f       	add	r24, r24
     e06:	88 0f       	add	r24, r24
     e08:	89 0f       	add	r24, r25
     e0a:	80 93 f1 00 	sts	0x00F1, r24
     e0e:	82 81       	ldd	r24, Z+2	; 0x02
     e10:	88 0f       	add	r24, r24
     e12:	88 0f       	add	r24, r24
     e14:	88 0f       	add	r24, r24
     e16:	80 93 f0 00 	sts	0x00F0, r24
     e1a:	ef ee       	ldi	r30, 0xEF	; 239
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	80 81       	ld	r24, Z
     e20:	80 61       	ori	r24, 0x10	; 16
     e22:	80 83       	st	Z, r24
     e24:	16 c0       	rjmp	.+44     	; 0xe52 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     e26:	92 81       	ldd	r25, Z+2	; 0x02
     e28:	96 95       	lsr	r25
     e2a:	96 95       	lsr	r25
     e2c:	96 95       	lsr	r25
     e2e:	83 81       	ldd	r24, Z+3	; 0x03
     e30:	82 95       	swap	r24
     e32:	88 0f       	add	r24, r24
     e34:	80 7e       	andi	r24, 0xE0	; 224
     e36:	89 0f       	add	r24, r25
     e38:	80 93 f3 00 	sts	0x00F3, r24
     e3c:	82 81       	ldd	r24, Z+2	; 0x02
     e3e:	82 95       	swap	r24
     e40:	88 0f       	add	r24, r24
     e42:	80 7e       	andi	r24, 0xE0	; 224
     e44:	80 93 f2 00 	sts	0x00F2, r24
     e48:	ef ee       	ldi	r30, 0xEF	; 239
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	8f 7e       	andi	r24, 0xEF	; 239
     e50:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	f8 01       	movw	r30, r16
     e56:	86 87       	std	Z+14, r24	; 0x0e
     e58:	e0 ef       	ldi	r30, 0xF0	; 240
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	84 60       	ori	r24, 0x04	; 4
     e60:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e62:	ef ee       	ldi	r30, 0xEF	; 239
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	90 81       	ld	r25, Z
     e68:	d8 01       	movw	r26, r16
     e6a:	16 96       	adiw	r26, 0x06	; 6
     e6c:	8c 91       	ld	r24, X
     e6e:	16 97       	sbiw	r26, 0x06	; 6
     e70:	89 2b       	or	r24, r25
     e72:	80 83       	st	Z, r24
          Can_config_tx();
     e74:	80 81       	ld	r24, Z
     e76:	8f 73       	andi	r24, 0x3F	; 63
     e78:	80 83       	st	Z, r24
     e7a:	80 81       	ld	r24, Z
     e7c:	80 64       	ori	r24, 0x40	; 64
     e7e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e80:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     e82:	1b c4       	rjmp	.+2102   	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     e84:	8f ef       	ldi	r24, 0xFF	; 255
     e86:	9f ef       	ldi	r25, 0xFF	; 255
     e88:	dc 01       	movw	r26, r24
     e8a:	89 83       	std	Y+1, r24	; 0x01
     e8c:	9a 83       	std	Y+2, r25	; 0x02
     e8e:	ab 83       	std	Y+3, r26	; 0x03
     e90:	bc 83       	std	Y+4, r27	; 0x04
     e92:	9b 81       	ldd	r25, Y+3	; 0x03
     e94:	92 95       	swap	r25
     e96:	96 95       	lsr	r25
     e98:	97 70       	andi	r25, 0x07	; 7
     e9a:	8c 81       	ldd	r24, Y+4	; 0x04
     e9c:	88 0f       	add	r24, r24
     e9e:	88 0f       	add	r24, r24
     ea0:	88 0f       	add	r24, r24
     ea2:	89 0f       	add	r24, r25
     ea4:	80 93 f7 00 	sts	0x00F7, r24
     ea8:	9a 81       	ldd	r25, Y+2	; 0x02
     eaa:	92 95       	swap	r25
     eac:	96 95       	lsr	r25
     eae:	97 70       	andi	r25, 0x07	; 7
     eb0:	8b 81       	ldd	r24, Y+3	; 0x03
     eb2:	88 0f       	add	r24, r24
     eb4:	88 0f       	add	r24, r24
     eb6:	88 0f       	add	r24, r24
     eb8:	89 0f       	add	r24, r25
     eba:	80 93 f6 00 	sts	0x00F6, r24
     ebe:	99 81       	ldd	r25, Y+1	; 0x01
     ec0:	92 95       	swap	r25
     ec2:	96 95       	lsr	r25
     ec4:	97 70       	andi	r25, 0x07	; 7
     ec6:	8a 81       	ldd	r24, Y+2	; 0x02
     ec8:	88 0f       	add	r24, r24
     eca:	88 0f       	add	r24, r24
     ecc:	88 0f       	add	r24, r24
     ece:	89 0f       	add	r24, r25
     ed0:	80 93 f5 00 	sts	0x00F5, r24
     ed4:	89 81       	ldd	r24, Y+1	; 0x01
     ed6:	88 0f       	add	r24, r24
     ed8:	88 0f       	add	r24, r24
     eda:	88 0f       	add	r24, r24
     edc:	24 ef       	ldi	r18, 0xF4	; 244
     ede:	30 e0       	ldi	r19, 0x00	; 0
     ee0:	f9 01       	movw	r30, r18
     ee2:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     ee4:	ef ee       	ldi	r30, 0xEF	; 239
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	90 81       	ld	r25, Z
     eea:	d8 01       	movw	r26, r16
     eec:	16 96       	adiw	r26, 0x06	; 6
     eee:	8c 91       	ld	r24, X
     ef0:	89 2b       	or	r24, r25
     ef2:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     ef4:	d9 01       	movw	r26, r18
     ef6:	8c 91       	ld	r24, X
     ef8:	8b 7f       	andi	r24, 0xFB	; 251
     efa:	8c 93       	st	X, r24
          Can_clear_idemsk();
     efc:	8c 91       	ld	r24, X
     efe:	8e 7f       	andi	r24, 0xFE	; 254
     f00:	8c 93       	st	X, r24
          Can_config_rx();       
     f02:	80 81       	ld	r24, Z
     f04:	8f 73       	andi	r24, 0x3F	; 63
     f06:	80 83       	st	Z, r24
     f08:	80 81       	ld	r24, Z
     f0a:	80 68       	ori	r24, 0x80	; 128
     f0c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f0e:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     f10:	d4 c3       	rjmp	.+1960   	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f12:	f8 01       	movw	r30, r16
     f14:	87 85       	ldd	r24, Z+15	; 0x0f
     f16:	88 23       	and	r24, r24
     f18:	69 f1       	breq	.+90     	; 0xf74 <can_cmd+0x45c>
     f1a:	94 81       	ldd	r25, Z+4	; 0x04
     f1c:	92 95       	swap	r25
     f1e:	96 95       	lsr	r25
     f20:	97 70       	andi	r25, 0x07	; 7
     f22:	85 81       	ldd	r24, Z+5	; 0x05
     f24:	88 0f       	add	r24, r24
     f26:	88 0f       	add	r24, r24
     f28:	88 0f       	add	r24, r24
     f2a:	89 0f       	add	r24, r25
     f2c:	80 93 f3 00 	sts	0x00F3, r24
     f30:	93 81       	ldd	r25, Z+3	; 0x03
     f32:	92 95       	swap	r25
     f34:	96 95       	lsr	r25
     f36:	97 70       	andi	r25, 0x07	; 7
     f38:	84 81       	ldd	r24, Z+4	; 0x04
     f3a:	88 0f       	add	r24, r24
     f3c:	88 0f       	add	r24, r24
     f3e:	88 0f       	add	r24, r24
     f40:	89 0f       	add	r24, r25
     f42:	80 93 f2 00 	sts	0x00F2, r24
     f46:	92 81       	ldd	r25, Z+2	; 0x02
     f48:	92 95       	swap	r25
     f4a:	96 95       	lsr	r25
     f4c:	97 70       	andi	r25, 0x07	; 7
     f4e:	83 81       	ldd	r24, Z+3	; 0x03
     f50:	88 0f       	add	r24, r24
     f52:	88 0f       	add	r24, r24
     f54:	88 0f       	add	r24, r24
     f56:	89 0f       	add	r24, r25
     f58:	80 93 f1 00 	sts	0x00F1, r24
     f5c:	82 81       	ldd	r24, Z+2	; 0x02
     f5e:	88 0f       	add	r24, r24
     f60:	88 0f       	add	r24, r24
     f62:	88 0f       	add	r24, r24
     f64:	80 93 f0 00 	sts	0x00F0, r24
     f68:	ef ee       	ldi	r30, 0xEF	; 239
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	80 81       	ld	r24, Z
     f6e:	80 61       	ori	r24, 0x10	; 16
     f70:	80 83       	st	Z, r24
     f72:	16 c0       	rjmp	.+44     	; 0xfa0 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     f74:	92 81       	ldd	r25, Z+2	; 0x02
     f76:	96 95       	lsr	r25
     f78:	96 95       	lsr	r25
     f7a:	96 95       	lsr	r25
     f7c:	83 81       	ldd	r24, Z+3	; 0x03
     f7e:	82 95       	swap	r24
     f80:	88 0f       	add	r24, r24
     f82:	80 7e       	andi	r24, 0xE0	; 224
     f84:	89 0f       	add	r24, r25
     f86:	80 93 f3 00 	sts	0x00F3, r24
     f8a:	82 81       	ldd	r24, Z+2	; 0x02
     f8c:	82 95       	swap	r24
     f8e:	88 0f       	add	r24, r24
     f90:	80 7e       	andi	r24, 0xE0	; 224
     f92:	80 93 f2 00 	sts	0x00F2, r24
     f96:	ef ee       	ldi	r30, 0xEF	; 239
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	80 81       	ld	r24, Z
     f9c:	8f 7e       	andi	r24, 0xEF	; 239
     f9e:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     fa0:	8f ef       	ldi	r24, 0xFF	; 255
     fa2:	9f ef       	ldi	r25, 0xFF	; 255
     fa4:	dc 01       	movw	r26, r24
     fa6:	89 83       	std	Y+1, r24	; 0x01
     fa8:	9a 83       	std	Y+2, r25	; 0x02
     faa:	ab 83       	std	Y+3, r26	; 0x03
     fac:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     fae:	9b 81       	ldd	r25, Y+3	; 0x03
     fb0:	92 95       	swap	r25
     fb2:	96 95       	lsr	r25
     fb4:	97 70       	andi	r25, 0x07	; 7
     fb6:	8c 81       	ldd	r24, Y+4	; 0x04
     fb8:	88 0f       	add	r24, r24
     fba:	88 0f       	add	r24, r24
     fbc:	88 0f       	add	r24, r24
     fbe:	89 0f       	add	r24, r25
     fc0:	80 93 f7 00 	sts	0x00F7, r24
     fc4:	9a 81       	ldd	r25, Y+2	; 0x02
     fc6:	92 95       	swap	r25
     fc8:	96 95       	lsr	r25
     fca:	97 70       	andi	r25, 0x07	; 7
     fcc:	8b 81       	ldd	r24, Y+3	; 0x03
     fce:	88 0f       	add	r24, r24
     fd0:	88 0f       	add	r24, r24
     fd2:	88 0f       	add	r24, r24
     fd4:	89 0f       	add	r24, r25
     fd6:	80 93 f6 00 	sts	0x00F6, r24
     fda:	99 81       	ldd	r25, Y+1	; 0x01
     fdc:	92 95       	swap	r25
     fde:	96 95       	lsr	r25
     fe0:	97 70       	andi	r25, 0x07	; 7
     fe2:	8a 81       	ldd	r24, Y+2	; 0x02
     fe4:	88 0f       	add	r24, r24
     fe6:	88 0f       	add	r24, r24
     fe8:	88 0f       	add	r24, r24
     fea:	89 0f       	add	r24, r25
     fec:	80 93 f5 00 	sts	0x00F5, r24
     ff0:	89 81       	ldd	r24, Y+1	; 0x01
     ff2:	88 0f       	add	r24, r24
     ff4:	88 0f       	add	r24, r24
     ff6:	88 0f       	add	r24, r24
     ff8:	44 ef       	ldi	r20, 0xF4	; 244
     ffa:	50 e0       	ldi	r21, 0x00	; 0
     ffc:	fa 01       	movw	r30, r20
     ffe:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1000:	ef ee       	ldi	r30, 0xEF	; 239
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	90 81       	ld	r25, Z
    1006:	d8 01       	movw	r26, r16
    1008:	16 96       	adiw	r26, 0x06	; 6
    100a:	8c 91       	ld	r24, X
    100c:	16 97       	sbiw	r26, 0x06	; 6
    100e:	89 2b       	or	r24, r25
    1010:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1012:	1e 96       	adiw	r26, 0x0e	; 14
    1014:	1c 92       	st	X, r1
    1016:	da 01       	movw	r26, r20
    1018:	8c 91       	ld	r24, X
    101a:	84 60       	ori	r24, 0x04	; 4
    101c:	8c 93       	st	X, r24
    101e:	80 ef       	ldi	r24, 0xF0	; 240
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	dc 01       	movw	r26, r24
    1024:	2c 91       	ld	r18, X
    1026:	2b 7f       	andi	r18, 0xFB	; 251
    1028:	2c 93       	st	X, r18
          Can_set_idemsk();
    102a:	da 01       	movw	r26, r20
    102c:	8c 91       	ld	r24, X
    102e:	81 60       	ori	r24, 0x01	; 1
    1030:	8c 93       	st	X, r24
          Can_config_rx()    
    1032:	80 81       	ld	r24, Z
    1034:	8f 73       	andi	r24, 0x3F	; 63
    1036:	80 83       	st	Z, r24
    1038:	80 81       	ld	r24, Z
    103a:	80 68       	ori	r24, 0x80	; 128
    103c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    103e:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    1040:	3c c3       	rjmp	.+1656   	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1042:	8f ef       	ldi	r24, 0xFF	; 255
    1044:	9f ef       	ldi	r25, 0xFF	; 255
    1046:	dc 01       	movw	r26, r24
    1048:	89 83       	std	Y+1, r24	; 0x01
    104a:	9a 83       	std	Y+2, r25	; 0x02
    104c:	ab 83       	std	Y+3, r26	; 0x03
    104e:	bc 83       	std	Y+4, r27	; 0x04
    1050:	9b 81       	ldd	r25, Y+3	; 0x03
    1052:	92 95       	swap	r25
    1054:	96 95       	lsr	r25
    1056:	97 70       	andi	r25, 0x07	; 7
    1058:	8c 81       	ldd	r24, Y+4	; 0x04
    105a:	88 0f       	add	r24, r24
    105c:	88 0f       	add	r24, r24
    105e:	88 0f       	add	r24, r24
    1060:	89 0f       	add	r24, r25
    1062:	80 93 f7 00 	sts	0x00F7, r24
    1066:	9a 81       	ldd	r25, Y+2	; 0x02
    1068:	92 95       	swap	r25
    106a:	96 95       	lsr	r25
    106c:	97 70       	andi	r25, 0x07	; 7
    106e:	8b 81       	ldd	r24, Y+3	; 0x03
    1070:	88 0f       	add	r24, r24
    1072:	88 0f       	add	r24, r24
    1074:	88 0f       	add	r24, r24
    1076:	89 0f       	add	r24, r25
    1078:	80 93 f6 00 	sts	0x00F6, r24
    107c:	99 81       	ldd	r25, Y+1	; 0x01
    107e:	92 95       	swap	r25
    1080:	96 95       	lsr	r25
    1082:	97 70       	andi	r25, 0x07	; 7
    1084:	8a 81       	ldd	r24, Y+2	; 0x02
    1086:	88 0f       	add	r24, r24
    1088:	88 0f       	add	r24, r24
    108a:	88 0f       	add	r24, r24
    108c:	89 0f       	add	r24, r25
    108e:	80 93 f5 00 	sts	0x00F5, r24
    1092:	89 81       	ldd	r24, Y+1	; 0x01
    1094:	88 0f       	add	r24, r24
    1096:	88 0f       	add	r24, r24
    1098:	88 0f       	add	r24, r24
    109a:	44 ef       	ldi	r20, 0xF4	; 244
    109c:	50 e0       	ldi	r21, 0x00	; 0
    109e:	fa 01       	movw	r30, r20
    10a0:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    10a2:	ef ee       	ldi	r30, 0xEF	; 239
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	90 81       	ld	r25, Z
    10a8:	d8 01       	movw	r26, r16
    10aa:	16 96       	adiw	r26, 0x06	; 6
    10ac:	8c 91       	ld	r24, X
    10ae:	16 97       	sbiw	r26, 0x06	; 6
    10b0:	89 2b       	or	r24, r25
    10b2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    10b4:	81 e0       	ldi	r24, 0x01	; 1
    10b6:	1e 96       	adiw	r26, 0x0e	; 14
    10b8:	8c 93       	st	X, r24
    10ba:	da 01       	movw	r26, r20
    10bc:	8c 91       	ld	r24, X
    10be:	84 60       	ori	r24, 0x04	; 4
    10c0:	8c 93       	st	X, r24
    10c2:	80 ef       	ldi	r24, 0xF0	; 240
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	dc 01       	movw	r26, r24
    10c8:	2c 91       	ld	r18, X
    10ca:	24 60       	ori	r18, 0x04	; 4
    10cc:	2c 93       	st	X, r18
          Can_clear_rplv();
    10ce:	80 81       	ld	r24, Z
    10d0:	8f 7d       	andi	r24, 0xDF	; 223
    10d2:	80 83       	st	Z, r24
          Can_clear_idemsk();
    10d4:	da 01       	movw	r26, r20
    10d6:	8c 91       	ld	r24, X
    10d8:	8e 7f       	andi	r24, 0xFE	; 254
    10da:	8c 93       	st	X, r24
          Can_config_rx();       
    10dc:	80 81       	ld	r24, Z
    10de:	8f 73       	andi	r24, 0x3F	; 63
    10e0:	80 83       	st	Z, r24
    10e2:	80 81       	ld	r24, Z
    10e4:	80 68       	ori	r24, 0x80	; 128
    10e6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    10e8:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    10ea:	e7 c2       	rjmp	.+1486   	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    10ec:	f8 01       	movw	r30, r16
    10ee:	87 85       	ldd	r24, Z+15	; 0x0f
    10f0:	88 23       	and	r24, r24
    10f2:	69 f1       	breq	.+90     	; 0x114e <can_cmd+0x636>
    10f4:	94 81       	ldd	r25, Z+4	; 0x04
    10f6:	92 95       	swap	r25
    10f8:	96 95       	lsr	r25
    10fa:	97 70       	andi	r25, 0x07	; 7
    10fc:	85 81       	ldd	r24, Z+5	; 0x05
    10fe:	88 0f       	add	r24, r24
    1100:	88 0f       	add	r24, r24
    1102:	88 0f       	add	r24, r24
    1104:	89 0f       	add	r24, r25
    1106:	80 93 f3 00 	sts	0x00F3, r24
    110a:	93 81       	ldd	r25, Z+3	; 0x03
    110c:	92 95       	swap	r25
    110e:	96 95       	lsr	r25
    1110:	97 70       	andi	r25, 0x07	; 7
    1112:	84 81       	ldd	r24, Z+4	; 0x04
    1114:	88 0f       	add	r24, r24
    1116:	88 0f       	add	r24, r24
    1118:	88 0f       	add	r24, r24
    111a:	89 0f       	add	r24, r25
    111c:	80 93 f2 00 	sts	0x00F2, r24
    1120:	92 81       	ldd	r25, Z+2	; 0x02
    1122:	92 95       	swap	r25
    1124:	96 95       	lsr	r25
    1126:	97 70       	andi	r25, 0x07	; 7
    1128:	83 81       	ldd	r24, Z+3	; 0x03
    112a:	88 0f       	add	r24, r24
    112c:	88 0f       	add	r24, r24
    112e:	88 0f       	add	r24, r24
    1130:	89 0f       	add	r24, r25
    1132:	80 93 f1 00 	sts	0x00F1, r24
    1136:	82 81       	ldd	r24, Z+2	; 0x02
    1138:	88 0f       	add	r24, r24
    113a:	88 0f       	add	r24, r24
    113c:	88 0f       	add	r24, r24
    113e:	80 93 f0 00 	sts	0x00F0, r24
    1142:	ef ee       	ldi	r30, 0xEF	; 239
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	80 61       	ori	r24, 0x10	; 16
    114a:	80 83       	st	Z, r24
    114c:	16 c0       	rjmp	.+44     	; 0x117a <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    114e:	92 81       	ldd	r25, Z+2	; 0x02
    1150:	96 95       	lsr	r25
    1152:	96 95       	lsr	r25
    1154:	96 95       	lsr	r25
    1156:	83 81       	ldd	r24, Z+3	; 0x03
    1158:	82 95       	swap	r24
    115a:	88 0f       	add	r24, r24
    115c:	80 7e       	andi	r24, 0xE0	; 224
    115e:	89 0f       	add	r24, r25
    1160:	80 93 f3 00 	sts	0x00F3, r24
    1164:	82 81       	ldd	r24, Z+2	; 0x02
    1166:	82 95       	swap	r24
    1168:	88 0f       	add	r24, r24
    116a:	80 7e       	andi	r24, 0xE0	; 224
    116c:	80 93 f2 00 	sts	0x00F2, r24
    1170:	ef ee       	ldi	r30, 0xEF	; 239
    1172:	f0 e0       	ldi	r31, 0x00	; 0
    1174:	80 81       	ld	r24, Z
    1176:	8f 7e       	andi	r24, 0xEF	; 239
    1178:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    117a:	c8 01       	movw	r24, r16
    117c:	0e 94 53 05 	call	0xaa6	; 0xaa6 <get_idmask>
    1180:	dc 01       	movw	r26, r24
    1182:	cb 01       	movw	r24, r22
    1184:	89 83       	std	Y+1, r24	; 0x01
    1186:	9a 83       	std	Y+2, r25	; 0x02
    1188:	ab 83       	std	Y+3, r26	; 0x03
    118a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    118c:	9b 81       	ldd	r25, Y+3	; 0x03
    118e:	92 95       	swap	r25
    1190:	96 95       	lsr	r25
    1192:	97 70       	andi	r25, 0x07	; 7
    1194:	8c 81       	ldd	r24, Y+4	; 0x04
    1196:	88 0f       	add	r24, r24
    1198:	88 0f       	add	r24, r24
    119a:	88 0f       	add	r24, r24
    119c:	89 0f       	add	r24, r25
    119e:	80 93 f7 00 	sts	0x00F7, r24
    11a2:	9a 81       	ldd	r25, Y+2	; 0x02
    11a4:	92 95       	swap	r25
    11a6:	96 95       	lsr	r25
    11a8:	97 70       	andi	r25, 0x07	; 7
    11aa:	8b 81       	ldd	r24, Y+3	; 0x03
    11ac:	88 0f       	add	r24, r24
    11ae:	88 0f       	add	r24, r24
    11b0:	88 0f       	add	r24, r24
    11b2:	89 0f       	add	r24, r25
    11b4:	80 93 f6 00 	sts	0x00F6, r24
    11b8:	99 81       	ldd	r25, Y+1	; 0x01
    11ba:	92 95       	swap	r25
    11bc:	96 95       	lsr	r25
    11be:	97 70       	andi	r25, 0x07	; 7
    11c0:	8a 81       	ldd	r24, Y+2	; 0x02
    11c2:	88 0f       	add	r24, r24
    11c4:	88 0f       	add	r24, r24
    11c6:	88 0f       	add	r24, r24
    11c8:	89 0f       	add	r24, r25
    11ca:	80 93 f5 00 	sts	0x00F5, r24
    11ce:	89 81       	ldd	r24, Y+1	; 0x01
    11d0:	88 0f       	add	r24, r24
    11d2:	88 0f       	add	r24, r24
    11d4:	88 0f       	add	r24, r24
    11d6:	24 ef       	ldi	r18, 0xF4	; 244
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	f9 01       	movw	r30, r18
    11dc:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    11de:	ef ee       	ldi	r30, 0xEF	; 239
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	90 81       	ld	r25, Z
    11e4:	d8 01       	movw	r26, r16
    11e6:	16 96       	adiw	r26, 0x06	; 6
    11e8:	8c 91       	ld	r24, X
    11ea:	89 2b       	or	r24, r25
    11ec:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    11ee:	d9 01       	movw	r26, r18
    11f0:	8c 91       	ld	r24, X
    11f2:	8b 7f       	andi	r24, 0xFB	; 251
    11f4:	8c 93       	st	X, r24
          Can_set_idemsk();
    11f6:	8c 91       	ld	r24, X
    11f8:	81 60       	ori	r24, 0x01	; 1
    11fa:	8c 93       	st	X, r24
          Can_config_rx();       
    11fc:	80 81       	ld	r24, Z
    11fe:	8f 73       	andi	r24, 0x3F	; 63
    1200:	80 83       	st	Z, r24
    1202:	80 81       	ld	r24, Z
    1204:	80 68       	ori	r24, 0x80	; 128
    1206:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1208:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    120a:	57 c2       	rjmp	.+1198   	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    120c:	f8 01       	movw	r30, r16
    120e:	87 85       	ldd	r24, Z+15	; 0x0f
    1210:	88 23       	and	r24, r24
    1212:	69 f1       	breq	.+90     	; 0x126e <can_cmd+0x756>
    1214:	94 81       	ldd	r25, Z+4	; 0x04
    1216:	92 95       	swap	r25
    1218:	96 95       	lsr	r25
    121a:	97 70       	andi	r25, 0x07	; 7
    121c:	85 81       	ldd	r24, Z+5	; 0x05
    121e:	88 0f       	add	r24, r24
    1220:	88 0f       	add	r24, r24
    1222:	88 0f       	add	r24, r24
    1224:	89 0f       	add	r24, r25
    1226:	80 93 f3 00 	sts	0x00F3, r24
    122a:	93 81       	ldd	r25, Z+3	; 0x03
    122c:	92 95       	swap	r25
    122e:	96 95       	lsr	r25
    1230:	97 70       	andi	r25, 0x07	; 7
    1232:	84 81       	ldd	r24, Z+4	; 0x04
    1234:	88 0f       	add	r24, r24
    1236:	88 0f       	add	r24, r24
    1238:	88 0f       	add	r24, r24
    123a:	89 0f       	add	r24, r25
    123c:	80 93 f2 00 	sts	0x00F2, r24
    1240:	92 81       	ldd	r25, Z+2	; 0x02
    1242:	92 95       	swap	r25
    1244:	96 95       	lsr	r25
    1246:	97 70       	andi	r25, 0x07	; 7
    1248:	83 81       	ldd	r24, Z+3	; 0x03
    124a:	88 0f       	add	r24, r24
    124c:	88 0f       	add	r24, r24
    124e:	88 0f       	add	r24, r24
    1250:	89 0f       	add	r24, r25
    1252:	80 93 f1 00 	sts	0x00F1, r24
    1256:	82 81       	ldd	r24, Z+2	; 0x02
    1258:	88 0f       	add	r24, r24
    125a:	88 0f       	add	r24, r24
    125c:	88 0f       	add	r24, r24
    125e:	80 93 f0 00 	sts	0x00F0, r24
    1262:	ef ee       	ldi	r30, 0xEF	; 239
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	80 81       	ld	r24, Z
    1268:	80 61       	ori	r24, 0x10	; 16
    126a:	80 83       	st	Z, r24
    126c:	16 c0       	rjmp	.+44     	; 0x129a <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    126e:	92 81       	ldd	r25, Z+2	; 0x02
    1270:	96 95       	lsr	r25
    1272:	96 95       	lsr	r25
    1274:	96 95       	lsr	r25
    1276:	83 81       	ldd	r24, Z+3	; 0x03
    1278:	82 95       	swap	r24
    127a:	88 0f       	add	r24, r24
    127c:	80 7e       	andi	r24, 0xE0	; 224
    127e:	89 0f       	add	r24, r25
    1280:	80 93 f3 00 	sts	0x00F3, r24
    1284:	82 81       	ldd	r24, Z+2	; 0x02
    1286:	82 95       	swap	r24
    1288:	88 0f       	add	r24, r24
    128a:	80 7e       	andi	r24, 0xE0	; 224
    128c:	80 93 f2 00 	sts	0x00F2, r24
    1290:	ef ee       	ldi	r30, 0xEF	; 239
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	80 81       	ld	r24, Z
    1296:	8f 7e       	andi	r24, 0xEF	; 239
    1298:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    129a:	c8 01       	movw	r24, r16
    129c:	0e 94 53 05 	call	0xaa6	; 0xaa6 <get_idmask>
    12a0:	dc 01       	movw	r26, r24
    12a2:	cb 01       	movw	r24, r22
    12a4:	89 83       	std	Y+1, r24	; 0x01
    12a6:	9a 83       	std	Y+2, r25	; 0x02
    12a8:	ab 83       	std	Y+3, r26	; 0x03
    12aa:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    12ac:	9b 81       	ldd	r25, Y+3	; 0x03
    12ae:	92 95       	swap	r25
    12b0:	96 95       	lsr	r25
    12b2:	97 70       	andi	r25, 0x07	; 7
    12b4:	8c 81       	ldd	r24, Y+4	; 0x04
    12b6:	88 0f       	add	r24, r24
    12b8:	88 0f       	add	r24, r24
    12ba:	88 0f       	add	r24, r24
    12bc:	89 0f       	add	r24, r25
    12be:	80 93 f7 00 	sts	0x00F7, r24
    12c2:	9a 81       	ldd	r25, Y+2	; 0x02
    12c4:	92 95       	swap	r25
    12c6:	96 95       	lsr	r25
    12c8:	97 70       	andi	r25, 0x07	; 7
    12ca:	8b 81       	ldd	r24, Y+3	; 0x03
    12cc:	88 0f       	add	r24, r24
    12ce:	88 0f       	add	r24, r24
    12d0:	88 0f       	add	r24, r24
    12d2:	89 0f       	add	r24, r25
    12d4:	80 93 f6 00 	sts	0x00F6, r24
    12d8:	99 81       	ldd	r25, Y+1	; 0x01
    12da:	92 95       	swap	r25
    12dc:	96 95       	lsr	r25
    12de:	97 70       	andi	r25, 0x07	; 7
    12e0:	8a 81       	ldd	r24, Y+2	; 0x02
    12e2:	88 0f       	add	r24, r24
    12e4:	88 0f       	add	r24, r24
    12e6:	88 0f       	add	r24, r24
    12e8:	89 0f       	add	r24, r25
    12ea:	80 93 f5 00 	sts	0x00F5, r24
    12ee:	89 81       	ldd	r24, Y+1	; 0x01
    12f0:	88 0f       	add	r24, r24
    12f2:	88 0f       	add	r24, r24
    12f4:	88 0f       	add	r24, r24
    12f6:	44 ef       	ldi	r20, 0xF4	; 244
    12f8:	50 e0       	ldi	r21, 0x00	; 0
    12fa:	fa 01       	movw	r30, r20
    12fc:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    12fe:	ef ee       	ldi	r30, 0xEF	; 239
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	90 81       	ld	r25, Z
    1304:	d8 01       	movw	r26, r16
    1306:	16 96       	adiw	r26, 0x06	; 6
    1308:	8c 91       	ld	r24, X
    130a:	16 97       	sbiw	r26, 0x06	; 6
    130c:	89 2b       	or	r24, r25
    130e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1310:	1e 96       	adiw	r26, 0x0e	; 14
    1312:	1c 92       	st	X, r1
    1314:	da 01       	movw	r26, r20
    1316:	8c 91       	ld	r24, X
    1318:	84 60       	ori	r24, 0x04	; 4
    131a:	8c 93       	st	X, r24
    131c:	80 ef       	ldi	r24, 0xF0	; 240
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	dc 01       	movw	r26, r24
    1322:	2c 91       	ld	r18, X
    1324:	2b 7f       	andi	r18, 0xFB	; 251
    1326:	2c 93       	st	X, r18
          Can_set_idemsk();
    1328:	da 01       	movw	r26, r20
    132a:	8c 91       	ld	r24, X
    132c:	81 60       	ori	r24, 0x01	; 1
    132e:	8c 93       	st	X, r24
          Can_config_rx();       
    1330:	80 81       	ld	r24, Z
    1332:	8f 73       	andi	r24, 0x3F	; 63
    1334:	80 83       	st	Z, r24
    1336:	80 81       	ld	r24, Z
    1338:	80 68       	ori	r24, 0x80	; 128
    133a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    133c:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    133e:	bd c1       	rjmp	.+890    	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1340:	f8 01       	movw	r30, r16
    1342:	87 85       	ldd	r24, Z+15	; 0x0f
    1344:	88 23       	and	r24, r24
    1346:	69 f1       	breq	.+90     	; 0x13a2 <can_cmd+0x88a>
    1348:	94 81       	ldd	r25, Z+4	; 0x04
    134a:	92 95       	swap	r25
    134c:	96 95       	lsr	r25
    134e:	97 70       	andi	r25, 0x07	; 7
    1350:	85 81       	ldd	r24, Z+5	; 0x05
    1352:	88 0f       	add	r24, r24
    1354:	88 0f       	add	r24, r24
    1356:	88 0f       	add	r24, r24
    1358:	89 0f       	add	r24, r25
    135a:	80 93 f3 00 	sts	0x00F3, r24
    135e:	93 81       	ldd	r25, Z+3	; 0x03
    1360:	92 95       	swap	r25
    1362:	96 95       	lsr	r25
    1364:	97 70       	andi	r25, 0x07	; 7
    1366:	84 81       	ldd	r24, Z+4	; 0x04
    1368:	88 0f       	add	r24, r24
    136a:	88 0f       	add	r24, r24
    136c:	88 0f       	add	r24, r24
    136e:	89 0f       	add	r24, r25
    1370:	80 93 f2 00 	sts	0x00F2, r24
    1374:	92 81       	ldd	r25, Z+2	; 0x02
    1376:	92 95       	swap	r25
    1378:	96 95       	lsr	r25
    137a:	97 70       	andi	r25, 0x07	; 7
    137c:	83 81       	ldd	r24, Z+3	; 0x03
    137e:	88 0f       	add	r24, r24
    1380:	88 0f       	add	r24, r24
    1382:	88 0f       	add	r24, r24
    1384:	89 0f       	add	r24, r25
    1386:	80 93 f1 00 	sts	0x00F1, r24
    138a:	82 81       	ldd	r24, Z+2	; 0x02
    138c:	88 0f       	add	r24, r24
    138e:	88 0f       	add	r24, r24
    1390:	88 0f       	add	r24, r24
    1392:	80 93 f0 00 	sts	0x00F0, r24
    1396:	ef ee       	ldi	r30, 0xEF	; 239
    1398:	f0 e0       	ldi	r31, 0x00	; 0
    139a:	80 81       	ld	r24, Z
    139c:	80 61       	ori	r24, 0x10	; 16
    139e:	80 83       	st	Z, r24
    13a0:	16 c0       	rjmp	.+44     	; 0x13ce <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    13a2:	92 81       	ldd	r25, Z+2	; 0x02
    13a4:	96 95       	lsr	r25
    13a6:	96 95       	lsr	r25
    13a8:	96 95       	lsr	r25
    13aa:	83 81       	ldd	r24, Z+3	; 0x03
    13ac:	82 95       	swap	r24
    13ae:	88 0f       	add	r24, r24
    13b0:	80 7e       	andi	r24, 0xE0	; 224
    13b2:	89 0f       	add	r24, r25
    13b4:	80 93 f3 00 	sts	0x00F3, r24
    13b8:	82 81       	ldd	r24, Z+2	; 0x02
    13ba:	82 95       	swap	r24
    13bc:	88 0f       	add	r24, r24
    13be:	80 7e       	andi	r24, 0xE0	; 224
    13c0:	80 93 f2 00 	sts	0x00F2, r24
    13c4:	ef ee       	ldi	r30, 0xEF	; 239
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	80 81       	ld	r24, Z
    13ca:	8f 7e       	andi	r24, 0xEF	; 239
    13cc:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    13ce:	c8 01       	movw	r24, r16
    13d0:	0e 94 53 05 	call	0xaa6	; 0xaa6 <get_idmask>
    13d4:	dc 01       	movw	r26, r24
    13d6:	cb 01       	movw	r24, r22
    13d8:	89 83       	std	Y+1, r24	; 0x01
    13da:	9a 83       	std	Y+2, r25	; 0x02
    13dc:	ab 83       	std	Y+3, r26	; 0x03
    13de:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    13e0:	9b 81       	ldd	r25, Y+3	; 0x03
    13e2:	92 95       	swap	r25
    13e4:	96 95       	lsr	r25
    13e6:	97 70       	andi	r25, 0x07	; 7
    13e8:	8c 81       	ldd	r24, Y+4	; 0x04
    13ea:	88 0f       	add	r24, r24
    13ec:	88 0f       	add	r24, r24
    13ee:	88 0f       	add	r24, r24
    13f0:	89 0f       	add	r24, r25
    13f2:	80 93 f7 00 	sts	0x00F7, r24
    13f6:	9a 81       	ldd	r25, Y+2	; 0x02
    13f8:	92 95       	swap	r25
    13fa:	96 95       	lsr	r25
    13fc:	97 70       	andi	r25, 0x07	; 7
    13fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1400:	88 0f       	add	r24, r24
    1402:	88 0f       	add	r24, r24
    1404:	88 0f       	add	r24, r24
    1406:	89 0f       	add	r24, r25
    1408:	80 93 f6 00 	sts	0x00F6, r24
    140c:	99 81       	ldd	r25, Y+1	; 0x01
    140e:	92 95       	swap	r25
    1410:	96 95       	lsr	r25
    1412:	97 70       	andi	r25, 0x07	; 7
    1414:	8a 81       	ldd	r24, Y+2	; 0x02
    1416:	88 0f       	add	r24, r24
    1418:	88 0f       	add	r24, r24
    141a:	88 0f       	add	r24, r24
    141c:	89 0f       	add	r24, r25
    141e:	80 93 f5 00 	sts	0x00F5, r24
    1422:	89 81       	ldd	r24, Y+1	; 0x01
    1424:	88 0f       	add	r24, r24
    1426:	88 0f       	add	r24, r24
    1428:	88 0f       	add	r24, r24
    142a:	44 ef       	ldi	r20, 0xF4	; 244
    142c:	50 e0       	ldi	r21, 0x00	; 0
    142e:	fa 01       	movw	r30, r20
    1430:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1432:	ef ee       	ldi	r30, 0xEF	; 239
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	90 81       	ld	r25, Z
    1438:	d8 01       	movw	r26, r16
    143a:	16 96       	adiw	r26, 0x06	; 6
    143c:	8c 91       	ld	r24, X
    143e:	16 97       	sbiw	r26, 0x06	; 6
    1440:	89 2b       	or	r24, r25
    1442:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1444:	81 e0       	ldi	r24, 0x01	; 1
    1446:	1e 96       	adiw	r26, 0x0e	; 14
    1448:	8c 93       	st	X, r24
    144a:	da 01       	movw	r26, r20
    144c:	8c 91       	ld	r24, X
    144e:	84 60       	ori	r24, 0x04	; 4
    1450:	8c 93       	st	X, r24
    1452:	80 ef       	ldi	r24, 0xF0	; 240
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	dc 01       	movw	r26, r24
    1458:	2c 91       	ld	r18, X
    145a:	24 60       	ori	r18, 0x04	; 4
    145c:	2c 93       	st	X, r18
          Can_clear_rplv();
    145e:	80 81       	ld	r24, Z
    1460:	8f 7d       	andi	r24, 0xDF	; 223
    1462:	80 83       	st	Z, r24
          Can_set_idemsk();
    1464:	da 01       	movw	r26, r20
    1466:	8c 91       	ld	r24, X
    1468:	81 60       	ori	r24, 0x01	; 1
    146a:	8c 93       	st	X, r24
          Can_config_rx();       
    146c:	80 81       	ld	r24, Z
    146e:	8f 73       	andi	r24, 0x3F	; 63
    1470:	80 83       	st	Z, r24
    1472:	80 81       	ld	r24, Z
    1474:	80 68       	ori	r24, 0x80	; 128
    1476:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1478:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    147a:	1f c1       	rjmp	.+574    	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    147c:	80 e0       	ldi	r24, 0x00	; 0
    147e:	2a ef       	ldi	r18, 0xFA	; 250
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	f8 01       	movw	r30, r16
    1484:	a7 81       	ldd	r26, Z+7	; 0x07
    1486:	b0 85       	ldd	r27, Z+8	; 0x08
    1488:	a8 0f       	add	r26, r24
    148a:	b1 1d       	adc	r27, r1
    148c:	9c 91       	ld	r25, X
    148e:	d9 01       	movw	r26, r18
    1490:	9c 93       	st	X, r25
    1492:	8f 5f       	subi	r24, 0xFF	; 255
    1494:	96 81       	ldd	r25, Z+6	; 0x06
    1496:	89 17       	cp	r24, r25
    1498:	a0 f3       	brcs	.-24     	; 0x1482 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    149a:	8f ef       	ldi	r24, 0xFF	; 255
    149c:	9f ef       	ldi	r25, 0xFF	; 255
    149e:	dc 01       	movw	r26, r24
    14a0:	89 83       	std	Y+1, r24	; 0x01
    14a2:	9a 83       	std	Y+2, r25	; 0x02
    14a4:	ab 83       	std	Y+3, r26	; 0x03
    14a6:	bc 83       	std	Y+4, r27	; 0x04
    14a8:	9b 81       	ldd	r25, Y+3	; 0x03
    14aa:	92 95       	swap	r25
    14ac:	96 95       	lsr	r25
    14ae:	97 70       	andi	r25, 0x07	; 7
    14b0:	8c 81       	ldd	r24, Y+4	; 0x04
    14b2:	88 0f       	add	r24, r24
    14b4:	88 0f       	add	r24, r24
    14b6:	88 0f       	add	r24, r24
    14b8:	89 0f       	add	r24, r25
    14ba:	80 93 f7 00 	sts	0x00F7, r24
    14be:	9a 81       	ldd	r25, Y+2	; 0x02
    14c0:	92 95       	swap	r25
    14c2:	96 95       	lsr	r25
    14c4:	97 70       	andi	r25, 0x07	; 7
    14c6:	8b 81       	ldd	r24, Y+3	; 0x03
    14c8:	88 0f       	add	r24, r24
    14ca:	88 0f       	add	r24, r24
    14cc:	88 0f       	add	r24, r24
    14ce:	89 0f       	add	r24, r25
    14d0:	80 93 f6 00 	sts	0x00F6, r24
    14d4:	99 81       	ldd	r25, Y+1	; 0x01
    14d6:	92 95       	swap	r25
    14d8:	96 95       	lsr	r25
    14da:	97 70       	andi	r25, 0x07	; 7
    14dc:	8a 81       	ldd	r24, Y+2	; 0x02
    14de:	88 0f       	add	r24, r24
    14e0:	88 0f       	add	r24, r24
    14e2:	88 0f       	add	r24, r24
    14e4:	89 0f       	add	r24, r25
    14e6:	80 93 f5 00 	sts	0x00F5, r24
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	88 0f       	add	r24, r24
    14f2:	44 ef       	ldi	r20, 0xF4	; 244
    14f4:	50 e0       	ldi	r21, 0x00	; 0
    14f6:	fa 01       	movw	r30, r20
    14f8:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    14fa:	ef ee       	ldi	r30, 0xEF	; 239
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	90 81       	ld	r25, Z
    1500:	d8 01       	movw	r26, r16
    1502:	16 96       	adiw	r26, 0x06	; 6
    1504:	8c 91       	ld	r24, X
    1506:	16 97       	sbiw	r26, 0x06	; 6
    1508:	89 2b       	or	r24, r25
    150a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    150c:	81 e0       	ldi	r24, 0x01	; 1
    150e:	1e 96       	adiw	r26, 0x0e	; 14
    1510:	8c 93       	st	X, r24
    1512:	da 01       	movw	r26, r20
    1514:	8c 91       	ld	r24, X
    1516:	84 60       	ori	r24, 0x04	; 4
    1518:	8c 93       	st	X, r24
    151a:	80 ef       	ldi	r24, 0xF0	; 240
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	dc 01       	movw	r26, r24
    1520:	2c 91       	ld	r18, X
    1522:	24 60       	ori	r18, 0x04	; 4
    1524:	2c 93       	st	X, r18
          Can_set_rplv();
    1526:	80 81       	ld	r24, Z
    1528:	80 62       	ori	r24, 0x20	; 32
    152a:	80 83       	st	Z, r24
          Can_clear_idemsk();
    152c:	da 01       	movw	r26, r20
    152e:	8c 91       	ld	r24, X
    1530:	8e 7f       	andi	r24, 0xFE	; 254
    1532:	8c 93       	st	X, r24
          Can_config_rx();       
    1534:	80 81       	ld	r24, Z
    1536:	8f 73       	andi	r24, 0x3F	; 63
    1538:	80 83       	st	Z, r24
    153a:	80 81       	ld	r24, Z
    153c:	80 68       	ori	r24, 0x80	; 128
    153e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1540:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1542:	bb c0       	rjmp	.+374    	; 0x16ba <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1544:	f8 01       	movw	r30, r16
    1546:	87 85       	ldd	r24, Z+15	; 0x0f
    1548:	88 23       	and	r24, r24
    154a:	69 f1       	breq	.+90     	; 0x15a6 <can_cmd+0xa8e>
    154c:	94 81       	ldd	r25, Z+4	; 0x04
    154e:	92 95       	swap	r25
    1550:	96 95       	lsr	r25
    1552:	97 70       	andi	r25, 0x07	; 7
    1554:	85 81       	ldd	r24, Z+5	; 0x05
    1556:	88 0f       	add	r24, r24
    1558:	88 0f       	add	r24, r24
    155a:	88 0f       	add	r24, r24
    155c:	89 0f       	add	r24, r25
    155e:	80 93 f3 00 	sts	0x00F3, r24
    1562:	93 81       	ldd	r25, Z+3	; 0x03
    1564:	92 95       	swap	r25
    1566:	96 95       	lsr	r25
    1568:	97 70       	andi	r25, 0x07	; 7
    156a:	84 81       	ldd	r24, Z+4	; 0x04
    156c:	88 0f       	add	r24, r24
    156e:	88 0f       	add	r24, r24
    1570:	88 0f       	add	r24, r24
    1572:	89 0f       	add	r24, r25
    1574:	80 93 f2 00 	sts	0x00F2, r24
    1578:	92 81       	ldd	r25, Z+2	; 0x02
    157a:	92 95       	swap	r25
    157c:	96 95       	lsr	r25
    157e:	97 70       	andi	r25, 0x07	; 7
    1580:	83 81       	ldd	r24, Z+3	; 0x03
    1582:	88 0f       	add	r24, r24
    1584:	88 0f       	add	r24, r24
    1586:	88 0f       	add	r24, r24
    1588:	89 0f       	add	r24, r25
    158a:	80 93 f1 00 	sts	0x00F1, r24
    158e:	82 81       	ldd	r24, Z+2	; 0x02
    1590:	88 0f       	add	r24, r24
    1592:	88 0f       	add	r24, r24
    1594:	88 0f       	add	r24, r24
    1596:	80 93 f0 00 	sts	0x00F0, r24
    159a:	ef ee       	ldi	r30, 0xEF	; 239
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	80 61       	ori	r24, 0x10	; 16
    15a2:	80 83       	st	Z, r24
    15a4:	16 c0       	rjmp	.+44     	; 0x15d2 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    15a6:	92 81       	ldd	r25, Z+2	; 0x02
    15a8:	96 95       	lsr	r25
    15aa:	96 95       	lsr	r25
    15ac:	96 95       	lsr	r25
    15ae:	83 81       	ldd	r24, Z+3	; 0x03
    15b0:	82 95       	swap	r24
    15b2:	88 0f       	add	r24, r24
    15b4:	80 7e       	andi	r24, 0xE0	; 224
    15b6:	89 0f       	add	r24, r25
    15b8:	80 93 f3 00 	sts	0x00F3, r24
    15bc:	82 81       	ldd	r24, Z+2	; 0x02
    15be:	82 95       	swap	r24
    15c0:	88 0f       	add	r24, r24
    15c2:	80 7e       	andi	r24, 0xE0	; 224
    15c4:	80 93 f2 00 	sts	0x00F2, r24
    15c8:	ef ee       	ldi	r30, 0xEF	; 239
    15ca:	f0 e0       	ldi	r31, 0x00	; 0
    15cc:	80 81       	ld	r24, Z
    15ce:	8f 7e       	andi	r24, 0xEF	; 239
    15d0:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    15d2:	f8 01       	movw	r30, r16
    15d4:	86 81       	ldd	r24, Z+6	; 0x06
    15d6:	88 23       	and	r24, r24
    15d8:	79 f0       	breq	.+30     	; 0x15f8 <can_cmd+0xae0>
    15da:	80 e0       	ldi	r24, 0x00	; 0
    15dc:	2a ef       	ldi	r18, 0xFA	; 250
    15de:	30 e0       	ldi	r19, 0x00	; 0
    15e0:	f8 01       	movw	r30, r16
    15e2:	a7 81       	ldd	r26, Z+7	; 0x07
    15e4:	b0 85       	ldd	r27, Z+8	; 0x08
    15e6:	a8 0f       	add	r26, r24
    15e8:	b1 1d       	adc	r27, r1
    15ea:	9c 91       	ld	r25, X
    15ec:	d9 01       	movw	r26, r18
    15ee:	9c 93       	st	X, r25
    15f0:	8f 5f       	subi	r24, 0xFF	; 255
    15f2:	96 81       	ldd	r25, Z+6	; 0x06
    15f4:	89 17       	cp	r24, r25
    15f6:	a0 f3       	brcs	.-24     	; 0x15e0 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    15f8:	c8 01       	movw	r24, r16
    15fa:	0e 94 53 05 	call	0xaa6	; 0xaa6 <get_idmask>
    15fe:	dc 01       	movw	r26, r24
    1600:	cb 01       	movw	r24, r22
    1602:	89 83       	std	Y+1, r24	; 0x01
    1604:	9a 83       	std	Y+2, r25	; 0x02
    1606:	ab 83       	std	Y+3, r26	; 0x03
    1608:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    160a:	9b 81       	ldd	r25, Y+3	; 0x03
    160c:	92 95       	swap	r25
    160e:	96 95       	lsr	r25
    1610:	97 70       	andi	r25, 0x07	; 7
    1612:	8c 81       	ldd	r24, Y+4	; 0x04
    1614:	88 0f       	add	r24, r24
    1616:	88 0f       	add	r24, r24
    1618:	88 0f       	add	r24, r24
    161a:	89 0f       	add	r24, r25
    161c:	80 93 f7 00 	sts	0x00F7, r24
    1620:	9a 81       	ldd	r25, Y+2	; 0x02
    1622:	92 95       	swap	r25
    1624:	96 95       	lsr	r25
    1626:	97 70       	andi	r25, 0x07	; 7
    1628:	8b 81       	ldd	r24, Y+3	; 0x03
    162a:	88 0f       	add	r24, r24
    162c:	88 0f       	add	r24, r24
    162e:	88 0f       	add	r24, r24
    1630:	89 0f       	add	r24, r25
    1632:	80 93 f6 00 	sts	0x00F6, r24
    1636:	99 81       	ldd	r25, Y+1	; 0x01
    1638:	92 95       	swap	r25
    163a:	96 95       	lsr	r25
    163c:	97 70       	andi	r25, 0x07	; 7
    163e:	8a 81       	ldd	r24, Y+2	; 0x02
    1640:	88 0f       	add	r24, r24
    1642:	88 0f       	add	r24, r24
    1644:	88 0f       	add	r24, r24
    1646:	89 0f       	add	r24, r25
    1648:	80 93 f5 00 	sts	0x00F5, r24
    164c:	89 81       	ldd	r24, Y+1	; 0x01
    164e:	88 0f       	add	r24, r24
    1650:	88 0f       	add	r24, r24
    1652:	88 0f       	add	r24, r24
    1654:	44 ef       	ldi	r20, 0xF4	; 244
    1656:	50 e0       	ldi	r21, 0x00	; 0
    1658:	fa 01       	movw	r30, r20
    165a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    165c:	ef ee       	ldi	r30, 0xEF	; 239
    165e:	f0 e0       	ldi	r31, 0x00	; 0
    1660:	90 81       	ld	r25, Z
    1662:	d8 01       	movw	r26, r16
    1664:	16 96       	adiw	r26, 0x06	; 6
    1666:	8c 91       	ld	r24, X
    1668:	16 97       	sbiw	r26, 0x06	; 6
    166a:	89 2b       	or	r24, r25
    166c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    166e:	81 e0       	ldi	r24, 0x01	; 1
    1670:	1e 96       	adiw	r26, 0x0e	; 14
    1672:	8c 93       	st	X, r24
    1674:	da 01       	movw	r26, r20
    1676:	8c 91       	ld	r24, X
    1678:	84 60       	ori	r24, 0x04	; 4
    167a:	8c 93       	st	X, r24
    167c:	80 ef       	ldi	r24, 0xF0	; 240
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	dc 01       	movw	r26, r24
    1682:	2c 91       	ld	r18, X
    1684:	24 60       	ori	r18, 0x04	; 4
    1686:	2c 93       	st	X, r18
          Can_set_rplv();
    1688:	80 81       	ld	r24, Z
    168a:	80 62       	ori	r24, 0x20	; 32
    168c:	80 83       	st	Z, r24
          Can_set_idemsk();
    168e:	da 01       	movw	r26, r20
    1690:	8c 91       	ld	r24, X
    1692:	81 60       	ori	r24, 0x01	; 1
    1694:	8c 93       	st	X, r24
          Can_config_rx();       
    1696:	80 81       	ld	r24, Z
    1698:	8f 73       	andi	r24, 0x3F	; 63
    169a:	80 83       	st	Z, r24
    169c:	80 81       	ld	r24, Z
    169e:	80 68       	ori	r24, 0x80	; 128
    16a0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16a2:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    16a4:	0a c0       	rjmp	.+20     	; 0x16ba <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    16a6:	f8 01       	movw	r30, r16
    16a8:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16aa:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    16ac:	06 c0       	rjmp	.+12     	; 0x16ba <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    16ae:	8f e1       	ldi	r24, 0x1F	; 31
    16b0:	d8 01       	movw	r26, r16
    16b2:	19 96       	adiw	r26, 0x09	; 9
    16b4:	8c 93       	st	X, r24
    16b6:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    16b8:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    16ba:	0f 90       	pop	r0
    16bc:	0f 90       	pop	r0
    16be:	0f 90       	pop	r0
    16c0:	0f 90       	pop	r0
    16c2:	df 91       	pop	r29
    16c4:	cf 91       	pop	r28
    16c6:	1f 91       	pop	r17
    16c8:	0f 91       	pop	r16
    16ca:	08 95       	ret

000016cc <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    16cc:	ef 92       	push	r14
    16ce:	ff 92       	push	r15
    16d0:	1f 93       	push	r17
    16d2:	cf 93       	push	r28
    16d4:	df 93       	push	r29
    16d6:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    16d8:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    16da:	88 23       	and	r24, r24
    16dc:	09 f4       	brne	.+2      	; 0x16e0 <can_get_status+0x14>
    16de:	96 c0       	rjmp	.+300    	; 0x180c <can_get_status+0x140>
    16e0:	8f 31       	cpi	r24, 0x1F	; 31
    16e2:	09 f4       	brne	.+2      	; 0x16e6 <can_get_status+0x1a>
    16e4:	95 c0       	rjmp	.+298    	; 0x1810 <can_get_status+0x144>
    16e6:	8f 3f       	cpi	r24, 0xFF	; 255
    16e8:	09 f4       	brne	.+2      	; 0x16ec <can_get_status+0x20>
    16ea:	94 c0       	rjmp	.+296    	; 0x1814 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    16ec:	88 81       	ld	r24, Y
    16ee:	82 95       	swap	r24
    16f0:	80 7f       	andi	r24, 0xF0	; 240
    16f2:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    16f6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <can_get_mob_status>
    16fa:	18 2f       	mov	r17, r24
    
    switch (a_status)
    16fc:	80 32       	cpi	r24, 0x20	; 32
    16fe:	61 f0       	breq	.+24     	; 0x1718 <can_get_status+0x4c>
    1700:	81 32       	cpi	r24, 0x21	; 33
    1702:	20 f4       	brcc	.+8      	; 0x170c <can_get_status+0x40>
    1704:	88 23       	and	r24, r24
    1706:	09 f4       	brne	.+2      	; 0x170a <can_get_status+0x3e>
    1708:	87 c0       	rjmp	.+270    	; 0x1818 <can_get_status+0x14c>
    170a:	76 c0       	rjmp	.+236    	; 0x17f8 <can_get_status+0x12c>
    170c:	80 34       	cpi	r24, 0x40	; 64
    170e:	09 f4       	brne	.+2      	; 0x1712 <can_get_status+0x46>
    1710:	68 c0       	rjmp	.+208    	; 0x17e2 <can_get_status+0x116>
    1712:	80 3a       	cpi	r24, 0xA0	; 160
    1714:	09 f0       	breq	.+2      	; 0x1718 <can_get_status+0x4c>
    1716:	70 c0       	rjmp	.+224    	; 0x17f8 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1718:	0f 2e       	mov	r0, r31
    171a:	ff ee       	ldi	r31, 0xEF	; 239
    171c:	ef 2e       	mov	r14, r31
    171e:	ff 24       	eor	r15, r15
    1720:	f0 2d       	mov	r31, r0
    1722:	f7 01       	movw	r30, r14
    1724:	80 81       	ld	r24, Z
    1726:	8f 70       	andi	r24, 0x0F	; 15
    1728:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    172a:	8f 81       	ldd	r24, Y+7	; 0x07
    172c:	98 85       	ldd	r25, Y+8	; 0x08
    172e:	0e 94 0d 03 	call	0x61a	; 0x61a <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1732:	80 91 f0 00 	lds	r24, 0x00F0
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	84 70       	andi	r24, 0x04	; 4
    173a:	90 70       	andi	r25, 0x00	; 0
    173c:	95 95       	asr	r25
    173e:	87 95       	ror	r24
    1740:	95 95       	asr	r25
    1742:	87 95       	ror	r24
    1744:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1746:	f7 01       	movw	r30, r14
    1748:	80 81       	ld	r24, Z
    174a:	84 ff       	sbrs	r24, 4
    174c:	2d c0       	rjmp	.+90     	; 0x17a8 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    174e:	81 e0       	ldi	r24, 0x01	; 1
    1750:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1752:	e3 ef       	ldi	r30, 0xF3	; 243
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	86 95       	lsr	r24
    175a:	86 95       	lsr	r24
    175c:	86 95       	lsr	r24
    175e:	8d 83       	std	Y+5, r24	; 0x05
    1760:	a2 ef       	ldi	r26, 0xF2	; 242
    1762:	b0 e0       	ldi	r27, 0x00	; 0
    1764:	8c 91       	ld	r24, X
    1766:	90 81       	ld	r25, Z
    1768:	92 95       	swap	r25
    176a:	99 0f       	add	r25, r25
    176c:	90 7e       	andi	r25, 0xE0	; 224
    176e:	86 95       	lsr	r24
    1770:	86 95       	lsr	r24
    1772:	86 95       	lsr	r24
    1774:	89 0f       	add	r24, r25
    1776:	8c 83       	std	Y+4, r24	; 0x04
    1778:	e1 ef       	ldi	r30, 0xF1	; 241
    177a:	f0 e0       	ldi	r31, 0x00	; 0
    177c:	80 81       	ld	r24, Z
    177e:	9c 91       	ld	r25, X
    1780:	92 95       	swap	r25
    1782:	99 0f       	add	r25, r25
    1784:	90 7e       	andi	r25, 0xE0	; 224
    1786:	86 95       	lsr	r24
    1788:	86 95       	lsr	r24
    178a:	86 95       	lsr	r24
    178c:	89 0f       	add	r24, r25
    178e:	8b 83       	std	Y+3, r24	; 0x03
    1790:	80 91 f0 00 	lds	r24, 0x00F0
    1794:	90 81       	ld	r25, Z
    1796:	92 95       	swap	r25
    1798:	99 0f       	add	r25, r25
    179a:	90 7e       	andi	r25, 0xE0	; 224
    179c:	86 95       	lsr	r24
    179e:	86 95       	lsr	r24
    17a0:	86 95       	lsr	r24
    17a2:	89 0f       	add	r24, r25
    17a4:	8a 83       	std	Y+2, r24	; 0x02
    17a6:	13 c0       	rjmp	.+38     	; 0x17ce <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    17a8:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    17aa:	e3 ef       	ldi	r30, 0xF3	; 243
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	80 81       	ld	r24, Z
    17b0:	82 95       	swap	r24
    17b2:	86 95       	lsr	r24
    17b4:	87 70       	andi	r24, 0x07	; 7
    17b6:	8b 83       	std	Y+3, r24	; 0x03
    17b8:	80 91 f2 00 	lds	r24, 0x00F2
    17bc:	90 81       	ld	r25, Z
    17be:	99 0f       	add	r25, r25
    17c0:	99 0f       	add	r25, r25
    17c2:	99 0f       	add	r25, r25
    17c4:	82 95       	swap	r24
    17c6:	86 95       	lsr	r24
    17c8:	87 70       	andi	r24, 0x07	; 7
    17ca:	89 0f       	add	r24, r25
    17cc:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    17ce:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    17d0:	ef ee       	ldi	r30, 0xEF	; 239
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	80 81       	ld	r24, Z
    17d6:	8f 73       	andi	r24, 0x3F	; 63
    17d8:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    17da:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    17de:	80 e0       	ldi	r24, 0x00	; 0
            break;
    17e0:	1c c0       	rjmp	.+56     	; 0x181a <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    17e2:	80 e4       	ldi	r24, 0x40	; 64
    17e4:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    17e6:	ef ee       	ldi	r30, 0xEF	; 239
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	8f 73       	andi	r24, 0x3F	; 63
    17ee:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    17f0:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    17f4:	80 e0       	ldi	r24, 0x00	; 0
            break;
    17f6:	11 c0       	rjmp	.+34     	; 0x181a <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    17f8:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    17fa:	ef ee       	ldi	r30, 0xEF	; 239
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	80 81       	ld	r24, Z
    1800:	8f 73       	andi	r24, 0x3F	; 63
    1802:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1804:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1808:	82 e0       	ldi	r24, 0x02	; 2
            break;
    180a:	07 c0       	rjmp	.+14     	; 0x181a <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    180c:	82 e0       	ldi	r24, 0x02	; 2
    180e:	05 c0       	rjmp	.+10     	; 0x181a <can_get_status+0x14e>
    1810:	82 e0       	ldi	r24, 0x02	; 2
    1812:	03 c0       	rjmp	.+6      	; 0x181a <can_get_status+0x14e>
    1814:	82 e0       	ldi	r24, 0x02	; 2
    1816:	01 c0       	rjmp	.+2      	; 0x181a <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1818:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    181a:	df 91       	pop	r29
    181c:	cf 91       	pop	r28
    181e:	1f 91       	pop	r17
    1820:	ff 90       	pop	r15
    1822:	ef 90       	pop	r14
    1824:	08 95       	ret

00001826 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1826:	fc 01       	movw	r30, r24
    1828:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    182a:	86 2f       	mov	r24, r22
    182c:	64 e6       	ldi	r22, 0x64	; 100
    182e:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1832:	48 2f       	mov	r20, r24
    1834:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1836:	2a e0       	ldi	r18, 0x0A	; 10
    1838:	83 2f       	mov	r24, r19
    183a:	62 2f       	mov	r22, r18
    183c:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1840:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1844:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1846:	40 33       	cpi	r20, 0x30	; 48
    1848:	31 f4       	brne	.+12     	; 0x1856 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    184a:	90 33       	cpi	r25, 0x30	; 48
    184c:	11 f0       	breq	.+4      	; 0x1852 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    184e:	40 e2       	ldi	r20, 0x20	; 32
    1850:	02 c0       	rjmp	.+4      	; 0x1856 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1852:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1854:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1856:	20 e2       	ldi	r18, 0x20	; 32
    1858:	20 83       	st	Z, r18
    185a:	21 83       	std	Z+1, r18	; 0x01
    185c:	22 83       	std	Z+2, r18	; 0x02
    185e:	23 83       	std	Z+3, r18	; 0x03
    1860:	24 83       	std	Z+4, r18	; 0x04
    1862:	25 83       	std	Z+5, r18	; 0x05
    1864:	26 83       	std	Z+6, r18	; 0x06
    1866:	27 83       	std	Z+7, r18	; 0x07
    1868:	40 87       	std	Z+8, r20	; 0x08
    186a:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    186c:	83 2f       	mov	r24, r19
    186e:	6a e0       	ldi	r22, 0x0A	; 10
    1870:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1874:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1876:	92 87       	std	Z+10, r25	; 0x0a
    1878:	85 e2       	ldi	r24, 0x25	; 37
    187a:	83 87       	std	Z+11, r24	; 0x0b
    187c:	24 87       	std	Z+12, r18	; 0x0c
    187e:	25 87       	std	Z+13, r18	; 0x0d
    1880:	26 87       	std	Z+14, r18	; 0x0e
    1882:	27 87       	std	Z+15, r18	; 0x0f
    1884:	20 8b       	std	Z+16, r18	; 0x10
    1886:	21 8b       	std	Z+17, r18	; 0x11
    1888:	22 8b       	std	Z+18, r18	; 0x12
    188a:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    188c:	08 95       	ret

0000188e <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    188e:	cf 93       	push	r28
    1890:	fc 01       	movw	r30, r24
    1892:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1894:	c4 e6       	ldi	r28, 0x64	; 100
    1896:	86 2f       	mov	r24, r22
    1898:	6c 2f       	mov	r22, r28
    189a:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    189e:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    18a0:	80 83       	st	Z, r24
    18a2:	be e2       	ldi	r27, 0x2E	; 46
    18a4:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18a6:	5a e0       	ldi	r21, 0x0A	; 10
    18a8:	83 2f       	mov	r24, r19
    18aa:	65 2f       	mov	r22, r21
    18ac:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    18b0:	39 2f       	mov	r19, r25
    18b2:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    18b6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    18b8:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18ba:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    18bc:	33 83       	std	Z+3, r19	; 0x03
    18be:	a6 e5       	ldi	r26, 0x56	; 86
    18c0:	a4 83       	std	Z+4, r26	; 0x04
    18c2:	30 e2       	ldi	r19, 0x20	; 32
    18c4:	35 83       	std	Z+5, r19	; 0x05
    18c6:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18c8:	84 2f       	mov	r24, r20
    18ca:	6c 2f       	mov	r22, r28
    18cc:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    18d0:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    18d2:	87 83       	std	Z+7, r24	; 0x07
    18d4:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18d6:	84 2f       	mov	r24, r20
    18d8:	65 2f       	mov	r22, r21
    18da:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    18de:	49 2f       	mov	r20, r25
    18e0:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    18e4:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    18e6:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18e8:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    18ea:	42 87       	std	Z+10, r20	; 0x0a
    18ec:	a3 87       	std	Z+11, r26	; 0x0b
    18ee:	34 87       	std	Z+12, r19	; 0x0c
    18f0:	35 87       	std	Z+13, r19	; 0x0d
    18f2:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18f4:	82 2f       	mov	r24, r18
    18f6:	6c 2f       	mov	r22, r28
    18f8:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    18fc:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    18fe:	87 87       	std	Z+15, r24	; 0x0f
    1900:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1902:	82 2f       	mov	r24, r18
    1904:	65 2f       	mov	r22, r21
    1906:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    190a:	29 2f       	mov	r18, r25
    190c:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1910:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1912:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1914:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1916:	22 8b       	std	Z+18, r18	; 0x12
    1918:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    191a:	cf 91       	pop	r28
    191c:	08 95       	ret

0000191e <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    191e:	1f 93       	push	r17
    1920:	cf 93       	push	r28
    1922:	df 93       	push	r29
    1924:	cd b7       	in	r28, 0x3d	; 61
    1926:	de b7       	in	r29, 0x3e	; 62
    1928:	64 97       	sbiw	r28, 0x14	; 20
    192a:	0f b6       	in	r0, 0x3f	; 63
    192c:	f8 94       	cli
    192e:	de bf       	out	0x3e, r29	; 62
    1930:	0f be       	out	0x3f, r0	; 63
    1932:	cd bf       	out	0x3d, r28	; 61
    1934:	58 2f       	mov	r21, r24
    1936:	19 2f       	mov	r17, r25
    1938:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    193a:	ce 01       	movw	r24, r28
    193c:	01 96       	adiw	r24, 0x01	; 1
    193e:	e0 e0       	ldi	r30, 0x00	; 0
    1940:	f1 e0       	ldi	r31, 0x01	; 1
    1942:	24 e1       	ldi	r18, 0x14	; 20
    1944:	01 90       	ld	r0, Z+
    1946:	dc 01       	movw	r26, r24
    1948:	0d 92       	st	X+, r0
    194a:	cd 01       	movw	r24, r26
    194c:	21 50       	subi	r18, 0x01	; 1
    194e:	d1 f7       	brne	.-12     	; 0x1944 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1950:	84 2f       	mov	r24, r20
    1952:	6a e0       	ldi	r22, 0x0A	; 10
    1954:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1958:	b8 2f       	mov	r27, r24
    195a:	6b e0       	ldi	r22, 0x0B	; 11
    195c:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1960:	29 2f       	mov	r18, r25
    1962:	30 e0       	ldi	r19, 0x00	; 0
    1964:	12 16       	cp	r1, r18
    1966:	13 06       	cpc	r1, r19
    1968:	44 f0       	brlt	.+16     	; 0x197a <display_make_display_line_percent_bar+0x5c>
    196a:	20 e0       	ldi	r18, 0x00	; 0
    196c:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    196e:	fe 01       	movw	r30, r28
    1970:	e2 0f       	add	r30, r18
    1972:	f3 1f       	adc	r31, r19
    1974:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1976:	8a e2       	ldi	r24, 0x2A	; 42
    1978:	0f c0       	rjmp	.+30     	; 0x1998 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    197a:	fe 01       	movw	r30, r28
    197c:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    197e:	bf 01       	movw	r22, r30
    1980:	69 0f       	add	r22, r25
    1982:	71 1d       	adc	r23, r1
    1984:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1986:	66 e1       	ldi	r22, 0x16	; 22
    1988:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    198a:	e8 17       	cp	r30, r24
    198c:	f9 07       	cpc	r31, r25
    198e:	e1 f7       	brne	.-8      	; 0x1988 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1990:	2a 30       	cpi	r18, 0x0A	; 10
    1992:	31 05       	cpc	r19, r1
    1994:	64 f3       	brlt	.-40     	; 0x196e <display_make_display_line_percent_bar+0x50>
    1996:	06 c0       	rjmp	.+12     	; 0x19a4 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1998:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    199a:	2f 5f       	subi	r18, 0xFF	; 255
    199c:	3f 4f       	sbci	r19, 0xFF	; 255
    199e:	2a 30       	cpi	r18, 0x0A	; 10
    19a0:	31 05       	cpc	r19, r1
    19a2:	d4 f3       	brlt	.-12     	; 0x1998 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    19a4:	44 56       	subi	r20, 0x64	; 100
    19a6:	44 36       	cpi	r20, 0x64	; 100
    19a8:	30 f4       	brcc	.+12     	; 0x19b6 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    19aa:	fe 01       	movw	r30, r28
    19ac:	e2 0f       	add	r30, r18
    19ae:	f3 1f       	adc	r31, r19
    19b0:	81 e3       	ldi	r24, 0x31	; 49
    19b2:	86 83       	std	Z+6, r24	; 0x06
    19b4:	05 c0       	rjmp	.+10     	; 0x19c0 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    19b6:	fe 01       	movw	r30, r28
    19b8:	e2 0f       	add	r30, r18
    19ba:	f3 1f       	adc	r31, r19
    19bc:	80 e2       	ldi	r24, 0x20	; 32
    19be:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    19c0:	fe 01       	movw	r30, r28
    19c2:	e2 0f       	add	r30, r18
    19c4:	f3 1f       	adc	r31, r19
    19c6:	8b 2f       	mov	r24, r27
    19c8:	6a e0       	ldi	r22, 0x0A	; 10
    19ca:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    19ce:	90 5d       	subi	r25, 0xD0	; 208
    19d0:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    19d2:	fe 01       	movw	r30, r28
    19d4:	e2 0f       	add	r30, r18
    19d6:	f3 1f       	adc	r31, r19
    19d8:	80 e3       	ldi	r24, 0x30	; 48
    19da:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    19dc:	85 e2       	ldi	r24, 0x25	; 37
    19de:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    19e0:	e5 2f       	mov	r30, r21
    19e2:	f1 2f       	mov	r31, r17
    19e4:	de 01       	movw	r26, r28
    19e6:	11 96       	adiw	r26, 0x01	; 1
    19e8:	84 e1       	ldi	r24, 0x14	; 20
    19ea:	0d 90       	ld	r0, X+
    19ec:	01 92       	st	Z+, r0
    19ee:	81 50       	subi	r24, 0x01	; 1
    19f0:	e1 f7       	brne	.-8      	; 0x19ea <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    19f2:	64 96       	adiw	r28, 0x14	; 20
    19f4:	0f b6       	in	r0, 0x3f	; 63
    19f6:	f8 94       	cli
    19f8:	de bf       	out	0x3e, r29	; 62
    19fa:	0f be       	out	0x3f, r0	; 63
    19fc:	cd bf       	out	0x3d, r28	; 61
    19fe:	df 91       	pop	r29
    1a00:	cf 91       	pop	r28
    1a02:	1f 91       	pop	r17
    1a04:	08 95       	ret

00001a06 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1a06:	cf 93       	push	r28
    1a08:	fc 01       	movw	r30, r24
    1a0a:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a0c:	c4 e6       	ldi	r28, 0x64	; 100
    1a0e:	86 2f       	mov	r24, r22
    1a10:	6c 2f       	mov	r22, r28
    1a12:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a16:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a18:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a1a:	5a e0       	ldi	r21, 0x0A	; 10
    1a1c:	83 2f       	mov	r24, r19
    1a1e:	65 2f       	mov	r22, r21
    1a20:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a24:	39 2f       	mov	r19, r25
    1a26:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a2a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a2c:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a2e:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a30:	32 83       	std	Z+2, r19	; 0x02
    1a32:	b0 eb       	ldi	r27, 0xB0	; 176
    1a34:	b3 83       	std	Z+3, r27	; 0x03
    1a36:	a3 e4       	ldi	r26, 0x43	; 67
    1a38:	a4 83       	std	Z+4, r26	; 0x04
    1a3a:	30 e2       	ldi	r19, 0x20	; 32
    1a3c:	35 83       	std	Z+5, r19	; 0x05
    1a3e:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a40:	84 2f       	mov	r24, r20
    1a42:	6c 2f       	mov	r22, r28
    1a44:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a48:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a4a:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a4c:	84 2f       	mov	r24, r20
    1a4e:	65 2f       	mov	r22, r21
    1a50:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a54:	49 2f       	mov	r20, r25
    1a56:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a5a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a5c:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a5e:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a60:	41 87       	std	Z+9, r20	; 0x09
    1a62:	b2 87       	std	Z+10, r27	; 0x0a
    1a64:	a3 87       	std	Z+11, r26	; 0x0b
    1a66:	34 87       	std	Z+12, r19	; 0x0c
    1a68:	35 87       	std	Z+13, r19	; 0x0d
    1a6a:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a6c:	82 2f       	mov	r24, r18
    1a6e:	6c 2f       	mov	r22, r28
    1a70:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a74:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a76:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a78:	82 2f       	mov	r24, r18
    1a7a:	65 2f       	mov	r22, r21
    1a7c:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a80:	29 2f       	mov	r18, r25
    1a82:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1a86:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a88:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a8a:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a8c:	21 8b       	std	Z+17, r18	; 0x11
    1a8e:	b2 8b       	std	Z+18, r27	; 0x12
    1a90:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1a92:	cf 91       	pop	r28
    1a94:	08 95       	ret

00001a96 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1a96:	fc 01       	movw	r30, r24
    1a98:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1a9a:	20 e2       	ldi	r18, 0x20	; 32
    1a9c:	20 83       	st	Z, r18
    1a9e:	21 83       	std	Z+1, r18	; 0x01
    1aa0:	22 83       	std	Z+2, r18	; 0x02
    1aa2:	23 83       	std	Z+3, r18	; 0x03
    1aa4:	24 83       	std	Z+4, r18	; 0x04
    1aa6:	25 83       	std	Z+5, r18	; 0x05
    1aa8:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1aaa:	86 2f       	mov	r24, r22
    1aac:	64 e6       	ldi	r22, 0x64	; 100
    1aae:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1ab2:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ab4:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ab6:	3a e0       	ldi	r19, 0x0A	; 10
    1ab8:	84 2f       	mov	r24, r20
    1aba:	63 2f       	mov	r22, r19
    1abc:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1ac0:	49 2f       	mov	r20, r25
    1ac2:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1ac6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ac8:	90 87       	std	Z+8, r25	; 0x08
    1aca:	8e e2       	ldi	r24, 0x2E	; 46
    1acc:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ace:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ad0:	42 87       	std	Z+10, r20	; 0x0a
    1ad2:	86 e5       	ldi	r24, 0x56	; 86
    1ad4:	83 87       	std	Z+11, r24	; 0x0b
    1ad6:	24 87       	std	Z+12, r18	; 0x0c
    1ad8:	25 87       	std	Z+13, r18	; 0x0d
    1ada:	26 87       	std	Z+14, r18	; 0x0e
    1adc:	27 87       	std	Z+15, r18	; 0x0f
    1ade:	20 8b       	std	Z+16, r18	; 0x10
    1ae0:	21 8b       	std	Z+17, r18	; 0x11
    1ae2:	22 8b       	std	Z+18, r18	; 0x12
    1ae4:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1ae6:	08 95       	ret

00001ae8 <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1ae8:	cf 93       	push	r28
    1aea:	df 93       	push	r29
    1aec:	fc 01       	movw	r30, r24
    1aee:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1af0:	64 30       	cpi	r22, 0x04	; 4
    1af2:	09 f4       	brne	.+2      	; 0x1af6 <display_make_display_line_error+0xe>
    1af4:	40 c0       	rjmp	.+128    	; 0x1b76 <display_make_display_line_error+0x8e>
    1af6:	65 30       	cpi	r22, 0x05	; 5
    1af8:	50 f4       	brcc	.+20     	; 0x1b0e <display_make_display_line_error+0x26>
    1afa:	61 30       	cpi	r22, 0x01	; 1
    1afc:	09 f1       	breq	.+66     	; 0x1b40 <display_make_display_line_error+0x58>
    1afe:	61 30       	cpi	r22, 0x01	; 1
    1b00:	b0 f0       	brcs	.+44     	; 0x1b2e <display_make_display_line_error+0x46>
    1b02:	62 30       	cpi	r22, 0x02	; 2
    1b04:	31 f1       	breq	.+76     	; 0x1b52 <display_make_display_line_error+0x6a>
    1b06:	63 30       	cpi	r22, 0x03	; 3
    1b08:	09 f0       	breq	.+2      	; 0x1b0c <display_make_display_line_error+0x24>
    1b0a:	61 c0       	rjmp	.+194    	; 0x1bce <display_make_display_line_error+0xe6>
    1b0c:	2b c0       	rjmp	.+86     	; 0x1b64 <display_make_display_line_error+0x7c>
    1b0e:	67 30       	cpi	r22, 0x07	; 7
    1b10:	09 f4       	brne	.+2      	; 0x1b14 <display_make_display_line_error+0x2c>
    1b12:	43 c0       	rjmp	.+134    	; 0x1b9a <display_make_display_line_error+0xb2>
    1b14:	68 30       	cpi	r22, 0x08	; 8
    1b16:	20 f4       	brcc	.+8      	; 0x1b20 <display_make_display_line_error+0x38>
    1b18:	65 30       	cpi	r22, 0x05	; 5
    1b1a:	09 f0       	breq	.+2      	; 0x1b1e <display_make_display_line_error+0x36>
    1b1c:	58 c0       	rjmp	.+176    	; 0x1bce <display_make_display_line_error+0xe6>
    1b1e:	34 c0       	rjmp	.+104    	; 0x1b88 <display_make_display_line_error+0xa0>
    1b20:	6b 30       	cpi	r22, 0x0B	; 11
    1b22:	09 f4       	brne	.+2      	; 0x1b26 <display_make_display_line_error+0x3e>
    1b24:	43 c0       	rjmp	.+134    	; 0x1bac <display_make_display_line_error+0xc4>
    1b26:	6c 30       	cpi	r22, 0x0C	; 12
    1b28:	09 f0       	breq	.+2      	; 0x1b2c <display_make_display_line_error+0x44>
    1b2a:	51 c0       	rjmp	.+162    	; 0x1bce <display_make_display_line_error+0xe6>
    1b2c:	48 c0       	rjmp	.+144    	; 0x1bbe <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1b2e:	dc 01       	movw	r26, r24
    1b30:	cc e1       	ldi	r28, 0x1C	; 28
    1b32:	d3 e0       	ldi	r29, 0x03	; 3
    1b34:	84 e1       	ldi	r24, 0x14	; 20
    1b36:	09 90       	ld	r0, Y+
    1b38:	0d 92       	st	X+, r0
    1b3a:	81 50       	subi	r24, 0x01	; 1
    1b3c:	e1 f7       	brne	.-8      	; 0x1b36 <display_make_display_line_error+0x4e>
    1b3e:	4f c0       	rjmp	.+158    	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1b40:	dc 01       	movw	r26, r24
    1b42:	c8 e0       	ldi	r28, 0x08	; 8
    1b44:	d3 e0       	ldi	r29, 0x03	; 3
    1b46:	84 e1       	ldi	r24, 0x14	; 20
    1b48:	09 90       	ld	r0, Y+
    1b4a:	0d 92       	st	X+, r0
    1b4c:	81 50       	subi	r24, 0x01	; 1
    1b4e:	e1 f7       	brne	.-8      	; 0x1b48 <display_make_display_line_error+0x60>
    1b50:	46 c0       	rjmp	.+140    	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1b52:	dc 01       	movw	r26, r24
    1b54:	c0 ee       	ldi	r28, 0xE0	; 224
    1b56:	d2 e0       	ldi	r29, 0x02	; 2
    1b58:	84 e1       	ldi	r24, 0x14	; 20
    1b5a:	09 90       	ld	r0, Y+
    1b5c:	0d 92       	st	X+, r0
    1b5e:	81 50       	subi	r24, 0x01	; 1
    1b60:	e1 f7       	brne	.-8      	; 0x1b5a <display_make_display_line_error+0x72>
    1b62:	3d c0       	rjmp	.+122    	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1b64:	dc 01       	movw	r26, r24
    1b66:	c4 ef       	ldi	r28, 0xF4	; 244
    1b68:	d2 e0       	ldi	r29, 0x02	; 2
    1b6a:	84 e1       	ldi	r24, 0x14	; 20
    1b6c:	09 90       	ld	r0, Y+
    1b6e:	0d 92       	st	X+, r0
    1b70:	81 50       	subi	r24, 0x01	; 1
    1b72:	e1 f7       	brne	.-8      	; 0x1b6c <display_make_display_line_error+0x84>
    1b74:	34 c0       	rjmp	.+104    	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1b76:	dc 01       	movw	r26, r24
    1b78:	c8 eb       	ldi	r28, 0xB8	; 184
    1b7a:	d2 e0       	ldi	r29, 0x02	; 2
    1b7c:	84 e1       	ldi	r24, 0x14	; 20
    1b7e:	09 90       	ld	r0, Y+
    1b80:	0d 92       	st	X+, r0
    1b82:	81 50       	subi	r24, 0x01	; 1
    1b84:	e1 f7       	brne	.-8      	; 0x1b7e <display_make_display_line_error+0x96>
    1b86:	2b c0       	rjmp	.+86     	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1b88:	dc 01       	movw	r26, r24
    1b8a:	c4 ea       	ldi	r28, 0xA4	; 164
    1b8c:	d2 e0       	ldi	r29, 0x02	; 2
    1b8e:	84 e1       	ldi	r24, 0x14	; 20
    1b90:	09 90       	ld	r0, Y+
    1b92:	0d 92       	st	X+, r0
    1b94:	81 50       	subi	r24, 0x01	; 1
    1b96:	e1 f7       	brne	.-8      	; 0x1b90 <display_make_display_line_error+0xa8>
    1b98:	22 c0       	rjmp	.+68     	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1b9a:	dc 01       	movw	r26, r24
    1b9c:	c0 e9       	ldi	r28, 0x90	; 144
    1b9e:	d2 e0       	ldi	r29, 0x02	; 2
    1ba0:	84 e1       	ldi	r24, 0x14	; 20
    1ba2:	09 90       	ld	r0, Y+
    1ba4:	0d 92       	st	X+, r0
    1ba6:	81 50       	subi	r24, 0x01	; 1
    1ba8:	e1 f7       	brne	.-8      	; 0x1ba2 <display_make_display_line_error+0xba>
    1baa:	19 c0       	rjmp	.+50     	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1bac:	dc 01       	movw	r26, r24
    1bae:	cc e7       	ldi	r28, 0x7C	; 124
    1bb0:	d2 e0       	ldi	r29, 0x02	; 2
    1bb2:	84 e1       	ldi	r24, 0x14	; 20
    1bb4:	09 90       	ld	r0, Y+
    1bb6:	0d 92       	st	X+, r0
    1bb8:	81 50       	subi	r24, 0x01	; 1
    1bba:	e1 f7       	brne	.-8      	; 0x1bb4 <display_make_display_line_error+0xcc>
    1bbc:	10 c0       	rjmp	.+32     	; 0x1bde <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1bbe:	dc 01       	movw	r26, r24
    1bc0:	c8 e6       	ldi	r28, 0x68	; 104
    1bc2:	d2 e0       	ldi	r29, 0x02	; 2
    1bc4:	84 e1       	ldi	r24, 0x14	; 20
    1bc6:	09 90       	ld	r0, Y+
    1bc8:	0d 92       	st	X+, r0
    1bca:	81 50       	subi	r24, 0x01	; 1
    1bcc:	e1 f7       	brne	.-8      	; 0x1bc6 <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1bce:	df 01       	movw	r26, r30
    1bd0:	c4 ef       	ldi	r28, 0xF4	; 244
    1bd2:	d2 e0       	ldi	r29, 0x02	; 2
    1bd4:	84 e1       	ldi	r24, 0x14	; 20
    1bd6:	09 90       	ld	r0, Y+
    1bd8:	0d 92       	st	X+, r0
    1bda:	81 50       	subi	r24, 0x01	; 1
    1bdc:	e1 f7       	brne	.-8      	; 0x1bd6 <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1bde:	82 2f       	mov	r24, r18
    1be0:	64 e6       	ldi	r22, 0x64	; 100
    1be2:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1be6:	80 5d       	subi	r24, 0xD0	; 208
    1be8:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1bea:	3a e0       	ldi	r19, 0x0A	; 10
    1bec:	82 2f       	mov	r24, r18
    1bee:	63 2f       	mov	r22, r19
    1bf0:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1bf4:	29 2f       	mov	r18, r25
    1bf6:	0e 94 21 14 	call	0x2842	; 0x2842 <__udivmodqi4>
    1bfa:	90 5d       	subi	r25, 0xD0	; 208
    1bfc:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1bfe:	20 5d       	subi	r18, 0xD0	; 208
    1c00:	23 83       	std	Z+3, r18	; 0x03
	
} /*end display_make_display_error*/
    1c02:	df 91       	pop	r29
    1c04:	cf 91       	pop	r28
    1c06:	08 95       	ret

00001c08 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
    1c08:	fc 01       	movw	r30, r24
	

	display_line_t dpl_buttons={' ',' ','I','D',':',(char)(0b00110000+b1),(char)(0b00110000+b2),' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_buttons,20);
    1c0a:	80 e2       	ldi	r24, 0x20	; 32
    1c0c:	80 83       	st	Z, r24
    1c0e:	81 83       	std	Z+1, r24	; 0x01
    1c10:	99 e4       	ldi	r25, 0x49	; 73
    1c12:	92 83       	std	Z+2, r25	; 0x02
    1c14:	94 e4       	ldi	r25, 0x44	; 68
    1c16:	93 83       	std	Z+3, r25	; 0x03
    1c18:	9a e3       	ldi	r25, 0x3A	; 58
    1c1a:	94 83       	std	Z+4, r25	; 0x04
} /*end display_make_display_error*/

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	display_line_t dpl_buttons={' ',' ','I','D',':',(char)(0b00110000+b1),(char)(0b00110000+b2),' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1c1c:	60 5d       	subi	r22, 0xD0	; 208
	memcpy(dpl,dpl_buttons,20);
    1c1e:	65 83       	std	Z+5, r22	; 0x05
} /*end display_make_display_error*/

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	display_line_t dpl_buttons={' ',' ','I','D',':',(char)(0b00110000+b1),(char)(0b00110000+b2),' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1c20:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_buttons,20);
    1c22:	46 83       	std	Z+6, r20	; 0x06
    1c24:	87 83       	std	Z+7, r24	; 0x07
    1c26:	80 87       	std	Z+8, r24	; 0x08
    1c28:	81 87       	std	Z+9, r24	; 0x09
    1c2a:	82 87       	std	Z+10, r24	; 0x0a
    1c2c:	83 87       	std	Z+11, r24	; 0x0b
    1c2e:	84 87       	std	Z+12, r24	; 0x0c
    1c30:	85 87       	std	Z+13, r24	; 0x0d
    1c32:	86 87       	std	Z+14, r24	; 0x0e
    1c34:	87 87       	std	Z+15, r24	; 0x0f
    1c36:	80 8b       	std	Z+16, r24	; 0x10
    1c38:	81 8b       	std	Z+17, r24	; 0x11
    1c3a:	82 8b       	std	Z+18, r24	; 0x12
    1c3c:	83 8b       	std	Z+19, r24	; 0x13
	
    1c3e:	08 95       	ret

00001c40 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1c40:	cf 92       	push	r12
    1c42:	df 92       	push	r13
    1c44:	ef 92       	push	r14
    1c46:	ff 92       	push	r15
    1c48:	0f 93       	push	r16
    1c4a:	1f 93       	push	r17
    1c4c:	cf 93       	push	r28
    1c4e:	df 93       	push	r29
    1c50:	cd b7       	in	r28, 0x3d	; 61
    1c52:	de b7       	in	r29, 0x3e	; 62
    1c54:	64 97       	sbiw	r28, 0x14	; 20
    1c56:	0f b6       	in	r0, 0x3f	; 63
    1c58:	f8 94       	cli
    1c5a:	de bf       	out	0x3e, r29	; 62
    1c5c:	0f be       	out	0x3f, r0	; 63
    1c5e:	cd bf       	out	0x3d, r28	; 61
    1c60:	f8 2e       	mov	r15, r24
    1c62:	e9 2e       	mov	r14, r25
    1c64:	9b 01       	movw	r18, r22
    1c66:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1c68:	04 e6       	ldi	r16, 0x64	; 100
    1c6a:	10 e0       	ldi	r17, 0x00	; 0
    1c6c:	cb 01       	movw	r24, r22
    1c6e:	b8 01       	movw	r22, r16
    1c70:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
    1c74:	46 2f       	mov	r20, r22
    1c76:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1c78:	ea e0       	ldi	r30, 0x0A	; 10
    1c7a:	f0 e0       	ldi	r31, 0x00	; 0
    1c7c:	c9 01       	movw	r24, r18
    1c7e:	bf 01       	movw	r22, r30
    1c80:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
    1c84:	cb 01       	movw	r24, r22
    1c86:	bf 01       	movw	r22, r30
    1c88:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
    1c8c:	38 2f       	mov	r19, r24
    1c8e:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1c90:	c6 01       	movw	r24, r12
    1c92:	b8 01       	movw	r22, r16
    1c94:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
    1c98:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1c9a:	40 33       	cpi	r20, 0x30	; 48
    1c9c:	21 f4       	brne	.+8      	; 0x1ca6 <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1c9e:	30 33       	cpi	r19, 0x30	; 48
    1ca0:	21 f0       	breq	.+8      	; 0x1caa <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1ca2:	80 e2       	ldi	r24, 0x20	; 32
    1ca4:	04 c0       	rjmp	.+8      	; 0x1cae <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1ca6:	84 2f       	mov	r24, r20
    1ca8:	02 c0       	rjmp	.+4      	; 0x1cae <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1caa:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1cac:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1cae:	60 33       	cpi	r22, 0x30	; 48
    1cb0:	09 f4       	brne	.+2      	; 0x1cb4 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1cb2:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1cb4:	20 e2       	ldi	r18, 0x20	; 32
    1cb6:	29 83       	std	Y+1, r18	; 0x01
    1cb8:	8a 83       	std	Y+2, r24	; 0x02
    1cba:	3b 83       	std	Y+3, r19	; 0x03
    1cbc:	4c 83       	std	Y+4, r20	; 0x04
    1cbe:	40 eb       	ldi	r20, 0xB0	; 176
    1cc0:	4d 83       	std	Y+5, r20	; 0x05
    1cc2:	33 e4       	ldi	r19, 0x43	; 67
    1cc4:	3e 83       	std	Y+6, r19	; 0x06
    1cc6:	2f 83       	std	Y+7, r18	; 0x07
    1cc8:	28 87       	std	Y+8, r18	; 0x08
    1cca:	29 87       	std	Y+9, r18	; 0x09
    1ccc:	2a 87       	std	Y+10, r18	; 0x0a
    1cce:	2b 87       	std	Y+11, r18	; 0x0b
    1cd0:	2c 87       	std	Y+12, r18	; 0x0c
    1cd2:	2d 87       	std	Y+13, r18	; 0x0d
    1cd4:	2e 87       	std	Y+14, r18	; 0x0e
    1cd6:	6f 87       	std	Y+15, r22	; 0x0f
    1cd8:	68 8b       	std	Y+16, r22	; 0x10
    1cda:	c6 01       	movw	r24, r12
    1cdc:	6a e0       	ldi	r22, 0x0A	; 10
    1cde:	70 e0       	ldi	r23, 0x00	; 0
    1ce0:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
    1ce4:	80 5d       	subi	r24, 0xD0	; 208
    1ce6:	89 8b       	std	Y+17, r24	; 0x11
    1ce8:	4a 8b       	std	Y+18, r20	; 0x12
    1cea:	3b 8b       	std	Y+19, r19	; 0x13
    1cec:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1cee:	ef 2d       	mov	r30, r15
    1cf0:	fe 2d       	mov	r31, r14
    1cf2:	de 01       	movw	r26, r28
    1cf4:	11 96       	adiw	r26, 0x01	; 1
    1cf6:	84 e1       	ldi	r24, 0x14	; 20
    1cf8:	0d 90       	ld	r0, X+
    1cfa:	01 92       	st	Z+, r0
    1cfc:	81 50       	subi	r24, 0x01	; 1
    1cfe:	e1 f7       	brne	.-8      	; 0x1cf8 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1d00:	64 96       	adiw	r28, 0x14	; 20
    1d02:	0f b6       	in	r0, 0x3f	; 63
    1d04:	f8 94       	cli
    1d06:	de bf       	out	0x3e, r29	; 62
    1d08:	0f be       	out	0x3f, r0	; 63
    1d0a:	cd bf       	out	0x3d, r28	; 61
    1d0c:	df 91       	pop	r29
    1d0e:	cf 91       	pop	r28
    1d10:	1f 91       	pop	r17
    1d12:	0f 91       	pop	r16
    1d14:	ff 90       	pop	r15
    1d16:	ef 90       	pop	r14
    1d18:	df 90       	pop	r13
    1d1a:	cf 90       	pop	r12
    1d1c:	08 95       	ret

00001d1e <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1d1e:	cf 93       	push	r28
    1d20:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1d22:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1d24:	8a ef       	ldi	r24, 0xFA	; 250
    1d26:	0e 94 52 12 	call	0x24a4	; 0x24a4 <spi_putchar>
	spi_putchar(data);
    1d2a:	8c 2f       	mov	r24, r28
    1d2c:	0e 94 52 12 	call	0x24a4	; 0x24a4 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1d30:	28 9a       	sbi	0x05, 0	; 5
}
    1d32:	cf 91       	pop	r28
    1d34:	08 95       	ret

00001d36 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1d36:	cf 93       	push	r28
    1d38:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1d3a:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1d3c:	88 ef       	ldi	r24, 0xF8	; 248
    1d3e:	0e 94 52 12 	call	0x24a4	; 0x24a4 <spi_putchar>
	spi_putchar(inst);
    1d42:	8c 2f       	mov	r24, r28
    1d44:	0e 94 52 12 	call	0x24a4	; 0x24a4 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1d48:	28 9a       	sbi	0x05, 0	; 5
}
    1d4a:	cf 91       	pop	r28
    1d4c:	08 95       	ret

00001d4e <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1d4e:	ef 92       	push	r14
    1d50:	ff 92       	push	r15
    1d52:	0f 93       	push	r16
    1d54:	1f 93       	push	r17
    1d56:	cf 93       	push	r28
    1d58:	df 93       	push	r29
    1d5a:	d8 2f       	mov	r29, r24
    1d5c:	c9 2f       	mov	r28, r25
    1d5e:	f6 2e       	mov	r15, r22
    1d60:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1d62:	82 e0       	ldi	r24, 0x02	; 2
    1d64:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <display_write_instruction>
    1d68:	0d 2f       	mov	r16, r29
    1d6a:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1d6c:	c0 e0       	ldi	r28, 0x00	; 0
    1d6e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1d70:	f8 01       	movw	r30, r16
    1d72:	81 91       	ld	r24, Z+
    1d74:	8f 01       	movw	r16, r30
    1d76:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1d7a:	21 96       	adiw	r28, 0x01	; 1
    1d7c:	c4 31       	cpi	r28, 0x14	; 20
    1d7e:	d1 05       	cpc	r29, r1
    1d80:	b9 f7       	brne	.-18     	; 0x1d70 <display_write_display_lines+0x22>
    1d82:	c4 e1       	ldi	r28, 0x14	; 20
    1d84:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1d86:	84 e1       	ldi	r24, 0x14	; 20
    1d88:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <display_write_instruction>
    1d8c:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1d8e:	d9 f7       	brne	.-10     	; 0x1d86 <display_write_display_lines+0x38>
    1d90:	0f 2d       	mov	r16, r15
    1d92:	1e 2d       	mov	r17, r14
    1d94:	c0 e0       	ldi	r28, 0x00	; 0
    1d96:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1d98:	f8 01       	movw	r30, r16
    1d9a:	81 91       	ld	r24, Z+
    1d9c:	8f 01       	movw	r16, r30
    1d9e:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1da2:	21 96       	adiw	r28, 0x01	; 1
    1da4:	c4 31       	cpi	r28, 0x14	; 20
    1da6:	d1 05       	cpc	r29, r1
    1da8:	b9 f7       	brne	.-18     	; 0x1d98 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1daa:	df 91       	pop	r29
    1dac:	cf 91       	pop	r28
    1dae:	1f 91       	pop	r17
    1db0:	0f 91       	pop	r16
    1db2:	ff 90       	pop	r15
    1db4:	ef 90       	pop	r14
    1db6:	08 95       	ret

00001db8 <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1db8:	cf 93       	push	r28
    1dba:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1dbc:	86 30       	cpi	r24, 0x06	; 6
    1dbe:	09 f4       	brne	.+2      	; 0x1dc2 <display_update+0xa>
    1dc0:	70 c0       	rjmp	.+224    	; 0x1ea2 <display_update+0xea>
    1dc2:	87 30       	cpi	r24, 0x07	; 7
    1dc4:	90 f4       	brcc	.+36     	; 0x1dea <display_update+0x32>
    1dc6:	82 30       	cpi	r24, 0x02	; 2
    1dc8:	09 f4       	brne	.+2      	; 0x1dcc <display_update+0x14>
    1dca:	43 c0       	rjmp	.+134    	; 0x1e52 <display_update+0x9a>
    1dcc:	83 30       	cpi	r24, 0x03	; 3
    1dce:	30 f4       	brcc	.+12     	; 0x1ddc <display_update+0x24>
    1dd0:	88 23       	and	r24, r24
    1dd2:	01 f1       	breq	.+64     	; 0x1e14 <display_update+0x5c>
    1dd4:	81 30       	cpi	r24, 0x01	; 1
    1dd6:	09 f0       	breq	.+2      	; 0x1dda <display_update+0x22>
    1dd8:	b8 c0       	rjmp	.+368    	; 0x1f4a <display_update+0x192>
    1dda:	2f c0       	rjmp	.+94     	; 0x1e3a <display_update+0x82>
    1ddc:	84 30       	cpi	r24, 0x04	; 4
    1dde:	09 f4       	brne	.+2      	; 0x1de2 <display_update+0x2a>
    1de0:	54 c0       	rjmp	.+168    	; 0x1e8a <display_update+0xd2>
    1de2:	85 30       	cpi	r24, 0x05	; 5
    1de4:	08 f0       	brcs	.+2      	; 0x1de8 <display_update+0x30>
    1de6:	69 c0       	rjmp	.+210    	; 0x1eba <display_update+0x102>
    1de8:	42 c0       	rjmp	.+132    	; 0x1e6e <display_update+0xb6>
    1dea:	89 30       	cpi	r24, 0x09	; 9
    1dec:	09 f4       	brne	.+2      	; 0x1df0 <display_update+0x38>
    1dee:	8a c0       	rjmp	.+276    	; 0x1f04 <display_update+0x14c>
    1df0:	8a 30       	cpi	r24, 0x0A	; 10
    1df2:	38 f4       	brcc	.+14     	; 0x1e02 <display_update+0x4a>
    1df4:	87 30       	cpi	r24, 0x07	; 7
    1df6:	09 f4       	brne	.+2      	; 0x1dfa <display_update+0x42>
    1df8:	79 c0       	rjmp	.+242    	; 0x1eec <display_update+0x134>
    1dfa:	88 30       	cpi	r24, 0x08	; 8
    1dfc:	09 f0       	breq	.+2      	; 0x1e00 <display_update+0x48>
    1dfe:	a5 c0       	rjmp	.+330    	; 0x1f4a <display_update+0x192>
    1e00:	69 c0       	rjmp	.+210    	; 0x1ed4 <display_update+0x11c>
    1e02:	8c 30       	cpi	r24, 0x0C	; 12
    1e04:	71 f0       	breq	.+28     	; 0x1e22 <display_update+0x6a>
    1e06:	8d 30       	cpi	r24, 0x0D	; 13
    1e08:	09 f4       	brne	.+2      	; 0x1e0c <display_update+0x54>
    1e0a:	94 c0       	rjmp	.+296    	; 0x1f34 <display_update+0x17c>
    1e0c:	8a 30       	cpi	r24, 0x0A	; 10
    1e0e:	09 f0       	breq	.+2      	; 0x1e12 <display_update+0x5a>
    1e10:	9c c0       	rjmp	.+312    	; 0x1f4a <display_update+0x192>
    1e12:	84 c0       	rjmp	.+264    	; 0x1f1c <display_update+0x164>
		case DISPLAY_MENU_HOME:
				display_write_display_lines(display_line_home,display_line_blank);
    1e14:	84 e5       	ldi	r24, 0x54	; 84
    1e16:	92 e0       	ldi	r25, 0x02	; 2
    1e18:	6c e3       	ldi	r22, 0x3C	; 60
    1e1a:	71 e0       	ldi	r23, 0x01	; 1
    1e1c:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1e20:	94 c0       	rjmp	.+296    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1e22:	cc e3       	ldi	r28, 0x3C	; 60
    1e24:	d1 e0       	ldi	r29, 0x01	; 1
    1e26:	ce 01       	movw	r24, r28
    1e28:	70 e0       	ldi	r23, 0x00	; 0
    1e2a:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    1e2e:	80 e4       	ldi	r24, 0x40	; 64
    1e30:	92 e0       	ldi	r25, 0x02	; 2
    1e32:	be 01       	movw	r22, r28
    1e34:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1e38:	88 c0       	rjmp	.+272    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    1e3a:	cc e3       	ldi	r28, 0x3C	; 60
    1e3c:	d1 e0       	ldi	r29, 0x01	; 1
    1e3e:	ce 01       	movw	r24, r28
    1e40:	70 e0       	ldi	r23, 0x00	; 0
    1e42:	0e 94 13 0c 	call	0x1826	; 0x1826 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    1e46:	8c e2       	ldi	r24, 0x2C	; 44
    1e48:	92 e0       	ldi	r25, 0x02	; 2
    1e4a:	be 01       	movw	r22, r28
    1e4c:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1e50:	7c c0       	rjmp	.+248    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    1e52:	cc e3       	ldi	r28, 0x3C	; 60
    1e54:	d1 e0       	ldi	r29, 0x01	; 1
    1e56:	ce 01       	movw	r24, r28
    1e58:	70 e0       	ldi	r23, 0x00	; 0
    1e5a:	50 e0       	ldi	r21, 0x00	; 0
    1e5c:	30 e0       	ldi	r19, 0x00	; 0
    1e5e:	0e 94 47 0c 	call	0x188e	; 0x188e <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    1e62:	88 e1       	ldi	r24, 0x18	; 24
    1e64:	92 e0       	ldi	r25, 0x02	; 2
    1e66:	be 01       	movw	r22, r28
    1e68:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1e6c:	6e c0       	rjmp	.+220    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    1e6e:	cc e3       	ldi	r28, 0x3C	; 60
    1e70:	d1 e0       	ldi	r29, 0x01	; 1
    1e72:	ce 01       	movw	r24, r28
    1e74:	70 e0       	ldi	r23, 0x00	; 0
    1e76:	50 e0       	ldi	r21, 0x00	; 0
    1e78:	30 e0       	ldi	r19, 0x00	; 0
    1e7a:	0e 94 03 0d 	call	0x1a06	; 0x1a06 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    1e7e:	84 e0       	ldi	r24, 0x04	; 4
    1e80:	92 e0       	ldi	r25, 0x02	; 2
    1e82:	be 01       	movw	r22, r28
    1e84:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1e88:	60 c0       	rjmp	.+192    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    1e8a:	cc e3       	ldi	r28, 0x3C	; 60
    1e8c:	d1 e0       	ldi	r29, 0x01	; 1
    1e8e:	ce 01       	movw	r24, r28
    1e90:	70 e0       	ldi	r23, 0x00	; 0
    1e92:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    1e96:	80 ef       	ldi	r24, 0xF0	; 240
    1e98:	91 e0       	ldi	r25, 0x01	; 1
    1e9a:	be 01       	movw	r22, r28
    1e9c:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1ea0:	54 c0       	rjmp	.+168    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1ea2:	cc e3       	ldi	r28, 0x3C	; 60
    1ea4:	d1 e0       	ldi	r29, 0x01	; 1
    1ea6:	ce 01       	movw	r24, r28
    1ea8:	70 e0       	ldi	r23, 0x00	; 0
    1eaa:	0e 94 8f 0c 	call	0x191e	; 0x191e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    1eae:	80 ea       	ldi	r24, 0xA0	; 160
    1eb0:	91 e0       	ldi	r25, 0x01	; 1
    1eb2:	be 01       	movw	r22, r28
    1eb4:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1eb8:	48 c0       	rjmp	.+144    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    1eba:	cc e3       	ldi	r28, 0x3C	; 60
    1ebc:	d1 e0       	ldi	r29, 0x01	; 1
    1ebe:	ce 01       	movw	r24, r28
    1ec0:	70 e0       	ldi	r23, 0x00	; 0
    1ec2:	50 e0       	ldi	r21, 0x00	; 0
    1ec4:	0e 94 20 0e 	call	0x1c40	; 0x1c40 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    1ec8:	84 eb       	ldi	r24, 0xB4	; 180
    1eca:	91 e0       	ldi	r25, 0x01	; 1
    1ecc:	be 01       	movw	r22, r28
    1ece:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1ed2:	3b c0       	rjmp	.+118    	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1ed4:	cc e3       	ldi	r28, 0x3C	; 60
    1ed6:	d1 e0       	ldi	r29, 0x01	; 1
    1ed8:	ce 01       	movw	r24, r28
    1eda:	70 e0       	ldi	r23, 0x00	; 0
    1edc:	0e 94 8f 0c 	call	0x191e	; 0x191e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    1ee0:	88 ec       	ldi	r24, 0xC8	; 200
    1ee2:	91 e0       	ldi	r25, 0x01	; 1
    1ee4:	be 01       	movw	r22, r28
    1ee6:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;	
    1eea:	2f c0       	rjmp	.+94     	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    1eec:	cc e3       	ldi	r28, 0x3C	; 60
    1eee:	d1 e0       	ldi	r29, 0x01	; 1
    1ef0:	ce 01       	movw	r24, r28
    1ef2:	70 e0       	ldi	r23, 0x00	; 0
    1ef4:	0e 94 8f 0c 	call	0x191e	; 0x191e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    1ef8:	8c ed       	ldi	r24, 0xDC	; 220
    1efa:	91 e0       	ldi	r25, 0x01	; 1
    1efc:	be 01       	movw	r22, r28
    1efe:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
    1f02:	23 c0       	rjmp	.+70     	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    1f04:	cc e3       	ldi	r28, 0x3C	; 60
    1f06:	d1 e0       	ldi	r29, 0x01	; 1
    1f08:	ce 01       	movw	r24, r28
    1f0a:	70 e0       	ldi	r23, 0x00	; 0
    1f0c:	0e 94 8f 0c 	call	0x191e	; 0x191e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    1f10:	8c e8       	ldi	r24, 0x8C	; 140
    1f12:	91 e0       	ldi	r25, 0x01	; 1
    1f14:	be 01       	movw	r22, r28
    1f16:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;				
    1f1a:	17 c0       	rjmp	.+46     	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    1f1c:	cc e3       	ldi	r28, 0x3C	; 60
    1f1e:	d1 e0       	ldi	r29, 0x01	; 1
    1f20:	ce 01       	movw	r24, r28
    1f22:	70 e0       	ldi	r23, 0x00	; 0
    1f24:	0e 94 8f 0c 	call	0x191e	; 0x191e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    1f28:	88 e7       	ldi	r24, 0x78	; 120
    1f2a:	91 e0       	ldi	r25, 0x01	; 1
    1f2c:	be 01       	movw	r22, r28
    1f2e:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
				break;
    1f32:	0b c0       	rjmp	.+22     	; 0x1f4a <display_update+0x192>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    1f34:	cc e3       	ldi	r28, 0x3C	; 60
    1f36:	d1 e0       	ldi	r29, 0x01	; 1
    1f38:	ce 01       	movw	r24, r28
    1f3a:	70 e0       	ldi	r23, 0x00	; 0
    1f3c:	0e 94 04 0e 	call	0x1c08	; 0x1c08 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    1f40:	80 e5       	ldi	r24, 0x50	; 80
    1f42:	91 e0       	ldi	r25, 0x01	; 1
    1f44:	be 01       	movw	r22, r28
    1f46:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    1f4a:	df 91       	pop	r29
    1f4c:	cf 91       	pop	r28
    1f4e:	08 95       	ret

00001f50 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    1f50:	ef 92       	push	r14
    1f52:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    1f54:	8e e1       	ldi	r24, 0x1E	; 30
    1f56:	0e 94 3c 12 	call	0x2478	; 0x2478 <spi_init>
	Spi_disable_it();	
    1f5a:	8c b5       	in	r24, 0x2c	; 44
    1f5c:	8f 77       	andi	r24, 0x7F	; 127
    1f5e:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    1f60:	8c b5       	in	r24, 0x2c	; 44
    1f62:	80 61       	ori	r24, 0x10	; 16
    1f64:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    1f66:	10 92 bb 03 	sts	0x03BB, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    1f6a:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1f6c:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    1f6e:	8c e0       	ldi	r24, 0x0C	; 12
    1f70:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    1f74:	88 e3       	ldi	r24, 0x38	; 56
    1f76:	0e 94 9b 0e 	call	0x1d36	; 0x1d36 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    1f7a:	80 e0       	ldi	r24, 0x00	; 0
    1f7c:	60 e0       	ldi	r22, 0x00	; 0
    1f7e:	40 e0       	ldi	r20, 0x00	; 0
    1f80:	20 e0       	ldi	r18, 0x00	; 0
    1f82:	00 e0       	ldi	r16, 0x00	; 0
    1f84:	ee 24       	eor	r14, r14
    1f86:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <display_update>
	
	
}
    1f8a:	0f 91       	pop	r16
    1f8c:	ef 90       	pop	r14
    1f8e:	08 95       	ret

00001f90 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    1f90:	e8 2f       	mov	r30, r24
    1f92:	f9 2f       	mov	r31, r25
    1f94:	a5 e8       	ldi	r26, 0x85	; 133
    1f96:	b3 e0       	ldi	r27, 0x03	; 3
    1f98:	84 e1       	ldi	r24, 0x14	; 20
    1f9a:	0d 90       	ld	r0, X+
    1f9c:	01 92       	st	Z+, r0
    1f9e:	81 50       	subi	r24, 0x01	; 1
    1fa0:	e1 f7       	brne	.-8      	; 0x1f9a <display_set_display_string+0xa>
}/* end display_set_display_string*/
    1fa2:	08 95       	ret

00001fa4 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1fa4:	90 93 31 03 	sts	0x0331, r25
    1fa8:	80 93 30 03 	sts	0x0330, r24
	CheckWDT();
    1fac:	0e 94 17 14 	call	0x282e	; 0x282e <CheckWDT>
}
    1fb0:	08 95       	ret

00001fb2 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1fb2:	e0 91 30 03 	lds	r30, 0x0330
    1fb6:	f0 91 31 03 	lds	r31, 0x0331
    1fba:	90 81       	ld	r25, Z
    1fbc:	89 2b       	or	r24, r25
    1fbe:	80 83       	st	Z, r24
}
    1fc0:	08 95       	ret

00001fc2 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    1fc2:	e0 91 30 03 	lds	r30, 0x0330
    1fc6:	f0 91 31 03 	lds	r31, 0x0331
    1fca:	10 82       	st	Z, r1
    1fcc:	08 95       	ret

00001fce <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    1fce:	10 92 16 04 	sts	0x0416, r1
	event_queue_tail=0;
    1fd2:	10 92 17 04 	sts	0x0417, r1
}
    1fd6:	08 95       	ret

00001fd8 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    1fd8:	cf 93       	push	r28
    1fda:	df 93       	push	r29
    1fdc:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    1fde:	c0 91 16 04 	lds	r28, 0x0416
    1fe2:	d0 e0       	ldi	r29, 0x00	; 0
    1fe4:	ce 01       	movw	r24, r28
    1fe6:	01 96       	adiw	r24, 0x01	; 1
    1fe8:	60 e1       	ldi	r22, 0x10	; 16
    1fea:	70 e0       	ldi	r23, 0x00	; 0
    1fec:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
    1ff0:	40 91 17 04 	lds	r20, 0x0417
    1ff4:	50 e0       	ldi	r21, 0x00	; 0
    1ff6:	84 17       	cp	r24, r20
    1ff8:	95 07       	cpc	r25, r21
    1ffa:	31 f0       	breq	.+12     	; 0x2008 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    1ffc:	ca 5f       	subi	r28, 0xFA	; 250
    1ffe:	db 4f       	sbci	r29, 0xFB	; 251
    2000:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    2002:	80 93 16 04 	sts	0x0416, r24
    2006:	03 c0       	rjmp	.+6      	; 0x200e <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2008:	88 e0       	ldi	r24, 0x08	; 8
    200a:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <AddError>
	}
}
    200e:	df 91       	pop	r29
    2010:	cf 91       	pop	r28
    2012:	08 95       	ret

00002014 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2014:	80 91 17 04 	lds	r24, 0x0417
    2018:	90 91 16 04 	lds	r25, 0x0416
    201c:	98 17       	cp	r25, r24
    201e:	31 f0       	breq	.+12     	; 0x202c <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    2020:	e6 e0       	ldi	r30, 0x06	; 6
    2022:	f4 e0       	ldi	r31, 0x04	; 4
    2024:	e8 0f       	add	r30, r24
    2026:	f1 1d       	adc	r31, r1
    2028:	80 81       	ld	r24, Z
    202a:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    202c:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    202e:	08 95       	ret

00002030 <Dashboard>:


void Dashboard(void){
    2030:	cf 92       	push	r12
    2032:	df 92       	push	r13
    2034:	ef 92       	push	r14
    2036:	0f 93       	push	r16
    2038:	cf 93       	push	r28
    203a:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    203c:	80 91 17 04 	lds	r24, 0x0417
    2040:	e6 e0       	ldi	r30, 0x06	; 6
    2042:	f4 e0       	ldi	r31, 0x04	; 4
    2044:	e8 0f       	add	r30, r24
    2046:	f1 1d       	adc	r31, r1
    2048:	80 81       	ld	r24, Z
    204a:	84 30       	cpi	r24, 0x04	; 4
    204c:	51 f1       	breq	.+84     	; 0x20a2 <Dashboard+0x72>
    204e:	85 30       	cpi	r24, 0x05	; 5
    2050:	30 f4       	brcc	.+12     	; 0x205e <Dashboard+0x2e>
    2052:	88 23       	and	r24, r24
    2054:	71 f0       	breq	.+28     	; 0x2072 <Dashboard+0x42>
    2056:	81 30       	cpi	r24, 0x01	; 1
    2058:	09 f0       	breq	.+2      	; 0x205c <Dashboard+0x2c>
    205a:	74 c0       	rjmp	.+232    	; 0x2144 <Dashboard+0x114>
    205c:	58 c0       	rjmp	.+176    	; 0x210e <Dashboard+0xde>
    205e:	88 30       	cpi	r24, 0x08	; 8
    2060:	09 f4       	brne	.+2      	; 0x2064 <Dashboard+0x34>
    2062:	5b c0       	rjmp	.+182    	; 0x211a <Dashboard+0xea>
    2064:	89 30       	cpi	r24, 0x09	; 9
    2066:	09 f4       	brne	.+2      	; 0x206a <Dashboard+0x3a>
    2068:	5b c0       	rjmp	.+182    	; 0x2120 <Dashboard+0xf0>
    206a:	87 30       	cpi	r24, 0x07	; 7
    206c:	09 f0       	breq	.+2      	; 0x2070 <Dashboard+0x40>
    206e:	6a c0       	rjmp	.+212    	; 0x2144 <Dashboard+0x114>
    2070:	51 c0       	rjmp	.+162    	; 0x2114 <Dashboard+0xe4>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    2072:	82 e3       	ldi	r24, 0x32	; 50
    2074:	93 e0       	ldi	r25, 0x03	; 3
    2076:	62 e4       	ldi	r22, 0x42	; 66
    2078:	73 e0       	ldi	r23, 0x03	; 3
    207a:	42 e0       	ldi	r20, 0x02	; 2
    207c:	55 e0       	ldi	r21, 0x05	; 5
    207e:	28 e0       	ldi	r18, 0x08	; 8
    2080:	0e 94 db 01 	call	0x3b6	; 0x3b6 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    2084:	ca e4       	ldi	r28, 0x4A	; 74
    2086:	d3 e0       	ldi	r29, 0x03	; 3
    2088:	ce 01       	movw	r24, r28
    208a:	6a e5       	ldi	r22, 0x5A	; 90
    208c:	73 e0       	ldi	r23, 0x03	; 3
    208e:	41 e0       	ldi	r20, 0x01	; 1
    2090:	55 e0       	ldi	r21, 0x05	; 5
    2092:	21 e0       	ldi	r18, 0x01	; 1
    2094:	0e 94 db 01 	call	0x3b6	; 0x3b6 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2098:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    209a:	ce 01       	movw	r24, r28
    209c:	0e 94 ec 01 	call	0x3d8	; 0x3d8 <CANStartRx>
			
			
		return;
    20a0:	51 c0       	rjmp	.+162    	; 0x2144 <Dashboard+0x114>
		break;
		case EVENT_10HZ:
			

			if(((PORTD>>3)&1)==1){
    20a2:	8b b1       	in	r24, 0x0b	; 11
    20a4:	86 95       	lsr	r24
    20a6:	86 95       	lsr	r24
    20a8:	86 95       	lsr	r24
    20aa:	80 ff       	sbrs	r24, 0
    20ac:	02 c0       	rjmp	.+4      	; 0x20b2 <Dashboard+0x82>
					PORTD&=~(1<<3);
    20ae:	5b 98       	cbi	0x0b, 3	; 11
    20b0:	01 c0       	rjmp	.+2      	; 0x20b4 <Dashboard+0x84>
			}else{
					PORTD|=(1<<3);
    20b2:	5b 9a       	sbi	0x0b, 3	; 11
			}
			
			//CAN Stuff
			//Fill TX Frame
			dashboard_10_data.dataStruct.ERRORCODE=0xFF;
    20b4:	8f ef       	ldi	r24, 0xFF	; 255
    20b6:	80 93 42 03 	sts	0x0342, r24
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    20ba:	90 91 bb 03 	lds	r25, 0x03BB
    20be:	90 93 43 03 	sts	0x0343, r25
			dashboard_10_data.dataStruct.KEYS_1=0xFF;
    20c2:	80 93 44 03 	sts	0x0344, r24
			dashboard_10_data.dataStruct.KEYS_2=0xFF;			
    20c6:	80 93 45 03 	sts	0x0345, r24
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    20ca:	82 e3       	ldi	r24, 0x32	; 50
    20cc:	93 e0       	ldi	r25, 0x03	; 3
    20ce:	0e 94 3f 02 	call	0x47e	; 0x47e <CANAddSendData>
						
	
			//Led Update 
			led_state_set(led_state);
    20d2:	80 91 6d 03 	lds	r24, 0x036D
    20d6:	90 91 6e 03 	lds	r25, 0x036E
    20da:	0e 94 9f 11 	call	0x233e	; 0x233e <led_state_set>
    20de:	0f 2e       	mov	r0, r31
    20e0:	ff ea       	ldi	r31, 0xAF	; 175
    20e2:	cf 2e       	mov	r12, r31
    20e4:	f3 e0       	ldi	r31, 0x03	; 3
    20e6:	df 2e       	mov	r13, r31
    20e8:	f0 2d       	mov	r31, r0
							
		
			//update menu
			
			uint8_t i=0;
    20ea:	c0 e0       	ldi	r28, 0x00	; 0
			
			for(i;i<12;i++){
				if(button_state[i]==1){
    20ec:	f6 01       	movw	r30, r12
    20ee:	81 91       	ld	r24, Z+
    20f0:	6f 01       	movw	r12, r30
    20f2:	81 30       	cpi	r24, 0x01	; 1
    20f4:	41 f4       	brne	.+16     	; 0x2106 <Dashboard+0xd6>
					display_update(DISPLAY_MENU_BUTTON_TEST,0,i,0,0,0);
    20f6:	8d e0       	ldi	r24, 0x0D	; 13
    20f8:	60 e0       	ldi	r22, 0x00	; 0
    20fa:	4c 2f       	mov	r20, r28
    20fc:	20 e0       	ldi	r18, 0x00	; 0
    20fe:	00 e0       	ldi	r16, 0x00	; 0
    2100:	ee 24       	eor	r14, r14
    2102:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <display_update>
		
			//update menu
			
			uint8_t i=0;
			
			for(i;i<12;i++){
    2106:	cf 5f       	subi	r28, 0xFF	; 255
    2108:	cc 30       	cpi	r28, 0x0C	; 12
    210a:	81 f7       	brne	.-32     	; 0x20ec <Dashboard+0xbc>
    210c:	1b c0       	rjmp	.+54     	; 0x2144 <Dashboard+0x114>
		return;
		break;
		case EVENT_50HZ:
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    210e:	0e 94 06 01 	call	0x20c	; 0x20c <button_multiplex_cycle>
			#endif	
		return;
    2112:	18 c0       	rjmp	.+48     	; 0x2144 <Dashboard+0x114>
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2114:	0e 94 8f 02 	call	0x51e	; 0x51e <CANAbortCMD>
		return;
    2118:	15 c0       	rjmp	.+42     	; 0x2144 <Dashboard+0x114>
		break;
		case EVENT_CANTX:
			CANSendNext();
    211a:	0e 94 70 02 	call	0x4e0	; 0x4e0 <CANSendNext>
		break;
    211e:	12 c0       	rjmp	.+36     	; 0x2144 <Dashboard+0x114>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    2120:	8a e4       	ldi	r24, 0x4A	; 74
    2122:	93 e0       	ldi	r25, 0x03	; 3
    2124:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <CANGetData>
			// check for communication error
			/*if(selected_menu!=dashboard_rx_general_data.dataStruct.REQUEST_ID){
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
			
			display_update(dashboard_rx_general_data.dataStruct.REQUEST_ID,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    2128:	80 91 5c 03 	lds	r24, 0x035C
    212c:	60 91 5d 03 	lds	r22, 0x035D
    2130:	40 91 5e 03 	lds	r20, 0x035E
    2134:	20 91 5f 03 	lds	r18, 0x035F
    2138:	00 91 60 03 	lds	r16, 0x0360
    213c:	e0 90 61 03 	lds	r14, 0x0361
    2140:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <display_update>
		return;
		break;
		default:
		break;
	}
}
    2144:	df 91       	pop	r29
    2146:	cf 91       	pop	r28
    2148:	0f 91       	pop	r16
    214a:	ef 90       	pop	r14
    214c:	df 90       	pop	r13
    214e:	cf 90       	pop	r12
    2150:	08 95       	ret

00002152 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2152:	90 91 16 04 	lds	r25, 0x0416
    2156:	80 91 17 04 	lds	r24, 0x0417
    215a:	98 17       	cp	r25, r24
    215c:	61 f0       	breq	.+24     	; 0x2176 <EventHandleEvent+0x24>
		Dashboard();		
    215e:	0e 94 18 10 	call	0x2030	; 0x2030 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2162:	80 91 17 04 	lds	r24, 0x0417
    2166:	90 e0       	ldi	r25, 0x00	; 0
    2168:	01 96       	adiw	r24, 0x01	; 1
    216a:	60 e1       	ldi	r22, 0x10	; 16
    216c:	70 e0       	ldi	r23, 0x00	; 0
    216e:	0e 94 2d 14 	call	0x285a	; 0x285a <__divmodhi4>
    2172:	80 93 17 04 	sts	0x0417, r24
    2176:	08 95       	ret

00002178 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2178:	8c 30       	cpi	r24, 0x0C	; 12
    217a:	70 f5       	brcc	.+92     	; 0x21d8 <led_set+0x60>
	
	switch(led_id){
    217c:	84 30       	cpi	r24, 0x04	; 4
    217e:	39 f1       	breq	.+78     	; 0x21ce <led_set+0x56>
    2180:	85 30       	cpi	r24, 0x05	; 5
    2182:	48 f4       	brcc	.+18     	; 0x2196 <led_set+0x1e>
    2184:	81 30       	cpi	r24, 0x01	; 1
    2186:	f9 f0       	breq	.+62     	; 0x21c6 <led_set+0x4e>
    2188:	81 30       	cpi	r24, 0x01	; 1
    218a:	98 f0       	brcs	.+38     	; 0x21b2 <led_set+0x3a>
    218c:	82 30       	cpi	r24, 0x02	; 2
    218e:	e9 f0       	breq	.+58     	; 0x21ca <led_set+0x52>
    2190:	83 30       	cpi	r24, 0x03	; 3
    2192:	11 f5       	brne	.+68     	; 0x21d8 <led_set+0x60>
    2194:	1e c0       	rjmp	.+60     	; 0x21d2 <led_set+0x5a>
    2196:	88 30       	cpi	r24, 0x08	; 8
    2198:	91 f0       	breq	.+36     	; 0x21be <led_set+0x46>
    219a:	89 30       	cpi	r24, 0x09	; 9
    219c:	28 f4       	brcc	.+10     	; 0x21a8 <led_set+0x30>
    219e:	85 30       	cpi	r24, 0x05	; 5
    21a0:	51 f0       	breq	.+20     	; 0x21b6 <led_set+0x3e>
    21a2:	87 30       	cpi	r24, 0x07	; 7
    21a4:	c9 f4       	brne	.+50     	; 0x21d8 <led_set+0x60>
    21a6:	09 c0       	rjmp	.+18     	; 0x21ba <led_set+0x42>
    21a8:	89 30       	cpi	r24, 0x09	; 9
    21aa:	59 f0       	breq	.+22     	; 0x21c2 <led_set+0x4a>
    21ac:	8a 30       	cpi	r24, 0x0A	; 10
    21ae:	a1 f4       	brne	.+40     	; 0x21d8 <led_set+0x60>
    21b0:	12 c0       	rjmp	.+36     	; 0x21d6 <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    21b2:	41 9a       	sbi	0x08, 1	; 8
			break;
    21b4:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    21b6:	11 9a       	sbi	0x02, 1	; 2
			break;
    21b8:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    21ba:	13 9a       	sbi	0x02, 3	; 2
			break;
    21bc:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    21be:	14 9a       	sbi	0x02, 4	; 2
				break;
    21c0:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    21c2:	12 9a       	sbi	0x02, 2	; 2
				break;
    21c4:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    21c6:	a4 9a       	sbi	0x14, 4	; 20
				break;
    21c8:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    21ca:	40 9a       	sbi	0x08, 0	; 8
				break;
    21cc:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    21ce:	a1 9a       	sbi	0x14, 1	; 20
				break;
    21d0:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    21d2:	a0 9a       	sbi	0x14, 0	; 20
				break;
    21d4:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    21d6:	5f 9a       	sbi	0x0b, 7	; 11
    21d8:	08 95       	ret

000021da <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    21da:	8c 30       	cpi	r24, 0x0C	; 12
    21dc:	90 f5       	brcc	.+100    	; 0x2242 <led_clear+0x68>
	
	switch(led_id){
    21de:	84 30       	cpi	r24, 0x04	; 4
    21e0:	49 f1       	breq	.+82     	; 0x2234 <led_clear+0x5a>
    21e2:	85 30       	cpi	r24, 0x05	; 5
    21e4:	48 f4       	brcc	.+18     	; 0x21f8 <led_clear+0x1e>
    21e6:	81 30       	cpi	r24, 0x01	; 1
    21e8:	f9 f0       	breq	.+62     	; 0x2228 <led_clear+0x4e>
    21ea:	81 30       	cpi	r24, 0x01	; 1
    21ec:	98 f0       	brcs	.+38     	; 0x2214 <led_clear+0x3a>
    21ee:	82 30       	cpi	r24, 0x02	; 2
    21f0:	f9 f0       	breq	.+62     	; 0x2230 <led_clear+0x56>
    21f2:	83 30       	cpi	r24, 0x03	; 3
    21f4:	31 f5       	brne	.+76     	; 0x2242 <led_clear+0x68>
    21f6:	22 c0       	rjmp	.+68     	; 0x223c <led_clear+0x62>
    21f8:	88 30       	cpi	r24, 0x08	; 8
    21fa:	91 f0       	breq	.+36     	; 0x2220 <led_clear+0x46>
    21fc:	89 30       	cpi	r24, 0x09	; 9
    21fe:	28 f4       	brcc	.+10     	; 0x220a <led_clear+0x30>
    2200:	85 30       	cpi	r24, 0x05	; 5
    2202:	51 f0       	breq	.+20     	; 0x2218 <led_clear+0x3e>
    2204:	87 30       	cpi	r24, 0x07	; 7
    2206:	e9 f4       	brne	.+58     	; 0x2242 <led_clear+0x68>
    2208:	09 c0       	rjmp	.+18     	; 0x221c <led_clear+0x42>
    220a:	89 30       	cpi	r24, 0x09	; 9
    220c:	59 f0       	breq	.+22     	; 0x2224 <led_clear+0x4a>
    220e:	8a 30       	cpi	r24, 0x0A	; 10
    2210:	c1 f4       	brne	.+48     	; 0x2242 <led_clear+0x68>
    2212:	16 c0       	rjmp	.+44     	; 0x2240 <led_clear+0x66>
		case LED_ID_AMS:
				PORTC&=~(1<<LED_PIN_AMS);	/* turn off led */
    2214:	41 98       	cbi	0x08, 1	; 8
				break;
    2216:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<LED_PIN_TV);/* turn off led */
    2218:	11 98       	cbi	0x02, 1	; 2
				break;
    221a:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<LED_PIN_RECUP);/* turn off led */
    221c:	13 98       	cbi	0x02, 3	; 2
				break;
    221e:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<LED_PIN_KOBI);/* turn off led */
    2220:	14 98       	cbi	0x02, 4	; 2
				break;
    2222:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(1<<LED_PIN_AD);/* turn off led */
    2224:	12 98       	cbi	0x02, 2	; 2
				break;
    2226:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    2228:	84 b3       	in	r24, 0x14	; 20
    222a:	80 7e       	andi	r24, 0xE0	; 224
    222c:	84 bb       	out	0x14, r24	; 20
				break;
    222e:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<LED_PIN_IMD);/* turn off led */
    2230:	40 98       	cbi	0x08, 0	; 8
				break;
    2232:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    2234:	84 b3       	in	r24, 0x14	; 20
    2236:	8c 7f       	andi	r24, 0xFC	; 252
    2238:	84 bb       	out	0x14, r24	; 20
				break;
    223a:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<LED_PIN_OK);/* turn off led */
    223c:	a0 98       	cbi	0x14, 0	; 20
				break;
    223e:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(1<<LED_PIN_START);/* turn off led */
    2240:	5f 98       	cbi	0x0b, 7	; 11
    2242:	08 95       	ret

00002244 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2244:	8c 30       	cpi	r24, 0x0C	; 12
    2246:	08 f0       	brcs	.+2      	; 0x224a <led_is_set+0x6>
    2248:	6a c0       	rjmp	.+212    	; 0x231e <led_is_set+0xda>
	
	switch(led_id){
    224a:	84 30       	cpi	r24, 0x04	; 4
    224c:	09 f4       	brne	.+2      	; 0x2250 <led_is_set+0xc>
    224e:	54 c0       	rjmp	.+168    	; 0x22f8 <led_is_set+0xb4>
    2250:	85 30       	cpi	r24, 0x05	; 5
    2252:	60 f4       	brcc	.+24     	; 0x226c <led_is_set+0x28>
    2254:	81 30       	cpi	r24, 0x01	; 1
    2256:	09 f4       	brne	.+2      	; 0x225a <led_is_set+0x16>
    2258:	41 c0       	rjmp	.+130    	; 0x22dc <led_is_set+0x98>
    225a:	81 30       	cpi	r24, 0x01	; 1
    225c:	b8 f0       	brcs	.+46     	; 0x228c <led_is_set+0x48>
    225e:	82 30       	cpi	r24, 0x02	; 2
    2260:	09 f4       	brne	.+2      	; 0x2264 <led_is_set+0x20>
    2262:	44 c0       	rjmp	.+136    	; 0x22ec <led_is_set+0xa8>
    2264:	83 30       	cpi	r24, 0x03	; 3
    2266:	09 f0       	breq	.+2      	; 0x226a <led_is_set+0x26>
    2268:	59 c0       	rjmp	.+178    	; 0x231c <led_is_set+0xd8>
    226a:	4d c0       	rjmp	.+154    	; 0x2306 <led_is_set+0xc2>
    226c:	88 30       	cpi	r24, 0x08	; 8
    226e:	31 f1       	breq	.+76     	; 0x22bc <led_is_set+0x78>
    2270:	89 30       	cpi	r24, 0x09	; 9
    2272:	30 f4       	brcc	.+12     	; 0x2280 <led_is_set+0x3c>
    2274:	85 30       	cpi	r24, 0x05	; 5
    2276:	91 f0       	breq	.+36     	; 0x229c <led_is_set+0x58>
    2278:	87 30       	cpi	r24, 0x07	; 7
    227a:	09 f0       	breq	.+2      	; 0x227e <led_is_set+0x3a>
    227c:	4f c0       	rjmp	.+158    	; 0x231c <led_is_set+0xd8>
    227e:	15 c0       	rjmp	.+42     	; 0x22aa <led_is_set+0x66>
    2280:	89 30       	cpi	r24, 0x09	; 9
    2282:	21 f1       	breq	.+72     	; 0x22cc <led_is_set+0x88>
    2284:	8a 30       	cpi	r24, 0x0A	; 10
    2286:	09 f0       	breq	.+2      	; 0x228a <led_is_set+0x46>
    2288:	49 c0       	rjmp	.+146    	; 0x231c <led_is_set+0xd8>
    228a:	43 c0       	rjmp	.+134    	; 0x2312 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    228c:	98 b1       	in	r25, 0x08	; 8
    228e:	96 95       	lsr	r25
    2290:	81 e0       	ldi	r24, 0x01	; 1
    2292:	91 30       	cpi	r25, 0x01	; 1
    2294:	09 f4       	brne	.+2      	; 0x2298 <led_is_set+0x54>
    2296:	43 c0       	rjmp	.+134    	; 0x231e <led_is_set+0xda>
    2298:	80 e0       	ldi	r24, 0x00	; 0
    229a:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    229c:	92 b1       	in	r25, 0x02	; 2
    229e:	96 95       	lsr	r25
    22a0:	81 e0       	ldi	r24, 0x01	; 1
    22a2:	91 30       	cpi	r25, 0x01	; 1
    22a4:	e1 f1       	breq	.+120    	; 0x231e <led_is_set+0xda>
    22a6:	80 e0       	ldi	r24, 0x00	; 0
    22a8:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    22aa:	92 b1       	in	r25, 0x02	; 2
    22ac:	96 95       	lsr	r25
    22ae:	96 95       	lsr	r25
    22b0:	96 95       	lsr	r25
    22b2:	81 e0       	ldi	r24, 0x01	; 1
    22b4:	91 30       	cpi	r25, 0x01	; 1
    22b6:	99 f1       	breq	.+102    	; 0x231e <led_is_set+0xda>
    22b8:	80 e0       	ldi	r24, 0x00	; 0
    22ba:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    22bc:	92 b1       	in	r25, 0x02	; 2
    22be:	92 95       	swap	r25
    22c0:	9f 70       	andi	r25, 0x0F	; 15
    22c2:	81 e0       	ldi	r24, 0x01	; 1
    22c4:	91 30       	cpi	r25, 0x01	; 1
    22c6:	59 f1       	breq	.+86     	; 0x231e <led_is_set+0xda>
    22c8:	80 e0       	ldi	r24, 0x00	; 0
    22ca:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    22cc:	92 b1       	in	r25, 0x02	; 2
    22ce:	96 95       	lsr	r25
    22d0:	96 95       	lsr	r25
    22d2:	81 e0       	ldi	r24, 0x01	; 1
    22d4:	91 30       	cpi	r25, 0x01	; 1
    22d6:	19 f1       	breq	.+70     	; 0x231e <led_is_set+0xda>
    22d8:	80 e0       	ldi	r24, 0x00	; 0
    22da:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    22dc:	94 b3       	in	r25, 0x14	; 20
    22de:	92 95       	swap	r25
    22e0:	9f 70       	andi	r25, 0x0F	; 15
    22e2:	81 e0       	ldi	r24, 0x01	; 1
    22e4:	91 30       	cpi	r25, 0x01	; 1
    22e6:	d9 f0       	breq	.+54     	; 0x231e <led_is_set+0xda>
    22e8:	80 e0       	ldi	r24, 0x00	; 0
    22ea:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    22ec:	98 b1       	in	r25, 0x08	; 8
    22ee:	81 e0       	ldi	r24, 0x01	; 1
    22f0:	91 30       	cpi	r25, 0x01	; 1
    22f2:	a9 f0       	breq	.+42     	; 0x231e <led_is_set+0xda>
    22f4:	80 e0       	ldi	r24, 0x00	; 0
    22f6:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    22f8:	94 b3       	in	r25, 0x14	; 20
    22fa:	96 95       	lsr	r25
    22fc:	81 e0       	ldi	r24, 0x01	; 1
    22fe:	91 30       	cpi	r25, 0x01	; 1
    2300:	71 f0       	breq	.+28     	; 0x231e <led_is_set+0xda>
    2302:	80 e0       	ldi	r24, 0x00	; 0
    2304:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    2306:	94 b3       	in	r25, 0x14	; 20
    2308:	81 e0       	ldi	r24, 0x01	; 1
    230a:	91 30       	cpi	r25, 0x01	; 1
    230c:	41 f0       	breq	.+16     	; 0x231e <led_is_set+0xda>
    230e:	80 e0       	ldi	r24, 0x00	; 0
    2310:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    2312:	81 e0       	ldi	r24, 0x01	; 1
    2314:	5f 99       	sbic	0x0b, 7	; 11
    2316:	03 c0       	rjmp	.+6      	; 0x231e <led_is_set+0xda>
    2318:	80 e0       	ldi	r24, 0x00	; 0
    231a:	08 95       	ret
    231c:	08 95       	ret
			break;
		default:
		break;
	}
}
    231e:	08 95       	ret

00002320 <led_toggle>:



void led_toggle(uint8_t led_id){
    2320:	cf 93       	push	r28
    2322:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2324:	0e 94 22 11 	call	0x2244	; 0x2244 <led_is_set>
    2328:	88 23       	and	r24, r24
    232a:	21 f0       	breq	.+8      	; 0x2334 <led_toggle+0x14>
		led_clear(led_id);
    232c:	8c 2f       	mov	r24, r28
    232e:	0e 94 ed 10 	call	0x21da	; 0x21da <led_clear>
    2332:	03 c0       	rjmp	.+6      	; 0x233a <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2334:	8c 2f       	mov	r24, r28
    2336:	0e 94 bc 10 	call	0x2178	; 0x2178 <led_set>
	}
}
    233a:	cf 91       	pop	r28
    233c:	08 95       	ret

0000233e <led_state_set>:


void led_state_set(uint16_t led_new_state){
    233e:	ef 92       	push	r14
    2340:	ff 92       	push	r15
    2342:	0f 93       	push	r16
    2344:	1f 93       	push	r17
    2346:	cf 93       	push	r28
    2348:	df 93       	push	r29
    234a:	7c 01       	movw	r14, r24
    234c:	c0 e0       	ldi	r28, 0x00	; 0
    234e:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2350:	01 e0       	ldi	r16, 0x01	; 1
    2352:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2354:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2356:	98 01       	movw	r18, r16
    2358:	0c 2e       	mov	r0, r28
    235a:	02 c0       	rjmp	.+4      	; 0x2360 <led_state_set+0x22>
    235c:	22 0f       	add	r18, r18
    235e:	33 1f       	adc	r19, r19
    2360:	0a 94       	dec	r0
    2362:	e2 f7       	brpl	.-8      	; 0x235c <led_state_set+0x1e>
    2364:	2e 21       	and	r18, r14
    2366:	3f 21       	and	r19, r15
    2368:	21 15       	cp	r18, r1
    236a:	31 05       	cpc	r19, r1
    236c:	11 f0       	breq	.+4      	; 0x2372 <led_state_set+0x34>
			led_set(i);
    236e:	0e 94 bc 10 	call	0x2178	; 0x2178 <led_set>
    2372:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2374:	cb 30       	cpi	r28, 0x0B	; 11
    2376:	d1 05       	cpc	r29, r1
    2378:	69 f7       	brne	.-38     	; 0x2354 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    237a:	df 91       	pop	r29
    237c:	cf 91       	pop	r28
    237e:	1f 91       	pop	r17
    2380:	0f 91       	pop	r16
    2382:	ff 90       	pop	r15
    2384:	ef 90       	pop	r14
    2386:	08 95       	ret

00002388 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    2388:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    238a:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    238c:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    238e:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    2390:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    2392:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    2394:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    2396:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    2398:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    239a:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    239c:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    239e:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    23a0:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    23a2:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    23a4:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    23a6:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    23a8:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    23aa:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    23ac:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    23ae:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    23b0:	8f ef       	ldi	r24, 0xFF	; 255
    23b2:	9f ef       	ldi	r25, 0xFF	; 255
    23b4:	90 93 6e 03 	sts	0x036E, r25
    23b8:	80 93 6d 03 	sts	0x036D, r24
	led_state_set(led_state);
    23bc:	0e 94 9f 11 	call	0x233e	; 0x233e <led_state_set>
	
}
    23c0:	08 95       	ret

000023c2 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    23c2:	0f 93       	push	r16
    23c4:	1f 93       	push	r17
    23c6:	cf 93       	push	r28
    23c8:	df 93       	push	r29
    23ca:	c0 e0       	ldi	r28, 0x00	; 0
    23cc:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    23ce:	8c 2f       	mov	r24, r28
    23d0:	0e 94 22 11 	call	0x2244	; 0x2244 <led_is_set>
    23d4:	90 e0       	ldi	r25, 0x00	; 0
    23d6:	0c 2e       	mov	r0, r28
    23d8:	02 c0       	rjmp	.+4      	; 0x23de <led_state_return+0x1c>
    23da:	88 0f       	add	r24, r24
    23dc:	99 1f       	adc	r25, r25
    23de:	0a 94       	dec	r0
    23e0:	e2 f7       	brpl	.-8      	; 0x23da <led_state_return+0x18>
    23e2:	08 2b       	or	r16, r24
    23e4:	19 2b       	or	r17, r25
    23e6:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    23e8:	cb 30       	cpi	r28, 0x0B	; 11
    23ea:	d1 05       	cpc	r29, r1
    23ec:	81 f7       	brne	.-32     	; 0x23ce <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    23ee:	80 2f       	mov	r24, r16
    23f0:	91 2f       	mov	r25, r17
    23f2:	df 91       	pop	r29
    23f4:	cf 91       	pop	r28
    23f6:	1f 91       	pop	r17
    23f8:	0f 91       	pop	r16
    23fa:	08 95       	ret

000023fc <main_deinit>:
		
}

void main_deinit(){
	
}
    23fc:	08 95       	ret

000023fe <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    23fe:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2400:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2402:	87 b1       	in	r24, 0x07	; 7
    2404:	80 76       	andi	r24, 0x60	; 96
    2406:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2408:	8f ef       	ldi	r24, 0xFF	; 255
    240a:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    240c:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    240e:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2410:	93 b3       	in	r25, 0x13	; 19
    2412:	90 7e       	andi	r25, 0xE0	; 224
    2414:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2416:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2418:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    241a:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    241c:	9b b1       	in	r25, 0x0b	; 11
    241e:	9f 69       	ori	r25, 0x9F	; 159
    2420:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2422:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2424:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2426:	84 b3       	in	r24, 0x14	; 20
    2428:	8f 61       	ori	r24, 0x1F	; 31
    242a:	84 bb       	out	0x14, r24	; 20
	
}
    242c:	08 95       	ret

0000242e <main_init>:


void main_init(){


	ports_init();
    242e:	0e 94 ff 11 	call	0x23fe	; 0x23fe <ports_init>
	
	CANInit();
    2432:	0e 94 c0 01 	call	0x380	; 0x380 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2436:	82 e0       	ldi	r24, 0x02	; 2
    2438:	60 e0       	ldi	r22, 0x00	; 0
    243a:	0e 94 a1 13 	call	0x2742	; 0x2742 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    243e:	83 e0       	ldi	r24, 0x03	; 3
    2440:	60 e0       	ldi	r22, 0x00	; 0
    2442:	0e 94 a6 13 	call	0x274c	; 0x274c <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2446:	0e 94 ab 13 	call	0x2756	; 0x2756 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    244a:	0e 94 db 13 	call	0x27b6	; 0x27b6 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    244e:	0e 94 58 01 	call	0x2b0	; 0x2b0 <buzzer_init>
	#endif
	
	#if HAS_LEDS
	led_init();
    2452:	0e 94 c4 11 	call	0x2388	; 0x2388 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2456:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    245a:	0e 94 a8 0f 	call	0x1f50	; 0x1f50 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    245e:	0e 94 0b 14 	call	0x2816	; 0x2816 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2462:	80 e0       	ldi	r24, 0x00	; 0
    2464:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
	
		
}
    2468:	08 95       	ret

0000246a <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    246a:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    246c:	5a 98       	cbi	0x0b, 2	; 11
}
    246e:	08 95       	ret

00002470 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2470:	5a 9a       	sbi	0x0b, 2	; 11
}
    2472:	08 95       	ret

00002474 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2474:	5a 98       	cbi	0x0b, 2	; 11
}
    2476:	08 95       	ret

00002478 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2478:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    247a:	20 9a       	sbi	0x04, 0	; 4
    247c:	94 b1       	in	r25, 0x04	; 4
    247e:	96 60       	ori	r25, 0x06	; 6
    2480:	94 b9       	out	0x04, r25	; 4
    2482:	9c b5       	in	r25, 0x2c	; 44
    2484:	90 7c       	andi	r25, 0xC0	; 192
    2486:	9c bd       	out	0x2c, r25	; 44
    2488:	9c b5       	in	r25, 0x2c	; 44
    248a:	8f 73       	andi	r24, 0x3F	; 63
    248c:	89 2b       	or	r24, r25
    248e:	8c bd       	out	0x2c, r24	; 44
    2490:	8d b5       	in	r24, 0x2d	; 45
    2492:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2494:	8c b5       	in	r24, 0x2c	; 44
    2496:	80 64       	ori	r24, 0x40	; 64
    2498:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    249a:	81 e0       	ldi	r24, 0x01	; 1
    249c:	08 95       	ret

0000249e <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    249e:	8d b5       	in	r24, 0x2d	; 45
}
    24a0:	80 78       	andi	r24, 0x80	; 128
    24a2:	08 95       	ret

000024a4 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    24a4:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    24a6:	0d b4       	in	r0, 0x2d	; 45
    24a8:	07 fe       	sbrs	r0, 7
    24aa:	fd cf       	rjmp	.-6      	; 0x24a6 <spi_putchar+0x2>
    return ch;
}
    24ac:	08 95       	ret

000024ae <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    24ae:	0d b4       	in	r0, 0x2d	; 45
    24b0:	07 fe       	sbrs	r0, 7
    24b2:	fd cf       	rjmp	.-6      	; 0x24ae <spi_getchar>
    ch = Spi_get_byte();
    24b4:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    24b6:	08 95       	ret

000024b8 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    24b8:	0d b4       	in	r0, 0x2d	; 45
    24ba:	07 fe       	sbrs	r0, 7
    24bc:	fd cf       	rjmp	.-6      	; 0x24b8 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    24be:	8e bd       	out	0x2e, r24	; 46
}
    24c0:	08 95       	ret

000024c2 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    24c2:	1f 92       	push	r1
    24c4:	0f 92       	push	r0
    24c6:	0f b6       	in	r0, 0x3f	; 63
    24c8:	0f 92       	push	r0
    24ca:	11 24       	eor	r1, r1
}
    24cc:	0f 90       	pop	r0
    24ce:	0f be       	out	0x3f, r0	; 63
    24d0:	0f 90       	pop	r0
    24d2:	1f 90       	pop	r1
    24d4:	18 95       	reti

000024d6 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    24d6:	1f 92       	push	r1
    24d8:	0f 92       	push	r0
    24da:	0f b6       	in	r0, 0x3f	; 63
    24dc:	0f 92       	push	r0
    24de:	11 24       	eor	r1, r1
	return;
}
    24e0:	0f 90       	pop	r0
    24e2:	0f be       	out	0x3f, r0	; 63
    24e4:	0f 90       	pop	r0
    24e6:	1f 90       	pop	r1
    24e8:	18 95       	reti

000024ea <__vector_17>:

ISR(TIMER0_OVF_vect){
    24ea:	1f 92       	push	r1
    24ec:	0f 92       	push	r0
    24ee:	0f b6       	in	r0, 0x3f	; 63
    24f0:	0f 92       	push	r0
    24f2:	11 24       	eor	r1, r1
	return;
}
    24f4:	0f 90       	pop	r0
    24f6:	0f be       	out	0x3f, r0	; 63
    24f8:	0f 90       	pop	r0
    24fa:	1f 90       	pop	r1
    24fc:	18 95       	reti

000024fe <__vector_12>:

ISR(TIMER1_COMPA_vect){
    24fe:	1f 92       	push	r1
    2500:	0f 92       	push	r0
    2502:	0f b6       	in	r0, 0x3f	; 63
    2504:	0f 92       	push	r0
    2506:	11 24       	eor	r1, r1
    2508:	2f 93       	push	r18
    250a:	3f 93       	push	r19
    250c:	4f 93       	push	r20
    250e:	5f 93       	push	r21
    2510:	6f 93       	push	r22
    2512:	7f 93       	push	r23
    2514:	8f 93       	push	r24
    2516:	9f 93       	push	r25
    2518:	af 93       	push	r26
    251a:	bf 93       	push	r27
    251c:	ef 93       	push	r30
    251e:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    2520:	e8 e8       	ldi	r30, 0x88	; 136
    2522:	f0 e0       	ldi	r31, 0x00	; 0
    2524:	80 81       	ld	r24, Z
    2526:	91 81       	ldd	r25, Z+1	; 0x01
    2528:	80 5d       	subi	r24, 0xD0	; 208
    252a:	9a 48       	sbci	r25, 0x8A	; 138
    252c:	91 83       	std	Z+1, r25	; 0x01
    252e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    2530:	81 e0       	ldi	r24, 0x01	; 1
    2532:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
	return;
}
    2536:	ff 91       	pop	r31
    2538:	ef 91       	pop	r30
    253a:	bf 91       	pop	r27
    253c:	af 91       	pop	r26
    253e:	9f 91       	pop	r25
    2540:	8f 91       	pop	r24
    2542:	7f 91       	pop	r23
    2544:	6f 91       	pop	r22
    2546:	5f 91       	pop	r21
    2548:	4f 91       	pop	r20
    254a:	3f 91       	pop	r19
    254c:	2f 91       	pop	r18
    254e:	0f 90       	pop	r0
    2550:	0f be       	out	0x3f, r0	; 63
    2552:	0f 90       	pop	r0
    2554:	1f 90       	pop	r1
    2556:	18 95       	reti

00002558 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2558:	1f 92       	push	r1
    255a:	0f 92       	push	r0
    255c:	0f b6       	in	r0, 0x3f	; 63
    255e:	0f 92       	push	r0
    2560:	11 24       	eor	r1, r1
    2562:	2f 93       	push	r18
    2564:	3f 93       	push	r19
    2566:	4f 93       	push	r20
    2568:	5f 93       	push	r21
    256a:	6f 93       	push	r22
    256c:	7f 93       	push	r23
    256e:	8f 93       	push	r24
    2570:	9f 93       	push	r25
    2572:	af 93       	push	r26
    2574:	bf 93       	push	r27
    2576:	ef 93       	push	r30
    2578:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    257a:	ea e8       	ldi	r30, 0x8A	; 138
    257c:	f0 e0       	ldi	r31, 0x00	; 0
    257e:	80 81       	ld	r24, Z
    2580:	91 81       	ldd	r25, Z+1	; 0x01
    2582:	80 5a       	subi	r24, 0xA0	; 160
    2584:	95 41       	sbci	r25, 0x15	; 21
    2586:	91 83       	std	Z+1, r25	; 0x01
    2588:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    258a:	82 e0       	ldi	r24, 0x02	; 2
    258c:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
	return;
}
    2590:	ff 91       	pop	r31
    2592:	ef 91       	pop	r30
    2594:	bf 91       	pop	r27
    2596:	af 91       	pop	r26
    2598:	9f 91       	pop	r25
    259a:	8f 91       	pop	r24
    259c:	7f 91       	pop	r23
    259e:	6f 91       	pop	r22
    25a0:	5f 91       	pop	r21
    25a2:	4f 91       	pop	r20
    25a4:	3f 91       	pop	r19
    25a6:	2f 91       	pop	r18
    25a8:	0f 90       	pop	r0
    25aa:	0f be       	out	0x3f, r0	; 63
    25ac:	0f 90       	pop	r0
    25ae:	1f 90       	pop	r1
    25b0:	18 95       	reti

000025b2 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    25b2:	1f 92       	push	r1
    25b4:	0f 92       	push	r0
    25b6:	0f b6       	in	r0, 0x3f	; 63
    25b8:	0f 92       	push	r0
    25ba:	11 24       	eor	r1, r1
    25bc:	2f 93       	push	r18
    25be:	3f 93       	push	r19
    25c0:	4f 93       	push	r20
    25c2:	5f 93       	push	r21
    25c4:	6f 93       	push	r22
    25c6:	7f 93       	push	r23
    25c8:	8f 93       	push	r24
    25ca:	9f 93       	push	r25
    25cc:	af 93       	push	r26
    25ce:	bf 93       	push	r27
    25d0:	ef 93       	push	r30
    25d2:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    25d4:	ec e8       	ldi	r30, 0x8C	; 140
    25d6:	f0 e0       	ldi	r31, 0x00	; 0
    25d8:	80 81       	ld	r24, Z
    25da:	91 81       	ldd	r25, Z+1	; 0x01
    25dc:	88 56       	subi	r24, 0x68	; 104
    25de:	95 4c       	sbci	r25, 0xC5	; 197
    25e0:	91 83       	std	Z+1, r25	; 0x01
    25e2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    25e4:	83 e0       	ldi	r24, 0x03	; 3
    25e6:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
	return;
}
    25ea:	ff 91       	pop	r31
    25ec:	ef 91       	pop	r30
    25ee:	bf 91       	pop	r27
    25f0:	af 91       	pop	r26
    25f2:	9f 91       	pop	r25
    25f4:	8f 91       	pop	r24
    25f6:	7f 91       	pop	r23
    25f8:	6f 91       	pop	r22
    25fa:	5f 91       	pop	r21
    25fc:	4f 91       	pop	r20
    25fe:	3f 91       	pop	r19
    2600:	2f 91       	pop	r18
    2602:	0f 90       	pop	r0
    2604:	0f be       	out	0x3f, r0	; 63
    2606:	0f 90       	pop	r0
    2608:	1f 90       	pop	r1
    260a:	18 95       	reti

0000260c <__vector_28>:

ISR(TIMER3_COMPA_vect){
    260c:	1f 92       	push	r1
    260e:	0f 92       	push	r0
    2610:	0f b6       	in	r0, 0x3f	; 63
    2612:	0f 92       	push	r0
    2614:	11 24       	eor	r1, r1
    2616:	2f 93       	push	r18
    2618:	3f 93       	push	r19
    261a:	4f 93       	push	r20
    261c:	5f 93       	push	r21
    261e:	6f 93       	push	r22
    2620:	7f 93       	push	r23
    2622:	8f 93       	push	r24
    2624:	9f 93       	push	r25
    2626:	af 93       	push	r26
    2628:	bf 93       	push	r27
    262a:	ef 93       	push	r30
    262c:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    262e:	e8 e9       	ldi	r30, 0x98	; 152
    2630:	f0 e0       	ldi	r31, 0x00	; 0
    2632:	80 81       	ld	r24, Z
    2634:	91 81       	ldd	r25, Z+1	; 0x01
    2636:	80 59       	subi	r24, 0x90	; 144
    2638:	96 4b       	sbci	r25, 0xB6	; 182
    263a:	91 83       	std	Z+1, r25	; 0x01
    263c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    263e:	84 e0       	ldi	r24, 0x04	; 4
    2640:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
	return;
}
    2644:	ff 91       	pop	r31
    2646:	ef 91       	pop	r30
    2648:	bf 91       	pop	r27
    264a:	af 91       	pop	r26
    264c:	9f 91       	pop	r25
    264e:	8f 91       	pop	r24
    2650:	7f 91       	pop	r23
    2652:	6f 91       	pop	r22
    2654:	5f 91       	pop	r21
    2656:	4f 91       	pop	r20
    2658:	3f 91       	pop	r19
    265a:	2f 91       	pop	r18
    265c:	0f 90       	pop	r0
    265e:	0f be       	out	0x3f, r0	; 63
    2660:	0f 90       	pop	r0
    2662:	1f 90       	pop	r1
    2664:	18 95       	reti

00002666 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2666:	1f 92       	push	r1
    2668:	0f 92       	push	r0
    266a:	0f b6       	in	r0, 0x3f	; 63
    266c:	0f 92       	push	r0
    266e:	11 24       	eor	r1, r1
    2670:	2f 93       	push	r18
    2672:	3f 93       	push	r19
    2674:	4f 93       	push	r20
    2676:	5f 93       	push	r21
    2678:	6f 93       	push	r22
    267a:	7f 93       	push	r23
    267c:	8f 93       	push	r24
    267e:	9f 93       	push	r25
    2680:	af 93       	push	r26
    2682:	bf 93       	push	r27
    2684:	ef 93       	push	r30
    2686:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    2688:	ea e9       	ldi	r30, 0x9A	; 154
    268a:	f0 e0       	ldi	r31, 0x00	; 0
    268c:	80 81       	ld	r24, Z
    268e:	91 81       	ldd	r25, Z+1	; 0x01
    2690:	80 52       	subi	r24, 0x20	; 32
    2692:	9d 46       	sbci	r25, 0x6D	; 109
    2694:	91 83       	std	Z+1, r25	; 0x01
    2696:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    2698:	85 e0       	ldi	r24, 0x05	; 5
    269a:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
	return;
}
    269e:	ff 91       	pop	r31
    26a0:	ef 91       	pop	r30
    26a2:	bf 91       	pop	r27
    26a4:	af 91       	pop	r26
    26a6:	9f 91       	pop	r25
    26a8:	8f 91       	pop	r24
    26aa:	7f 91       	pop	r23
    26ac:	6f 91       	pop	r22
    26ae:	5f 91       	pop	r21
    26b0:	4f 91       	pop	r20
    26b2:	3f 91       	pop	r19
    26b4:	2f 91       	pop	r18
    26b6:	0f 90       	pop	r0
    26b8:	0f be       	out	0x3f, r0	; 63
    26ba:	0f 90       	pop	r0
    26bc:	1f 90       	pop	r1
    26be:	18 95       	reti

000026c0 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    26c0:	1f 92       	push	r1
    26c2:	0f 92       	push	r0
    26c4:	0f b6       	in	r0, 0x3f	; 63
    26c6:	0f 92       	push	r0
    26c8:	11 24       	eor	r1, r1
    26ca:	2f 93       	push	r18
    26cc:	3f 93       	push	r19
    26ce:	4f 93       	push	r20
    26d0:	5f 93       	push	r21
    26d2:	6f 93       	push	r22
    26d4:	7f 93       	push	r23
    26d6:	8f 93       	push	r24
    26d8:	9f 93       	push	r25
    26da:	af 93       	push	r26
    26dc:	bf 93       	push	r27
    26de:	ef 93       	push	r30
    26e0:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    26e2:	ec e9       	ldi	r30, 0x9C	; 156
    26e4:	f0 e0       	ldi	r31, 0x00	; 0
    26e6:	80 81       	ld	r24, Z
    26e8:	91 81       	ldd	r25, Z+1	; 0x01
    26ea:	88 56       	subi	r24, 0x68	; 104
    26ec:	98 44       	sbci	r25, 0x48	; 72
    26ee:	91 83       	std	Z+1, r25	; 0x01
    26f0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    26f2:	86 e0       	ldi	r24, 0x06	; 6
    26f4:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <EventAddEvent>
	return;
}
    26f8:	ff 91       	pop	r31
    26fa:	ef 91       	pop	r30
    26fc:	bf 91       	pop	r27
    26fe:	af 91       	pop	r26
    2700:	9f 91       	pop	r25
    2702:	8f 91       	pop	r24
    2704:	7f 91       	pop	r23
    2706:	6f 91       	pop	r22
    2708:	5f 91       	pop	r21
    270a:	4f 91       	pop	r20
    270c:	3f 91       	pop	r19
    270e:	2f 91       	pop	r18
    2710:	0f 90       	pop	r0
    2712:	0f be       	out	0x3f, r0	; 63
    2714:	0f 90       	pop	r0
    2716:	1f 90       	pop	r1
    2718:	18 95       	reti

0000271a <__vector_15>:

ISR(TIMER1_OVF_vect){}
    271a:	1f 92       	push	r1
    271c:	0f 92       	push	r0
    271e:	0f b6       	in	r0, 0x3f	; 63
    2720:	0f 92       	push	r0
    2722:	11 24       	eor	r1, r1
    2724:	0f 90       	pop	r0
    2726:	0f be       	out	0x3f, r0	; 63
    2728:	0f 90       	pop	r0
    272a:	1f 90       	pop	r1
    272c:	18 95       	reti

0000272e <__vector_31>:

ISR(TIMER3_OVF_vect){}
    272e:	1f 92       	push	r1
    2730:	0f 92       	push	r0
    2732:	0f b6       	in	r0, 0x3f	; 63
    2734:	0f 92       	push	r0
    2736:	11 24       	eor	r1, r1
    2738:	0f 90       	pop	r0
    273a:	0f be       	out	0x3f, r0	; 63
    273c:	0f 90       	pop	r0
    273e:	1f 90       	pop	r1
    2740:	18 95       	reti

00002742 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2742:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2746:	60 93 6f 00 	sts	0x006F, r22
}
    274a:	08 95       	ret

0000274c <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    274c:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2750:	60 93 71 00 	sts	0x0071, r22
}
    2754:	08 95       	ret

00002756 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2756:	80 91 84 00 	lds	r24, 0x0084
    275a:	90 91 85 00 	lds	r25, 0x0085
    275e:	80 5d       	subi	r24, 0xD0	; 208
    2760:	9a 48       	sbci	r25, 0x8A	; 138
    2762:	90 93 89 00 	sts	0x0089, r25
    2766:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    276a:	ef e6       	ldi	r30, 0x6F	; 111
    276c:	f0 e0       	ldi	r31, 0x00	; 0
    276e:	80 81       	ld	r24, Z
    2770:	82 60       	ori	r24, 0x02	; 2
    2772:	80 83       	st	Z, r24
}
    2774:	08 95       	ret

00002776 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2776:	80 91 84 00 	lds	r24, 0x0084
    277a:	90 91 85 00 	lds	r25, 0x0085
    277e:	80 5a       	subi	r24, 0xA0	; 160
    2780:	95 41       	sbci	r25, 0x15	; 21
    2782:	90 93 8b 00 	sts	0x008B, r25
    2786:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    278a:	ef e6       	ldi	r30, 0x6F	; 111
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	80 81       	ld	r24, Z
    2790:	84 60       	ori	r24, 0x04	; 4
    2792:	80 83       	st	Z, r24
}
    2794:	08 95       	ret

00002796 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2796:	80 91 84 00 	lds	r24, 0x0084
    279a:	90 91 85 00 	lds	r25, 0x0085
    279e:	88 56       	subi	r24, 0x68	; 104
    27a0:	95 4c       	sbci	r25, 0xC5	; 197
    27a2:	90 93 8d 00 	sts	0x008D, r25
    27a6:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    27aa:	ef e6       	ldi	r30, 0x6F	; 111
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	80 81       	ld	r24, Z
    27b0:	88 60       	ori	r24, 0x08	; 8
    27b2:	80 83       	st	Z, r24
}
    27b4:	08 95       	ret

000027b6 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    27b6:	80 91 94 00 	lds	r24, 0x0094
    27ba:	90 91 95 00 	lds	r25, 0x0095
    27be:	80 59       	subi	r24, 0x90	; 144
    27c0:	96 4b       	sbci	r25, 0xB6	; 182
    27c2:	90 93 99 00 	sts	0x0099, r25
    27c6:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    27ca:	e1 e7       	ldi	r30, 0x71	; 113
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	80 81       	ld	r24, Z
    27d0:	82 60       	ori	r24, 0x02	; 2
    27d2:	80 83       	st	Z, r24
}
    27d4:	08 95       	ret

000027d6 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    27d6:	80 91 94 00 	lds	r24, 0x0094
    27da:	90 91 95 00 	lds	r25, 0x0095
    27de:	80 52       	subi	r24, 0x20	; 32
    27e0:	9d 46       	sbci	r25, 0x6D	; 109
    27e2:	90 93 9b 00 	sts	0x009B, r25
    27e6:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    27ea:	e1 e7       	ldi	r30, 0x71	; 113
    27ec:	f0 e0       	ldi	r31, 0x00	; 0
    27ee:	80 81       	ld	r24, Z
    27f0:	84 60       	ori	r24, 0x04	; 4
    27f2:	80 83       	st	Z, r24
}
    27f4:	08 95       	ret

000027f6 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    27f6:	80 91 94 00 	lds	r24, 0x0094
    27fa:	90 91 95 00 	lds	r25, 0x0095
    27fe:	88 56       	subi	r24, 0x68	; 104
    2800:	98 44       	sbci	r25, 0x48	; 72
    2802:	90 93 9d 00 	sts	0x009D, r25
    2806:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    280a:	e1 e7       	ldi	r30, 0x71	; 113
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 81       	ld	r24, Z
    2810:	88 60       	ori	r24, 0x08	; 8
    2812:	80 83       	st	Z, r24
}
    2814:	08 95       	ret

00002816 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    2816:	2b e0       	ldi	r18, 0x0B	; 11
    2818:	88 e1       	ldi	r24, 0x18	; 24
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	0f b6       	in	r0, 0x3f	; 63
    281e:	f8 94       	cli
    2820:	a8 95       	wdr
    2822:	80 93 60 00 	sts	0x0060, r24
    2826:	0f be       	out	0x3f, r0	; 63
    2828:	20 93 60 00 	sts	0x0060, r18
}
    282c:	08 95       	ret

0000282e <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    282e:	04 b6       	in	r0, 0x34	; 52
    2830:	03 fe       	sbrs	r0, 3
    2832:	06 c0       	rjmp	.+12     	; 0x2840 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2834:	84 b7       	in	r24, 0x34	; 52
    2836:	87 7f       	andi	r24, 0xF7	; 247
    2838:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    283a:	80 e1       	ldi	r24, 0x10	; 16
    283c:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <AddError>
	}
}
    2840:	08 95       	ret

00002842 <__udivmodqi4>:
    2842:	99 1b       	sub	r25, r25
    2844:	79 e0       	ldi	r23, 0x09	; 9
    2846:	04 c0       	rjmp	.+8      	; 0x2850 <__udivmodqi4_ep>

00002848 <__udivmodqi4_loop>:
    2848:	99 1f       	adc	r25, r25
    284a:	96 17       	cp	r25, r22
    284c:	08 f0       	brcs	.+2      	; 0x2850 <__udivmodqi4_ep>
    284e:	96 1b       	sub	r25, r22

00002850 <__udivmodqi4_ep>:
    2850:	88 1f       	adc	r24, r24
    2852:	7a 95       	dec	r23
    2854:	c9 f7       	brne	.-14     	; 0x2848 <__udivmodqi4_loop>
    2856:	80 95       	com	r24
    2858:	08 95       	ret

0000285a <__divmodhi4>:
    285a:	97 fb       	bst	r25, 7
    285c:	09 2e       	mov	r0, r25
    285e:	07 26       	eor	r0, r23
    2860:	0a d0       	rcall	.+20     	; 0x2876 <__divmodhi4_neg1>
    2862:	77 fd       	sbrc	r23, 7
    2864:	04 d0       	rcall	.+8      	; 0x286e <__divmodhi4_neg2>
    2866:	0c d0       	rcall	.+24     	; 0x2880 <__udivmodhi4>
    2868:	06 d0       	rcall	.+12     	; 0x2876 <__divmodhi4_neg1>
    286a:	00 20       	and	r0, r0
    286c:	1a f4       	brpl	.+6      	; 0x2874 <__divmodhi4_exit>

0000286e <__divmodhi4_neg2>:
    286e:	70 95       	com	r23
    2870:	61 95       	neg	r22
    2872:	7f 4f       	sbci	r23, 0xFF	; 255

00002874 <__divmodhi4_exit>:
    2874:	08 95       	ret

00002876 <__divmodhi4_neg1>:
    2876:	f6 f7       	brtc	.-4      	; 0x2874 <__divmodhi4_exit>
    2878:	90 95       	com	r25
    287a:	81 95       	neg	r24
    287c:	9f 4f       	sbci	r25, 0xFF	; 255
    287e:	08 95       	ret

00002880 <__udivmodhi4>:
    2880:	aa 1b       	sub	r26, r26
    2882:	bb 1b       	sub	r27, r27
    2884:	51 e1       	ldi	r21, 0x11	; 17
    2886:	07 c0       	rjmp	.+14     	; 0x2896 <__udivmodhi4_ep>

00002888 <__udivmodhi4_loop>:
    2888:	aa 1f       	adc	r26, r26
    288a:	bb 1f       	adc	r27, r27
    288c:	a6 17       	cp	r26, r22
    288e:	b7 07       	cpc	r27, r23
    2890:	10 f0       	brcs	.+4      	; 0x2896 <__udivmodhi4_ep>
    2892:	a6 1b       	sub	r26, r22
    2894:	b7 0b       	sbc	r27, r23

00002896 <__udivmodhi4_ep>:
    2896:	88 1f       	adc	r24, r24
    2898:	99 1f       	adc	r25, r25
    289a:	5a 95       	dec	r21
    289c:	a9 f7       	brne	.-22     	; 0x2888 <__udivmodhi4_loop>
    289e:	80 95       	com	r24
    28a0:	90 95       	com	r25
    28a2:	bc 01       	movw	r22, r24
    28a4:	cd 01       	movw	r24, r26
    28a6:	08 95       	ret

000028a8 <_exit>:
    28a8:	f8 94       	cli

000028aa <__stop_program>:
    28aa:	ff cf       	rjmp	.-2      	; 0x28aa <__stop_program>
