# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB4.srcs/sources_1/new/LAB4.vhd" \
"../../../../ssm2603_i2s.vhd" \
"../../../../LAB4.srcs/sim_1/new/tbench.vhd" \

# Do not sort compile order
nosort
