##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyMASTER_CLK
		4.5::Critical Path Report for FanController_TACH_CLK_500K
		4.6::Critical Path Report for clock_3
		4.7::Critical Path Report for clock_4
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clock_4:R vs. clock_4:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_2:R vs. FanController_TACH_CLK_500K:R)
		5.5::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (FanController_TACH_CLK_500K:R vs. Clock_2:R)
		5.7::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
		5.8::Critical Path Report for (clock_3:R vs. clock_3:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 0.16 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 0.16 MHz    | 
Clock: Clock_1                               | Frequency: 111.35 MHz  | Target: 12.00 MHz   | 
Clock: Clock_2                               | Frequency: 44.09 MHz   | Target: 12.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 49.56 MHz   | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | Frequency: 66.33 MHz   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 24.00 MHz   | 
Clock: FanController_TACH_CLK_500K           | Frequency: 39.90 MHz   | Target: 0.50 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: clock_3                               | Frequency: 29.81 MHz   | Target: 0.10 MHz    | 
Clock: clock_4                               | Frequency: 29.96 MHz   | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2                      Clock_1                      41666.7          32686       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      Clock_2                      83333.3          60651       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      CyBUS_CLK                    41666.7          34144       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                      FanController_TACH_CLK_500K  41666.7          26590       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Clock_2                      41666.7          21488       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    CyBUS_CLK                    41666.7          21496       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K  Clock_2                      41666.7          32222       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K  FanController_TACH_CLK_500K  2e+006           1974938     N/A              N/A         N/A              N/A         N/A              N/A         
clock_3                      clock_3                      1e+007           9966459     N/A              N/A         N/A              N/A         N/A              N/A         
clock_4                      clock_4                      41666.7          8292        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase               
-------------  ------------  -----------------------------  
tach_1(0)_PAD  17406         FanController_TACH_CLK_500K:R  


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
P0_1(0)_PAD   22736         clock_3:R         
pwm_1(0)_PAD  23059         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 111.35 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 32686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell4    1250   1250  32686  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   6161   7411  32686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 44.09 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell5   2602   7882  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell5   9710  17592  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell6      0  17592  60651  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 49.56 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 21488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  21488  RISE       1
Net_947/main_0                      macrocell4    7669  16669  21488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 66.33 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 26590p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell15    8987  11567  26590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell15         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for FanController_TACH_CLK_500K
*********************************************************
Clock: FanController_TACH_CLK_500K
Frequency: 39.90 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1974938p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21552
-------------------------------------   ----- 
End-of-path arrival time (ps)           21552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell7   3459   4709  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell7   9710  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell8      0  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell8   4830  19249  1974938  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell22     2303  21552  1974938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for clock_3
*************************************
Clock: clock_3
Frequency: 29.81 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9966459p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28451
-------------------------------------   ----- 
End-of-path arrival time (ps)           28451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3981  12121  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   9710  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3310  25141  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  25141  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3310  28451  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  28451  9966459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell13      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for clock_4
*************************************
Clock: clock_4
Frequency: 29.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28284
-------------------------------------   ----- 
End-of-path arrival time (ps)           28284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3814  11954   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  24974   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  24974   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28284   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28284   8292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clock_4:R vs. clock_4:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28284
-------------------------------------   ----- 
End-of-path arrival time (ps)           28284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3814  11954   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  24974   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  24974   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28284   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28284   8292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 32686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell4    1250   1250  32686  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   6161   7411  32686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell5   2602   7882  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell5   9710  17592  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell6      0  17592  60651  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. FanController_TACH_CLK_500K:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 26590p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell15    8987  11567  26590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell15         0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell13   1250   1250  34144  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell10   2763   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1


5.6::Critical Path Report for (FanController_TACH_CLK_500K:R vs. Clock_2:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 32222p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                 macrocell27   1250   1250  32222  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0  macrocell11   4684   5934  32222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell11         0      0  RISE       1


5.7::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
***********************************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1974938p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21552
-------------------------------------   ----- 
End-of-path arrival time (ps)           21552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell7   3459   4709  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell7   9710  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell8      0  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell8   4830  19249  1974938  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell22     2303  21552  1974938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1


5.8::Critical Path Report for (clock_3:R vs. clock_3:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9966459p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28451
-------------------------------------   ----- 
End-of-path arrival time (ps)           28451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3981  12121  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   9710  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3310  25141  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  25141  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3310  28451  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  28451  9966459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell13      0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 21488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  21488  RISE       1
Net_947/main_0                      macrocell4    7669  16669  21488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 21496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  21496  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell10   7660  16660  21496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28284
-------------------------------------   ----- 
End-of-path arrival time (ps)           28284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3814  11954   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  24974   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  24974   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28284   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28284   8292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 11602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24974
-------------------------------------   ----- 
End-of-path arrival time (ps)           24974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3814  11954   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  24974   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  24974  11602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 14912p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21664
-------------------------------------   ----- 
End-of-path arrival time (ps)           21664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3814  11954   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21664   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21664  14912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18189p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11958
-------------------------------------   ----- 
End-of-path arrival time (ps)           11958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3818  11958  18189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18192p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11954
-------------------------------------   ----- 
End-of-path arrival time (ps)           11954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3814  11954  18192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19232p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10914
-------------------------------------   ----- 
End-of-path arrival time (ps)           10914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2774  10914  19232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19244p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2763  10903  19244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : 21488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout  drqcell1      9000   9000  21488  RISE       1
Net_947/main_0                      macrocell4    7669  16669  21488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 21488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16669
-------------------------------------   ----- 
End-of-path arrival time (ps)           16669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout         drqcell1      9000   9000  21488  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_0  macrocell13   7669  16669  21488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:TachOutDMA\/termout
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_0
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 21496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16660
-------------------------------------   ----- 
End-of-path arrival time (ps)           16660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:TachOutDMA\/clock                            drqcell1            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:TachOutDMA\/termout               drqcell1      9000   9000  21496  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_0  macrocell10   7660  16660  21496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Echo_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 22671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17425
-------------------------------------   ----- 
End-of-path arrival time (ps)           17425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:status_tc\/main_1         macrocell6      3670  11810  22671  RISE       1
\Echo_Timer:TimerUDB:status_tc\/q              macrocell6      3350  15160  22671  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2265  17425  22671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24824p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell7      1250   1250  15869  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell3   4073   5323  24824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 24851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell7      1250   1250  15869  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell4   4046   5296  24851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25727p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell7      1250   1250  15869  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell2   3169   4419  25727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q             macrocell7      1250   1250  15869  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell1   3128   4378  25769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 26346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_3      macrocell7      3670  11810  26346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 26346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180   8292  RISE       1
\Echo_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140   8292  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_2      macrocell8      3670  11810  26346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 26590p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell15    8987  11567  26590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/clk_en
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 26973p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  26590  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clk_en   datapathcell9  10014  12594  26973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/clk_en
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 26973p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:gf_dmp_state\/clk_en           macrocell15   10014  12594  26973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:next_fan\/clk_en
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 26973p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:next_fan\/clk_en               macrocell18   10014  12594  26973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:stall_det\/clk_en
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 26973p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:stall_det\/clk_en              macrocell20   10014  12594  26973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6149_0\/clk_en
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 26973p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:Net_6149_0\/clk_en                     macrocell27   10014  12594  26973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6146\/clk_en
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 27542p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12025
-------------------------------------   ----- 
End-of-path arrival time (ps)           12025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:Net_6146\/clk_en                       macrocell26    9445  12025  27542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanCounter\/clk_en
Capture Clock  : \FanController:FanTach:FanCounter\/clock
Path slack     : 28619p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:FanCounter\/clk_en             count7cell     8368  10948  28619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u0\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 28619p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  26590  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clk_en      datapathcell7   8368  10948  28619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell7       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:filtered_rising_tach\/clk_en
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 28619p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:filtered_rising_tach\/clk_en   macrocell14    8368  10948  28619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_ld\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 28619p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:glitch_filter_ld\/clk_en       macrocell16    8368  10948  28619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell16         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_state\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 28619p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:glitch_filter_state\/clk_en    macrocell17    8368  10948  28619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach\/clk_en
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 28619p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:tach\/clk_en                   macrocell21    8368  10948  28619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 29189p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3    2580   2580  26590  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell8   7798  10378  29189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 29189p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:tach_state_0\/clk_en           macrocell22    7798  10378  29189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_1\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 29189p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:tach_state_1\/clk_en           macrocell23    7798  10378  29189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_2\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 29189p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:tach_state_2\/clk_en           macrocell24    7798  10378  29189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/main_0
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 30301p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7855
-------------------------------------   ---- 
End-of-path arrival time (ps)           7855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:tach_state_0\/main_0           macrocell22    5275   7855  30301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_6505\/clk_en
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 30930p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:Net_6505\/clk_en                       macrocell28    6057   8637  30930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:pulse_tc\/clk_en
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 31074p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:pulse_tc\/clk_en               macrocell19    5913   8493  31074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_3\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 31074p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:FanTach:tach_state_3\/clk_en           macrocell25    5913   8493  31074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:drq\/clk_en
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 31074p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -2100
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  26590  RISE       1
\FanController:drq\/clk_en                            macrocell29    5913   8493  31074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell29         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 32222p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                 macrocell27   1250   1250  32222  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0  macrocell11   4684   5934  32222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:B_FanCtrl:StallError_LSB\/status_0
Capture Clock  : \FanController:B_FanCtrl:StallError_LSB\/clock
Path slack     : 32383p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between FanController_TACH_CLK_500K Clock_2)   41667
- Setup time                                                                                   -1570
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7714
-------------------------------------   ---- 
End-of-path arrival time (ps)           7714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:Net_6149_0\/q                       macrocell27   1250   1250  32222  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/status_0  statuscell2   6464   7714  32383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:StallError_LSB\/clock             statuscell2         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \EOC_SR:sts:sts_reg\/status_0
Capture Clock  : \EOC_SR:sts:sts_reg\/clock
Path slack     : 32686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_2 Clock_1)   41667
- Setup time                                                               -1570
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                      macrocell4    1250   1250  32686  RISE       1
\EOC_SR:sts:sts_reg\/status_0  statuscell1   6161   7411  32686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EOC_SR:sts:sts_reg\/clock                                 statuscell1         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertMaskLSB\/control_0
Path End       : \FanController:Net_6149_0\/main_3
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 33253p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_2 FanController_TACH_CLK_500K)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertMaskLSB\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertMaskLSB\/control_0  controlcell2   2580   2580  33253  RISE       1
\FanController:Net_6149_0\/main_3                 macrocell27    2324   4904  33253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Echo_Timer:TimerUDB:run_mode\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:run_mode\/clock_0
Path slack     : 33295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  33295  RISE       1
\Echo_Timer:TimerUDB:run_mode\/main_0                     macrocell5     2281   4861  33295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell5          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 33295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  33295  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_0                 macrocell7     2281   4861  33295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q       macrocell7    1250   1250  15869  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_1  macrocell7    3149   4399  33758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:timer_enable\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 33758p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:timer_enable\/q       macrocell7    1250   1250  15869  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_0  macrocell8    3149   4399  33758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q             macrocell13   1250   1250  34144  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_1  macrocell10   2763   4013  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:continuous_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:continuous_nrq\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q       macrocell10   1250   1250  34323  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/main_2  macrocell10   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : Net_947/main_2
Capture Clock  : Net_947/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell10   1250   1250  34326  RISE       1
Net_947/main_2                              macrocell4    2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:continuous_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_2
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_2:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:continuous_nrq\/clock_0            macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:continuous_nrq\/q  macrocell10   1250   1250  34326  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_2   macrocell13   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 34663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:trig_disable\/q       macrocell8    1250   1250  34663  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_4  macrocell7    2243   3493  34663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:trig_disable\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 34663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:trig_disable\/q       macrocell8    1250   1250  34663  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_3  macrocell8    2243   3493  34663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:run_mode\/q
Path End       : \Echo_Timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \Echo_Timer:TimerUDB:timer_enable\/clock_0
Path slack     : 34667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell5          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:run_mode\/q           macrocell5    1250   1250  30992  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/main_2  macrocell7    2239   3489  34667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:timer_enable\/clock_0                 macrocell7          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Echo_Timer:TimerUDB:run_mode\/q
Path End       : \Echo_Timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \Echo_Timer:TimerUDB:trig_disable\/clock_0
Path slack     : 34667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (clock_4:R#1 vs. clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:run_mode\/clock_0                     macrocell5          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Echo_Timer:TimerUDB:run_mode\/q           macrocell5    1250   1250  30992  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/main_1  macrocell8    2239   3489  34667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Echo_Timer:TimerUDB:trig_disable\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 60651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell5   2602   7882  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/co_msb     datapathcell5   9710  17592  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ci         datapathcell6      0  17592  60651  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 63930p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cs_addr_0  datapathcell6   2603   7883  63930  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 63931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                         model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0         datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i        datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb    datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cs_addr_0  datapathcell5   2602   7882  63931  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:stall_alrt\/q
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 69311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:stall_alrt\/q             macrocell11    1250   1250  69311  RISE       1
\FanController:B_FanCtrl:stall_status\/main_1      macrocell12    3653   4903  69311  RISE       1
\FanController:B_FanCtrl:stall_status\/q           macrocell12    3350   8253  69311  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0  statusicell2   4199  12452  69311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell2        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0
Path End       : Net_357/main_1
Capture Clock  : Net_357/clock_0
Path slack     : 70342p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9482
-------------------------------------   ---- 
End-of-path arrival time (ps)           9482
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/cl0       datapathcell5   4140   4140  70342  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0i      datapathcell6      0   4140  70342  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/cl0_comb  datapathcell6   3040   7180  70342  RISE       1
Net_357/main_1                                                                  macrocell2      2302   9482  70342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0
Path End       : Net_357/main_2
Capture Clock  : Net_357/clock_0
Path slack     : 71018p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8805
-------------------------------------   ---- 
End-of-path arrival time (ps)           8805
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                        model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/ce0       datapathcell5   3540   3540  71018  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0i      datapathcell6      0   3540  71018  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/ce0_comb  datapathcell6   2960   6500  71018  RISE       1
Net_357/main_2                                                                  macrocell2      2305   8805  71018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : Net_357/main_0
Capture Clock  : Net_357/clock_0
Path slack     : 71163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell3   2580   2580  71163  RISE       1
Net_357/main_0                                        macrocell2     6081   8661  71163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_357/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_947/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_3
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 72438p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_947/q                                   macrocell4    1250   1250  72438  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_3  macrocell9    6135   7385  72438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell9          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertStatusReg\/interrupt
Path End       : \FanController:B_FanCtrl:alert_reg\/main_1
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 72854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock             statusicell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertStatusReg\/interrupt  statusicell2   4030   4030  72854  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_1          macrocell9     2940   6970  72854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell9          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 73550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1900
--------------------------------------------   ----- 
End-of-path required time (ps)                 81433

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d0_load  datapathcell6   2603   7883  73550  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 73551p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1900
--------------------------------------------   ----- 
End-of-path required time (ps)                 81433

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d0_load  datapathcell5   2602   7882  73551  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock
Path slack     : 73670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1780
--------------------------------------------   ----- 
End-of-path required time (ps)                 81553

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/d1_load  datapathcell6   2603   7883  73670  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0
Path End       : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load
Capture Clock  : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock
Path slack     : 73671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -1780
--------------------------------------------   ----- 
End-of-path required time (ps)                 81553

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                                       model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/z0       datapathcell5   2320   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0i      datapathcell6      0   2320  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\/z0_comb  datapathcell6   2960   5280  60651  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/d1_load  datapathcell5   2602   7882  73671  RISE       1

Capture Clock Path
pin name                                                                     model name      delay     AT  edge  Fanout
---------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                                        clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_0
Path End       : \FanController:B_FanCtrl:alert_reg\/main_0
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 74288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_0  controlcell3   2580   2580  74288  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_0            macrocell9     2955   5535  74288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : Net_947/main_1
Capture Clock  : Net_947/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q  macrocell13   1250   1250  75797  RISE       1
Net_947/main_1                        macrocell4    2777   4027  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:sync_nrq\/q
Path End       : \FanController:B_FanCtrl:sync_nrq\/main_1
Capture Clock  : \FanController:B_FanCtrl:sync_nrq\/clock_0
Path slack     : 75797p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:sync_nrq\/q       macrocell13   1250   1250  75797  RISE       1
\FanController:B_FanCtrl:sync_nrq\/main_1  macrocell13   2777   4027  75797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:sync_nrq\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:alert_reg\/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_2
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:alert_reg\/q       macrocell9    1250   1250  76278  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_2  macrocell9    2295   3545  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0                macrocell9          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1974938p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21552
-------------------------------------   ----- 
End-of-path arrival time (ps)           21552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell7   3459   4709  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell7   9710  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell8      0  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell8   4830  19249  1974938  RISE       1
\FanController:FanTach:tach_state_0\/main_6            macrocell22     2303  21552  1974938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_5
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1974938p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21552
-------------------------------------   ----- 
End-of-path arrival time (ps)           21552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell7   3459   4709  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell7   9710  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell8      0  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell8   4830  19249  1974938  RISE       1
\FanController:FanTach:tach_state_2\/main_5            macrocell24     2303  21552  1974938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1974953p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21537
-------------------------------------   ----- 
End-of-path arrival time (ps)           21537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q                 macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2    datapathcell7   3459   4709  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell7   9710  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell8      0  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell8   4830  19249  1974938  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell23     2288  21537  1974953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/ci
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1980481p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -5100
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14419
-------------------------------------   ----- 
End-of-path arrival time (ps)           14419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell7   3459   4709  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb     datapathcell7   9710  14419  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci         datapathcell8      0  14419  1980481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell8       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1982354p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb    datapathcell9   3820   3820  1982354  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1  datapathcell9   2296   6116  1982354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983631p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_2  datapathcell8   3589   4839  1983631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell8       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983761p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell24     1250   1250  1974938  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell7   3459   4709  1983761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell7       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983778p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell23     1250   1250  1974964  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_1  datapathcell8   3442   4692  1983778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell8       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983787p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell23     1250   1250  1974964  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1  datapathcell7   3433   4683  1983787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell7       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983799p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell22     1250   1250  1974976  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell7   3421   4671  1983799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock            datapathcell7       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1984090p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell22     1250   1250  1974976  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_0  datapathcell8   3130   4380  1984090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock            datapathcell8       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_ld\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984284p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_ld\/q              macrocell16     1250   1250  1984284  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0  datapathcell9   2936   4186  1984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984631p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q                  macrocell15     1250   1250  1984631  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2  datapathcell9   2589   3839  1984631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:stall_det\/main_3
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1988698p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q    macrocell25   1250   1250  1988698  RISE       1
\FanController:FanTach:stall_det\/main_3  macrocell20   6542   7792  1988698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6149_0\/q
Path End       : \FanController:Net_6149_0\/main_4
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1988760p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7730
-------------------------------------   ---- 
End-of-path arrival time (ps)           7730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6149_0\/q       macrocell27   1250   1250  1988760  RISE       1
\FanController:Net_6149_0\/main_4  macrocell27   6480   7730  1988760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:pulse_tc\/main_0
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1989222p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell24   1250   1250  1974938  RISE       1
\FanController:FanTach:pulse_tc\/main_0  macrocell19   6018   7268  1989222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:next_fan\/main_4
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1989257p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q   macrocell25   1250   1250  1988698  RISE       1
\FanController:FanTach:next_fan\/main_4  macrocell18   5983   7233  1989257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:Net_6146\/main_3
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1989706p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q  macrocell25   1250   1250  1988698  RISE       1
\FanController:Net_6146\/main_3         macrocell26   5534   6784  1989706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:filtered_rising_tach\/main_1
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1989724p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell9   3850   3850  1989724  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_1   macrocell14     2916   6766  1989724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell14         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:glitch_filter_state\/main_2
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1989724p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell9   3850   3850  1989724  RISE       1
\FanController:FanTach:glitch_filter_state\/main_2    macrocell17     2916   6766  1989724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6505\/main_0
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1989780p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell24   1250   1250  1974938  RISE       1
\FanController:Net_6505\/main_0         macrocell28   5460   6710  1989780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_3\/main_0
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1990171p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell24   1250   1250  1974938  RISE       1
\FanController:FanTach:tach_state_3\/main_0  macrocell25   5069   6319  1990171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1990171p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell24   1250   1250  1974938  RISE       1
\FanController:drq\/main_0              macrocell29   5069   6319  1990171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_3\/main_1
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1990435p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell23   1250   1250  1974964  RISE       1
\FanController:FanTach:tach_state_3\/main_1  macrocell25   4805   6055  1990435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6505\/main_1
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1990438p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell23   1250   1250  1974964  RISE       1
\FanController:Net_6505\/main_1         macrocell28   4802   6052  1990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:pulse_tc\/main_1
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1990443p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell23   1250   1250  1974964  RISE       1
\FanController:FanTach:pulse_tc\/main_1  macrocell19   4797   6047  1990443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:next_fan\/main_2
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1990464p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q   macrocell23   1250   1250  1974964  RISE       1
\FanController:FanTach:next_fan\/main_2  macrocell18   4776   6026  1990464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:Net_6146\/main_1
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1990478p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q  macrocell23   1250   1250  1974964  RISE       1
\FanController:Net_6146\/main_1         macrocell26   4762   6012  1990478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:stall_det\/main_1
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1990489p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q    macrocell23   1250   1250  1974964  RISE       1
\FanController:FanTach:stall_det\/main_1  macrocell20   4751   6001  1990489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:drq\/main_1
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 1990557p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell22   1250   1250  1974976  RISE       1
\FanController:drq\/main_1              macrocell29   4683   5933  1990557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:drq\/clock_0                                macrocell29         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:pulse_tc\/main_2
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1990573p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell22   1250   1250  1974976  RISE       1
\FanController:FanTach:pulse_tc\/main_2  macrocell19   4667   5917  1990573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6505\/main_2
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1990576p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell22   1250   1250  1974976  RISE       1
\FanController:Net_6505\/main_2         macrocell28   4664   5914  1990576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:Net_6146\/main_0
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1990593p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q  macrocell24   1250   1250  1974938  RISE       1
\FanController:Net_6146\/main_0         macrocell26   4647   5897  1990593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:stall_det\/main_0
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1990595p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q    macrocell24   1250   1250  1974938  RISE       1
\FanController:FanTach:stall_det\/main_0  macrocell20   4645   5895  1990595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:next_fan\/main_3
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1990874p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q   macrocell22   1250   1250  1974976  RISE       1
\FanController:FanTach:next_fan\/main_3  macrocell18   4366   5616  1990874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:Net_6146\/main_2
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1990888p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q  macrocell22   1250   1250  1974976  RISE       1
\FanController:Net_6146\/main_2         macrocell26   4352   5602  1990888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:stall_det\/main_2
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1990889p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q    macrocell22   1250   1250  1974976  RISE       1
\FanController:FanTach:stall_det\/main_2  macrocell20   4351   5601  1990889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:next_fan\/main_1
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1990914p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q   macrocell24   1250   1250  1974938  RISE       1
\FanController:FanTach:next_fan\/main_1  macrocell18   4326   5576  1990914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_1
Path End       : \FanController:Net_6149_0\/main_0
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991004p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_1  count7cell    2110   2110  1991004  RISE       1
\FanController:Net_6149_0\/main_0           macrocell27   3376   5486  1991004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_0\/main_1
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991040p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell14         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell14   1250   1250  1991040  RISE       1
\FanController:FanTach:tach_state_0\/main_1     macrocell22   4200   5450  1991040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_2\/main_0
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991040p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell14         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell14   1250   1250  1991040  RISE       1
\FanController:FanTach:tach_state_2\/main_0     macrocell24   4200   5450  1991040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_0
Path End       : \FanController:Net_6149_0\/main_1
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1991177p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_0  count7cell    2110   2110  1991177  RISE       1
\FanController:Net_6149_0\/main_1           macrocell27   3203   5313  1991177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_1\/main_4
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991245p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell25   1250   1250  1988698  RISE       1
\FanController:FanTach:tach_state_1\/main_4  macrocell23   3995   5245  1991245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_0\/main_5
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991268p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell25   1250   1250  1988698  RISE       1
\FanController:FanTach:tach_state_0\/main_5  macrocell22   3972   5222  1991268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_2\/main_4
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991268p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell25   1250   1250  1988698  RISE       1
\FanController:FanTach:tach_state_2\/main_4  macrocell24   3972   5222  1991268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_1\/main_0
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991612p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell14         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell14   1250   1250  1991040  RISE       1
\FanController:FanTach:tach_state_1\/main_0     macrocell23   3628   4878  1991612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_2
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991663p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell24   1250   1250  1974938  RISE       1
\FanController:FanTach:tach_state_0\/main_2  macrocell22   3577   4827  1991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_1
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991663p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell24   1250   1250  1974938  RISE       1
\FanController:FanTach:tach_state_2\/main_1  macrocell24   3577   4827  1991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_0\/main_3
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991707p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell23   1250   1250  1974964  RISE       1
\FanController:FanTach:tach_state_0\/main_3  macrocell22   3533   4783  1991707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_2\/main_2
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991707p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell23   1250   1250  1974964  RISE       1
\FanController:FanTach:tach_state_2\/main_2  macrocell24   3533   4783  1991707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_2
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991707p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell23   1250   1250  1974964  RISE       1
\FanController:FanTach:tach_state_1\/main_2  macrocell23   3533   4783  1991707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_1
Path End       : \FanController:FanTach:tach\/main_2
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991749p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_1  count7cell    2110   2110  1991004  RISE       1
\FanController:FanTach:tach\/main_2         macrocell21   2631   4741  1991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_3
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991816p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell22   1250   1250  1974976  RISE       1
\FanController:FanTach:tach_state_1\/main_3  macrocell23   3424   4674  1991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_4
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991828p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell22   1250   1250  1974976  RISE       1
\FanController:FanTach:tach_state_0\/main_4  macrocell22   3412   4662  1991828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_3
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991828p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell22   1250   1250  1974976  RISE       1
\FanController:FanTach:tach_state_2\/main_3  macrocell24   3412   4662  1991828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_1
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1991831p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell24   1250   1250  1974938  RISE       1
\FanController:FanTach:tach_state_1\/main_1  macrocell23   3409   4659  1991831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0               macrocell23         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:FanCounter\/enable
Capture Clock  : \FanController:FanTach:FanCounter\/clock
Path slack     : 1992026p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3340
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q         macrocell18   1250   1250  1992026  RISE       1
\FanController:FanTach:FanCounter\/enable  count7cell    3384   4634  1992026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_0
Path End       : \FanController:FanTach:tach\/main_3
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992068p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_0  count7cell    2110   2110  1991177  RISE       1
\FanController:FanTach:tach\/main_3         macrocell21   2312   4422  1992068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_2
Path End       : \FanController:FanTach:tach\/main_1
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992073p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_2  count7cell    2110   2110  1992073  RISE       1
\FanController:FanTach:tach\/main_1         macrocell21   2307   4417  1992073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanCounter\/count_3
Path End       : \FanController:FanTach:tach\/main_0
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1992075p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:FanCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:FanCounter\/count_3  count7cell    2110   2110  1992075  RISE       1
\FanController:FanTach:tach\/main_0         macrocell21   2305   4415  1992075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:pulse_tc\/main_3
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1992322p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q   macrocell25   1250   1250  1988698  RISE       1
\FanController:FanTach:pulse_tc\/main_3  macrocell19   2918   4168  1992322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:Net_6505\/main_3
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1992327p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q  macrocell25   1250   1250  1988698  RISE       1
\FanController:Net_6505\/main_3         macrocell28   2913   4163  1992327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_3\/q
Path End       : \FanController:FanTach:tach_state_3\/main_2
Capture Clock  : \FanController:FanTach:tach_state_3\/clock_0
Path slack     : 1992332p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_3\/q       macrocell25   1250   1250  1988698  RISE       1
\FanController:FanTach:tach_state_3\/main_2  macrocell25   2908   4158  1992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_3\/clock_0               macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:Net_6149_0\/main_2
Capture Clock  : \FanController:Net_6149_0\/clock_0
Path slack     : 1992462p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q  macrocell20   1250   1250  1992462  RISE       1
\FanController:Net_6149_0\/main_2    macrocell27   2778   4028  1992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6149_0\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:stall_det\/q
Path End       : \FanController:FanTach:stall_det\/main_4
Capture Clock  : \FanController:FanTach:stall_det\/clock_0
Path slack     : 1992472p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:stall_det\/q       macrocell20   1250   1250  1992462  RISE       1
\FanController:FanTach:stall_det\/main_4  macrocell20   2768   4018  1992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:stall_det\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:next_fan\/q
Path End       : \FanController:FanTach:next_fan\/main_0
Capture Clock  : \FanController:FanTach:next_fan\/clock_0
Path slack     : 1992619p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:next_fan\/q       macrocell18   1250   1250  1992026  RISE       1
\FanController:FanTach:next_fan\/main_0  macrocell18   2621   3871  1992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:next_fan\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:gf_dmp_state\/main_1
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 1992653p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q       macrocell15   1250   1250  1984631  RISE       1
\FanController:FanTach:gf_dmp_state\/main_1  macrocell15   2587   3837  1992653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0               macrocell15         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:filtered_rising_tach\/main_0
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1992930p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q        macrocell17   1250   1250  1992930  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_0  macrocell14   2310   3560  1992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0       macrocell14         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992930p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q    macrocell17   1250   1250  1992930  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_1  macrocell16   2310   3560  1992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell16         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992930p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q       macrocell17   1250   1250  1992930  RISE       1
\FanController:FanTach:glitch_filter_state\/main_1  macrocell17   2310   3560  1992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell17         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992937p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                   macrocell21   1250   1250  1992937  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_0  macrocell16   2303   3553  1992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0           macrocell16         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992937p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                      macrocell21   1250   1250  1992937  RISE       1
\FanController:FanTach:glitch_filter_state\/main_0  macrocell17   2303   3553  1992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0        macrocell17         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6505\/q
Path End       : \FanController:Net_6505\/main_4
Capture Clock  : \FanController:Net_6505\/clock_0
Path slack     : 1992945p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6505\/q       macrocell28   1250   1250  1992945  RISE       1
\FanController:Net_6505\/main_4  macrocell28   2295   3545  1992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6505\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_6146\/q
Path End       : \FanController:Net_6146\/main_4
Capture Clock  : \FanController:Net_6146\/clock_0
Path slack     : 1992948p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_6146\/q       macrocell26   1250   1250  1992948  RISE       1
\FanController:Net_6146\/main_4  macrocell26   2292   3542  1992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:Net_6146\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:pulse_tc\/q
Path End       : \FanController:FanTach:pulse_tc\/main_4
Capture Clock  : \FanController:FanTach:pulse_tc\/clock_0
Path slack     : 1992953p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:pulse_tc\/q       macrocell19   1250   1250  1992953  RISE       1
\FanController:FanTach:pulse_tc\/main_4  macrocell19   2287   3537  1992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\FanController:FanTach:pulse_tc\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9966459p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28451
-------------------------------------   ----- 
End-of-path arrival time (ps)           28451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3981  12121  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   9710  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3310  25141  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  25141  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3310  28451  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  28451  9966459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell13      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9969769p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25141
-------------------------------------   ----- 
End-of-path arrival time (ps)           25141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3981  12121  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   9710  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3310  25141  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  25141  9969769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell12      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9973079p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -5090
--------------------------------------------   -------- 
End-of-path required time (ps)                  9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21831
-------------------------------------   ----- 
End-of-path arrival time (ps)           21831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3981  12121  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   9710  21831  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  21831  9973079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell11      0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9976313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12167
-------------------------------------   ----- 
End-of-path arrival time (ps)           12167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   4027  12167  9976313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell11      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9976359p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3981  12121  9976359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9977286p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11194
-------------------------------------   ----- 
End-of-path arrival time (ps)           11194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   3054  11194  9977286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell13      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9977402p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11078
-------------------------------------   ----- 
End-of-path arrival time (ps)           11078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   2938  11078  9977402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell12      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Trigger_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9981556p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                  9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16874
-------------------------------------   ----- 
End-of-path arrival time (ps)           16874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2960   8140  9966459  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/main_1         macrocell30      3073  11213  9981556  RISE       1
\Trigger_Timer:TimerUDB:status_tc\/q              macrocell30      3350  14563  9981556  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2311  16874  9981556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell3        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9981892p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9973047  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   4008   6588  9981892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell12      0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9981892p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9973047  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   4008   6588  9981892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell13      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9982779p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9973047  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   3121   5701  9982779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell11      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9982947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                  9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9973047  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   2953   5533  9982947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_541/main_1
Capture Clock  : Net_541/clock_0
Path slack     : 9984309p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12181
-------------------------------------   ----- 
End-of-path arrival time (ps)           12181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10   2320   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0   2320  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1430   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   3750  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1430   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   5180  9966459  RISE       1
\Trigger_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2960   8140  9966459  RISE       1
Net_541/main_1                                    macrocell3       4041  12181  9984309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_541/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_541/main_0
Capture Clock  : Net_541/clock_0
Path slack     : 9990774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (clock_3:R#1 vs. clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  9973047  RISE       1
Net_541/main_0                                               macrocell3     3136   5716  9990774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_541/clock_0                                            macrocell3          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

