

================================================================
== Vitis HLS Report for 'conv3_from_precomputed_conv2'
================================================================
* Date:           Tue Oct 28 14:00:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+------+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |    max    |    min    |    max    |  min |    max    |   Type  |
    +---------+-----------+-----------+-----------+------+-----------+---------+
    |     6787|  441259651|  67.870 us|  4.413 sec|  6787|  441259651|       no|
    +---------+-----------+-----------+-----------+------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |                                     |   Latency (cycles)  | Iteration|  Initiation Interval  |    Trip   |          |
        |              Loop Name              |   min   |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_176_1_VITIS_LOOP_177_2  |     6786|  441259650|      6786|          -|          -|  1 ~ 65025|        no|
        | + VITIS_LOOP_182_4                  |     6784|       6784|       212|          -|          -|         32|        no|
        +-------------------------------------+---------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ox = alloca i32 1"   --->   Operation 8 'alloca' 'ox' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%oy = alloca i32 1"   --->   Operation 9 'alloca' 'oy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv3_b_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_b_0_0_val"   --->   Operation 11 'read' 'conv3_b_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff"   --->   Operation 12 'read' 'tw_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%th_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %th_eff"   --->   Operation 13 'read' 'th_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 14 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 15 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc3_2_loc = alloca i64 1"   --->   Operation 16 'alloca' 'acc3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_091_loc = alloca i64 1"   --->   Operation 17 'alloca' 'mux_case_091_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_197_loc = alloca i64 1"   --->   Operation 18 'alloca' 'mux_case_197_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_2103_loc = alloca i64 1"   --->   Operation 19 'alloca' 'mux_case_2103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_3109_loc = alloca i64 1"   --->   Operation 20 'alloca' 'mux_case_3109_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_4115_loc = alloca i64 1"   --->   Operation 21 'alloca' 'mux_case_4115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_046122_loc = alloca i64 1"   --->   Operation 22 'alloca' 'mux_case_046122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_148128_loc = alloca i64 1"   --->   Operation 23 'alloca' 'mux_case_148128_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_250134_loc = alloca i64 1"   --->   Operation 24 'alloca' 'mux_case_250134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_352140_loc = alloca i64 1"   --->   Operation 25 'alloca' 'mux_case_352140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_454146_loc = alloca i64 1"   --->   Operation 26 'alloca' 'mux_case_454146_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_057152_loc = alloca i64 1"   --->   Operation 27 'alloca' 'mux_case_057152_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_159158_loc = alloca i64 1"   --->   Operation 28 'alloca' 'mux_case_159158_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_261164_loc = alloca i64 1"   --->   Operation 29 'alloca' 'mux_case_261164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_363170_loc = alloca i64 1"   --->   Operation 30 'alloca' 'mux_case_363170_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_465176_loc = alloca i64 1"   --->   Operation 31 'alloca' 'mux_case_465176_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_068182_loc = alloca i64 1"   --->   Operation 32 'alloca' 'mux_case_068182_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_170188_loc = alloca i64 1"   --->   Operation 33 'alloca' 'mux_case_170188_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_272194_loc = alloca i64 1"   --->   Operation 34 'alloca' 'mux_case_272194_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_374200_loc = alloca i64 1"   --->   Operation 35 'alloca' 'mux_case_374200_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_476206_loc = alloca i64 1"   --->   Operation 36 'alloca' 'mux_case_476206_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_079212_loc = alloca i64 1"   --->   Operation 37 'alloca' 'mux_case_079212_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_181218_loc = alloca i64 1"   --->   Operation 38 'alloca' 'mux_case_181218_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_283224_loc = alloca i64 1"   --->   Operation 39 'alloca' 'mux_case_283224_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_385230_loc = alloca i64 1"   --->   Operation 40 'alloca' 'mux_case_385230_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_487236_loc = alloca i64 1"   --->   Operation 41 'alloca' 'mux_case_487236_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w0_cast4 = zext i8 %w0_read"   --->   Operation 42 'zext' 'w0_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tw_eff_cast = zext i8 %tw_eff_read"   --->   Operation 43 'zext' 'tw_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%th_eff_cast = zext i8 %th_eff_read"   --->   Operation 44 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%C2H = add i9 %th_eff_cast, i9 4" [src/srcnn.cpp:173]   --->   Operation 47 'add' 'C2H' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.76ns)   --->   "%C2W = add i9 %tw_eff_cast, i9 4" [src/srcnn.cpp:174]   --->   Operation 48 'add' 'C2W' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.76ns)   --->   "%sub60 = add i9 %th_eff_cast, i9 3"   --->   Operation 49 'add' 'sub60' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.76ns)   --->   "%sub67 = add i9 %tw_eff_cast, i9 3"   --->   Operation 50 'add' 'sub67' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cast27 = zext i8 %th_eff_read"   --->   Operation 51 'zext' 'cast27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cast28 = zext i8 %tw_eff_read"   --->   Operation 52 'zext' 'cast28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.65ns)   --->   "%bound29 = mul i16 %cast27, i16 %cast28"   --->   Operation 53 'mul' 'bound29' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln176 = store i16 0, i16 %indvar_flatten34" [src/srcnn.cpp:176]   --->   Operation 54 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln176 = store i8 0, i8 %oy" [src/srcnn.cpp:176]   --->   Operation 55 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln176 = store i8 0, i8 %ox" [src/srcnn.cpp:176]   --->   Operation 56 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln176 = br void %VITIS_LOOP_179_3" [src/srcnn.cpp:176]   --->   Operation 57 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i16 %indvar_flatten34" [src/srcnn.cpp:176]   --->   Operation 58 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln176 = icmp_eq  i16 %indvar_flatten34_load, i16 %bound29" [src/srcnn.cpp:176]   --->   Operation 59 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.85ns)   --->   "%add_ln176_2 = add i16 %indvar_flatten34_load, i16 1" [src/srcnn.cpp:176]   --->   Operation 60 'add' 'add_ln176_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc104.loopexit, void %for.end106.loopexit" [src/srcnn.cpp:176]   --->   Operation 61 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ox_load = load i8 %ox" [src/srcnn.cpp:177]   --->   Operation 62 'load' 'ox_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%oy_load = load i8 %oy" [src/srcnn.cpp:176]   --->   Operation 63 'load' 'oy_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.76ns)   --->   "%add_ln176 = add i8 %oy_load, i8 1" [src/srcnn.cpp:176]   --->   Operation 64 'add' 'add_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_176_1_VITIS_LOOP_177_2_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65025, i64 0"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.76ns)   --->   "%icmp_ln177 = icmp_eq  i8 %ox_load, i8 %tw_eff_read" [src/srcnn.cpp:177]   --->   Operation 67 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.39ns)   --->   "%select_ln176 = select i1 %icmp_ln177, i8 0, i8 %ox_load" [src/srcnn.cpp:176]   --->   Operation 68 'select' 'select_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.39ns)   --->   "%select_ln176_1 = select i1 %icmp_ln177, i8 %add_ln176, i8 %oy_load" [src/srcnn.cpp:176]   --->   Operation 69 'select' 'select_ln176_1' <Predicate = (!icmp_ln176)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %select_ln176_1" [src/srcnn.cpp:176]   --->   Operation 70 'zext' 'zext_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.77ns)   --->   "%add_ln176_1 = add i9 %zext_ln176, i9 %h0_read" [src/srcnn.cpp:176]   --->   Operation 71 'add' 'add_ln176_1' <Predicate = (!icmp_ln176)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i9 %add_ln176_1" [src/srcnn.cpp:176]   --->   Operation 72 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i9 %add_ln176_1" [src/srcnn.cpp:210]   --->   Operation 73 'zext' 'zext_ln210' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln176, i8 0" [src/srcnn.cpp:210]   --->   Operation 74 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln210 = sub i16 %tmp_8, i16 %zext_ln210" [src/srcnn.cpp:210]   --->   Operation 75 'sub' 'sub_ln210' <Predicate = (!icmp_ln176)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i8 %select_ln176" [src/srcnn.cpp:177]   --->   Operation 76 'zext' 'zext_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/srcnn.cpp:177]   --->   Operation 77 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.76ns)   --->   "%empty = add i9 %zext_ln177, i9 %w0_cast4" [src/srcnn.cpp:177]   --->   Operation 78 'add' 'empty' <Predicate = (!icmp_ln176)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i9 %empty" [src/srcnn.cpp:210]   --->   Operation 79 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln210 = add i16 %sub_ln210, i16 %zext_ln210_1" [src/srcnn.cpp:210]   --->   Operation 80 'add' 'add_ln210' <Predicate = (!icmp_ln176)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i16 %add_ln210" [src/srcnn.cpp:210]   --->   Operation 81 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln210_2" [src/srcnn.cpp:210]   --->   Operation 82 'getelementptr' 'output_ftmap_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln182 = br void %VITIS_LOOP_186_5" [src/srcnn.cpp:182]   --->   Operation 83 'br' 'br_ln182' <Predicate = (!icmp_ln176)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln214 = ret" [src/srcnn.cpp:214]   --->   Operation 84 'ret' 'ret_ln214' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%n2 = phi i6 %add_ln182, void %VITIS_LOOP_186_5.split, i6 0, void %for.inc104.loopexit" [src/srcnn.cpp:182]   --->   Operation 85 'phi' 'n2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%acc3 = phi i32 %acc3_2_loc_load, void %VITIS_LOOP_186_5.split, i32 %conv3_b_0_0_val_read, void %for.inc104.loopexit"   --->   Operation 86 'phi' 'acc3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.78ns)   --->   "%icmp_ln182 = icmp_eq  i6 %n2, i6 32" [src/srcnn.cpp:182]   --->   Operation 87 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln182 = add i6 %n2, i6 1" [src/srcnn.cpp:182]   --->   Operation 88 'add' 'add_ln182' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %icmp_ln182, void %VITIS_LOOP_186_5.split, void %for.inc98" [src/srcnn.cpp:182]   --->   Operation 89 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i6 %n2" [src/srcnn.cpp:189]   --->   Operation 90 'zext' 'zext_ln189' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %n2, i2 0" [src/srcnn.cpp:189]   --->   Operation 91 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln189_4 = zext i8 %tmp_9" [src/srcnn.cpp:189]   --->   Operation 92 'zext' 'zext_ln189_4' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln189_5 = zext i8 %tmp_9" [src/srcnn.cpp:189]   --->   Operation 93 'zext' 'zext_ln189_5' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.76ns)   --->   "%add_ln189 = add i9 %zext_ln189_5, i9 %zext_ln189" [src/srcnn.cpp:189]   --->   Operation 94 'add' 'add_ln189' <Predicate = (!icmp_ln182)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %n2, i6 0" [src/srcnn.cpp:204]   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i12 %tmp_s" [src/srcnn.cpp:204]   --->   Operation 96 'zext' 'zext_ln204' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.80ns)   --->   "%add_ln204 = add i13 %zext_ln204, i13 %zext_ln189_4" [src/srcnn.cpp:204]   --->   Operation 97 'add' 'add_ln204' <Predicate = (!icmp_ln182)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [2/2] (2.97ns)   --->   "%call_ln189 = call void @conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6, i9 %add_ln189, i32 %conv3_weights, i32 %mux_case_487236_loc, i32 %mux_case_385230_loc, i32 %mux_case_283224_loc, i32 %mux_case_181218_loc, i32 %mux_case_079212_loc, i32 %mux_case_476206_loc, i32 %mux_case_374200_loc, i32 %mux_case_272194_loc, i32 %mux_case_170188_loc, i32 %mux_case_068182_loc, i32 %mux_case_465176_loc, i32 %mux_case_363170_loc, i32 %mux_case_261164_loc, i32 %mux_case_159158_loc, i32 %mux_case_057152_loc, i32 %mux_case_454146_loc, i32 %mux_case_352140_loc, i32 %mux_case_250134_loc, i32 %mux_case_148128_loc, i32 %mux_case_046122_loc, i32 %mux_case_4115_loc, i32 %mux_case_3109_loc, i32 %mux_case_2103_loc, i32 %mux_case_197_loc, i32 %mux_case_091_loc" [src/srcnn.cpp:189]   --->   Operation 98 'call' 'call_ln189' <Predicate = (!icmp_ln182)> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln210 = bitcast i32 %acc3" [src/srcnn.cpp:210]   --->   Operation 99 'bitcast' 'bitcast_ln210' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln210 = store i32 %bitcast_ln210, i16 %output_ftmap_addr" [src/srcnn.cpp:210]   --->   Operation 100 'store' 'store_ln210' <Predicate = (icmp_ln182)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_3 : Operation 101 [1/1] (0.76ns)   --->   "%add_ln177 = add i8 %select_ln176, i8 1" [src/srcnn.cpp:177]   --->   Operation 101 'add' 'add_ln177' <Predicate = (icmp_ln182)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln177 = store i16 %add_ln176_2, i16 %indvar_flatten34" [src/srcnn.cpp:177]   --->   Operation 102 'store' 'store_ln177' <Predicate = (icmp_ln182)> <Delay = 0.42>
ST_3 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln177 = store i8 %select_ln176_1, i8 %oy" [src/srcnn.cpp:177]   --->   Operation 103 'store' 'store_ln177' <Predicate = (icmp_ln182)> <Delay = 0.42>
ST_3 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln177 = store i8 %add_ln177, i8 %ox" [src/srcnn.cpp:177]   --->   Operation 104 'store' 'store_ln177' <Predicate = (icmp_ln182)> <Delay = 0.42>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln177 = br void %VITIS_LOOP_179_3" [src/srcnn.cpp:177]   --->   Operation 105 'br' 'br_ln177' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 106 [1/2] (1.21ns)   --->   "%call_ln189 = call void @conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6, i9 %add_ln189, i32 %conv3_weights, i32 %mux_case_487236_loc, i32 %mux_case_385230_loc, i32 %mux_case_283224_loc, i32 %mux_case_181218_loc, i32 %mux_case_079212_loc, i32 %mux_case_476206_loc, i32 %mux_case_374200_loc, i32 %mux_case_272194_loc, i32 %mux_case_170188_loc, i32 %mux_case_068182_loc, i32 %mux_case_465176_loc, i32 %mux_case_363170_loc, i32 %mux_case_261164_loc, i32 %mux_case_159158_loc, i32 %mux_case_057152_loc, i32 %mux_case_454146_loc, i32 %mux_case_352140_loc, i32 %mux_case_250134_loc, i32 %mux_case_148128_loc, i32 %mux_case_046122_loc, i32 %mux_case_4115_loc, i32 %mux_case_3109_loc, i32 %mux_case_2103_loc, i32 %mux_case_197_loc, i32 %mux_case_091_loc" [src/srcnn.cpp:189]   --->   Operation 106 'call' 'call_ln189' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_487236_loc_load = load i32 %mux_case_487236_loc"   --->   Operation 107 'load' 'mux_case_487236_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_385230_loc_load = load i32 %mux_case_385230_loc"   --->   Operation 108 'load' 'mux_case_385230_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_283224_loc_load = load i32 %mux_case_283224_loc"   --->   Operation 109 'load' 'mux_case_283224_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_181218_loc_load = load i32 %mux_case_181218_loc"   --->   Operation 110 'load' 'mux_case_181218_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_079212_loc_load = load i32 %mux_case_079212_loc"   --->   Operation 111 'load' 'mux_case_079212_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%mux_case_476206_loc_load = load i32 %mux_case_476206_loc"   --->   Operation 112 'load' 'mux_case_476206_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_374200_loc_load = load i32 %mux_case_374200_loc"   --->   Operation 113 'load' 'mux_case_374200_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_272194_loc_load = load i32 %mux_case_272194_loc"   --->   Operation 114 'load' 'mux_case_272194_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_170188_loc_load = load i32 %mux_case_170188_loc"   --->   Operation 115 'load' 'mux_case_170188_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_068182_loc_load = load i32 %mux_case_068182_loc"   --->   Operation 116 'load' 'mux_case_068182_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_465176_loc_load = load i32 %mux_case_465176_loc"   --->   Operation 117 'load' 'mux_case_465176_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_363170_loc_load = load i32 %mux_case_363170_loc"   --->   Operation 118 'load' 'mux_case_363170_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_261164_loc_load = load i32 %mux_case_261164_loc"   --->   Operation 119 'load' 'mux_case_261164_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%mux_case_159158_loc_load = load i32 %mux_case_159158_loc"   --->   Operation 120 'load' 'mux_case_159158_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mux_case_057152_loc_load = load i32 %mux_case_057152_loc"   --->   Operation 121 'load' 'mux_case_057152_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%mux_case_454146_loc_load = load i32 %mux_case_454146_loc"   --->   Operation 122 'load' 'mux_case_454146_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_352140_loc_load = load i32 %mux_case_352140_loc"   --->   Operation 123 'load' 'mux_case_352140_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_250134_loc_load = load i32 %mux_case_250134_loc"   --->   Operation 124 'load' 'mux_case_250134_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_148128_loc_load = load i32 %mux_case_148128_loc"   --->   Operation 125 'load' 'mux_case_148128_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_046122_loc_load = load i32 %mux_case_046122_loc"   --->   Operation 126 'load' 'mux_case_046122_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_4115_loc_load = load i32 %mux_case_4115_loc"   --->   Operation 127 'load' 'mux_case_4115_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%mux_case_3109_loc_load = load i32 %mux_case_3109_loc"   --->   Operation 128 'load' 'mux_case_3109_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%mux_case_2103_loc_load = load i32 %mux_case_2103_loc"   --->   Operation 129 'load' 'mux_case_2103_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%mux_case_197_loc_load = load i32 %mux_case_197_loc"   --->   Operation 130 'load' 'mux_case_197_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_091_loc_load = load i32 %mux_case_091_loc"   --->   Operation 131 'load' 'mux_case_091_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (6.28ns)   --->   "%call_ln176 = call void @conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8, i32 %acc3, i9 %add_ln176_1, i9 %h0_read, i9 %C2H, i9 %sub60, i13 %add_ln204, i9 %empty, i8 %w0_read, i9 %C2W, i9 %sub67, i32 %conv2_buf, i32 %mux_case_091_loc_load, i32 %mux_case_197_loc_load, i32 %mux_case_2103_loc_load, i32 %mux_case_3109_loc_load, i32 %mux_case_4115_loc_load, i32 %mux_case_046122_loc_load, i32 %mux_case_148128_loc_load, i32 %mux_case_250134_loc_load, i32 %mux_case_352140_loc_load, i32 %mux_case_454146_loc_load, i32 %mux_case_057152_loc_load, i32 %mux_case_159158_loc_load, i32 %mux_case_261164_loc_load, i32 %mux_case_363170_loc_load, i32 %mux_case_465176_loc_load, i32 %mux_case_068182_loc_load, i32 %mux_case_170188_loc_load, i32 %mux_case_272194_loc_load, i32 %mux_case_374200_loc_load, i32 %mux_case_476206_loc_load, i32 %mux_case_079212_loc_load, i32 %mux_case_181218_loc_load, i32 %mux_case_283224_loc_load, i32 %mux_case_385230_loc_load, i32 %mux_case_487236_loc_load, i32 %acc3_2_loc" [src/srcnn.cpp:176]   --->   Operation 132 'call' 'call_ln176' <Predicate = true> <Delay = 6.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln176 = call void @conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8, i32 %acc3, i9 %add_ln176_1, i9 %h0_read, i9 %C2H, i9 %sub60, i13 %add_ln204, i9 %empty, i8 %w0_read, i9 %C2W, i9 %sub67, i32 %conv2_buf, i32 %mux_case_091_loc_load, i32 %mux_case_197_loc_load, i32 %mux_case_2103_loc_load, i32 %mux_case_3109_loc_load, i32 %mux_case_4115_loc_load, i32 %mux_case_046122_loc_load, i32 %mux_case_148128_loc_load, i32 %mux_case_250134_loc_load, i32 %mux_case_352140_loc_load, i32 %mux_case_454146_loc_load, i32 %mux_case_057152_loc_load, i32 %mux_case_159158_loc_load, i32 %mux_case_261164_loc_load, i32 %mux_case_363170_loc_load, i32 %mux_case_465176_loc_load, i32 %mux_case_068182_loc_load, i32 %mux_case_170188_loc_load, i32 %mux_case_272194_loc_load, i32 %mux_case_374200_loc_load, i32 %mux_case_476206_loc_load, i32 %mux_case_079212_loc_load, i32 %mux_case_181218_loc_load, i32 %mux_case_283224_loc_load, i32 %mux_case_385230_loc_load, i32 %mux_case_487236_loc_load, i32 %acc3_2_loc" [src/srcnn.cpp:176]   --->   Operation 133 'call' 'call_ln176' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:180]   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/srcnn.cpp:182]   --->   Operation 135 'specloopname' 'specloopname_ln182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%acc3_2_loc_load = load i32 %acc3_2_loc"   --->   Operation 136 'load' 'acc3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln182 = br void %VITIS_LOOP_186_5" [src/srcnn.cpp:182]   --->   Operation 137 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.650ns
The critical path consists of the following:
	wire read operation ('tw_eff_read') on port 'tw_eff' [13]  (0.000 ns)
	'mul' operation ('bound29') [54]  (1.650 ns)

 <State 2>: 2.621ns
The critical path consists of the following:
	'load' operation ('ox_load', src/srcnn.cpp:177) on local variable 'ox' [65]  (0.000 ns)
	'icmp' operation ('icmp_ln177', src/srcnn.cpp:177) [70]  (0.765 ns)
	'select' operation ('select_ln176_1', src/srcnn.cpp:176) [72]  (0.393 ns)
	'add' operation ('add_ln176_1', src/srcnn.cpp:176) [74]  (0.776 ns)
	'sub' operation ('sub_ln210', src/srcnn.cpp:210) [78]  (0.000 ns)
	'add' operation ('add_ln210', src/srcnn.cpp:210) [83]  (0.687 ns)

 <State 3>: 3.754ns
The critical path consists of the following:
	'phi' operation ('n2', src/srcnn.cpp:182) with incoming values : ('add_ln182', src/srcnn.cpp:182) [88]  (0.000 ns)
	'add' operation ('add_ln189', src/srcnn.cpp:189) [98]  (0.765 ns)
	'call' operation ('call_ln189', src/srcnn.cpp:189) to 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' [104]  (2.973 ns)
	blocking operation 0.016 ns on control path)

 <State 4>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln189', src/srcnn.cpp:189) to 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' [104]  (1.216 ns)

 <State 5>: 6.287ns
The critical path consists of the following:
	'load' operation ('mux_case_487236_loc_load') on local variable 'mux_case_487236_loc' [105]  (0.000 ns)
	'call' operation ('call_ln176', src/srcnn.cpp:176) to 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' [130]  (6.287 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
