blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
fc1_weights_bram_1.v,verilog,xil_defaultlib,../../../../FPGA.srcs/sources_1/ip/fc1_weights_bram_1/sim/fc1_weights_bram_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
