INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lsriw' on host 'lsriw' (Linux_x86_64 version 4.15.0-65-generic) on Wed Oct 16 11:02:31 CEST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/lsriw/HLS_STANISZ/HLS'
INFO: [HLS 200-10] Opening project '/home/lsriw/HLS_STANISZ/HLS/LAB1_FIR'.
INFO: [HLS 200-10] Adding design file 'LAB1_FIR/.settings/fir.h' to the project
INFO: [HLS 200-10] Adding design file 'LAB1_FIR/.settings/fir.c' to the project
INFO: [HLS 200-10] Adding test bench file 'LAB1_FIR/.settings/fir_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/lsriw/HLS_STANISZ/HLS/LAB1_FIR/FIR_solution3'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'LAB1_FIR/.settings/fir.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 446.195 ; gain = 0.191 ; free physical = 10705 ; free virtual = 15357
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 446.195 ; gain = 0.191 ; free physical = 10705 ; free virtual = 15357
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 446.195 ; gain = 0.191 ; free physical = 10702 ; free virtual = 15356
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 446.195 ; gain = 0.191 ; free physical = 10703 ; free virtual = 15356
INFO: [HLS 200-489] Unrolling loop 'FILTER_LOOP' (LAB1_FIR/.settings/fir.c:16) in function 'fir' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'data_in'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 574.004 ; gain = 128.000 ; free physical = 10683 ; free virtual = 15337
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 574.004 ; gain = 128.000 ; free physical = 10691 ; free virtual = 15344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.35 seconds; current allocated memory: 63.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 63.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/probe_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coeff' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_in_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_in_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fir_dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fir_dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fir_sitodp_32ns_64_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 64.719 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 574.004 ; gain = 128.000 ; free physical = 10669 ; free virtual = 15335
INFO: [SYSC 207-301] Generating SystemC RTL for fir.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-112] Total elapsed time: 6.36 seconds; peak allocated memory: 64.719 MB.
