# do progetto.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module progetto
# 
# Top level modules:
# 	progetto
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.progetto_vlg_vec_tst 
# Loading work.progetto_vlg_vec_tst
# Loading work.progetto
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.progetto_vlg_sample_tst
# Loading work.progetto_vlg_check_tst
# ** Warning: (vsim-3017) progetto.vt(689): [TFMPC] - Too few port connections. Expected 9, found 7.
# 
#         Region: /progetto_vlg_vec_tst/i1
# ** Error: (vsim-3063) progetto.vt(689): Port 'SW' not found in the connected module (7th connection).
# 
#         Region: /progetto_vlg_vec_tst/i1
# ** Warning: (vsim-3722) progetto.vt(689): [TFMPC] - Missing connection for port 'UART_TXD'.
# 
# ** Warning: (vsim-3722) progetto.vt(689): [TFMPC] - Missing connection for port 'GPIO_1'.
# 
# ** Warning: (vsim-3722) progetto.vt(689): [TFMPC] - Missing connection for port 'LEDG'.
# 
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Error loading design
