[2025-09-18 00:14:49] START suite=cs trace=nutch_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2499277 heartbeat IPC: 4.001 cumulative IPC: 4.001 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4762058 heartbeat IPC: 4.419 cumulative IPC: 4.2 (Simulation time: 00 hr 01 min 06 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4762058 cumulative IPC: 4.2 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4762058 cumulative IPC: 4.2 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 15105855 heartbeat IPC: 0.9668 cumulative IPC: 0.9668 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26197417 heartbeat IPC: 0.9016 cumulative IPC: 0.933 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 38357537 heartbeat IPC: 0.8224 cumulative IPC: 0.893 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 51238591 heartbeat IPC: 0.7763 cumulative IPC: 0.8606 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 63972328 heartbeat IPC: 0.7853 cumulative IPC: 0.8444 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 76920816 heartbeat IPC: 0.7723 cumulative IPC: 0.8315 (Simulation time: 00 hr 08 min 32 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 92789438 heartbeat IPC: 0.6302 cumulative IPC: 0.7952 (Simulation time: 00 hr 09 min 54 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 108116849 heartbeat IPC: 0.6524 cumulative IPC: 0.774 (Simulation time: 00 hr 11 min 12 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 121610543 heartbeat IPC: 0.7411 cumulative IPC: 0.7702 (Simulation time: 00 hr 12 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 130247446 cumulative IPC: 0.7678 (Simulation time: 00 hr 13 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 130247446 cumulative IPC: 0.7678 (Simulation time: 00 hr 13 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7678 instructions: 100000000 cycles: 130247446
CPU 0 Branch Prediction Accuracy: 97.18% MPKI: 0.2957 Average ROB Occupancy at Mispredict: 3169
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01736
BRANCH_INDIRECT: 0.2678
BRANCH_CONDITIONAL: 0.01054
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1137298
LQ_STALL: 177164
SQ_STALL: 454952


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 191.12209
REPLAY_LOAD: 118.79784
NON_REPLAY_LOAD: 14.811545

== Total ==
ADDR_TRANS: 344402
REPLAY_LOAD: 318497
NON_REPLAY_LOAD: 474399

== Counts ==
ADDR_TRANS: 1802
REPLAY_LOAD: 2681
NON_REPLAY_LOAD: 32029

cpu0->cpu0_STLB TOTAL        ACCESS:     282427 HIT:     271973 MISS:      10454 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     282427 HIT:     271973 MISS:      10454 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 399.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1475158 HIT:    1044830 MISS:     430328 MSHR_MERGE:      73833
cpu0->cpu0_L2C LOAD         ACCESS:     885403 HIT:     683335 MISS:     202068 MSHR_MERGE:       7805
cpu0->cpu0_L2C RFO          ACCESS:      64994 HIT:      37571 MISS:      27423 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     261287 HIT:      79254 MISS:     182033 MSHR_MERGE:      66027
cpu0->cpu0_L2C WRITE        ACCESS:     244130 HIT:     243399 MISS:        731 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      19344 HIT:       1271 MISS:      18073 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     155487 ISSUED:     155487 USEFUL:      39564 USELESS:      16962
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 104.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7589598 HIT:    6702361 MISS:     887237 MSHR_MERGE:     248701
cpu0->cpu0_L1I LOAD         ACCESS:    7589598 HIT:    6702361 MISS:     887237 MSHR_MERGE:     248701
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26216176 HIT:   25368223 MISS:     847953 MSHR_MERGE:     410927
cpu0->cpu0_L1D LOAD         ACCESS:   15749269 HIT:   15406161 MISS:     343108 MSHR_MERGE:      96240
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1057782 HIT:     875345 MISS:     182437 MSHR_MERGE:      76624
cpu0->cpu0_L1D WRITE        ACCESS:    9385689 HIT:    9082965 MISS:     302724 MSHR_MERGE:     237723
cpu0->cpu0_L1D TRANSLATION  ACCESS:      23436 HIT:       3752 MISS:      19684 MSHR_MERGE:        340
cpu0->cpu0_L1D PREFETCH REQUESTED:    1225117 ISSUED:    1057778 USEFUL:      87663 USELESS:      15589
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6136822 HIT:    5956347 MISS:     180475 MSHR_MERGE:      82015
cpu0->cpu0_ITLB LOAD         ACCESS:    6136822 HIT:    5956347 MISS:     180475 MSHR_MERGE:      82015
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.96 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24323453 HIT:   24062490 MISS:     260963 MSHR_MERGE:      76996
cpu0->cpu0_DTLB LOAD         ACCESS:   24323453 HIT:   24062490 MISS:     260963 MSHR_MERGE:      76996
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 23.87 cycles
cpu0->LLC TOTAL        ACCESS:     542178 HIT:     269223 MISS:     272955 MSHR_MERGE:        531
cpu0->LLC LOAD         ACCESS:     194263 HIT:      59557 MISS:     134706 MSHR_MERGE:         32
cpu0->LLC RFO          ACCESS:      27422 HIT:       2965 MISS:      24457 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     116006 HIT:      17916 MISS:      98090 MSHR_MERGE:        499
cpu0->LLC WRITE        ACCESS:     186414 HIT:     186262 MISS:        152 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      18073 HIT:       2523 MISS:      15550 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19805
  ROW_BUFFER_MISS:     252463
  AVG DBUS CONGESTED CYCLE: 4.178
Channel 0 WQ ROW_BUFFER_HIT:      15984
  ROW_BUFFER_MISS:     161866
  FULL:          0
Channel 0 REFRESHES ISSUED:      10854

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       153295        25370         7345         9572
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           21          118          327         6060
  STLB miss resolved @ L2C                0           11          112          307         1341
  STLB miss resolved @ LLC                0           35          160          835         1496
  STLB miss resolved @ MEM                0           31          352         1436        10490

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              44660         5489        99706         5374         3910
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           69          208          639
  STLB miss resolved @ L2C                0            5           59          131          289
  STLB miss resolved @ LLC                0            8           71          456          470
  STLB miss resolved @ MEM                0           20          115          872         3164
[2025-09-18 00:28:22] END   suite=cs trace=nutch_phase0_core3 (rc=0)
