// Seed: 2124156996
module module_0;
  reg id_1;
  initial begin
    $display(1);
    id_1 = #1 id_1 ? id_1 : id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0();
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(id_3[1]), .id_4(1), .id_5(1)
  );
endmodule
