{
  "mnemonic": "ROL",
  "summary": "Rotate",
  "index": 569,
  "instructions": [
    {
      "opcode": "D0 /2",
      "instr": "RCL r/m8, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 9 bits (CF, r/m8) left once."
    },
    {
      "opcode": "REX + D0 /2",
      "instr": "RCL r/m8*, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 9 bits (CF, r/m8) left once."
    },
    {
      "opcode": "D2 /2",
      "instr": "RCL r/m8, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 9 bits (CF, r/m8) left CL times."
    },
    {
      "opcode": "REX + D2 /2",
      "instr": "RCL r/m8*, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 9 bits (CF, r/m8) left CL times."
    },
    {
      "opcode": "C0 /2 ib",
      "instr": "RCL r/m8, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 9 bits (CF, r/m8) left imm8 times."
    },
    {
      "opcode": "REX + C0 /2 ib",
      "instr": "RCL r/m8*, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 9 bits (CF, r/m8) left imm8 times."
    },
    {
      "opcode": "D1 /2",
      "instr": "RCL r/m16, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 17 bits (CF, r/m16) left once."
    },
    {
      "opcode": "D3 /2",
      "instr": "RCL r/m16, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 17 bits (CF, r/m16) left CL times."
    },
    {
      "opcode": "C1 /2 ib",
      "instr": "RCL r/m16, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 17 bits (CF, r/m16) left imm8 times."
    },
    {
      "opcode": "D1 /2",
      "instr": "RCL r/m32, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 33 bits (CF, r/m32) left once."
    },
    {
      "opcode": "REX.W + D1 /2",
      "instr": "RCL r/m64, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 65 bits (CF, r/m64) left once. Uses a 6 bit count."
    },
    {
      "opcode": "D3 /2",
      "instr": "RCL r/m32, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 33 bits (CF, r/m32) left CL times."
    },
    {
      "opcode": "REX.W + D3 /2",
      "instr": "RCL r/m64, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 65 bits (CF, r/m64) left CL times. Uses a 6 bit count."
    },
    {
      "opcode": "C1 /2 ib",
      "instr": "RCL r/m32, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 33 bits (CF, r/m32) left imm8 times."
    },
    {
      "opcode": "REX.W + C1 /2 ib",
      "instr": "RCL r/m64, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 65 bits (CF, r/m64) left imm8 times. Uses a 6 bit count."
    },
    {
      "opcode": "D0 /3",
      "instr": "RCR r/m8, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 9 bits (CF, r/m8) right once."
    },
    {
      "opcode": "REX + D0 /3",
      "instr": "RCR r/m8*, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 9 bits (CF, r/m8) right once."
    },
    {
      "opcode": "D2 /3",
      "instr": "RCR r/m8, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 9 bits (CF, r/m8) right CL times."
    },
    {
      "opcode": "REX + D2 /3",
      "instr": "RCR r/m8*, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 9 bits (CF, r/m8) right CL times."
    },
    {
      "opcode": "C0 /3 ib",
      "instr": "RCR r/m8, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 9 bits (CF, r/m8) right imm8 times."
    },
    {
      "opcode": "REX + C0 /3 ib",
      "instr": "RCR r/m8*, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 9 bits (CF, r/m8) right imm8 times."
    },
    {
      "opcode": "D1 /3",
      "instr": "RCR r/m16, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 17 bits (CF, r/m16) right once."
    },
    {
      "opcode": "D3 /3",
      "instr": "RCR r/m16, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 17 bits (CF, r/m16) right CL times."
    },
    {
      "opcode": "C1 /3 ib",
      "instr": "RCR r/m16, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 17 bits (CF, r/m16) right imm8 times."
    },
    {
      "opcode": "D1 /3",
      "instr": "RCR r/m32, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 33 bits (CF, r/m32) right once. Uses a 6 bit count."
    },
    {
      "opcode": "REX.W + D1 /3",
      "instr": "RCR r/m64, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 65 bits (CF, r/m64) right once. Uses a 6 bit count."
    },
    {
      "opcode": "D3 /3",
      "instr": "RCR r/m32, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 33 bits (CF, r/m32) right CL times."
    },
    {
      "opcode": "REX.W + D3 /3",
      "instr": "RCR r/m64, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 65 bits (CF, r/m64) right CL times. Uses a 6 bit count."
    },
    {
      "opcode": "C1 /3 ib",
      "instr": "RCR r/m32, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 33 bits (CF, r/m32) right imm8 times."
    },
    {
      "opcode": "REX.W + C1 /3 ib",
      "instr": "RCR r/m64, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 65 bits (CF, r/m64) right imm8 times. Uses a 6 bit count."
    },
    {
      "opcode": "D0 /0",
      "instr": "ROL r/m8, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 8 bits r/m8 left once."
    },
    {
      "opcode": "REX + D0 /0",
      "instr": "ROL r/m8*, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 8 bits r/m8 left once"
    },
    {
      "opcode": "D2 /0",
      "instr": "ROL r/m8, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 8 bits r/m8 left CL times."
    },
    {
      "opcode": "REX + D2 /0",
      "instr": "ROL r/m8*, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 8 bits r/m8 left CL times."
    },
    {
      "opcode": "C0 /0 ib",
      "instr": "ROL r/m8, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 8 bits r/m8 left imm8 times."
    },
    {
      "opcode": "REX + C0 /0 ib",
      "instr": "ROL r/m8*, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 8 bits r/m8 left imm8 times."
    },
    {
      "opcode": "D1 /0",
      "instr": "ROL r/m16, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 16 bits r/m16 left once."
    },
    {
      "opcode": "D3 /0",
      "instr": "ROL r/m16, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 16 bits r/m16 left CL times."
    },
    {
      "opcode": "C1 /0 ib",
      "instr": "ROL r/m16, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 16 bits r/m16 left imm8 times."
    },
    {
      "opcode": "D1 /0",
      "instr": "ROL r/m32, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 32 bits r/m32 left once."
    },
    {
      "opcode": "REX.W + D1 /0",
      "instr": "ROL r/m64, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 64 bits r/m64 left once. Uses a 6 bit count."
    },
    {
      "opcode": "D3 /0",
      "instr": "ROL r/m32, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 32 bits r/m32 left CL times."
    },
    {
      "opcode": "REX.W + D3 /0",
      "instr": "ROL r/m64, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 64 bits r/m64 left CL times. Uses a 6 bit count."
    },
    {
      "opcode": "C1 /0 ib",
      "instr": "ROL r/m32, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 32 bits r/m32 left imm8 times."
    },
    {
      "opcode": "REX.W + C1 /0 ib",
      "instr": "ROL r/m64, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 64 bits r/m64 left imm8 times. Uses a 6 bit count."
    },
    {
      "opcode": "D0 /1",
      "instr": "ROR r/m8, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 8 bits r/m8 right once."
    },
    {
      "opcode": "REX + D0 /1",
      "instr": "ROR r/m8*, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 8 bits r/m8 right once."
    },
    {
      "opcode": "D2 /1",
      "instr": "ROR r/m8, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 8 bits r/m8 right CL times."
    },
    {
      "opcode": "REX + D2 /1",
      "instr": "ROR r/m8*, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 8 bits r/m8 right CL times."
    },
    {
      "opcode": "C0 /1 ib",
      "instr": "ROR r/m8, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 8 bits r/m16 right imm8 times."
    },
    {
      "opcode": "REX + C0 /1 ib",
      "instr": "ROR r/m8*, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 8 bits r/m16 right imm8 times."
    },
    {
      "opcode": "D1 /1",
      "instr": "ROR r/m16, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 16 bits r/m16 right once."
    },
    {
      "opcode": "D3 /1",
      "instr": "ROR r/m16, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 16 bits r/m16 right CL times."
    },
    {
      "opcode": "C1 /1 ib",
      "instr": "ROR r/m16, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 16 bits r/m16 right imm8 times."
    },
    {
      "opcode": "D1 /1",
      "instr": "ROR r/m32, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 32 bits r/m32 right once."
    },
    {
      "opcode": "REX.W + D1 /1",
      "instr": "ROR r/m64, 1",
      "op_en": "M1",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 64 bits r/m64 right once. Uses a 6 bit count."
    },
    {
      "opcode": "D3 /1",
      "instr": "ROR r/m32, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 32 bits r/m32 right CL times."
    },
    {
      "opcode": "REX.W + D3 /1",
      "instr": "ROR r/m64, CL",
      "op_en": "MC",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 64 bits r/m64 right CL times. Uses a 6 bit count."
    },
    {
      "opcode": "C1 /1 ib",
      "instr": "ROR r/m32, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "Valid",
      "desc": "Rotate 32 bits r/m32 right imm8 times."
    },
    {
      "opcode": "REX.W + C1 /1 ib",
      "instr": "ROR r/m64, imm8",
      "op_en": "MI",
      "x64": "Valid",
      "x32": "N.E.",
      "desc": "Rotate 64 bits r/m64 right imm8 times. Uses a 6 bit count."
    }
  ],
  "op_en": [
    {
      "op_en": "M1",
      "tuple_type": "ModRM:r/m (w)",
      "operand_1": "1",
      "operand_2": "NA",
      "operand_3": "NA"
    },
    {
      "op_en": "MC",
      "tuple_type": "ModRM:r/m (w)",
      "operand_1": "CL",
      "operand_2": "NA",
      "operand_3": "NA"
    },
    {
      "op_en": "MI",
      "tuple_type": "ModRM:r/m (w)",
      "operand_1": "imm8",
      "operand_2": "NA",
      "operand_3": "NA"
    }
  ],
  "page_desc": [
    "Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. The count is masked to 5 bits (or 6 bits if in 64-bit mode and REX.W = 1).",
    "The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right (ROR) and rotate through carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location.",
    "The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.",
    "The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except RCL and RCR instructions only: a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.",
    "In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter."
  ]
}
