* Schematics Netlist *



U_DSTM10         STIM(1,0) $G_DPWR $G_DGND Input_B3 IO_STM STIMULUS=B3
U_DSTM9         STIM(1,0) $G_DPWR $G_DGND Input_B2 IO_STM STIMULUS=B2
U_DSTM8         STIM(1,0) $G_DPWR $G_DGND Input_B1 IO_STM STIMULUS=B1
U_DSTM7         STIM(1,0) $G_DPWR $G_DGND Input_B0 IO_STM STIMULUS=B0
U_DSTM4         STIM(1,0) $G_DPWR $G_DGND Input_A3 IO_STM STIMULUS=A3
U_DSTM3         STIM(1,0) $G_DPWR $G_DGND Input_A2 IO_STM STIMULUS=A2
U_DSTM2         STIM(1,0) $G_DPWR $G_DGND Input_A1 IO_STM STIMULUS=A1
U_DSTM1         STIM(1,0) $G_DPWR $G_DGND Input_A0 IO_STM STIMULUS=A0
X_U2         Input_A3 Input_A2 Input_A1 Input_A0 Input_B3 Input_B2 Input_B1
+  Input_B0 $D_LO $D_HI $D_LO $N_0006 $N_0005 $N_0004 $G_DPWR $G_DGND 7485
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM12         STIM(1,0) $G_DPWR $G_DGND Input_B5 IO_STM STIMULUS=B5
U_DSTM11         STIM(1,0) $G_DPWR $G_DGND Input_B4 IO_STM STIMULUS=B4
U_DSTM5         STIM(1,0) $G_DPWR $G_DGND Input_A4 IO_STM STIMULUS=A4
U_DSTM6         STIM(1,0) $G_DPWR $G_DGND Input_A5 IO_STM STIMULUS=A5
X_U1         $D_LO $D_LO Input_A5 Input_A4 $D_LO $D_LO Input_B5 Input_B4
+  $N_0006 $N_0005 $N_0004 $N_0010 $N_0009 $N_0008 $G_DPWR $G_DGND 7485 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
