<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2> VLSI Designing - (Front-End) </h2>
</div>

# Course Report

## Name: SOUGATA DE

## Qualifications: B.TECH(ECE) Graduate in 2023

Welcome to the course report for the VLSI Designing - (Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Projects: [ALU]     | [https://github.com/SougataDe1/G9_VLSI/tree/main/Mini%20Projects/SOUGATA/ALU]                         |
| Mini Projects: [FSM]     | [https://github.com/SougataDe1/G9_VLSI/tree/main/Mini%20Projects/SOUGATA/FSM]                         |
| Mini Projects: [Single Port RAM]     | [https://github.com/SougataDe1/G9_VLSI/tree/main/Mini%20Projects/SOUGATA/RAM_single_port]                         |
| Mini Projects: [USR]     | [https://github.com/SougataDe1/G9_VLSI/tree/main/Mini%20Projects/SOUGATA/USR]                         |
| Mini Projects: [Carry Look Ahead Adder]     | [https://github.com/SougataDe1/G9_VLSI/tree/main/Mini%20Projects/SOUGATA/carry_look_ahead_adder]                         |
| Mini Projects: [PWM]     | [https://github.com/SougataDe1/G9_VLSI/tree/main/Mini%20Projects/SOUGATA/pwm_final]                         |
| Final Project: [SPI]     | [https://github.com/SougataDe1/G9_VLSI/tree/main/Final%20Capstone%20Project/SOUGATA/SPI]                         |

