// Seed: 1826352866
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_5 = 0;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd53
) (
    output tri  id_0,
    input  tri  id_1,
    input  wor  id_2,
    output tri0 id_3
);
  wire _id_5 = id_5;
  wire [!  id_5 : -1] id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6
  );
endmodule
