# Image Enhancement by Brightness and Contrast Manipulation using Verilog

## ğŸ“Œ Overview
This project implements real-time image enhancement techniques (brightness adjustment, contrast manipulation, thresholding, and inversion) using Verilog HDL for FPGA platforms. The system processes bitmap images in hexadecimal format and outputs enhanced images with improved visual quality, targeting applications in surveillance, smart cities, and industrial inspection.

## ğŸ¯ Key Features
- **Real-time Processing**: Achieves >30 FPS for VGA (640x480) resolution.
- **Low Hardware Complexity**: Uses fixed-point arithmetic and pipelined architecture.
- **Multiple Operations**:
  - Brightness addition/subtraction
  - Contrast adjustment
  - Image inversion
  - Thresholding
- **SDG-11 Alignment**: Supports sustainable urban development through enhanced surveillance and traffic management.

## ğŸ› ï¸ Hardware/Software Tools
| Tool                 | Specification                          |
|----------------------|----------------------------------------|
| Programming Language | Verilog HDL                            |
| Simulation Tool      | ModelSim (Intel FPGA Starter Edition)  |
| Input Format         | Hexadecimal (.hex)                     |
| Output Format        | Bitmap (.bmp)                          |
| Target FPGA          | Mid-range (e.g., Artix-7, Spartan-6)   |

## ğŸ“‚ Project Structure
Project_Verilog/
â”œâ”€â”€ docs/ # Project report and documentation
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ parameter.v # Configuration parameters
â”‚ â”œâ”€â”€ image_read.v # Image input and processing module
â”‚ â”œâ”€â”€ image_write.v # Output image generation module
â”‚ â””â”€â”€ tb_simulation.v # Testbench for verification
â”œâ”€â”€ images/ # Sample input/output images
â”œâ”€â”€ results/ # Synthesis reports and timing analysis
â””â”€â”€ README.md # This file
