// Seed: 3830217321
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  wire id_3;
  event id_4, id_5, id_6;
  assign module_1.id_5 = 0;
  wire id_7;
  assign id_4 = 1;
  assign id_6 = ~id_0;
  tri id_8 = id_5;
  genvar id_9;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    input tri1 id_5,
    input wire id_6,
    input supply1 id_7,
    input tri id_8
);
  tri id_10;
  assign id_10 = id_3;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  always_latch begin : LABEL_0
    @(posedge 1 + 1 or posedge 1 or 1 * id_10 == id_7);
    id_10 = 1;
  end
  supply0 id_11;
  wire id_12;
  genvar id_13;
  assign id_11 = 1;
  wire id_14;
endmodule
