# Synopsys Constraint Checker, version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jul 12 18:47:58 2017


##### DESIGN INFO #######################################################

Top View:                "RTG4_CoreRISCV_AXI4_BaseDesign"
Constraint File(s):      "C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\designer\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                          Ending                                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            uj_jtag_85|un1_duttck_inferred_clock              |     10.000           |     No paths         |     10.000           |     No paths                         
System                                            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         |     10.000           |     No paths         |     10.000           |     No paths                         
System                                            RTG4FCCC_0/GL0                                    |     20.000           |     No paths         |     No paths         |     No paths                         
spi_chanctrl_Z17|un1_resetn_rx_inferred_clock     RTG4FCCC_0/GL0                                    |     No paths         |     No paths         |     No paths         |     Diff grp                         
uj_jtag_85|un1_duttck_inferred_clock              uj_jtag_85|un1_duttck_inferred_clock              |     10.000           |     10.000           |     5.000            |     5.000                            
uj_jtag_85|un1_duttck_inferred_clock              COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         |     Diff grp         |     No paths         |     No paths         |     No paths                         
uj_jtag_85|un1_duttck_inferred_clock              RTG4FCCC_0/GL0                                    |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         System                                            |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         uj_jtag_85|un1_duttck_inferred_clock              |     No paths         |     Diff grp         |     No paths         |     No paths                         
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         |     10.000           |     No paths         |     5.000            |     No paths                         
RTG4FCCC_0/GL0                                    spi_chanctrl_Z17|un1_resetn_rx_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
RTG4FCCC_0/GL0                                    uj_jtag_85|un1_duttck_inferred_clock              |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
RTG4FCCC_0/GL0                                    RTG4FCCC_0/GL0                                    |     20.000           |     No paths         |     No paths         |     No paths                         
RTG4FCCC_0/GL0                                    RTG4FCCC_0/GL1                                    |     20.000           |     No paths         |     10.000           |     No paths                         
RTG4FCCC_0/GL1                                    RTG4FCCC_0/GL0                                    |     20.000           |     No paths         |     No paths         |     No paths                         
RTG4FCCC_0/GL1                                    RTG4FCCC_0/GL1                                    |     20.000           |     No paths         |     10.000           |     10.000                           
===============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:FDDR_ADDR[0]
p:FDDR_ADDR[1]
p:FDDR_ADDR[2]
p:FDDR_ADDR[3]
p:FDDR_ADDR[4]
p:FDDR_ADDR[5]
p:FDDR_ADDR[6]
p:FDDR_ADDR[7]
p:FDDR_ADDR[8]
p:FDDR_ADDR[9]
p:FDDR_ADDR[10]
p:FDDR_ADDR[11]
p:FDDR_ADDR[12]
p:FDDR_ADDR[13]
p:FDDR_ADDR[14]
p:FDDR_ADDR[15]
p:FDDR_BA[0]
p:FDDR_BA[1]
p:FDDR_BA[2]
p:FDDR_CAS_N
p:FDDR_CKE
p:FDDR_CLK
p:FDDR_CLK_N
p:FDDR_CS_N
p:FDDR_DM_RDQS[0] (bidir end point)
p:FDDR_DM_RDQS[0] (bidir start point)
p:FDDR_DM_RDQS[1] (bidir end point)
p:FDDR_DM_RDQS[1] (bidir start point)
p:FDDR_DM_RDQS[2] (bidir end point)
p:FDDR_DM_RDQS[2] (bidir start point)
p:FDDR_DM_RDQS[3] (bidir end point)
p:FDDR_DM_RDQS[3] (bidir start point)
p:FDDR_DQS[0] (bidir end point)
p:FDDR_DQS[0] (bidir start point)
p:FDDR_DQS[1] (bidir end point)
p:FDDR_DQS[1] (bidir start point)
p:FDDR_DQS[2] (bidir end point)
p:FDDR_DQS[2] (bidir start point)
p:FDDR_DQS[3] (bidir end point)
p:FDDR_DQS[3] (bidir start point)
p:FDDR_DQS_N[0] (bidir end point)
p:FDDR_DQS_N[0] (bidir start point)
p:FDDR_DQS_N[1] (bidir end point)
p:FDDR_DQS_N[1] (bidir start point)
p:FDDR_DQS_N[2] (bidir end point)
p:FDDR_DQS_N[2] (bidir start point)
p:FDDR_DQS_N[3] (bidir end point)
p:FDDR_DQS_N[3] (bidir start point)
p:FDDR_DQS_TMATCH_0_IN
p:FDDR_DQS_TMATCH_0_OUT
p:FDDR_DQS_TMATCH_1_IN
p:FDDR_DQS_TMATCH_1_OUT
p:FDDR_DQ[0] (bidir end point)
p:FDDR_DQ[0] (bidir start point)
p:FDDR_DQ[1] (bidir end point)
p:FDDR_DQ[1] (bidir start point)
p:FDDR_DQ[2] (bidir end point)
p:FDDR_DQ[2] (bidir start point)
p:FDDR_DQ[3] (bidir end point)
p:FDDR_DQ[3] (bidir start point)
p:FDDR_DQ[4] (bidir end point)
p:FDDR_DQ[4] (bidir start point)
p:FDDR_DQ[5] (bidir end point)
p:FDDR_DQ[5] (bidir start point)
p:FDDR_DQ[6] (bidir end point)
p:FDDR_DQ[6] (bidir start point)
p:FDDR_DQ[7] (bidir end point)
p:FDDR_DQ[7] (bidir start point)
p:FDDR_DQ[8] (bidir end point)
p:FDDR_DQ[8] (bidir start point)
p:FDDR_DQ[9] (bidir end point)
p:FDDR_DQ[9] (bidir start point)
p:FDDR_DQ[10] (bidir end point)
p:FDDR_DQ[10] (bidir start point)
p:FDDR_DQ[11] (bidir end point)
p:FDDR_DQ[11] (bidir start point)
p:FDDR_DQ[12] (bidir end point)
p:FDDR_DQ[12] (bidir start point)
p:FDDR_DQ[13] (bidir end point)
p:FDDR_DQ[13] (bidir start point)
p:FDDR_DQ[14] (bidir end point)
p:FDDR_DQ[14] (bidir start point)
p:FDDR_DQ[15] (bidir end point)
p:FDDR_DQ[15] (bidir start point)
p:FDDR_DQ[16] (bidir end point)
p:FDDR_DQ[16] (bidir start point)
p:FDDR_DQ[17] (bidir end point)
p:FDDR_DQ[17] (bidir start point)
p:FDDR_DQ[18] (bidir end point)
p:FDDR_DQ[18] (bidir start point)
p:FDDR_DQ[19] (bidir end point)
p:FDDR_DQ[19] (bidir start point)
p:FDDR_DQ[20] (bidir end point)
p:FDDR_DQ[20] (bidir start point)
p:FDDR_DQ[21] (bidir end point)
p:FDDR_DQ[21] (bidir start point)
p:FDDR_DQ[22] (bidir end point)
p:FDDR_DQ[22] (bidir start point)
p:FDDR_DQ[23] (bidir end point)
p:FDDR_DQ[23] (bidir start point)
p:FDDR_DQ[24] (bidir end point)
p:FDDR_DQ[24] (bidir start point)
p:FDDR_DQ[25] (bidir end point)
p:FDDR_DQ[25] (bidir start point)
p:FDDR_DQ[26] (bidir end point)
p:FDDR_DQ[26] (bidir start point)
p:FDDR_DQ[27] (bidir end point)
p:FDDR_DQ[27] (bidir start point)
p:FDDR_DQ[28] (bidir end point)
p:FDDR_DQ[28] (bidir start point)
p:FDDR_DQ[29] (bidir end point)
p:FDDR_DQ[29] (bidir start point)
p:FDDR_DQ[30] (bidir end point)
p:FDDR_DQ[30] (bidir start point)
p:FDDR_DQ[31] (bidir end point)
p:FDDR_DQ[31] (bidir start point)
p:FDDR_ODT
p:FDDR_RAS_N
p:FDDR_RESET_N
p:FDDR_WE_N
p:FLASH_SCK
p:FLASH_SDI
p:FLASH_SDO
p:FLASH_SS
p:GPIO_IN[0]
p:GPIO_IN[1]
p:GPIO_IN[2]
p:GPIO_IN[3]
p:GPIO_IN[4]
p:GPIO_IN[5]
p:GPIO_IN[6]
p:GPIO_IN[7]
p:GPIO_OUT[0]
p:GPIO_OUT[1]
p:GPIO_OUT[2]
p:GPIO_OUT[3]
p:GPIO_OUT[4]
p:GPIO_OUT[5]
p:GPIO_OUT[6]
p:GPIO_OUT[7]
p:RX
p:SW_DEBUG_MODE
p:TCK
p:TDI
p:TDO
p:TMS
p:TRSTB
p:TX


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
