<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Register.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Adder_1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Adder_1b.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Alu_4b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Alu_4b_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu_4b_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4to1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4to1b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopModule_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopModule_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopModule_sim_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopModule_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_sim_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Trans.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Trans.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Trans.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Trans_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Trans_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myALU.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myAnd2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myOr2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1671191750" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1671191750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671242323" xil_pn:in_ck="-1804045310492769135" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1671242322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu_1b.v"/>
      <outfile xil_pn:name="Alu_4b.v"/>
      <outfile xil_pn:name="Load_Gen.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="Mux4to1b4.v"/>
      <outfile xil_pn:name="MyRegister4b.v"/>
      <outfile xil_pn:name="TopModule.v"/>
      <outfile xil_pn:name="TopModule_sim.v"/>
      <outfile xil_pn:name="Trans.v"/>
      <outfile xil_pn:name="Trans_sim.v"/>
      <outfile xil_pn:name="myAnd2b4.v"/>
      <outfile xil_pn:name="myOr2b4.v"/>
    </transform>
    <transform xil_pn:end_ts="1702010228" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5117704370853414488" xil_pn:start_ts="1702010228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702010230" xil_pn:in_ck="-5174834544523925998" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1648088286324222708" xil_pn:start_ts="1702010228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder_1b.vf"/>
      <outfile xil_pn:name="myALU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1671237951" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7361276280897982703" xil_pn:start_ts="1671237951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671242324" xil_pn:in_ck="340042083852303071" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1671242324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_1b.vf"/>
      <outfile xil_pn:name="Alu_1b.v"/>
      <outfile xil_pn:name="Alu_4b.v"/>
      <outfile xil_pn:name="Load_Gen.v"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="Mux4to1b4.v"/>
      <outfile xil_pn:name="MyRegister4b.v"/>
      <outfile xil_pn:name="TopModule.v"/>
      <outfile xil_pn:name="TopModule_sim.v"/>
      <outfile xil_pn:name="Trans.v"/>
      <outfile xil_pn:name="Trans_sim.v"/>
      <outfile xil_pn:name="myALU.vf"/>
      <outfile xil_pn:name="myAnd2b4.v"/>
      <outfile xil_pn:name="myOr2b4.v"/>
    </transform>
    <transform xil_pn:end_ts="1702010233" xil_pn:in_ck="340042083852303071" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7276039538063929482" xil_pn:start_ts="1702010230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopModule_sim_beh.prj"/>
      <outfile xil_pn:name="TopModule_sim_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1702010233" xil_pn:in_ck="1212480691410887519" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8191618931335874701" xil_pn:start_ts="1702010233">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopModule_sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
