--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP_ENTITY.twx TOP_ENTITY.ncd -o TOP_ENTITY.twr
TOP_ENTITY.pcf -ucf Nexys3_Master.ucf

Design file:              TOP_ENTITY.ncd
Physical constraint file: TOP_ENTITY.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2794 paths analyzed, 936 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.603ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/adcnt_2_1 (SLICE_X15Y21.AX), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_0 (FF)
  Destination:          XLXI_5/adcnt_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.297 - 0.309)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_0 to XLXI_5/adcnt_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.476   XLXI_5/adcnt<3>
                                                       XLXI_5/adcnt_0
    SLICE_X15Y21.C1      net (fanout=7)        0.789   XLXI_5/adcnt<0>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.CMUX    Topac                 0.636   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X15Y21.AX      net (fanout=3)        1.433   XLXI_5/Mcount_adcnt2
    SLICE_X15Y21.CLK     Tdick                 0.114   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt_2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.744ns logic, 3.812ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_5 (FF)
  Destination:          XLXI_5/adcnt_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.297 - 0.306)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_5 to XLXI_5/adcnt_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.476   XLXI_5/adcnt<7>
                                                       XLXI_5/adcnt_5
    SLICE_X15Y21.C5      net (fanout=7)        0.476   XLXI_5/adcnt<5>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.CMUX    Topac                 0.636   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X15Y21.AX      net (fanout=3)        1.433   XLXI_5/Mcount_adcnt2
    SLICE_X15Y21.CLK     Tdick                 0.114   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt_2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.744ns logic, 3.499ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_6 (FF)
  Destination:          XLXI_5/adcnt_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.297 - 0.306)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_6 to XLXI_5/adcnt_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.476   XLXI_5/adcnt<7>
                                                       XLXI_5/adcnt_6
    SLICE_X15Y21.C6      net (fanout=7)        0.418   XLXI_5/adcnt<6>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.CMUX    Topac                 0.636   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X15Y21.AX      net (fanout=3)        1.433   XLXI_5/Mcount_adcnt2
    SLICE_X15Y21.CLK     Tdick                 0.114   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt_2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (1.744ns logic, 3.441ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/adcnt_2 (SLICE_X17Y21.BX), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_0 (FF)
  Destination:          XLXI_5/adcnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_0 to XLXI_5/adcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.476   XLXI_5/adcnt<3>
                                                       XLXI_5/adcnt_0
    SLICE_X15Y21.C1      net (fanout=7)        0.789   XLXI_5/adcnt<0>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.CMUX    Topac                 0.636   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X17Y21.BX      net (fanout=3)        1.384   XLXI_5/Mcount_adcnt2
    SLICE_X17Y21.CLK     Tdick                 0.114   XLXI_5/adcnt<2>
                                                       XLXI_5/adcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (1.744ns logic, 3.763ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_5 (FF)
  Destination:          XLXI_5/adcnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_5 to XLXI_5/adcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.476   XLXI_5/adcnt<7>
                                                       XLXI_5/adcnt_5
    SLICE_X15Y21.C5      net (fanout=7)        0.476   XLXI_5/adcnt<5>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.CMUX    Topac                 0.636   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X17Y21.BX      net (fanout=3)        1.384   XLXI_5/Mcount_adcnt2
    SLICE_X17Y21.CLK     Tdick                 0.114   XLXI_5/adcnt<2>
                                                       XLXI_5/adcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (1.744ns logic, 3.450ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_6 (FF)
  Destination:          XLXI_5/adcnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_6 to XLXI_5/adcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.476   XLXI_5/adcnt<7>
                                                       XLXI_5/adcnt_6
    SLICE_X15Y21.C6      net (fanout=7)        0.418   XLXI_5/adcnt<6>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.CMUX    Topac                 0.636   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X17Y21.BX      net (fanout=3)        1.384   XLXI_5/Mcount_adcnt2
    SLICE_X17Y21.CLK     Tdick                 0.114   XLXI_5/adcnt<2>
                                                       XLXI_5/adcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (1.744ns logic, 3.392ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/adcnt_1 (SLICE_X17Y21.AX), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_0 (FF)
  Destination:          XLXI_5/adcnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_0 to XLXI_5/adcnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.AQ      Tcko                  0.476   XLXI_5/adcnt<3>
                                                       XLXI_5/adcnt_0
    SLICE_X15Y21.C1      net (fanout=7)        0.789   XLXI_5/adcnt<0>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.BMUX    Topab                 0.519   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X17Y21.AX      net (fanout=2)        0.916   XLXI_5/Mcount_adcnt1
    SLICE_X17Y21.CLK     Tdick                 0.114   XLXI_5/adcnt<2>
                                                       XLXI_5/adcnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.627ns logic, 3.295ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_5 (FF)
  Destination:          XLXI_5/adcnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_5 to XLXI_5/adcnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.476   XLXI_5/adcnt<7>
                                                       XLXI_5/adcnt_5
    SLICE_X15Y21.C5      net (fanout=7)        0.476   XLXI_5/adcnt<5>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.BMUX    Topab                 0.519   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X17Y21.AX      net (fanout=2)        0.916   XLXI_5/Mcount_adcnt1
    SLICE_X17Y21.CLK     Tdick                 0.114   XLXI_5/adcnt<2>
                                                       XLXI_5/adcnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.627ns logic, 2.982ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/adcnt_6 (FF)
  Destination:          XLXI_5/adcnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_5/adcnt_6 to XLXI_5/adcnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.476   XLXI_5/adcnt<7>
                                                       XLXI_5/adcnt_6
    SLICE_X15Y21.C6      net (fanout=7)        0.418   XLXI_5/adcnt<6>
    SLICE_X15Y21.C       Tilo                  0.259   XLXI_5/adcnt_2_2
                                                       XLXI_5/adcnt[8]_GND_10_o_equal_2_o<8>_SW0
    SLICE_X17Y21.A1      net (fanout=7)        0.771   N4
    SLICE_X17Y21.A       Tilo                  0.259   XLXI_5/adcnt<2>
                                                       XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.A5      net (fanout=1)        0.819   XLXI_5/Mcount_adcnt_lut<0>
    SLICE_X16Y21.BMUX    Topab                 0.519   XLXI_5/adcnt<3>
                                                       XLXI_5/Mcount_adcnt_lut<0>_rt
                                                       XLXI_5/Mcount_adcnt_cy<3>
    SLICE_X17Y21.AX      net (fanout=2)        0.916   XLXI_5/Mcount_adcnt1
    SLICE_X17Y21.CLK     Tdick                 0.114   XLXI_5/adcnt<2>
                                                       XLXI_5/adcnt_1
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.627ns logic, 2.924ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/input_l_o_3 (SLICE_X16Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/input_l_o_3 (FF)
  Destination:          XLXI_5/input_l_o_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/input_l_o_3 to XLXI_5/input_l_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.200   XLXI_5/input_l_o<3>
                                                       XLXI_5/input_l_o_3
    SLICE_X16Y28.D6      net (fanout=3)        0.032   XLXI_5/input_l_o<3>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.190   XLXI_5/input_l_o<3>
                                                       XLXI_5/input_l_o_3_dpot
                                                       XLXI_5/input_l_o_3
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/input_l_o_0 (SLICE_X16Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/input_l_o_0 (FF)
  Destination:          XLXI_5/input_l_o_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/input_l_o_0 to XLXI_5/input_l_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.200   XLXI_5/input_l_o<3>
                                                       XLXI_5/input_l_o_0
    SLICE_X16Y28.A6      net (fanout=3)        0.035   XLXI_5/input_l_o<0>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.190   XLXI_5/input_l_o<3>
                                                       XLXI_5/input_l_o_0_dpot
                                                       XLXI_5/input_l_o_0
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/input_r_7 (SLICE_X15Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/input_r_7 (FF)
  Destination:          XLXI_5/input_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/input_r_7 to XLXI_5/input_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.DQ      Tcko                  0.198   XLXI_5/input_r<7>
                                                       XLXI_5/input_r_7
    SLICE_X15Y23.D6      net (fanout=3)        0.023   XLXI_5/input_r<7>
    SLICE_X15Y23.CLK     Tah         (-Th)    -0.215   XLXI_5/input_r<7>
                                                       XLXI_5/input_r_7_rstpot
                                                       XLXI_5/input_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_I_BUFGP/BUFG/I0
  Logical resource: clk_I_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_I_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_1/DABUS_L_I<11>/CLK
  Logical resource: XLXI_1/DABUS_L_I_8/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_1/DABUS_L_I<11>/CLK
  Logical resource: XLXI_1/DABUS_L_I_9/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_I          |    5.603|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2794 paths, 0 nets, and 1144 connections

Design statistics:
   Minimum period:   5.603ns{1}   (Maximum frequency: 178.476MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 20 16:24:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



