

================================================================
== Vitis HLS Report for 'prepend_ibh_header_64_s'
================================================================
* Date:           Tue Aug 15 18:30:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  7.621 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.621 ns|  7.621 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2316|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     122|    -|
|Register         |        -|     -|     386|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     386|    2438|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln76_1_fu_240_p2              |         +|   0|  0|   30|          23|           7|
    |add_ln76_fu_392_p2                |         +|   0|  0|   30|          23|           7|
    |grp_fu_198_p2                     |         +|   0|  0|   23|          16|           1|
    |sub_ln80_1_fu_524_p2              |         -|   0|  0|   18|           1|          11|
    |sub_ln80_2_fu_540_p2              |         -|   0|  0|   15|           1|           8|
    |sub_ln80_fu_506_p2                |         -|   0|  0|   30|           7|          23|
    |ap_condition_152                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_165                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_170                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_182                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_210                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_222                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_246                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op102_read_state1    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op111_read_state1    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op122_write_state2   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op130_write_state2   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op22_read_state1     |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_118_p3           |       and|   0|  0|    2|           1|           0|
    |p_Result_13_fu_286_p2             |       and|   0|  0|   96|          96|          96|
    |p_Result_s_fu_438_p2              |       and|   0|  0|   96|          96|          96|
    |tmp_i_nbreadreq_fu_132_p3         |       and|   0|  0|    2|           1|           0|
    |icmp_ln76_1_fu_246_p2             |      icmp|   0|  0|   15|          23|           7|
    |icmp_ln76_fu_398_p2               |      icmp|   0|  0|   15|          23|           7|
    |icmp_ln80_fu_574_p2               |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln82_1_fu_252_p2             |      icmp|   0|  0|   14|          22|           7|
    |icmp_ln82_fu_404_p2               |      icmp|   0|  0|   14|          22|           7|
    |lshr_ln628_1_fu_426_p2            |      lshr|   0|  0|  311|          96|          96|
    |lshr_ln628_2_fu_432_p2            |      lshr|   0|  0|  311|           2|          96|
    |lshr_ln628_3_fu_326_p2            |      lshr|   0|  0|  311|          96|          96|
    |lshr_ln628_4_fu_274_p2            |      lshr|   0|  0|  311|          96|          96|
    |lshr_ln628_5_fu_280_p2            |      lshr|   0|  0|  311|           2|          96|
    |lshr_ln628_fu_478_p2              |      lshr|   0|  0|  311|          96|          96|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |select_ln1588_cast_i_fu_358_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln80_fu_566_p3             |    select|   0|  0|    5|           1|           5|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1588_fu_352_p2              |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 2316|         767|         880|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln1027_phi_fu_156_p6             |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177  |  13|          3|   64|        192|
    |ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166  |  17|          4|   64|        256|
    |header_idx_1                                    |   9|          2|   16|         32|
    |state_2                                         |  17|          4|    2|          8|
    |tx_ib2udpFifo_blk_n                             |   9|          2|    1|          2|
    |tx_ib2udpFifo_din                               |  17|          4|  128|        512|
    |tx_ibhHeaderFifo_blk_n                          |   9|          2|    1|          2|
    |tx_shift2ibhFifo_blk_n                          |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 122|         28|  279|       1011|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_done_reg                                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177  |   64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166  |   64|   0|   64|          0|
    |header_header_V_1                               |   96|   0|   96|          0|
    |header_idx_1                                    |   16|   0|   16|          0|
    |state_2                                         |    2|   0|    2|          0|
    |state_2_load_reg_660                            |    2|   0|    2|          0|
    |tmp_128_i_reg_710                               |    1|   0|    1|          0|
    |tmp_i_251_reg_664                               |    1|   0|    1|          0|
    |tmp_reg_689                                     |    9|   0|    9|          0|
    |tx_shift2ibhFifo_read_reg_714                   |  128|   0|  128|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           |  386|   0|  386|          0|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  prepend_ibh_header<64>|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  prepend_ibh_header<64>|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  prepend_ibh_header<64>|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  prepend_ibh_header<64>|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  prepend_ibh_header<64>|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  prepend_ibh_header<64>|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  prepend_ibh_header<64>|  return value|
|tx_shift2ibhFifo_dout            |   in|  128|     ap_fifo|        tx_shift2ibhFifo|       pointer|
|tx_shift2ibhFifo_num_data_valid  |   in|    4|     ap_fifo|        tx_shift2ibhFifo|       pointer|
|tx_shift2ibhFifo_fifo_cap        |   in|    4|     ap_fifo|        tx_shift2ibhFifo|       pointer|
|tx_shift2ibhFifo_empty_n         |   in|    1|     ap_fifo|        tx_shift2ibhFifo|       pointer|
|tx_shift2ibhFifo_read            |  out|    1|     ap_fifo|        tx_shift2ibhFifo|       pointer|
|tx_ibhHeaderFifo_dout            |   in|  113|     ap_fifo|        tx_ibhHeaderFifo|       pointer|
|tx_ibhHeaderFifo_num_data_valid  |   in|    2|     ap_fifo|        tx_ibhHeaderFifo|       pointer|
|tx_ibhHeaderFifo_fifo_cap        |   in|    2|     ap_fifo|        tx_ibhHeaderFifo|       pointer|
|tx_ibhHeaderFifo_empty_n         |   in|    1|     ap_fifo|        tx_ibhHeaderFifo|       pointer|
|tx_ibhHeaderFifo_read            |  out|    1|     ap_fifo|        tx_ibhHeaderFifo|       pointer|
|tx_ib2udpFifo_din                |  out|  128|     ap_fifo|           tx_ib2udpFifo|       pointer|
|tx_ib2udpFifo_num_data_valid     |   in|    2|     ap_fifo|           tx_ib2udpFifo|       pointer|
|tx_ib2udpFifo_fifo_cap           |   in|    2|     ap_fifo|           tx_ib2udpFifo|       pointer|
|tx_ib2udpFifo_full_n             |   in|    1|     ap_fifo|           tx_ib2udpFifo|       pointer|
|tx_ib2udpFifo_write              |  out|    1|     ap_fifo|           tx_ib2udpFifo|       pointer|
+---------------------------------+-----+-----+------------+------------------------+--------------+

