#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002816b4e8320 .scope module, "problem1B_tb" "problem1B_tb" 2 2;
 .timescale 0 0;
v000002816b4f26b0_0 .var "A", 0 0;
v000002816b4f1cb0_0 .var "B", 0 0;
v000002816b4f2070_0 .net "Y", 0 0, L_000002816b5d6bd0;  1 drivers
S_000002816b5ddea0 .scope module, "des" "problem1B" 2 19, 3 5 0, S_000002816b4e8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
v000002816b4f2110_0 .net "A", 0 0, v000002816b4f26b0_0;  1 drivers
v000002816b4f27f0_0 .net "B", 0 0, v000002816b4f1cb0_0;  1 drivers
v000002816b4f21b0_0 .net "Y", 0 0, L_000002816b5d6bd0;  alias, 1 drivers
v000002816b4f2250_0 .net "and1", 0 0, L_000002816b5d6fc0;  1 drivers
v000002816b4f1c10_0 .net "and2", 0 0, L_000002816b5d6af0;  1 drivers
v000002816b4f1b70_0 .net "not1", 0 0, L_000002816b4f5f10;  1 drivers
v000002816b4f22f0_0 .net "not2", 0 0, L_000002816b4f6910;  1 drivers
S_000002816b5de030 .scope module, "andA" "And" 3 13, 4 1 0, S_000002816b5ddea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000002816b5d6fc0 .functor AND 1, v000002816b4f26b0_0, L_000002816b4f5f10, C4<1>, C4<1>;
v000002816b4e70c0_0 .net "a", 0 0, v000002816b4f26b0_0;  alias, 1 drivers
v000002816b5d7200_0 .net "b", 0 0, L_000002816b4f5f10;  alias, 1 drivers
v000002816b4e84b0_0 .net "y", 0 0, L_000002816b5d6fc0;  alias, 1 drivers
S_000002816b4f5290 .scope module, "andB" "And" 3 14, 4 1 0, S_000002816b5ddea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_000002816b5d6af0 .functor AND 1, v000002816b4f1cb0_0, L_000002816b4f6910, C4<1>, C4<1>;
v000002816b5de1c0_0 .net "a", 0 0, v000002816b4f1cb0_0;  alias, 1 drivers
v000002816b5de260_0 .net "b", 0 0, L_000002816b4f6910;  alias, 1 drivers
v000002816b4f5420_0 .net "y", 0 0, L_000002816b5d6af0;  alias, 1 drivers
S_000002816b4f54c0 .scope module, "notA" "notGate_df" 3 10, 5 1 0, S_000002816b5ddea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "b";
L_000002816b4f5f10 .functor NOT 1, v000002816b4f26b0_0, C4<0>, C4<0>, C4<0>;
v000002816b4f5650_0 .net "a", 0 0, v000002816b4f26b0_0;  alias, 1 drivers
v000002816b4f5b00_0 .net "b", 0 0, L_000002816b4f5f10;  alias, 1 drivers
S_000002816b4f5ba0 .scope module, "notB" "notGate_df" 3 11, 5 1 0, S_000002816b5ddea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "b";
L_000002816b4f6910 .functor NOT 1, v000002816b4f1cb0_0, C4<0>, C4<0>, C4<0>;
v000002816b4f5d30_0 .net "a", 0 0, v000002816b4f1cb0_0;  alias, 1 drivers
v000002816b4f5dd0_0 .net "b", 0 0, L_000002816b4f6910;  alias, 1 drivers
S_000002816b5d6960 .scope module, "out" "norGate_df" 3 16, 6 1 0, S_000002816b5ddea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_000002816b5d6b60 .functor OR 1, L_000002816b5d6fc0, L_000002816b5d6af0, C4<0>, C4<0>;
L_000002816b5d6bd0 .functor NOT 1, L_000002816b5d6b60, C4<0>, C4<0>, C4<0>;
v000002816b4f5e70_0 .net *"_ivl_0", 0 0, L_000002816b5d6b60;  1 drivers
v000002816b4f2750_0 .net "a", 0 0, L_000002816b5d6fc0;  alias, 1 drivers
v000002816b4f2430_0 .net "b", 0 0, L_000002816b5d6af0;  alias, 1 drivers
v000002816b4f18f0_0 .net "c", 0 0, L_000002816b5d6bd0;  alias, 1 drivers
    .scope S_000002816b4e8320;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "problem1B.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002816b4e8320 {0 0 0};
    %vpi_call 2 9 "$monitor", "A=%b | B=%b || Y=%b", v000002816b4f26b0_0, v000002816b4f1cb0_0, v000002816b4f2070_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002816b4f26b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002816b4f1cb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002816b4f26b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002816b4f1cb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002816b4f26b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002816b4f1cb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002816b4f26b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002816b4f1cb0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "problem1B_tb.v";
    "./problem1B.v";
    "./And.v";
    "./notGate_df.v";
    "./norGate_df.v";
