/*
 * Copyright (C) 2015 Megger Instruments Ltd
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * DDR controller setup for:
 *	Manufacturer:		Alliance
 *	Device Part No:		AS4C256M16D3-12BIN
 *	Clock freq:		400MHz
 *	Density per CS (Gb):	8
 *	Chip selects:		1
 *	Number of banks:	8
 *	Row address:		15
 *	Column address:		10
 *	Data bus width:		64
 */
//
//	Core power down control register
//	(0x021B0004)
//
//	MMDC initialisation value
//
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002002D
//
//	Timing configuration registers 0, 1 & 2
//	(0x021B000C-0x021B0014)
//
//	Values taken from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MDCFG0, 0x676352F3
DATA 4, MX6_MMDC_P0_MDCFG1, 0xB66D8B63
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DB
//
//	Core read/write command delay register
//	(0x021B002C)
//
DATA 4, MX6_MMDC_P0_MDRWD, 0x000026D2
//
//	Core out of reset delays register
//	(0x021B0030)
//
DATA 4, MX6_MMDC_P0_MDOR,  0x006B1023
//
//	Core ODT Timing Control Regsister
//	(0x021B0008)
//
//	Value taken from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MDOTC, 0x00333040
//
//	Core power down controller - this time with 
//	power down timer chip select bits set
//	(0x021B0004)
//
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556D
//
//	Core address space partition register (End of CS0)
//	(0x021B0040)
//
DATA 4, MX6_MMDC_P0_MDASP, 0x00000047
//
//	Core control register
//	(0x021B0000)
//
DATA 4, MX6_MMDC_P0_MDCTL, 0x841A0000
//
//	Core special command register sequence to setup CS0
//	(0x021B001C)
//	
//	Commands to DDR on CS0: MR2, MR3, MR1, MR0, ZQ calibration
//
//	Values taken from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MDSCR, 0x02008032
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031
DATA 4, MX6_MMDC_P0_MDSCR, 0x05208030
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040
//
//	PHY ZQ HW Control Register
//	(0x021B0800)
//
//	Enable one-time and periodic HW ZQ calibration
//
//	Removed ZQ_HW_FOR (bit 16) - register was 0xA1390003
//
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1380003
//DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003
//
//	Core refresh control register
//	(0x021B0020)
//
DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
//
//	PHY 0 and PHY 1 ODT Control registers
//	(0x021B0818 & 0x021B4818)
//
//	Values taken from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00011117
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00011117
//
//	Read DQS gating control registers 1 & 2
//	(0x021B083C-0x021B0840 for PHY0, 0x021B483C-0x021B4840 for PHY1)
//
//	Values taken from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x43380324
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x4278030C
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x03140320
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x02480268
//
//	Read delay-line configuration
//	(0x021B0848 for PHY0 & 0x021B4848 for PHY1)
//
//	Values taken from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x484E4E4C
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x4E525046
//
//	Write delay-line configuration
//	(0x021B0850 for PHY0 and 0x021B4850 for PHY1)
//
//	Values taken from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x362E2A30
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x3630322A
//
//	Write levelling delay control registers 
//	(0x021B080C-0x021B0810 for PHY0 & 0x21B480C-0x021B4810 for PHY1)
//
//	Values set from M300 stress test calibration
//
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x00630079
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x005C0061
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x003B0036
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x00360061
//
//	PHY Measurement Unit Register
//	(0x021B08B8 for PHY0 & 0x021B48B8 for PHY1)
//
//	Clear FRC_MSR (force measurement bit 11) for
//	normal run mode - was 0x00000800
//
DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000000
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000000
//
//	Core power down control register
//	(0x021B0004)
//
//	MMDC run value
//
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556D
//
//	Core power saving control and status
//	(0x021B0404)
//
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
//
//	Core special command register (clear config
//	bit at end of initialisation)
//	(0x021B001C)
//
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
