// Seed: 53430878
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    output supply0 id_8
);
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    output wor id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    output uwire id_9,
    output wire id_10
);
  initial begin
    if (id_7) begin
      id_1 <= 1'b0;
    end
  end
  module_0(
      id_2, id_7, id_7, id_7, id_7, id_2, id_10, id_6, id_0
  );
endmodule
