import "primitives/bitnum/math.futil";
import "primitives/std.lib";

component main() -> () {
  cells {
    @external(1) radicand = std_mem_d1(32, 1, 1);
    @external(1) root = std_mem_d1(32, 1, 1);
    s = sqrt(32, 16, 16);
  }
  wires {
    group do_sqrt<"static"=1> {
      root.addr0 = 1'd0;
      radicand.addr0 = 1'd0;
      s.in = radicand.read_data;
      s.go = !s.done ? 1'd1;
      root.write_en = s.done;
      root.write_data = s.out;
      do_sqrt[done] = root.done ? 1'd1;
    }
  }
  control {
    seq {
      do_sqrt;
    }
  }
}
