#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: /usr/local/microsemi/Libero_v11.7/Synplify
#OS: Linux 
#Hostname: avx

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Running on host :avx
Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ns
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd":22:7:22:23|Top entity is set to Top_Fabric_Master.
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/top_util_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.vhd changed - recompiling
File /usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss_MSS/my_mss_MSS_syn.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/ahbtoapb3_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/components.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/branch_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/load_store_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/util_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sdp_ram.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_clockmux.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/corespi_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/coreuart_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/components.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/components.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss_MSS/my_mss_MSS.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/my_mss.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss_top/my_mss_top.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/iram.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd changed - recompiling
File /usr/local/microsemi/Libero_v11.7/Synplify/lib/vhd/std_logic_textio.vhd changed - recompiling
File /usr/local/microsemi/Libero_v11.7/Synplify/lib/vhd/std_textio.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/orca.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/ram_mux.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/isa_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/component_pkg.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fifo_sync_behav.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/adder_tree_clk.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_hazard_detect.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/wave_expander.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/cmov_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_up.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/in_shifter.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_down.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/out_shifter.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/corespi.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd changed - recompiling
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd changed - recompiling
@N: CD895 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sdp_ram.vhd":33:18:33:20|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD895 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":253:18:253:21|Setting attribute syn_ramstyle to "no_rw_check" on shared variable fifo
@N: CD895 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/vhd/std_logic_textio.vhd":79:15:79:16|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd":22:7:22:23|Synthesizing work.top_fabric_master.rtl 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":18:7:18:20|Synthesizing work.vectorblox_mxp.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@W: CD326 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":366:2:366:11|Port m_axi_awuser of entity work.dma_controller_axi is unconnected
@W: CD326 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":366:2:366:11|Port m_axi_aruser of entity work.dma_controller_axi is unconnected
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":215:9:215:20|Signal vci_data_out is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Signal vci_flag_out is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Signal vci_byteenable is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":218:9:218:25|Signal vci_dest_addr_out is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":14:7:14:17|Synthesizing work.vblox1_core.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/out_shifter.vhd":14:7:14:17|Synthesizing work.out_shifter.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/barrel_shifter.vhd":14:7:14:20|Synthesizing work.barrel_shifter.rtl 
Post processing for work.barrel_shifter.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/barrel_shifter.vhd":14:7:14:20|Synthesizing work.barrel_shifter.rtl 
Post processing for work.barrel_shifter.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_down.vhd":14:7:14:15|Synthesizing work.size_down.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_down.vhd":46:24:46:25|Using sequential encoding for type conv_down_type
Post processing for work.size_down.rtl
Post processing for work.out_shifter.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":14:7:14:16|Synthesizing work.accum_unit.rtl 
@W: CD454 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":163:17:163:93|Storing to null range (31 downto 32) of variable adder_tree_in 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/adder_tree_clk.vhd":14:7:14:20|Synthesizing work.adder_tree_clk.rtl 
Post processing for work.adder_tree_clk.rtl
Post processing for work.accum_unit.rtl
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":170:4:170:5|Pruning register start_signed_d1_2  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd":14:7:14:15|Synthesizing work.exec_unit.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":14:7:14:14|Synthesizing work.alu_unit.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/isa_pkg.vhd":122:25:122:26|Using sequential encoding for type alu_function_type
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":14:7:14:15|Synthesizing work.absv_unit.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Signal half1_in_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Signal byte1_in_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Signal byte1_in_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Signal byte1_in_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Signal byte3_in_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Signal byte3_in_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Signal byte3_in_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Signal half1_result_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Signal byte1_result_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Signal byte1_result_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Signal byte1_result_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Signal byte3_result_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Signal byte3_result_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Signal byte3_result_1 is undriven 
Post processing for work.absv_unit.rtl
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 0 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 1 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 2 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 3 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 4 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 5 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 6 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 7 of signal byte3_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 0 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 1 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 2 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 3 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 4 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 5 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 6 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 7 of signal byte3_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 0 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 1 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 2 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 3 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 4 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 5 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 6 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":45:9:45:20|Bit 7 of signal byte3_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 0 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 1 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 2 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 3 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 4 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 5 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 6 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 7 of signal byte1_result_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 0 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 1 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 2 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 3 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 4 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 5 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 6 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 7 of signal byte1_result_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 0 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 1 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 2 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 3 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 4 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 5 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 6 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":44:9:44:20|Bit 7 of signal byte1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 0 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 1 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 2 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 3 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 4 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 5 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 6 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 7 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 8 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 9 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 10 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 11 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 12 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 13 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 14 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":43:9:43:20|Bit 15 of signal half1_result_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 0 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 1 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 2 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 3 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 4 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 5 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 6 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 7 of signal byte3_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 0 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 1 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 2 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 3 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 4 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 5 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 6 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 7 of signal byte3_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 0 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 1 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 2 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 3 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 4 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 5 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 6 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":35:9:35:16|Bit 7 of signal byte3_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 0 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 1 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 2 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 3 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 4 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 5 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 6 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 7 of signal byte1_in_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 0 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 1 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 2 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 3 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 4 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 5 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 6 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 7 of signal byte1_in_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 0 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 1 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 2 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 3 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 4 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 5 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 6 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":34:9:34:16|Bit 7 of signal byte1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 0 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 1 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 2 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 3 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 4 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 5 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 6 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 7 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 8 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 9 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 10 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 11 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 12 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 13 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 14 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":33:9:33:16|Bit 15 of signal half1_in_1 is floating -- simulation mismatch possible.
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":60:4:60:5|Pruning register size_byte_2  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/cmov_unit.vhd":14:7:14:15|Synthesizing work.cmov_unit.rtl 
Post processing for work.cmov_unit.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":14:7:14:16|Synthesizing work.arith_unit.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Signal half1_a_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Signal half1_b_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Signal byte1_a_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Signal byte1_a_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Signal byte1_a_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Signal byte1_b_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Signal byte1_b_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Signal byte1_b_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Signal byte3_a_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Signal byte3_a_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Signal byte3_a_1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Signal byte3_b_3 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Signal byte3_b_2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Signal byte3_b_1 is undriven 
Post processing for work.arith_unit.rtl
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 0 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 1 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 2 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 3 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 4 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 5 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 6 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 7 of signal byte3_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 0 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 1 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 2 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 3 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 4 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 5 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 6 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 7 of signal byte3_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 0 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 1 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 2 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 3 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 4 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 5 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 6 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":40:9:40:15|Bit 7 of signal byte3_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 0 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 1 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 2 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 3 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 4 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 5 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 6 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 7 of signal byte3_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 0 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 1 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 2 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 3 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 4 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 5 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 6 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 7 of signal byte3_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 0 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 1 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 2 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 3 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 4 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 5 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 6 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":39:9:39:15|Bit 7 of signal byte3_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 0 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 1 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 2 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 3 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 4 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 5 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 6 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 7 of signal byte1_b_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 0 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 1 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 2 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 3 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 4 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 5 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 6 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 7 of signal byte1_b_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 0 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 1 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 2 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 3 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 4 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 5 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 6 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":38:9:38:15|Bit 7 of signal byte1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 0 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 1 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 2 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 3 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 4 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 5 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 6 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 7 of signal byte1_a_3 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 0 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 1 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 2 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 3 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 4 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 5 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 6 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 7 of signal byte1_a_2 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 0 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 1 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 2 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 3 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 4 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 5 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 6 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":37:9:37:15|Bit 7 of signal byte1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 0 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 1 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 2 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 3 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 4 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 5 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 6 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 7 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 8 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 9 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 10 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 11 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 12 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 13 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 14 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":36:9:36:15|Bit 15 of signal half1_b_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 0 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 1 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 2 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 3 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 4 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 5 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 6 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 7 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 8 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 9 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 10 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 11 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 12 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 13 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 14 of signal half1_a_1 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":35:9:35:15|Bit 15 of signal half1_a_1 is floating -- simulation mismatch possible.
Post processing for work.alu_unit.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":14:7:14:14|Synthesizing work.mul_unit.byte 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":188:18:188:19|Using sequential encoding for type mul_type
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":12:7:12:19|Synthesizing work.hardware_mult.rtl 
Post processing for work.hardware_mult.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":12:7:12:19|Synthesizing work.hardware_mult.rtl 
Post processing for work.hardware_mult.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":12:7:12:19|Synthesizing work.hardware_mult.rtl 
Post processing for work.hardware_mult.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":14:7:14:20|Synthesizing work.byte_shamt_rom.syn 
Post processing for work.byte_shamt_rom.syn
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":61:7:61:20|Synthesizing work.half_shamt_rom.syn 
Post processing for work.half_shamt_rom.syn
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":125:7:125:20|Synthesizing work.word_shamt_rom.syn 
Post processing for work.word_shamt_rom.syn
Post processing for work.mul_unit.byte
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":207:4:207:5|Pruning register start_mulhi_2  
Post processing for work.exec_unit.rtl
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Pruning register last_cooldown_cycle_shifter_3(4 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Pruning register last_cycle_shifter_3(4 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Pruning register first_cycle_shifter_3(4 downto 0)  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/in_shifter.vhd":14:7:14:16|Synthesizing work.in_shifter.rtl 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_up.vhd":14:7:14:13|Synthesizing work.size_up.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_up.vhd":38:22:38:23|Using sequential encoding for type conv_up_type
Post processing for work.size_up.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/barrel_shifter.vhd":14:7:14:20|Synthesizing work.barrel_shifter.rtl 
Post processing for work.barrel_shifter.rtl
Post processing for work.in_shifter.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":14:7:14:14|Synthesizing work.addr_gen.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_hazard_detect.vhd":14:7:14:23|Synthesizing work.dma_hazard_detect.rtl 
Post processing for work.dma_hazard_detect.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":13:7:13:25|Synthesizing work.instr_hazard_detect.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Signal diff_a_13 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Signal diff_b_13 is undriven 
Post processing for work.instr_hazard_detect.rtl
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 0 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 1 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 2 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 3 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 4 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 5 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 6 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 7 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 8 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 9 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 10 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 11 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":46:9:46:14|Bit 12 of signal diff_b_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 0 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 1 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 2 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 3 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 4 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 5 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 6 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 7 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 8 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 9 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 10 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 11 of signal diff_a_13 is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":45:9:45:14|Bit 12 of signal diff_a_13 is floating -- simulation mismatch possible.
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":14:7:14:17|Synthesizing work.masked_unit.whole_waves 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/wave_expander.vhd":14:7:14:19|Synthesizing work.wave_expander.rtl 
Post processing for work.wave_expander.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/wave_expander.vhd":14:7:14:19|Synthesizing work.wave_expander.rtl 
Post processing for work.wave_expander.rtl
Post processing for work.masked_unit.whole_waves
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":179:4:179:5|Pruning register prev_write_address_7(6 downto 0)  
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":51:9:51:18|Found RAM masked_ram, depth=128, width=11
Post processing for work.addr_gen.rtl
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_13_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_12_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_11_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_10_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_9_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_8_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_7_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_6_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_shifter_5_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register offset_b_shifter_2_2(1 downto 0)  
@W: CL265 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning bit 13 of instr_hazard_shifter_6(13 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of we_shifter_21(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 6 to 5 of mask_set_shifter_18(6 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of first_column_shifter_18(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of last_cooldown_cycle_shifter_16(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of last_cycle_shifter_16(12 downto 1) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning bits 12 to 5 of read_shifter_21(12 downto 1) -- not in use ... 
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":605:8:605:9|Register bit last_cooldown_cycle_shifter(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Register bit dest_addr_shifter_0(31) is always 0, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Pruning register bits 31 to 13 of dest_addr_shifter_0(31 downto 0)  
Post processing for work.vblox1_core.rtl
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Pruning bits 13 to 6 of first_pipeline_23(13 downto 1) -- not in use ... 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":13:7:13:23|Synthesizing work.axi4lite_sp_slave.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":125:18:125:19|Using sequential encoding for type state_type
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":241:24:241:35|Signal s_axi_awaddr in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":286:21:286:33|Signal readdata_addr in the sensitivity list is not used in the process
Post processing for work.axi4lite_sp_slave.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":16:7:16:24|Synthesizing work.dma_controller_axi.rtl 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":13:7:13:15|Synthesizing work.dma_queue.rtl 
Post processing for work.dma_queue.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":46:7:46:20|Synthesizing work.dma_engine_axi.rtl 
@N: CD231 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":278:21:278:22|Using onehot encoding for type sp_state_type (s_sp_idle="10000")
@N: CD231 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":302:21:302:22|Using onehot encoding for type ax_state_type (s_ax_idle="10000")
@N: CD231 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":338:20:338:21|Using onehot encoding for type w_state_type (s_w_idle="10000")
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":361:20:361:21|Using sequential encoding for type b_state_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":366:20:366:21|Using sequential encoding for type r_state_type
Post processing for work.dma_engine_axi.rtl
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":253:18:253:21|Found RAM fifo, depth=256, width=32
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1813:4:1813:5|Register bit assert_sig13 is always 1, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 31 to 2 of w_next_row_end(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 31 to 14 of w_next_row_start(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 31 to 5 of w_addr(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Pruning register bits 31 to 2 of sp_next_ext_row_end(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Pruning register bits 31 to 13 of sp_next_ext_row_start(31 downto 0)  
Post processing for work.dma_controller_axi.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":14:7:14:24|Synthesizing work.scratchpad_arbiter.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
Post processing for work.scratchpad_arbiter.rtl
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Pruning bits 5 to 2 of we_d_3(5 downto 1) -- not in use ... 
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":308:8:308:9|Pruning register bit 1 of data_shift_amount_1(1 downto 0)  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":13:7:13:16|Synthesizing work.scratchpad.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":24:7:24:24|Synthesizing work.scratchpad_ram_xil.rtl 
@N: CD711 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Allowing multiple process write for multi-port RAM ram
Post processing for work.scratchpad_ram_xil.rtl
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":101:15:101:17|Found multi-write port RAM ram, number of write ports=2, depth=2048, width=9
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":89:15:89:17|Found multi-write port RAM ram, number of write ports=2, depth=2048, width=9
Post processing for work.scratchpad.rtl
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_26(0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_26(0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_19(1)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_19(1)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_12(2)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_12(2)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":411:8:411:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_b_0_5(3)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":402:8:402:9|Pruning register scratchpad_gen.3.ram_reg_proc.ram_byteena_a_0_5(3)  
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_d_4(12 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_c_4(12 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_b_4(12 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":192:6:192:7|Pruning bits 1 to 0 of addr_a_5(12 downto 0) -- not in use ... 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":16:7:16:17|Synthesizing work.fsl_handler.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":23:21:23:22|Using sequential encoding for type min_size_type
@N: CD231 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":150:18:150:19|Using onehot encoding for type state_type (s_idle="100000000")
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":433:23:433:32|Signal param_addr in the sensitivity list is not used in the process
@W: CG296 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":433:2:433:8|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":442:7:442:11|Referenced variable get_i is not in sensitivity list
@W: CG290 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":439:7:439:11|Referenced variable get_v is not in sensitivity list
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fifo_sync_behav.vhd":13:7:13:15|Synthesizing work.fifo_sync.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/architecture_pkg.vhd":117:26:117:27|Using sequential encoding for type config_family_type
Post processing for work.fifo_sync.rtl
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fifo_sync_behav.vhd":35:10:35:17|Found RAM data_ram, depth=16, width=76
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sdp_ram.vhd":11:7:11:13|Synthesizing work.sdp_ram.rtl 
Post processing for work.sdp_ram.rtl
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sdp_ram.vhd":33:18:33:20|Found RAM ram, depth=32, width=32
Post processing for work.fsl_handler.rtl
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Pruning register instr.size_3(1 downto 0)  
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.b(31) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Register bit instr.dest(31) is always 0, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Pruning register bits 31 to 13 of instr.b(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Pruning register bits 31 to 14 of instr.dest(31 downto 0)  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":17:7:17:21|Synthesizing work.axi_instr_slave.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":146:20:146:21|Using sequential encoding for type r_state_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":149:20:149:21|Using sequential encoding for type w_state_type
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":152:20:152:21|Using sequential encoding for type b_state_type
Post processing for work.axi_instr_slave.rtl
Post processing for work.vectorblox_mxp.rtl
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 0 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 1 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 2 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":217:9:217:22|Bit 3 of signal vci_byteenable is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 0 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 1 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 2 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":216:9:216:20|Bit 3 of signal vci_flag_out is floating -- simulation mismatch possible.
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 4 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 5 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 6 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 7 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 8 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 9 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 10 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 11 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 12 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 13 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 14 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 15 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 16 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 17 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 18 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 19 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 20 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 21 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 22 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 23 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 24 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 25 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 26 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 27 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 28 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 29 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 30 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 31 of input vci_data_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_flag_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_byteenable of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 0 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 1 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 2 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 3 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 4 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 5 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 6 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 7 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 8 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 9 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 10 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 11 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 12 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 13 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 14 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 15 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 16 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 17 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 18 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 19 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 20 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 21 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 22 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 23 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 24 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 25 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 26 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 27 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 28 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 29 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 30 of input vci_dest_addr_out of instance core is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vectorblox_axi.vhd":474:2:474:5|Bit 31 of input vci_dest_addr_out of instance core is floating
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":7:7:7:15|Synthesizing work.riscv_axi.rtl 
@W: CG296 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":341:18:341:24|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":389:10:389:22|Referenced variable data_sel_prev is not in sensitivity list
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":129:9:129:32|Signal avm_instruction_response is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":143:9:143:29|Signal user_instruction_lock is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":7:7:7:16|Synthesizing work.axi_master.rtl 
@N: CD231 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":73:17:73:18|Using onehot encoding for type w_state_t (idle_0="100000")
@N: CD231 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":80:17:80:18|Using onehot encoding for type r_state_t (read_0="10000")
Post processing for work.axi_master.rtl
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Register bit AWSIZE(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Register bit AWSIZE(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Register bit ARSIZE(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Register bit ARSIZE(2) is always 0, optimizing ...
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Pruning register bit 2 of ARSIZE(2 downto 0)  
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Pruning register bit 0 of ARSIZE(2 downto 0)  
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Pruning register bit 2 of AWSIZE(2 downto 0)  
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Pruning register bit 0 of AWSIZE(2 downto 0)  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/iram.vhd":8:7:8:10|Synthesizing work.iram.rtl 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":8:7:8:20|Synthesizing work.bram_microsemi.rtl 
Post processing for work.bram_microsemi.rtl
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":141:19:141:22|Found multi-write port RAM ram3, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":142:19:142:22|Found multi-write port RAM ram2, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":143:19:143:22|Found multi-write port RAM ram1, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":144:19:144:22|Found multi-write port RAM ram0, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":137:14:137:17|Found multi-write port RAM ram3, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":138:14:138:17|Found multi-write port RAM ram2, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":139:14:139:17|Found multi-write port RAM ram1, number of write ports=2, depth=2048, width=8
@N: CL214 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":140:14:140:17|Found multi-write port RAM ram0, number of write ports=2, depth=2048, width=8
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":90:4:90:5|Sharing sequential element reg_address2.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":90:4:90:5|Sharing sequential element reg_data_address2.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":107:4:107:5|Sharing sequential element reg_address1.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":107:4:107:5|Sharing sequential element reg_data_address1.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":124:4:124:5|Sharing sequential element reg_address0.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":124:4:124:5|Sharing sequential element reg_data_address0.
Post processing for work.iram.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":8:7:8:16|Synthesizing work.apb_to_ram.rtl 
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":108:10:108:23|OTHERS clause is not synthesized 
Post processing for work.apb_to_ram.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/ram_mux.vhd":7:7:7:13|Synthesizing work.ram_mux.rtl 
Post processing for work.ram_mux.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/orca.vhd":8:7:8:10|Synthesizing work.orca.rtl 
@W: CD277 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/components.vhd":150:6:150:13|Port direction mismatch between component and entity
@W: CD277 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/components.vhd":84:6:84:14|Port direction mismatch between component and entity
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":14:7:14:13|Synthesizing work.execute.behavioural 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":119:17:119:18|Using sequential encoding for type fwd_mux_t
@W: CD276 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/load_store_unit.vhd":24:4:24:9|Map for port wb_sel of component load_store_unit not found
@W: CD730 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":321:2:321:8|Component declaration has 18 ports but entity declares 19 ports
@W: CD326 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":321:2:321:8|Port wb_sel of entity work.load_store_unit is unconnected
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":346:10:346:12|Signal clk in the sensitivity list is not used in the process
@W: CD277 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/components.vhd":412:6:412:15|Port direction mismatch between component and entity
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":81:9:81:20|Signal upp_data_out is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":87:9:87:19|Signal upp_data_en is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":105:9:105:15|Signal fwd_sel is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":107:9:107:14|Signal fwd_en is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":108:9:108:15|Signal fwd_mux is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":112:9:112:19|Signal ld_latch_en is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":113:9:113:20|Signal ld_latch_out is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":114:9:114:13|Signal ld_rd is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":39:7:39:18|Synthesizing work.system_calls.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":93:9:93:29|Signal use_after_load_stalls is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":94:9:94:24|Signal jal_instructions is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":95:9:95:25|Signal jalr_instructions is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":96:9:96:26|Signal branch_mispredicts is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":97:9:97:19|Signal other_flush is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":98:9:98:19|Signal load_stalls is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":106:9:106:11|Signal mip is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":107:9:107:11|Signal mie is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":108:9:108:16|Signal mip_msip is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":109:9:109:16|Signal mip_mtip is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":110:9:110:16|Signal mie_msie is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":111:9:111:16|Signal mie_mtie is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":4:7:4:23|Synthesizing work.instruction_legal.rtl 
Post processing for work.instruction_legal.rtl
Post processing for work.system_calls.rtl
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Register bit mstatus_ie is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Register bit mcause_i is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Register bit mcause_ex(2) is always 0, optimizing ...
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Pruning register bit 2 of mcause_ex(3 downto 0)  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/load_store_unit.vhd":7:7:7:21|Synthesizing work.load_store_unit.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/load_store_unit.vhd":57:9:57:23|Signal latched_address is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/load_store_unit.vhd":71:9:71:20|Signal latched_data is undriven 
Post processing for work.load_store_unit.rtl
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/load_store_unit.vhd":24:4:24:9|wb_sel is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/branch_unit.vhd":6:7:6:17|Synthesizing work.branch_unit.latch_middle 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/branch_unit.vhd":84:9:84:21|Signal data_en_latch is undriven 
Post processing for work.branch_unit.latch_middle
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":382:7:382:21|Synthesizing work.arithmetic_unit.rtl 
@W: CD277 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":542:6:542:10|Port direction mismatch between component and entity
@W: CD277 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":543:6:543:10|Port direction mismatch between component and entity
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":449:9:449:19|Signal data_result is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":460:9:460:19|Signal upp_imm_sel is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":461:9:461:24|Signal upper_immediate1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Signal mult_dest is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":469:9:469:14|Signal mul_en is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":471:9:471:17|Signal mul_stall is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":473:9:473:15|Signal div_op1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":474:9:474:15|Signal div_op2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":477:9:477:16|Signal quotient is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":478:9:478:17|Signal remainder is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":481:9:481:13|Signal min_s is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":483:9:483:12|Signal zero is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":484:9:484:12|Signal neg1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":486:9:486:15|Signal div_neg is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":487:9:487:19|Signal div_neg_op1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":488:9:488:19|Signal div_neg_op2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":489:9:489:16|Signal div_done is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":492:9:492:14|Signal div_en is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":8:7:8:13|Synthesizing work.shifter.rtl 
Post processing for work.shifter.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":151:7:151:22|Synthesizing work.operand_creation.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":185:9:185:17|Signal mult_dest is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":187:9:187:20|Signal unsigned_div is undriven 
Post processing for work.operand_creation.rtl
Post processing for work.arithmetic_unit.rtl
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 0 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 1 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 2 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 3 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 4 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 5 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 6 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 7 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 8 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 9 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 10 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 11 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 12 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 13 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 14 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 15 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 16 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 17 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 18 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 19 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 20 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 21 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 22 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 23 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 24 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 25 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 26 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 27 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 28 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 29 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 30 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":476:9:476:18|Bit 31 of signal rem_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 0 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 1 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 2 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 3 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 4 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 5 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 6 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 7 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 8 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 9 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 10 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 11 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 12 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 13 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 14 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 15 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 16 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 17 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 18 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 19 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 20 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 21 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 22 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 23 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 24 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 25 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 26 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 27 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 28 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 29 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 30 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":475:9:475:18|Bit 31 of signal div_result is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 0 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 1 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 2 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 3 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 4 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 5 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 6 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 7 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 8 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 9 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 10 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 11 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 12 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 13 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 14 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 15 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 16 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 17 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 18 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 19 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 20 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 21 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 22 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 23 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 24 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 25 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 26 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 27 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 28 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 29 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 30 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 31 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 32 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 33 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 34 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 35 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 36 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 37 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 38 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 39 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 40 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 41 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 42 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 43 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 44 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 45 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 46 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 47 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 48 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 49 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 50 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 51 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 52 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 53 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 54 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 55 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 56 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 57 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 58 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 59 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 60 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 61 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 62 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 63 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 64 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":468:9:468:17|Bit 65 of signal mult_dest is floating -- simulation mismatch possible.
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":624:4:624:5|Pruning register mul_result_6(31 downto 0)  
Post processing for work.execute.behavioural
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":8:7:8:12|Synthesizing work.decode.rtl 
@W: CD277 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/components.vhd":335:6:335:13|Port direction mismatch between component and entity
@W: CD277 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/components.vhd":336:6:336:13|Port direction mismatch between component and entity
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":57:9:57:21|Signal pc_next_latch is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":63:9:63:12|Signal i_rd is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":64:9:64:13|Signal i_rs1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":65:9:65:13|Signal i_rs2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":67:9:67:13|Signal il_rd is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":68:9:68:14|Signal il_rs1 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":69:9:69:14|Signal il_rs2 is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":70:9:70:17|Signal il_opcode is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":6:7:6:19|Synthesizing work.register_file.rtl 
Post processing for work.register_file.rtl
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Found RAM registers, depth=32, width=32
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Found RAM registers, depth=32, width=32
Post processing for work.decode.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":12:7:12:23|Synthesizing work.instruction_fetch.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":41:9:41:18|Signal correction is undriven 
Post processing for work.instruction_fetch.rtl
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":123:6:123:7|Register bit br_taken is always 0, optimizing ...
Post processing for work.orca.rtl
Post processing for work.riscv_axi.rtl
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":143:9:143:29|user_instruction_lock is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":129:9:129:32|Bit 0 of signal avm_instruction_response is floating -- simulation mismatch possible.
@W: CL252 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":129:9:129:32|Bit 1 of signal avm_instruction_response is floating -- simulation mismatch possible.
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":69:8:69:18|data_ARPROT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":68:8:68:19|data_ARCACHE is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":43:8:43:18|data_AWPROT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":42:8:42:19|data_AWCACHE is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL167 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":243:15:243:26|Input user_instruction_lock of instance mux is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":198:14:198:22|Bit 0 of input avm_instruction_response of instance rv is floating
@W: CL245 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_wrapper.vhd":198:14:198:22|Bit 1 of input avm_instruction_response of instance rv is floating
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss_top/my_mss_top.vhd":17:7:17:16|Synthesizing work.my_mss_top.rtl 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/my_mss.vhd":26:7:26:12|Synthesizing work.my_mss.rtl 
@N: CD630 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss_MSS/my_mss_MSS.vhd":17:7:17:16|Synthesizing work.my_mss_mss.rtl 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss_MSS/my_mss_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_010.def_arch 
Post processing for work.mss_010.def_arch
Post processing for work.my_mss_mss.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":8:7:8:25|Synthesizing work.my_mss_fabosc_0_osc.def_arch 
@N: CD630 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.my_mss_fabosc_0_osc.def_arch
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":16:10:16:19|XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":15:10:15:19|XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":14:10:14:23|RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":13:10:13:23|RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":25:7:25:19|Synthesizing work.coresf2config.rtl 
Post processing for work.coresf2config.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl 
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process
Post processing for work.coreresetp.rtl
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1519:8:1519:9|Pruning register count_ddr_2(13 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1495:8:1495:9|Pruning register count_sdif3_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1471:8:1471:9|Pruning register count_sdif2_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1447:8:1447:9|Pruning register count_sdif1_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1423:8:1423:9|Pruning register count_sdif0_2(12 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_rcosc_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_ddr_enable_q1_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_rcosc_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_rcosc_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_rcosc_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_rcosc_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_q1_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_q1_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_q1_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_q1_2  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1311:8:1311:9|Pruning register count_sdif3_enable_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1252:8:1252:9|Pruning register count_sdif2_enable_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1193:8:1193:9|Pruning register count_sdif1_enable_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1134:8:1134:9|Pruning register count_sdif0_enable_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Pruning register count_ddr_enable_3  
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1376:8:1376:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Pruning register release_ext_reset  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1376:8:1376:9|Pruning register EXT_RESET_OUT_int  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1376:8:1376:9|Pruning register sm2_state(2 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_q1  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":792:8:792:9|Pruning register sm2_areset_n_clk_base  
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd":29:7:29:19|Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":29:7:29:31|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd":28:7:28:36|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd":28:7:28:30|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans 
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd":342:15:342:28|OTHERS clause is not synthesized 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans
Post processing for coreahbtoapb3_lib.coreahbtoapb3.trans
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":27:7:27:17|Synthesizing coreahblite_lib.coreahblite.coreahblite_arch 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch 
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":339:8:339:17|Signal sdataready in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":340:8:340:13|Signal shresp in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch 
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized 
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.vhd":8:7:8:23|Synthesizing work.my_mss_ccc_0_fccc.def_arch 
@N: CD630 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.my_mss_ccc_0_fccc.def_arch
Post processing for work.my_mss.rtl
Post processing for work.my_mss_top.rtl
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":16:7:16:13|Synthesizing work.i2s_apb.rtl 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":76:15:76:16|Using sequential encoding for type state_t
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":149:8:149:12|Removed redundant assignment
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":187:10:187:23|OTHERS clause is not synthesized 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":73:9:73:15|Signal do_read is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":7:7:7:22|Synthesizing work.i2s_decode_slave.rtl 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":31:9:31:18|Signal bit_select is undriven 
Post processing for work.i2s_decode_slave.rtl
Post processing for work.i2s_apb.rtl
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":32:4:32:11|rx_int_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":8:7:8:19|Synthesizing work.fabric_master.rtl 
@N: CD232 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":76:15:76:16|Using gray code encoding for type state_t
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":184:8:184:12|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":186:8:186:16|Removed redundant assignment
Post processing for work.fabric_master.rtl
@W: CL240 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":69:4:69:11|RESP_err is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit ram_init_done is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RRESP(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RRESP(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit BID(3) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RID(3) is always 0, optimizing ...
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":62:7:62:49|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuartapb.translated 
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":305:16:305:26|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":333:15:333:25|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":364:15:364:25|Removed redundant assignment
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":34:7:34:46|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuart.translated 
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":265:21:265:31|Signal rx_dout_reg in the sensitivity list is not used in the process
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":265:34:265:49|Signal parity_err_xhdl1 in the sensitivity list is not used in the process
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":392:9:392:22|OTHERS clause is not synthesized 
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":450:13:450:24|Removed redundant assignment
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":35:7:35:48|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_256x8.translated 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":72:10:72:15|Signal aempty is undriven 
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":73:10:73:14|Signal afull is undriven 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":122:7:122:51|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_ctrl_128.translated 
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":279:15:279:28|Removed redundant assignment
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":303:7:303:50|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_ram128x8_pa4.translated 
@N: CD630 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":627:10:627:17|Synthesizing smartfusion2.ram64x18.syn_black_box 
Post processing for smartfusion2.ram64x18.syn_black_box
@W: CD638 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":373:10:373:16|Signal inv_1_y is undriven 
@N: CD630 :"/usr/local/microsemi/Libero_v11.7/Synplify/lib/generic/smartfusion2.vhd":342:10:342:12|Synthesizing smartfusion2.inv.syn_black_box 
Post processing for smartfusion2.inv.syn_black_box
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_ram128x8_pa4.translated
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_ctrl_128.translated
@A: CL282 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":269:6:269:7|Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_fifo_256x8.translated
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":33:7:33:46|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_rx_async.translated 
@N: CD233 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":64:24:64:25|Using sequential encoding for type receive_states
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":233:15:233:29|Removed redundant assignment
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":253:21:253:34|OTHERS clause is not synthesized 
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":256:19:256:26|Removed redundant assignment
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":318:19:318:33|OTHERS clause is not synthesized 
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":423:18:423:32|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_rx_async.translated
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":443:6:443:7|Sharing sequential element clear_framing_error_en_i.
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":33:7:33:46|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_tx_async.translated 
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":311:12:311:20|Removed redundant assignment
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_tx_async.translated
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":35:7:35:47|Synthesizing coreuartapb_lib.top_fabric_master_coreuartapb_0_clock_gen.rtl 
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":109:43:109:51|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":122:42:122:50|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":135:42:135:50|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":148:42:148:50|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":161:42:161:50|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":174:42:174:50|Removed redundant assignment
@N: CD364 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":187:42:187:50|Removed redundant assignment
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":198:24:198:37|OTHERS clause is not synthesized 
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_clock_gen.rtl
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuart.translated
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":439:7:439:8|Pruning register overflow_reg_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":414:7:414:8|Pruning register rx_dout_reg_empty_5  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":399:6:399:7|Pruning register rx_dout_reg_5(7 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":367:6:367:7|Pruning register rx_state_4(1 downto 0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":350:6:350:7|Pruning register clear_framing_error_reg0_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":350:6:350:7|Pruning register clear_framing_error_reg_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":333:6:333:7|Pruning register clear_parity_reg0_3  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd":333:6:333:7|Pruning register clear_parity_reg_3  
Post processing for coreuartapb_lib.top_fabric_master_coreuartapb_0_coreuartapb.translated
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/corespi.vhd":28:7:28:13|Synthesizing corespi_lib.corespi.trans 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi.vhd":29:7:29:9|Synthesizing corespi_lib.spi.trans 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":33:7:33:18|Synthesizing corespi_lib.spi_chanctrl.trans 
@W: CG296 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":553:4:553:10|Incomplete sensitivity list - assuming completeness
@W: CG290 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":556:33:556:45|Referenced variable cfg_clk_idle1 is not in sensitivity list
@W: CD434 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":795:84:795:91|Signal stxs_oen in the sensitivity list is not used in the process
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_clockmux.vhd":27:7:27:18|Synthesizing corespi_lib.spi_clockmux.trans 
@W: CD604 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_clockmux.vhd":46:9:46:22|OTHERS clause is not synthesized 
Post processing for corespi_lib.spi_clockmux.trans
Post processing for corespi_lib.spi_chanctrl.trans
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Pruning register stxs_oen_10  
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":1059:8:1059:9|Pruning bits 5 to 3 of msrxp_frames_5(5 downto 0) -- not in use ... 
@W: CL271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":270:8:270:9|Pruning bits 15 to 8 of spi_clk_count_6(15 downto 0) -- not in use ... 
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":29:7:29:14|Synthesizing corespi_lib.spi_fifo.trans 
Post processing for corespi_lib.spi_fifo.trans
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":36:7:36:17|Synthesizing corespi_lib.spi_control.trans 
Post processing for corespi_lib.spi_control.trans
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":29:7:29:12|Synthesizing corespi_lib.spi_rf.trans 
Post processing for corespi_lib.spi_rf.trans
@W: CL190 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":98:8:98:9|Optimizing register bit control2(3) to a constant 0
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":98:8:98:9|Pruning register bit 3 of control2(7 downto 0)  
Post processing for corespi_lib.spi.trans
Post processing for corespi_lib.corespi.trans
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":5:7:5:16|Synthesizing work.axi_to_apb.rtl 
@N: CD231 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":63:15:63:16|Using onehot encoding for type state_t (idle="1000000")
Post processing for work.axi_to_apb.rtl
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RLAST is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BID(3) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RID(3) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BRESP(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit BRESP(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RRESP(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Register bit RRESP(1) is always 0, optimizing ...
@N: CD630 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":5:7:5:18|Synthesizing work.axi_splitter.rtl 
Post processing for work.axi_splitter.rtl
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Latch generated from process for signal M_RDATA(31 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Latch generated from process for signal M_RID(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Latch generated from process for signal M_RRESP(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Latch generated from process for signal M_RVALID; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Latch generated from process for signal M_RLAST; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Latch generated from process for signal M_ARREADY; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Latch generated from process for signal M_BID(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Latch generated from process for signal M_BRESP(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Latch generated from process for signal M_WREADY; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Latch generated from process for signal M_BVALID; possible missing assignment in an if or case statement.
@W: CL117 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Latch generated from process for signal M_AWREADY; possible missing assignment in an if or case statement.
Post processing for work.top_fabric_master.rtl
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":14:4:14:7|Input AWID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":16:4:16:8|Input AWLEN is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":17:4:17:9|Input AWSIZE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":18:4:18:10|Input AWBURST is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":19:4:19:9|Input AWLOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":23:4:23:6|Input WID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":24:4:24:8|Input WSTRB is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":25:4:25:8|Input WLAST is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":35:4:35:7|Input ARID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":37:4:37:8|Input ARLEN is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":38:4:38:9|Input ARSIZE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":39:4:39:9|Input ARLOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":40:4:40:10|Input ARBURST is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":49:6:49:17|Input tx_fifo_read is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":51:6:51:17|Input rx_fifo_full is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":52:6:52:22|Input rx_fifo_full_next is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":54:6:54:23|Input rx_fifo_empty_next is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":56:6:56:22|Input tx_fifo_full_next is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":57:6:57:18|Input tx_fifo_empty is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_rf.vhd":58:6:58:23|Input tx_fifo_empty_next is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":46:6:46:15|Input cfg_master is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":47:6:47:18|Input rx_fifo_empty is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_control.vhd":48:6:48:18|Input tx_fifo_empty is unused
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":80:8:80:9|Found RAM fifo_mem_q, depth=4, width=1
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":80:8:80:9|Found RAM fifo_mem_q, depth=4, width=8
@W: CL190 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Optimizing register bit stxs_bitsel(4) to a constant 0
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Pruning register bit 4 of stxs_bitsel(4 downto 0)  
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":888:8:888:9|Sharing sequential element msrx_async_reset_ok.
@W: CL190 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Optimizing register bit stxs_bitsel(3) to a constant 0
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Pruning register bit 3 of stxs_bitsel(3 downto 0)  
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":371:8:371:9|Trying to extract state machine for register mtx_state
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":57:6:57:17|Input txfifo_count is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":62:6:62:17|Input rxfifo_count is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi.vhd":46:6:46:10|Input port bits 1 to 0 of paddr(6 downto 0) are unused 
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":134:4:134:5|Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":43:9:43:20|Input rst_tx_empty is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":44:9:44:19|Input tx_hold_reg is unused
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":264:6:264:7|Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":310:6:310:12|Input reset_n is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":39:6:39:11|Input RCLOCK is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd":83:6:83:10|Input port bits 1 to 0 of paddr(4 downto 0) are unused 
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RAM_ADDR(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit RAM_ADDR(1) is always 0, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Pruning register bits 1 to 0 of RAM_ADDR(31 downto 0)  
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Pruning register bit 2 of HSIZE(2 downto 0)  
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit HSIZE(1) is always 1, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Register bit HSIZE(0) is always 0, optimizing ...
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Sharing sequential element WREADY.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Sharing sequential element BVALID.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Sharing sequential element RVALID.
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 39 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010110
   011000
   011001
   110000
   110001
   110010
   110011
   110100
   110101
   110110
   110111
   111000
   111001
   111010
   111011
   111100
   111101
   111110
   111111
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":37:4:37:9|Input port bits 31 to 28 of araddr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":15:4:15:7|Input AWID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":16:4:16:9|Input AWADDR is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":17:4:17:8|Input AWLEN is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":18:4:18:9|Input AWSIZE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":19:4:19:10|Input AWBURST is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":20:4:20:9|Input AWLOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":21:4:21:10|Input AWVALID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":24:4:24:6|Input WID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":25:4:25:8|Input WSTRB is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":26:4:26:8|Input WLAST is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":27:4:27:9|Input WVALID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":28:4:28:8|Input WDATA is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":34:4:34:9|Input BREADY is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":36:4:36:7|Input ARID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":38:4:38:8|Input ARLEN is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":39:4:39:9|Input ARSIZE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":40:4:40:9|Input ARLOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":41:4:41:10|Input ARBURST is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":57:4:57:8|Input HRESP is unused
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(1) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(2) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(3) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(4) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(5) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(6) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(7) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(8) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(9) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(10) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(11) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(12) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit internal_data(14) is always 0, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Pruning register bits 14 to 0 of internal_data(15 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Pruning register bits 14 to 1 of internal_data_right(15 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Pruning register bits 14 to 1 of internal_data_left(15 downto 0)  
@W: CL257 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit 0 always 0, optimizing ...
@W: CL257 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Register bit 0 always 0, optimizing ...
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Pruning register internal_data_right(0)  
@W: CL169 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":42:4:42:5|Pruning register internal_data_left(0)  
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_decode.vhd":17:4:17:14|Input clk_divider is unused
@N: CL134 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":127:4:127:5|Found RAM fifo, depth=32, width=32
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":142:4:142:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":23:4:23:8|Input port bits 31 to 4 of paddr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":27:4:27:9|Input PWDATA is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":29:4:29:7|Input PSEL is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":45:8:45:17|Input port bits 15 to 2 of sdataready(16 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":45:8:45:17|Input port bit 0 of sdataready(16 downto 0) is unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":46:8:46:13|Input port bits 15 to 2 of shresp(16 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":46:8:46:13|Input port bit 0 of shresp(16 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":45:8:45:17|Input SDATAREADY is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":46:8:46:13|Input SHRESP is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":54:8:54:16|Input HWDATA_M1 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":63:8:63:16|Input HWDATA_M2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":72:8:72:16|Input HWDATA_M3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":76:8:76:16|Input HRDATA_S0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":77:8:77:19|Input HREADYOUT_S0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":78:8:78:15|Input HRESP_S0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":98:8:98:16|Input HRDATA_S2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":99:8:99:19|Input HREADYOUT_S2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":100:8:100:15|Input HRESP_S2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":109:8:109:16|Input HRDATA_S3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":110:8:110:19|Input HREADYOUT_S3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":111:8:111:15|Input HRESP_S3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":120:8:120:16|Input HRDATA_S4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":121:8:121:19|Input HREADYOUT_S4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":122:8:122:15|Input HRESP_S4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":131:8:131:16|Input HRDATA_S5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":132:8:132:19|Input HREADYOUT_S5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":133:8:133:15|Input HRESP_S5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":142:8:142:16|Input HRDATA_S6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":143:8:143:19|Input HREADYOUT_S6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":144:8:144:15|Input HRESP_S6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":153:8:153:16|Input HRDATA_S7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":154:8:154:19|Input HREADYOUT_S7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":155:8:155:15|Input HRESP_S7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":175:8:175:16|Input HRDATA_S9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":176:8:176:19|Input HREADYOUT_S9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":177:8:177:15|Input HRESP_S9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":186:8:186:17|Input HRDATA_S10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":187:8:187:20|Input HREADYOUT_S10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":188:8:188:16|Input HRESP_S10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":197:8:197:17|Input HRDATA_S11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":198:8:198:20|Input HREADYOUT_S11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":199:8:199:16|Input HRESP_S11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":208:8:208:17|Input HRDATA_S12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":209:8:209:20|Input HREADYOUT_S12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":210:8:210:16|Input HRESP_S12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":219:8:219:17|Input HRDATA_S13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":220:8:220:20|Input HREADYOUT_S13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":221:8:221:16|Input HRESP_S13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":230:8:230:17|Input HRDATA_S14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":231:8:231:20|Input HREADYOUT_S14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":232:8:232:16|Input HRESP_S14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":241:8:241:17|Input HRDATA_S15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":242:8:242:20|Input HREADYOUT_S15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":243:8:243:16|Input HRESP_S15 is unused
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":124:0:124:8|Input port bit 0 of htrans_m0(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":135:0:135:8|Input port bit 0 of htrans_m1(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":146:0:146:8|Input port bit 0 of htrans_m2(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":157:0:157:8|Input port bit 0 of htrans_m3(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":167:0:167:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":180:0:180:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":193:0:193:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":206:0:206:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":219:0:219:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":232:0:232:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":245:0:245:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":258:0:258:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":271:0:271:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":284:0:284:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":297:0:297:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":310:0:310:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":323:0:323:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":336:0:336:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":349:0:349:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":362:0:362:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":375:0:375:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":127:0:127:8|Input HBURST_M0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":128:0:128:7|Input HPROT_M0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":138:0:138:8|Input HBURST_M1 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":139:0:139:7|Input HPROT_M1 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":149:0:149:8|Input HBURST_M2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":150:0:150:7|Input HPROT_M2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":160:0:160:8|Input HBURST_M3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd":161:0:161:7|Input HPROT_M3 is unused
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Trying to extract state machine for register ahbToApbSMState
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Trying to extract state machine for register penableSchedulerState
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd":46:6:46:11|Input port bit 0 of htrans(1 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":75:0:75:4|Input IADDR is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":76:0:76:6|Input PRESETN is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":77:0:77:3|Input PCLK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":107:0:107:7|Input PRDATAS0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":124:0:124:7|Input PREADYS0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":141:0:141:8|Input PSLVERRS0 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":396:8:396:9|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd":10:10:10:12|Input XTL is unused
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss_MSS/my_mss_MSS.vhd":26:8:26:25|Input port bit 0 of fic_0_ahb_s_htrans(1 downto 0) is unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":23:4:23:14|Input port bits 66 to 35 of branch_pred(66 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":23:4:23:14|Input port bit 2 of branch_pred(66 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":23:4:23:14|Input port bit 0 of branch_pred(66 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":13:4:13:8|Input stall is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":14:4:14:14|Input valid_input is unused
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":110:6:110:7|Pruning register bits 19 to 1 of sign_extension(19 downto 0)  
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":161:4:161:14|Input port bits 19 to 15 of instruction(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":161:4:161:14|Input port bits 11 to 7 of instruction(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":161:4:161:14|Input port bits 4 to 0 of instruction(31 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":15:4:15:6|Input clk is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":20:4:20:9|Input enable is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/load_store_unit.vhd":19:4:19:14|Input port bits 19 to 15 of instruction(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":9:4:9:14|Input port bits 27 to 20 of instruction(31 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":60:4:60:12|Input from_host is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":67:4:67:23|Input use_after_load_stall is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":68:4:68:15|Input predict_corr is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":69:4:69:13|Input load_stall is unused
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":212:4:212:5|Pruning register bit 1 of rs2_mux(1 downto 0)  
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":212:4:212:5|Pruning register bit 1 of rs1_mux(1 downto 0)  
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":34:4:34:15|Input port bits 31 to 25 of subseq_instr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":34:4:34:15|Input port bits 14 to 0 of subseq_instr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/orca.vhd":34:7:34:23|Input avm_data_response is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/orca.vhd":45:7:45:30|Input avm_instruction_response is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/ram_mux.vhd":30:4:30:24|Input user_instruction_lock is unused
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":51:4:51:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":51:4:51:5|Pruning register bits 3 to 1 of nvm_byte_sel(3 downto 0)  
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":19:4:19:12|Input port bits 31 to 16 of nvm_paddr(31 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":20:4:20:14|Input nvm_PENABLE is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":33:4:33:10|Input nvm_ack is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/iram.vhd":17:4:17:7|Input port bits 31 to 13 of addr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/iram.vhd":17:4:17:7|Input port bits 1 to 0 of addr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/iram.vhd":25:4:25:12|Input port bits 31 to 13 of data_addr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/iram.vhd":25:4:25:12|Input port bits 1 to 0 of data_addr(31 downto 0) are unused 
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Trying to extract state machine for register read_state
Extracted state machine for register read_state
State machine has 4 reachable states with original encodings of:
   00001
   00100
   01000
   10000
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Trying to extract state machine for register write_state
Extracted state machine for register write_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":24:4:24:16|Input avm_data_lock is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":45:4:45:6|Input BID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":59:4:59:6|Input RID is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":62:4:62:8|Input RLAST is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":27:4:27:15|Input s_axi_awaddr is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":31:4:31:14|Input s_axi_awlen is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":32:4:32:15|Input s_axi_awsize is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":33:4:33:16|Input s_axi_awburst is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":46:4:46:15|Input s_axi_araddr is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":51:4:51:15|Input s_axi_arsize is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":52:4:52:16|Input s_axi_arburst is unused
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":185:4:185:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fsl_handler.vhd":43:4:43:6|Input clk is unused
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Found seqShift read_valid_d, depth=3, width=2
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Pruning register bit 0 of return_shift_amount(1 downto 0)  
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Register bit w_addr(0) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Register bit w_addr(1) is always 0, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Pruning register bits 1 to 0 of w_addr(4 downto 0)  
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Trying to extract state machine for register sp_state
Extracted state machine for register sp_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Trying to extract state machine for register w_state
Extracted state machine for register w_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Trying to extract state machine for register ax_state
Extracted state machine for register ax_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1654:4:1654:5|Trying to extract state machine for register r_state
Extracted state machine for register r_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bits 50 to 37 of dma_request_out(50 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bit 28 of dma_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bit 19 of dma_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":76:4:76:18|Input port bit 10 of dma_request_out(50 downto 0) is unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":80:4:80:14|Input port bits 29 to 16 of current_dma(133 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":80:4:80:14|Input port bit 1 of current_dma(133 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":97:4:97:14|Input m_axi_rresp is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":118:4:118:14|Input m_axi_bresp is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bits 114 to 97 of dma_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bits 82 to 65 of dma_instruction(114 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bit 18 of dma_instruction(114 downto 0) is unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":21:4:21:18|Input port bits 16 to 6 of dma_instruction(114 downto 0) are unused 
@N: CL201 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":139:4:139:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":33:4:33:15|Input port bits 31 to 13 of s_axi_awaddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":33:4:33:15|Input port bits 1 to 0 of s_axi_awaddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":46:4:46:15|Input port bits 31 to 13 of s_axi_araddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":46:4:46:15|Input port bits 1 to 0 of s_axi_araddr(31 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bits 50 to 37 of slave_request_out(50 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bit 28 of slave_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bit 19 of slave_request_out(50 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":55:4:55:20|Input port bit 10 of slave_request_out(50 downto 0) is unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":30:4:30:24|Input port bits 12 to 11 of mask_writedata_offset(12 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":30:4:30:24|Input port bits 1 to 0 of mask_writedata_offset(12 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 447 to 397 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 383 to 365 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 351 to 333 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 319 to 301 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 287 to 269 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 255 to 237 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 223 to 205 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 191 to 173 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 159 to 141 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 127 to 109 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 95 to 77 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 63 to 45 of dest_addrs(447 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":31:4:31:13|Input port bits 31 to 13 of dest_addrs(447 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":23:4:23:6|Input clk is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instr_hazard_detect.vhd":24:4:24:8|Input reset is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bits 267 to 164 of dma_status(267 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bit 135 of dma_status(267 downto 0) is unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bits 133 to 30 of dma_status(267 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_hazard_detect.vhd":24:4:24:13|Input port bit 1 of dma_status(267 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_hazard_detect.vhd":22:4:22:8|Input reset is unused
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Found seqShift exec_byteena_shifter, depth=3, width=4
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_1(31) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit last_cooldown_cycle_shifter(1) is always 0, optimizing ...
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bit 1 of last_cooldown_cycle_shifter(4 downto 1)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bits 31 to 13 of dest_addr_shifter_1(31 downto 0)  
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit last_cooldown_cycle_shifter(2) is always 0, optimizing ...
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bit 2 of last_cooldown_cycle_shifter(4 downto 2)  
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(13) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(14) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(15) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(16) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(17) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(18) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(19) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(20) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(21) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(22) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(23) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(24) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(25) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(26) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(27) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(28) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(29) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(30) is always 0, optimizing ...
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Register bit dest_addr_shifter_2(31) is always 0, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Pruning register bits 31 to 13 of dest_addr_shifter_2(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_3(31 downto 0)  
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Register bit dest_addr_shifter_3(13) is always 0, optimizing ...
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_4(31 downto 0)  
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bit 13 of dest_addr_shifter_3(13 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_5(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_6(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_7(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_8(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_9(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_10(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_11(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_12(31 downto 0)  
@W: CL279 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bits 31 to 14 of dest_addr_shifter_13(31 downto 0)  
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Register bit dest_addr_shifter_4(13) is always 0, optimizing ...
@W: CL260 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Pruning register bit 13 of dest_addr_shifter_4(13 downto 0)  
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bits 1609 to 586 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bits 583 to 96 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bits 82 to 64 of instruction_pipeline(1609 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":40:4:40:23|Input port bit 6 of instruction_pipeline(1609 downto 0) is unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_up.vhd":21:4:21:19|Input port bits 114 to 11 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_up.vhd":21:4:21:19|Input port bits 5 to 0 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/in_shifter.vhd":29:4:29:23|Input port bits 1609 to 476 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/in_shifter.vhd":29:4:29:23|Input port bits 473 to 460 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/in_shifter.vhd":29:4:29:23|Input port bits 344 to 0 of instruction_pipeline(1609 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/in_shifter.vhd":27:4:27:8|Input reset is unused
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":207:4:207:5|Sharing sequential element start_half.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":207:4:207:5|Sharing sequential element start_word.
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 1609 to 1046 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 1043 to 1042 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 1034 to 471 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 468 to 467 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":32:4:32:23|Input port bits 459 to 0 of instruction_pipeline(1609 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 35 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 26 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 17 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":34:4:34:9|Input port bit 8 of data_a(35 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/mul_unit.vhd":30:4:30:8|Input reset is unused
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":98:4:98:5|Sharing sequential element size_half.
@N: CL177 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":98:4:98:5|Sharing sequential element size_word.
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":22:4:22:19|Input port bits 114 to 11 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":22:4:22:19|Input port bits 8 to 7 of next_instruction(114 downto 0) are unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 35 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 26 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 17 of data_a(35 downto 0) is unused 
@W: CL247 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":25:4:25:9|Input port bit 8 of data_a(35 downto 0) is unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":20:4:20:8|Input reset is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/arith_unit.vhd":23:4:23:14|Input instruction is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/cmov_unit.vhd":22:4:22:14|Input port bits 114 to 11 of instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/cmov_unit.vhd":22:4:22:14|Input port bits 8 to 7 of instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/cmov_unit.vhd":22:4:22:14|Input port bits 5 to 3 of instruction(114 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/cmov_unit.vhd":19:4:19:6|Input clk is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/cmov_unit.vhd":20:4:20:8|Input reset is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":22:4:22:19|Input port bits 114 to 11 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":22:4:22:19|Input port bits 8 to 7 of next_instruction(114 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":23:4:23:14|Input instruction is unused
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=8
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift result_shifter_4, depth=4, width=1
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":160:4:160:5|Found seqShift byteena_shifter, depth=4, width=4
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":28:4:28:23|Input port bits 1609 to 805 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu_unit.vhd":28:4:28:23|Input port bits 459 to 0 of instruction_pipeline(1609 downto 0) are unused 
@N: CL135 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd":340:4:340:5|Found seqShift accum_dest_addr, depth=6, width=13
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd":40:4:40:27|Input exec_last_cooldown_cycle is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/exec_unit.vhd":77:4:77:20|Input vci_dest_addr_out is unused
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/adder_tree_clk.vhd":20:4:20:6|Input clk is unused
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1609 to 1397 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1395 to 1387 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1385 to 1276 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1273 to 1272 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":34:4:34:23|Input port bits 1270 to 0 of instruction_pipeline(1609 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_down.vhd":23:4:23:19|Input port bits 114 to 17 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_down.vhd":23:4:23:19|Input port bits 15 to 13 of next_instruction(114 downto 0) are unused 
@W: CL246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_down.vhd":23:4:23:19|Input port bits 8 to 0 of next_instruction(114 downto 0) are unused 
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/size_down.vhd":22:4:22:14|Input instruction is unused
@W: CL189 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":193:8:193:9|Register bit flush is always 0, optimizing ...
@W: CL159 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":36:4:36:9|Input clk_2x is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul  7 10:55:04 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul  7 10:55:05 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Jul  7 10:55:05 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
File /nfs/home/joel/Documents/orca_sf2+/sf2plus/synthesis/synwork/Top_Fabric_Master_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul  7 10:55:07 2016

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:29:28
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@L: /nfs/home/joel/Documents/orca_sf2+/sf2plus/synthesis/Top_Fabric_Master_scck.rpt 
Printing clock  summary report in "/nfs/home/joel/Documents/orca_sf2+/sf2plus/synthesis/Top_Fabric_Master_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 172MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 172MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 172MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 172MB)

@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.AWREADY,  because it is equivalent to instance axi_to_apb_2.WREADY
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":5268:4:5268:16|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_15,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_14
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":5214:4:5214:16|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_14,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_13
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":5160:4:5160:16|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_13,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_12
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":5106:4:5106:16|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_12,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_11
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":5052:4:5052:16|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_11,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4944:4:4944:15|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_9,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4890:4:4890:15|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_8,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4836:4:4836:15|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_7,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_10
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4782:4:4782:15|Removing user instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_6,  because it is equivalent to instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_10
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance full_next_out of view:PrimLib.dffr(prim) in hierarchy view:corespi_lib.spi_fifo_1(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance empty_next_out of view:PrimLib.dffr(prim) in hierarchy view:corespi_lib.spi_fifo_1(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":443:6:443:7|Removing sequential instance clear_parity_en_xhdl3 of view:PrimLib.dffr(prim) in hierarchy view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_Rx_async(translated) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":443:6:443:7|Removing sequential instance fifo_write_xhdl6 of view:PrimLib.dffs(prim) in hierarchy view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_Rx_async(translated) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1059:8:1059:9|Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":407:8:407:9|Removing sequential instance FDDR_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":407:8:407:9|Removing sequential instance SDIF0_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":407:8:407:9|Removing sequential instance SDIF1_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":407:8:407:9|Removing sequential instance SDIF2_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":407:8:407:9|Removing sequential instance SDIF3_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance NEXT_DATA_IN of view:PrimLib.sdffre(prim) in hierarchy view:work.axi_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance dest_addr_shifter_13[13:0] of view:PrimLib.dff(prim) in hierarchy view:work.addr_gen(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_0\.data[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_0\.flag of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_1\.data[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_1\.flag of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_2\.data[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_2\.flag of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_3\.data[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":181:4:181:5|Removing sequential instance readdata_c_3\.flag of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Removing sequential instance ahb_busy of view:PrimLib.sdffr(prim) in hierarchy view:work.fabric_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance full_next_out of view:PrimLib.dffr(prim) in hierarchy view:corespi_lib.spi_fifo_0(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance empty_next_out of view:PrimLib.dffr(prim) in hierarchy view:corespi_lib.spi_fifo_0(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance PWDATA[31:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.axi_to_apb_0(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance PSEL of view:PrimLib.sdffrse(prim) in hierarchy view:work.axi_to_apb_0(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4238:4:4238:16|Removing instance masterstage_1 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4311:4:4311:16|Removing instance masterstage_2 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4384:4:4384:16|Removing instance masterstage_3 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N: BN115 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd":4458:4:4458:15|Removing instance slavestage_0 of view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":383:2:383:11|Removing sequential instance predict_pc[31:0] of view:PrimLib.dff(prim) in hierarchy view:work.execute(behavioural) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance addr_d_5[12:0] of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad_arbiter(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.op[5:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.signedness of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.out_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.acc of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_13\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad.vhd":172:4:172:5|Removing sequential instance ram_readdata_a_d2x[35:0] of view:PrimLib.dff(prim) in hierarchy view:work.scratchpad(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1134:8:1134:9|Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1193:8:1193:9|Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1252:8:1252:9|Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1311:8:1311:9|Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Removing sequential instance M_BID[3:0] of view:PrimLib.lat(prim) in hierarchy view:work.axi_splitter(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Removing sequential instance M_RID[3:0] of view:PrimLib.lat(prim) in hierarchy view:work.axi_splitter(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Removing sequential instance M_RLAST of view:PrimLib.lat(prim) in hierarchy view:work.axi_splitter(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.op[5:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_12\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance arvalid of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1654:4:1654:5|Removing sequential instance rready of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance awvalid of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance axlen[2:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance wvalid of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance wstrb[3:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1609:4:1609:5|Removing sequential instance bready of view:PrimLib.sdffrse(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.op[5:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_11\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance queue_0\.two_d of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_queue(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":555:8:555:9|Removing sequential instance mtx_spi_data_oen of view:PrimLib.dffr(prim) in hierarchy view:corespi_lib.spi_chanctrl(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance w_last_be[3:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance queue_1\.two_d of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_queue(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_9\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Removing sequential instance M_BRESP[1:0] of view:PrimLib.lat(prim) in hierarchy view:work.axi_splitter(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Removing sequential instance M_RRESP[1:0] of view:PrimLib.lat(prim) in hierarchy view:work.axi_splitter(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance AWSIZE_1[1] of view:PrimLib.sdffre(prim) in hierarchy view:work.axi_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance AWBURST[1:0] of view:PrimLib.sdffpatre(prim) in hierarchy view:work.axi_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Removing sequential instance ARSIZE_1[1] of view:PrimLib.sdffrse(prim) in hierarchy view:work.axi_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Removing sequential instance ARBURST[1:0] of view:PrimLib.sdffpatre(prim) in hierarchy view:work.axi_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_8\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":371:8:371:9|Removing sequential instance mtx_oen of view:PrimLib.dffre(prim) in hierarchy view:corespi_lib.spi_chanctrl(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance masterDataInProg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":444:4:444:5|Removing sequential instance rid[3:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.axi_instr_slave(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_7\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance w_next_row_end[1:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_6\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN115 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd":137:4:137:16|Removing instance slave_arbiter of view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":406:4:406:5|Removing sequential instance bid_fifo_1[3:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.axi_instr_slave(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.sv of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.ve of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_5\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Removing sequential instance BRESP[1:0] of view:PrimLib.dff(prim) in hierarchy view:work.fabric_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":406:4:406:5|Removing sequential instance bid_fifo_0[3:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.axi_instr_slave(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_4\.in_size[1:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_4\.masked of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_4\.two_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_4\.three_d of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_4\.a[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_4\.b[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_4\.dest[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_3\.masked of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_3\.two_d of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_3\.three_d of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_3\.a[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_3\.b[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_3\.dest[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_2\.masked of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_2\.two_d of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_2\.three_d of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_2\.a[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_2\.b[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_2\.dest[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_1\.masked of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_1\.two_d of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_1\.three_d of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_1\.a[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_1\.b[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_1\.dest[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd":317:6:317:7|Removing sequential instance HRESP[1:0] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] of view:PrimLib.statemachine(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":905:21:905:73|Net CORESPI_0.USPI.UCC.un1_resetn_rx appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":576:6:576:19|Net axi_splitter_0.s0_awid11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":804:6:804:19|Net axi_splitter_0.s0_arid10 appears to be an unidentified clock source. Assuming default frequency. 
syn_allowed_resources : blockrams=21,dsps=22  set on top level netlist Top_Fabric_Master

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 198MB)



@S |Clock Summary
*****************

Start                                                     Requested     Requested     Clock        Clock              
Clock                                                     Frequency     Period        Type         Group              
----------------------------------------------------------------------------------------------------------------------
System                                                    100.0 MHz     10.000        system       system_clkgroup    
my_mss_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0
my_mss_CCC_0_FCCC|GL1_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_1
my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3
my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_2
======================================================================================================================

@W: MT532 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Found signal identified as System clock which controls 38 sequential elements including axi_splitter_0.M_RDATA[31:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Found inferred clock my_mss_CCC_0_FCCC|GL0_net_inferred_clock which controls 6661 sequential elements including axi_to_apb_0.ARREADY. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Found inferred clock my_mss_CCC_0_FCCC|GL1_net_inferred_clock which controls 499 sequential elements including vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":396:8:396:9|Found inferred clock my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 92 sequential elements including my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":894:8:894:9|Found inferred clock my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including my_mss_top_0.my_mss_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /nfs/home/joel/Documents/orca_sf2+/sf2plus/synthesis/Top_Fabric_Master.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 110MB peak: 198MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Jul  7 10:55:10 2016

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:29:28
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 168MB)

@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":703:8:703:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":719:8:719:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":735:8:735:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":751:8:751:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":703:8:703:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":719:8:719:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":735:8:735:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":751:8:751:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":703:8:703:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":719:8:719:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":735:8:735:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":751:8:751:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":781:8:781:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":781:8:781:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":1331:8:1331:9|Sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":585:6:585:7|Removing sequential instance last_cycle_shifter[0] of view:PrimLib.sdffre(prim) in hierarchy view:work.addr_gen(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance read_shifter[4:1] of view:PrimLib.dff(prim) in hierarchy view:work.addr_gen(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance last_cycle_shifter[4:1] of view:PrimLib.dff(prim) in hierarchy view:work.addr_gen(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance last_cooldown_cycle_shifter[4:3] of view:PrimLib.dff(prim) in hierarchy view:work.addr_gen(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":193:8:193:9|Removing sequential instance first_pipeline[0] of view:PrimLib.sdffrse(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance first_pipeline[5:1] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":406:4:406:5|Removing sequential instance axi_instr_slave_inst.werr_fifo[1:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.vectorblox_mxp(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":210:4:210:5|Removing sequential instance axi_instr_slave_inst.saved_werr of view:PrimLib.sdffre(prim) in hierarchy view:work.vectorblox_mxp(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1654:4:1654:5|Removing sequential instance r_state[0:2] of view:PrimLib.statemachine(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":936:8:936:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.CONFIG2_DONE_q1
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":922:8:922:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.CONFIG2_DONE_clk_base,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif3_spll_lock_q2
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":894:8:894:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":883:8:883:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":872:8:872:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":850:8:850:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":883:8:883:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":894:8:894:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":872:8:872:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif1_areset_n_rcosc,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd":861:8:861:9|Removing sequential instance my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc,  because it is equivalent to instance my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":576:6:576:19|Net axi_splitter_0.s0_awid11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":804:6:804:19|Net axi_splitter_0.s0_arid10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":905:21:905:73|Net CORESPI_0.USPI.UCC.un1_resetn_rx appears to be an unidentified clock source. Assuming default frequency. 
@N: FA239 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":110:4:110:22|ROM half_shamt_rom_out_2[15:1] mapped in logic.
@N: FA239 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":110:4:110:22|ROM half_shamt_rom_out_2[15:1] mapped in logic.
@N: MO106 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":110:4:110:22|Found ROM, 'half_shamt_rom_out_2[15:1]', 32 words by 15 bits 
@N: FA239 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":46:4:46:14|ROM mult_word_gen\.0\.byte3_shamt_rom.byte_shamt_rom_out_1[8:0] mapped in logic.
@N: FA239 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":46:4:46:14|ROM mult_word_gen\.0\.byte1_shamt_rom.byte_shamt_rom_out_1[8:0] mapped in logic.
@N: FA239 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":46:4:46:14|ROM mult_word_gen\.0\.byte3_shamt_rom.byte_shamt_rom_out_1[8:0] mapped in logic.
@N: MO106 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":46:4:46:14|Found ROM, 'mult_word_gen\.0\.byte3_shamt_rom.byte_shamt_rom_out_1[8:0]', 16 words by 9 bits 
@N: FA239 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":46:4:46:14|ROM mult_word_gen\.0\.byte1_shamt_rom.byte_shamt_rom_out_1[8:0] mapped in logic.
@N: MO106 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":46:4:46:14|Found ROM, 'mult_word_gen\.0\.byte1_shamt_rom.byte_shamt_rom_out_1[8:0]', 16 words by 9 bits 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Removing sequential instance DATA_BURST_NUM[3:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.axi_master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1609:4:1609:5|Removing sequential instance b_state[0] of view:PrimLib.dff(prim) in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 179MB)

@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Found counter in view:work.Top_Fabric_Master(rtl) inst vectorblox_mxp_0.dma_master.queue.queue_0\.rows[12:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_instr_slave.vhd":444:4:444:5|Found counter in view:work.Top_Fabric_Master(rtl) inst vectorblox_mxp_0.axi_instr_slave_inst.alen[7:0]
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[1] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[2] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[3] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[4] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[5] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[6] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[7] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[8] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[9] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[10] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[11] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_4[12] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[2] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[3] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[4] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[5] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[6] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[7] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[8] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[9] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[10] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[11] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_3[12] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[2] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[3] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[4] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[5] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[6] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[7] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[8] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[9] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[10] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[11] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_arbiter.vhd":233:4:233:5|Removing sequential instance vectorblox_mxp_0.arbiter.addr_d_2[12] of view:PrimLib.dff(prim) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
Encoding state machine state[0:6] (view:work.axi_to_apb_2(rtl))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
Encoding state machine state[0:6] (view:work.axi_to_apb_1(rtl))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
Encoding state machine state[0:6] (view:work.axi_to_apb_0(rtl))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":169:6:169:7|Found addmux in view:corespi_lib.spi_fifo_1(trans) inst counter_d[5:0] from un1_counter_q_1[5:0] 
@W: FX107 :|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for fifo_mem_q[8:0] (view:corespi_lib.spi_fifo_1(trans)).
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":169:6:169:7|Found addmux in view:corespi_lib.spi_fifo_0(trans) inst counter_d[5:0] from un1_counter_q_1[5:0] 
@W: FX107 :|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for fifo_mem_q[8:0] (view:corespi_lib.spi_fifo_0(trans)).
Encoding state machine mtx_state[0:5] (view:corespi_lib.spi_chanctrl(trans))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":680:8:680:9|Found counter in view:corespi_lib.spi_chanctrl(trans) inst stxs_bitcnt[4:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":270:8:270:9|Found counter in view:corespi_lib.spi_chanctrl(trans) inst spi_clk_count[7:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":208:6:208:7|Found counter in view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_COREUART(translated) inst UG06a\.tx_fifo_xhdl79.Top_Fabric_Master_CoreUARTapb_0_fifo_128x8_pa4.wr_pointer[6:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_g4.vhd":208:6:208:7|Found counter in view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_COREUART(translated) inst UG06a\.tx_fifo_xhdl79.Top_Fabric_Master_CoreUARTapb_0_fifo_128x8_pa4.rd_pointer[6:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd":90:11:90:12|Found counter in view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":134:4:134:5|Register bit xmit_state[2] is always 0, optimizing ...
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd":299:4:299:5|Removing sequential instance tx_parity in hierarchy view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_Tx_async(translated) because there are no references to its outputs 
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.Top_Fabric_Master_CoreUARTapb_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":264:6:264:7|No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@W: MO161 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":241:7:241:8|Register bit last_bit[3] is always 1, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":241:7:241:8|Register bit last_bit[2] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":241:7:241:8|Register bit last_bit[1] is always 0, optimizing ...
Encoding state machine state[0:38] (view:work.fabric_master(rtl))
original code -> new code
   000000 -> 000000000000000000000000000000000000000
   000001 -> 000000000000000000000000000000000000011
   000010 -> 000000000000000000000000000000000000101
   000011 -> 000000000000000000000000000000000001001
   000100 -> 000000000000000000000000000000000010001
   000101 -> 000000000000000000000000000000000100001
   000110 -> 000000000000000000000000000000001000001
   000111 -> 000000000000000000000000000000010000001
   001000 -> 000000000000000000000000000000100000001
   001001 -> 000000000000000000000000000001000000001
   001010 -> 000000000000000000000000000010000000001
   001011 -> 000000000000000000000000000100000000001
   001100 -> 000000000000000000000000001000000000001
   001101 -> 000000000000000000000000010000000000001
   001110 -> 000000000000000000000000100000000000001
   001111 -> 000000000000000000000001000000000000001
   010000 -> 000000000000000000000010000000000000001
   010001 -> 000000000000000000000100000000000000001
   010010 -> 000000000000000000001000000000000000001
   010011 -> 000000000000000000010000000000000000001
   010110 -> 000000000000000000100000000000000000001
   011000 -> 000000000000000001000000000000000000001
   011001 -> 000000000000000010000000000000000000001
   110000 -> 000000000000000100000000000000000000001
   110001 -> 000000000000001000000000000000000000001
   110010 -> 000000000000010000000000000000000000001
   110011 -> 000000000000100000000000000000000000001
   110100 -> 000000000001000000000000000000000000001
   110101 -> 000000000010000000000000000000000000001
   110110 -> 000000000100000000000000000000000000001
   110111 -> 000000001000000000000000000000000000001
   111000 -> 000000010000000000000000000000000000001
   111001 -> 000000100000000000000000000000000000001
   111010 -> 000001000000000000000000000000000000001
   111011 -> 000010000000000000000000000000000000001
   111100 -> 000100000000000000000000000000000000001
   111101 -> 001000000000000000000000000000000000001
   111110 -> 010000000000000000000000000000000000001
   111111 -> 100000000000000000000000000000000000001
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Removing sequential instance HTRANS[0] of view:PrimLib.dff(prim) in hierarchy view:work.fabric_master(rtl) because there are no references to its outputs 
Encoding state machine state[0:2] (view:work.i2s_apb(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":127:4:127:5|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":127:4:127:5|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for fifo[1:0] (view:work.i2s_apb(rtl)).
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":127:4:127:5|Found startup values on RAM instance fifo[1:0]
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":127:4:127:5|Found startup values on RAM instance fifo[1:0]
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/i2s_apb.vhd":142:4:142:5|Removing sequential instance PRDATA[10] in hierarchy view:work.i2s_apb(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] of view:PrimLib.dffr(prim) in hierarchy view:work.my_mss(rtl) because there are no references to its outputs 
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] is always 0, optimizing ...
Encoding state machine arbRegSMCurrentState[0:15] (view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] is always 0, optimizing ...
Encoding state machine arbRegSMCurrentState[0:15] (view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] is always 0, optimizing ...
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance U_ApbAddrData.haddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3(trans) because there are no references to its outputs 
Encoding state machine ahbToApbSMState[0:4] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[0:2] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[0:6] (view:work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[0:2] (view:work.CoreSF2Config(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance paddr[11] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[16] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[17] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[18] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[19] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[20] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[21] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[22] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[23] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[24] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[25] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[26] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[27] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[28] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[29] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[30] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance pwdata[31] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreSF2Config(rtl) because there are no references to its outputs 
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Register bit paddr[16] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[31] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[30] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[29] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[28] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[27] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[26] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[25] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[24] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[23] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[22] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[21] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[20] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[19] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[18] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[17] is always 0, optimizing ...
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":501:8:501:9|Register bit FIC_2_APB_M_PRDATA_0[16] is always 0, optimizing ...
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Property "block_ram" or "no_rw_check" found for RAM registers_1[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Property "block_ram" or "no_rw_check" found for RAM registers[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Property "block_ram" or "no_rw_check" found for RAM registers[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Property "block_ram" or "no_rw_check" found for RAM registers_1[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Property "block_ram" or "no_rw_check" found for RAM registers_1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for registers_1[31:0] (view:work.register_file(rtl)).
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Found startup values on RAM instance registers_1[31:0]
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Found startup values on RAM instance registers_1[31:0]
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Property "block_ram" or "no_rw_check" found for RAM registers[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for registers[31:0] (view:work.register_file(rtl)).
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Found startup values on RAM instance registers[31:0]
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/register_file.vhd":31:9:31:17|Found startup values on RAM instance registers[31:0]
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/branch_unit.vhd":142:6:142:7|Found addmux in view:work.branch_unit(latch_middle) inst middle_latch\.target_pc_latch_3[31:0] from un1_current_pc_1[31:0] 
@N: MF179 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/branch_unit.vhd":105:22:105:30|Found 33 bit by 33 bit '==' comparator, 'eq_flg'
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":203:4:203:5|Found counter in view:work.system_calls(rtl) inst cycles[63:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":203:4:203:5|Found counter in view:work.system_calls(rtl) inst instr_retired[63:0]
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":368:6:368:7|Found addmux in view:work.system_calls(rtl) inst output_proc\.pc_correction_7[31:0] from un6_pc_correction[31:0] 
Encoding state machine state[0:3] (view:work.apb_to_ram(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/apb_to_ram.vhd":51:4:51:5|No possible illegal states for state machine state[0:3],safe FSM implementation is disabled
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":49:9:49:12|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":49:9:49:12|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ram0_1[7:0] (view:work.bram_microsemi(rtl)).
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":49:9:49:12|Found startup values on RAM instance ram0_1[7:0]
@N: FX406 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":49:9:49:12|Found startup values on NRAM instance ram0_1[7:0]
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":44:9:44:12|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":44:9:44:12|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ram1_1[15:8] (view:work.bram_microsemi(rtl)).
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":44:9:44:12|Found startup values on RAM instance ram1_1[15:8]
@N: FX406 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":44:9:44:12|Found startup values on NRAM instance ram1_1[15:8]
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":39:9:39:12|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":39:9:39:12|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ram2_1[23:16] (view:work.bram_microsemi(rtl)).
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":39:9:39:12|Found startup values on RAM instance ram2_1[23:16]
@N: FX406 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":39:9:39:12|Found startup values on NRAM instance ram2_1[23:16]
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":34:9:34:12|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":34:9:34:12|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ram3_1[31:24] (view:work.bram_microsemi(rtl)).
@N: FX702 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":34:9:34:12|Found startup values on RAM instance ram3_1[31:24]
@N: FX406 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":34:9:34:12|Found startup values on NRAM instance ram3_1[31:24]
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":73:4:73:5|Removing sequential instance reg_address3[10:0] of view:PrimLib.dff(prim) in hierarchy view:work.bram_microsemi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":73:4:73:5|Removing sequential instance reg_data_address3[10:0] of view:PrimLib.dff(prim) in hierarchy view:work.bram_microsemi(rtl) because there are no references to its outputs 
@N: MF179 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/bram.vhd":80:6:80:7|Found 11 bit by 11 bit '==' comparator, 'un1_address'
Encoding state machine read_state[0:3] (view:work.axi_master(rtl))
original code -> new code
   00001 -> 00
   00100 -> 01
   01000 -> 10
   10000 -> 11
@N: MO225 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|No possible illegal states for state machine read_state[0:3],safe FSM implementation is disabled
Encoding state machine write_state[0:5] (view:work.axi_master(rtl))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
Encoding state machine state[0:8] (view:work.fsl_handler(rtl))
original code -> new code
   000000001 -> 000000000
   000000010 -> 000000011
   000000100 -> 000000101
   000001000 -> 000001001
   000010000 -> 000010001
   000100000 -> 000100001
   001000000 -> 001000001
   010000000 -> 010000001
   100000000 -> 100000001
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fifo_sync_behav.vhd":35:10:35:17|Property "block_ram" or "no_rw_check" found for RAM instr_fifo.data_ram[75:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fifo_sync_behav.vhd":35:10:35:17|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fifo_sync_behav.vhd":35:10:35:17|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for instr_fifo.data_ram[75:0] (view:work.fsl_handler(rtl)).
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sdp_ram.vhd":33:18:33:20|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sdp_ram.vhd":33:18:33:20|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for xilinx_gen\.param_ram_0.ram[31:0] (view:work.fsl_handler(rtl)).
@N: FX106 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Using block RAM for single-port RAM with syn_ramstyle = no_rw_check
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ram_1[8:0] (view:ScratchLib.cell177(netlist)).
@N: FX106 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Using block RAM for single-port RAM with syn_ramstyle = no_rw_check
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":49:18:49:20|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for ram[8:0] (view:ScratchLib.cell177(netlist)).
Encoding state machine ax_state[0:4] (view:work.dma_engine_axi(rtl))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
Encoding state machine w_state[0:4] (view:work.dma_engine_axi(rtl))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
Encoding state machine sp_state[0:4] (view:work.dma_engine_axi(rtl))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1813:4:1813:5|Found updn counter in view:work.dma_engine_axi(rtl) inst fifo_level[8:0] 
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Found counter in view:work.dma_engine_axi(rtl) inst sp_rows[12:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":674:4:674:5|Found counter in view:work.dma_engine_axi(rtl) inst sp_row_beats_rem[10:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":994:4:994:5|Found updn counter in view:work.dma_engine_axi(rtl) inst sp_reads_outs[8:0] 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1329:6:1329:7|Found addmux in view:work.dma_engine_axi(rtl) inst w_next_row_beats_rem_3[11:0] from un59_beats[11:0] 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1027:6:1027:7|Found addmux in view:work.dma_engine_axi(rtl) inst ax_next_row_beats_rem_3[11:0] from un22_beats[11:0] 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":675:6:675:7|Found addmux in view:work.dma_engine_axi(rtl) inst sp_next_row_start_3[12:0] from un4_nxt_sp_next_row_start[12:0] 
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":253:18:253:21|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":253:18:253:21|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for fifo[31:0] (view:work.dma_engine_axi(rtl)).
Encoding state machine state[0:3] (view:work.axi4lite_sp_slave(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi4lite_sp_slave.vhd":139:4:139:5|No possible illegal states for state machine state[0:3],safe FSM implementation is disabled
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":353:4:353:5|Found counter in view:work.vblox1_core(rtl) inst address_generation.current_vl3d[13:0]
@N:"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":353:4:353:5|Found counter in view:work.vblox1_core(rtl) inst address_generation.current_vl2d[13:0]
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.op[0] in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":229:4:229:5|Removing sequential instance instruction_pipeline_10\.op[1] in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_12[13] in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":112:24:112:25|Found addmux in view:work.vblox1_core(rtl) inst exec_stage.alu_stage.absv_stage.word0_result_0[31:0] from exec_stage.alu_stage.absv_stage.absv_word_gen\.0\.un7_word0_result[31:0] 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/absv_unit.vhd":114:24:114:25|Found addmux in view:work.vblox1_core(rtl) inst exec_stage.alu_stage.absv_stage.half1_result_0[16:1] from exec_stage.alu_stage.absv_stage.absv_word_gen\.0\.un7_half1_result[15:0] 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/accum_unit.vhd":200:10:200:11|Found addmux in view:work.vblox1_core(rtl) inst accum_stage.acc_out[39:0] from accum_stage.un4_acc_out[39:0] 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[14] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[15] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[16] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[17] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[18] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[19] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[20] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[21] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[22] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[23] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[24] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[25] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[26] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[27] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[28] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[29] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[30] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.b[31] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[14] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[15] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[16] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[17] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[18] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[19] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[20] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[21] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[22] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[23] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[24] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[25] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[26] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[27] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[28] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[29] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[30] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Removing sequential instance instruction_pipeline_0\.dest[31] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_4[0] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_4[1] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_4[11] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_4[12] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_11[13] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_3[0] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_3[1] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_3[11] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.offset_shifter_3[12] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_10[13] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance address_generation.offset_shifter_2[0] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance address_generation.offset_shifter_2[1] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance address_generation.offset_shifter_2[11] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance address_generation.offset_shifter_2[12] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_9[13] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_8[13] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_7[13] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_6[13] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":940:8:940:9|Removing sequential instance address_generation.dest_addr_shifter_5[13] of view:PrimLib.dff(prim) in hierarchy view:work.vblox1_core(rtl) because there are no references to its outputs 
@W: MO160 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Register bit instruction_pipeline_0\.b[13] is always 0, optimizing ...
@N: FX403 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":51:9:51:18|Property "block_ram" or "no_rw_check" found for RAM masked_ram[10:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":51:9:51:18|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":51:9:51:18|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for masked_ram[10:0] (view:work.masked_unit(whole_waves)).
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.word0_multiplier.delay_gt_1\.stage_3[65] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.word0_multiplier.delay_gt_1\.stage_2[65] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.word0_multiplier.delay_gt_1\.stage_1[65] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.word0_multiplier.delay_gt_1\.stage_0[65] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.half1_multiplier.delay_gt_1\.stage_3[33] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac_2(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.half1_multiplier.delay_gt_1\.stage_2[33] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac_2(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.half1_multiplier.delay_gt_1\.stage_1[33] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac_2(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":72:6:72:7|Removing sequential instance mult_word_gen\.0\.half1_multiplier.delay_gt_1\.stage_0[33] of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.syn_mac_2(preserved) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd":237:8:237:9|Removing sequential instance CoreSF2Config_0.paddr[14] in hierarchy view:work.my_mss(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance ax_state[1] in hierarchy view:work.dma_engine_axi(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":399:6:399:7|Removing sequential instance CoreUARTapb_0.uUART.make_RX.parity_err_xhdl2 in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 256MB peak: 258MB)

@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/instruction_fetch.vhd":93:4:93:5|Removing sequential instance riscV_axi_0.rv.instr_fetch.saved_address[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PADDR[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.PWDATA[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PADDR[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.PWDATA[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance vectorblox_mxp_0.core.address_generation.offset_shifter_1[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance vectorblox_mxp_0.core.address_generation.offset_shifter_1[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance vectorblox_mxp_0.core.address_generation.offset_shifter_1[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":897:4:897:5|Removing sequential instance vectorblox_mxp_0.core.address_generation.offset_shifter_1[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_rows[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_rows[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_saved_ext_start[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Removing sequential instance riscV_axi_0.rv.X.syscall.mtohost[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/sys_call.vhd":363:4:363:5|Boundary register riscV_axi_0.rv.X.syscall.mtohost[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: FF150 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Multiplier vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.product[66:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_3[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Bpipe_3[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/hardware_mult_behav.vhd":42:13:42:34|Removing sequential instance vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_multiplier.Apipe_2[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":549:8:549:9|Removing sequential instance vectorblox_mxp_0.core.address_generation.masked_unit_gen\.masked_offset_delayed_by_1[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/masked_unit.vhd":293:4:293:5|Removing sequential instance vectorblox_mxp_0.core.address_generation.masked_unit_gen\.the_masked_unit.read_half_available[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Removing sequential instance riscV_axi_0.data_bus.ARADDR[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":127:4:127:5|Removing sequential instance riscV_axi_0.data_bus.AWADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.RDATA[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_1.RDATA[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_0.RDATA[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 293MB peak: 294MB)

@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_start[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_addr[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_addr[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_next_row_beats_rem[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.wlast in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_burst_beats_rem[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_burst_beats_rem[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_burst_beats_rem[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_row_beats_rem[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_addr[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":375:6:375:7|Removing sequential instance CoreUARTapb_0.uUART.make_RX.rx_parity_calc in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/Top_Fabric_Master/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd":333:6:333:7|Removing sequential instance CoreUARTapb_0.uUART.make_RX.rx_shift[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":270:8:270:9|Removing sequential instance CORESPI_0.USPI.UCC.spi_clk_next in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance CORESPI_0.USPI.URXF.wr_pointer_q[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance CORESPI_0.USPI.URXF.wr_pointer_q[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance CORESPI_0.USPI.URXF.wr_pointer_q[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance CORESPI_0.USPI.URXF.rd_pointer_q[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance CORESPI_0.USPI.URXF.rd_pointer_q[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_fifo.vhd":88:8:88:9|Removing sequential instance CORESPI_0.USPI.URXF.rd_pointer_q[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 225MB peak: 297MB)

@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":683:44:683:67|Found addmux in view:work.Top_Fabric_Master(rtl) inst riscV_axi_0.rv.X.alu.alu_proc\.data_out_5_6[19:0] from riscV_axi_0.rv.X.alu.un5_data_out[31:12] 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":661:12:661:13|Found addmux in view:work.Top_Fabric_Master(rtl) inst vectorblox_mxp_0.core.address_generation.dest_addr_shifter_0_17[12:0] from vectorblox_mxp_0.core.address_generation.un1_dest_addr_shifter_0_1[12:0] 
@N: FX404 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":661:12:661:13|Found addmux in view:work.Top_Fabric_Master(rtl) inst vectorblox_mxp_0.core.address_generation.addr_b_10[12:0] from vectorblox_mxp_0.core.address_generation.un1_addr_b_1[12:0] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 229MB peak: 297MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 232MB peak: 297MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 229MB peak: 297MB)

@N: MO106 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/shamt_roms.vhd":206:4:206:38|Found ROM, 'vectorblox_mxp_0.core.exec_stage.byte_mul_gen\.multiplier_stage.mult_word_gen\.0\.word0_shamt_rom.word_shamt_rom_out_2[32:0]', 64 words by 33 bits 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_next_row_start[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.external_start[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.ext_incr[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":162:6:162:7|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_1\.external_start[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_queue.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.dma_master.queue.queue_0\.ext_incr[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_controller_axi.vhd":109:4:109:5|Removing sequential instance vectorblox_mxp_0.dma_master.dma_2d_ext_incr[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Removing sequential instance vectorblox_mxp_0.core.address_generation.offset_shifter_0[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/addr_gen.vhd":609:10:609:11|Removing sequential instance vectorblox_mxp_0.core.address_generation.offset_shifter_0[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 

Finished preparing to map (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 233MB peak: 297MB)

@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_master.vhd":261:4:261:5|Removing sequential instance riscV_axi_0.data_bus.ARADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1026:4:1026:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.ax_state[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_to_apb.vhd":77:4:77:5|Removing sequential instance axi_to_apb_2.PADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Removing sequential instance fabric_master_0.NVM_ADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/fabric_master.vhd":151:4:151:5|Removing sequential instance fabric_master_0.HADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance my_mss_top_0.my_mss_0.COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance my_mss_top_0.my_mss_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance my_mss_top_0.my_mss_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 

Finished technology mapping (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:44s; Memory used current: 295MB peak: 312MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:45s		    -6.28ns		9244 /      5464
   2		0h:00m:45s		    -6.27ns		9004 /      5464
   3		0h:00m:45s		    -5.83ns		9004 /      5464
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":212:4:212:5|Instance "riscV_axi_0.rv.X.rs1_mux[0]" with 49 loads replicated 3 times to improve timing 
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/alu.vhd":624:4:624:5|Instance "riscV_axi_0.rv.X.alu.data_out[0]" with 5 loads replicated 1 times to improve timing 
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":110:6:110:7|Instance "riscV_axi_0.rv.D.instr_out[5]" with 61 loads replicated 3 times to improve timing 
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":110:6:110:7|Instance "riscV_axi_0.rv.D.instr_out[31]" with 53 loads replicated 3 times to improve timing 
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":110:6:110:7|Instance "riscV_axi_0.rv.D.instr_out[20]" with 33 loads replicated 2 times to improve timing 
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":110:6:110:7|Instance "riscV_axi_0.rv.D.instr_out[12]" with 140 loads replicated 3 times to improve timing 
Timing driven replication report
Added 15 Registers via timing driven replication
Added 4 LUTs via timing driven replication

@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/execute.vhd":212:4:212:5|Instance "riscV_axi_0.rv.X.rs2_mux[0]" with 49 loads replicated 3 times to improve timing 
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/decode.vhd":110:6:110:7|Instance "riscV_axi_0.rv.D.instr_out[14]" with 102 loads replicated 3 times to improve timing 
@N: FX271 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/vblox1_core.vhd":211:4:211:5|Instance "vectorblox_mxp_0.core.instruction_pipeline_0\.two_d" with 59 loads replicated 2 times to improve timing 
Timing driven replication report
Added 8 Registers via timing driven replication
Added 5 LUTs via timing driven replication


   4		0h:00m:50s		    -4.45ns		8996 /      5487


   5		0h:00m:51s		    -4.45ns		8995 /      5487
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1328:4:1328:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.w_state[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[32] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[33] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[34] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDA[35] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[0] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[1] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[2] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[3] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[4] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[5] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[6] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[7] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[8] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[9] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[10] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[11] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[12] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[13] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[14] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[15] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[16] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[17] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[18] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[19] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[20] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[21] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[22] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[23] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[24] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[25] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[26] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[27] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[28] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[29] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[30] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[31] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[32] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[33] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[34] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_fifo_0_0_OLDB[35] in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_a[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.0\.xil_ram_gen\.scratchpad_memory.readdata_b[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_a[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.xil_ram_gen\.scratchpad_memory.readdata_b[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_a[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.2\.xil_ram_gen\.scratchpad_memory.readdata_b[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":86:4:86:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_a[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Removing sequential instance vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@A: BN291 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/scratchpad_ram_xil.vhd":100:4:100:5|Boundary register vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.1\.xil_ram_gen\.scratchpad_memory.readdata_b[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[29] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[30] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[31] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[28] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: BN362 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/dma_engine_axi.vhd":1804:4:1804:5|Removing sequential instance vectorblox_mxp_0.dma_master.engine.fifo_data_out[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.Top_Fabric_Master(rtl) because there are no references to its outputs 
@N: FP130 |Promoting Net my_mss_top_0_MSS_READY on CLKINT  I_2396 
@N: FP130 |Promoting Net riscV_axi_0.orca_reset on CLKINT  I_2397 
@N: FP130 |Promoting Net my_mss_top_0.my_mss_0.CoreSF2Config_0_APB_S_PRESET_N on CLKINT  I_2398 
@N: FP130 |Promoting Net my_mss_top_0.my_mss_0.CoreSF2Config_0_APB_S_PCLK on CLKINT  I_2399 
@N: FP130 |Promoting Net CORESPI_0.USPI.UCC.un1_resetn_tx_i on CLKINT  I_2400 
@N: FP130 |Promoting Net my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_2401 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 309MB peak: 313MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 314MB peak: 315MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 5408 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 95 clock pin(s) of sequential element(s)
0 instances converted, 95 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks =======================================================================
Clock Tree ID     Driving Element                                                Drive Element Type     Fanout     Sample Instance                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       my_mss_top_0.my_mss_0.CCC_0.GL0_INST                           CLKINT                 5178       my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST         
@K:CKID0006       my_mss_top_0.my_mss_0.CCC_0.GL1_INST                           CLKINT                 227        vectorblox_mxp_0.scratchpad_memory.secondcycle            
@K:CKID0007       my_mss_top_0.my_mss_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB_CLKINT     CLKINT                 3          my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
=============================================================================================================================================================================
================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                       Drive Element Type     Fanout     Sample Instance                                       Explanation                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     MSS_010                57         my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0002       axi_splitter_0.s0_arid10_i                            CFG3                   34         axi_splitter_0.M_ARREADY                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       axi_splitter_0.s0_awid11_i                            CFG3                   3          axi_splitter_0.M_BVALID                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       CORESPI_0.USPI.UCC.stxs_txready_at_ssel_RNO           CFG3                   1          CORESPI_0.USPI.UCC.stxs_txready_at_ssel               No gated clock conversion method for cell cell:ACG4.SLE    
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 236MB peak: 315MB)

Writing Analyst data base /nfs/home/joel/Documents/orca_sf2+/sf2plus/synthesis/synwork/Top_Fabric_Master_m.srm
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":673:8:673:9|Net CORESPI_0.USPI.UCC.un1_resetn_rx_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Net axi_splitter_0.s0_arid10_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Net axi_splitter_0.s0_awid11_i_0 appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:56s; Memory used current: 295MB peak: 315MB)

Writing EDIF Netlist and constraint files
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vhdl/core/spi_chanctrl.vhd":673:8:673:9|Net CORESPI_0.USPI.UCC.un1_resetn_rx_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":701:4:701:7|Net axi_splitter_0.s0_arid10_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/hdl/axi_splitter.vhd":443:4:443:7|Net axi_splitter_0.s0_awid11_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:58s; Memory used current: 297MB peak: 315MB)


Start final timing analysis (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 286MB peak: 315MB)

@W: MT246 :"/nfs/home/joel/Documents/orca_sf2+/sf2plus/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:my_mss_top_0.my_mss_0.my_mss_MSS_0.FIC_2_APB_M_PCLK"

@W: MT420 |Found inferred clock my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:my_mss_top_0.my_mss_0.FABOSC_0.RCOSC_25_50MHZ_CCC"

@W: MT420 |Found inferred clock my_mss_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:my_mss_top_0.my_mss_0.CCC_0.GL1_net"

@W: MT420 |Found inferred clock my_mss_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:my_mss_top_0.my_mss_0.CCC_0.GL0_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jul  7 10:56:10 2016
#


Top view:               Top_Fabric_Master
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -2.026

                                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------
my_mss_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     83.2 MHz      10.000        12.026        -2.026     inferred     Inferred_clkgroup_0
my_mss_CCC_0_FCCC|GL1_net_inferred_clock                  100.0 MHz     332.5 MHz     10.000        3.008         6.992      inferred     Inferred_clkgroup_1
my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     972.8 MHz     10.000        1.028         8.972      inferred     Inferred_clkgroup_3
my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock                100.0 MHz     121.6 MHz     10.000        8.223         1.777      inferred     Inferred_clkgroup_2
System                                                    100.0 MHz     264.7 MHz     10.000        3.778         6.222      system       system_clkgroup    
=============================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                               Ending                                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 my_mss_CCC_0_FCCC|GL0_net_inferred_clock               |  10.000      6.222   |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_CCC_0_FCCC|GL0_net_inferred_clock               System                                                 |  10.000      3.924   |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_CCC_0_FCCC|GL0_net_inferred_clock               my_mss_CCC_0_FCCC|GL0_net_inferred_clock               |  10.000      -2.026  |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_CCC_0_FCCC|GL0_net_inferred_clock               my_mss_CCC_0_FCCC|GL1_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_CCC_0_FCCC|GL0_net_inferred_clock               my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_CCC_0_FCCC|GL1_net_inferred_clock               my_mss_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_CCC_0_FCCC|GL1_net_inferred_clock               my_mss_CCC_0_FCCC|GL1_net_inferred_clock               |  10.000      6.992   |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock             my_mss_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock             my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock             |  10.000      1.777   |  No paths    -      |  5.000       2.707  |  5.000       2.107
my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  my_mss_CCC_0_FCCC|GL0_net_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock  |  10.000      8.972   |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: my_mss_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                           Arrival           
Instance                                  Reference                                    Type     Pin     Net                  Time        Slack 
                                          Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------
riscV_axi_0.rv.X.rs1_mux_fast[0]          my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rs1_mux_fast[0]      0.108       -2.026
riscV_axi_0.rv.D.outreg1[0]               my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rs1_data[0]          0.108       -1.928
riscV_axi_0.rv.X.alu.data_out[1]          my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       alu_data_out[1]      0.108       -1.911
riscV_axi_0.rv.X.alu.data_out[2]          my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       alu_data_out[2]      0.108       -1.870
riscV_axi_0.rv.X.alu.data_out[3]          my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       alu_data_out[3]      0.108       -1.853
riscV_axi_0.rv.X.alu.data_out[4]          my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       alu_data_out[4]      0.108       -1.823
riscV_axi_0.rv.X.alu.data_out_fast[0]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       data_out_fast[0]     0.108       -1.801
riscV_axi_0.rv.D.outreg1[1]               my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rs1_data[1]          0.108       -1.785
riscV_axi_0.rv.D.outreg1[2]               my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rs1_data[2]          0.108       -1.743
riscV_axi_0.rv.D.outreg1[3]               my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rs1_data[3]          0.108       -1.727
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                       Required           
Instance                        Reference                                    Type     Pin     Net              Time         Slack 
                                Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------
riscV_axi_0.rv.D.outreg2[0]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[0]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[1]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[1]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[2]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[2]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[3]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[3]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[4]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[4]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[5]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[5]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[6]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[6]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[7]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[7]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[8]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[8]     9.745        -2.026
riscV_axi_0.rv.D.outreg2[9]     my_mss_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       outreg2_2[9]     9.745        -2.026
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.026

    Number of logic level(s):                40
    Starting point:                          riscV_axi_0.rv.X.rs1_mux_fast[0] / Q
    Ending point:                            riscV_axi_0.rv.D.outreg2[0] / D
    The start point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
riscV_axi_0.rv.X.rs1_mux_fast[0]                                SLE      Q        Out     0.108     0.108       -         
rs1_mux_fast[0]                                                 Net      -        -       1.022     -           15        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     A        In      -         1.130       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     Y        Out     0.100     1.230       -         
N_142                                                           Net      -        -       0.900     -           14        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     D        In      -         2.131       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     Y        Out     0.326     2.457       -         
un4_address_unaligned_axb_0                                     Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     C        In      -         3.013       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     FCO      Out     0.262     3.275       -         
un4_address_unaligned_cry_0                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCI      In      -         3.275       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCO      Out     0.016     3.291       -         
un4_address_unaligned_cry_1                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCI      In      -         3.291       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCO      Out     0.016     3.307       -         
un4_address_unaligned_cry_2                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCI      In      -         3.307       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCO      Out     0.016     3.324       -         
un4_address_unaligned_cry_3                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCI      In      -         3.324       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCO      Out     0.016     3.340       -         
un4_address_unaligned_cry_4                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCI      In      -         3.340       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCO      Out     0.016     3.356       -         
un4_address_unaligned_cry_5                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCI      In      -         3.356       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCO      Out     0.016     3.373       -         
un4_address_unaligned_cry_6                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCI      In      -         3.373       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCO      Out     0.016     3.389       -         
un4_address_unaligned_cry_7                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCI      In      -         3.389       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCO      Out     0.016     3.405       -         
un4_address_unaligned_cry_8                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCI      In      -         3.405       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCO      Out     0.016     3.421       -         
un4_address_unaligned_cry_9                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCI      In      -         3.421       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCO      Out     0.016     3.438       -         
un4_address_unaligned_cry_10                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCI      In      -         3.438       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCO      Out     0.016     3.454       -         
un4_address_unaligned_cry_11                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCI      In      -         3.454       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCO      Out     0.016     3.470       -         
un4_address_unaligned_cry_12                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCI      In      -         3.470       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCO      Out     0.016     3.487       -         
un4_address_unaligned_cry_13                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCI      In      -         3.487       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCO      Out     0.016     3.503       -         
un4_address_unaligned_cry_14                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCI      In      -         3.503       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCO      Out     0.016     3.519       -         
un4_address_unaligned_cry_15                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCI      In      -         3.519       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCO      Out     0.016     3.535       -         
un4_address_unaligned_cry_16                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCI      In      -         3.535       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCO      Out     0.016     3.552       -         
un4_address_unaligned_cry_17                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCI      In      -         3.552       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCO      Out     0.016     3.568       -         
un4_address_unaligned_cry_18                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCI      In      -         3.568       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCO      Out     0.016     3.584       -         
un4_address_unaligned_cry_19                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCI      In      -         3.584       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCO      Out     0.016     3.601       -         
un4_address_unaligned_cry_20                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCI      In      -         3.601       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCO      Out     0.016     3.617       -         
un4_address_unaligned_cry_21                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCI      In      -         3.617       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCO      Out     0.016     3.633       -         
un4_address_unaligned_cry_22                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCI      In      -         3.633       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCO      Out     0.016     3.650       -         
un4_address_unaligned_cry_23                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCI      In      -         3.650       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCO      Out     0.016     3.666       -         
un4_address_unaligned_cry_24                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCI      In      -         3.666       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCO      Out     0.016     3.682       -         
un4_address_unaligned_cry_25                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCI      In      -         3.682       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCO      Out     0.016     3.699       -         
un4_address_unaligned_cry_26                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCI      In      -         3.699       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCO      Out     0.016     3.715       -         
un4_address_unaligned_cry_27                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCI      In      -         3.715       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCO      Out     0.016     3.731       -         
un4_address_unaligned_cry_28                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCI      In      -         3.731       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCO      Out     0.016     3.747       -         
un4_address_unaligned_cry_29                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     FCI      In      -         3.747       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     S        Out     0.073     3.820       -         
avm_data_address[30]                                            Net      -        -       1.129     -           4         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     D        In      -         4.949       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     Y        Out     0.288     5.237       -         
un1_stall_pipeline_0_N_5L7_sx                                   Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     D        In      -         5.793       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     Y        Out     0.317     6.110       -         
un1_stall_pipeline_0_1                                          Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     D        In      -         6.665       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     Y        Out     0.326     6.992       -         
un1_stall_pipeline_0                                            Net      -        -       0.678     -           3         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     B        In      -         7.670       -         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     Y        Out     0.148     7.819       -         
execute_stalled_i_3                                             Net      -        -       1.595     -           199       
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     B        In      -         9.414       -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     Y        Out     0.165     9.579       -         
un4_wb_sel_1                                                    Net      -        -       0.556     -           1         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     D        In      -         10.134      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     Y        Out     0.326     10.460      -         
un4_wb_sel                                                      Net      -        -       1.051     -           32        
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[0]          CFG3     A        In      -         11.512      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[0]          CFG3     Y        Out     0.100     11.612      -         
outreg2_2[0]                                                    Net      -        -       0.159     -           1         
riscV_axi_0.rv.D.outreg2[0]                                     SLE      D        In      -         11.771      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.026 is 3.269(27.2%) logic and 8.757(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.026

    Number of logic level(s):                40
    Starting point:                          riscV_axi_0.rv.X.rs1_mux_fast[0] / Q
    Ending point:                            riscV_axi_0.rv.D.outreg2[25] / D
    The start point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
riscV_axi_0.rv.X.rs1_mux_fast[0]                                SLE      Q        Out     0.108     0.108       -         
rs1_mux_fast[0]                                                 Net      -        -       1.022     -           15        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     A        In      -         1.130       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     Y        Out     0.100     1.230       -         
N_142                                                           Net      -        -       0.900     -           14        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     D        In      -         2.131       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     Y        Out     0.326     2.457       -         
un4_address_unaligned_axb_0                                     Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     C        In      -         3.013       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     FCO      Out     0.262     3.275       -         
un4_address_unaligned_cry_0                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCI      In      -         3.275       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCO      Out     0.016     3.291       -         
un4_address_unaligned_cry_1                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCI      In      -         3.291       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCO      Out     0.016     3.307       -         
un4_address_unaligned_cry_2                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCI      In      -         3.307       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCO      Out     0.016     3.324       -         
un4_address_unaligned_cry_3                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCI      In      -         3.324       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCO      Out     0.016     3.340       -         
un4_address_unaligned_cry_4                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCI      In      -         3.340       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCO      Out     0.016     3.356       -         
un4_address_unaligned_cry_5                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCI      In      -         3.356       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCO      Out     0.016     3.373       -         
un4_address_unaligned_cry_6                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCI      In      -         3.373       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCO      Out     0.016     3.389       -         
un4_address_unaligned_cry_7                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCI      In      -         3.389       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCO      Out     0.016     3.405       -         
un4_address_unaligned_cry_8                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCI      In      -         3.405       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCO      Out     0.016     3.421       -         
un4_address_unaligned_cry_9                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCI      In      -         3.421       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCO      Out     0.016     3.438       -         
un4_address_unaligned_cry_10                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCI      In      -         3.438       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCO      Out     0.016     3.454       -         
un4_address_unaligned_cry_11                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCI      In      -         3.454       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCO      Out     0.016     3.470       -         
un4_address_unaligned_cry_12                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCI      In      -         3.470       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCO      Out     0.016     3.487       -         
un4_address_unaligned_cry_13                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCI      In      -         3.487       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCO      Out     0.016     3.503       -         
un4_address_unaligned_cry_14                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCI      In      -         3.503       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCO      Out     0.016     3.519       -         
un4_address_unaligned_cry_15                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCI      In      -         3.519       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCO      Out     0.016     3.535       -         
un4_address_unaligned_cry_16                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCI      In      -         3.535       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCO      Out     0.016     3.552       -         
un4_address_unaligned_cry_17                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCI      In      -         3.552       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCO      Out     0.016     3.568       -         
un4_address_unaligned_cry_18                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCI      In      -         3.568       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCO      Out     0.016     3.584       -         
un4_address_unaligned_cry_19                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCI      In      -         3.584       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCO      Out     0.016     3.601       -         
un4_address_unaligned_cry_20                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCI      In      -         3.601       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCO      Out     0.016     3.617       -         
un4_address_unaligned_cry_21                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCI      In      -         3.617       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCO      Out     0.016     3.633       -         
un4_address_unaligned_cry_22                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCI      In      -         3.633       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCO      Out     0.016     3.650       -         
un4_address_unaligned_cry_23                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCI      In      -         3.650       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCO      Out     0.016     3.666       -         
un4_address_unaligned_cry_24                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCI      In      -         3.666       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCO      Out     0.016     3.682       -         
un4_address_unaligned_cry_25                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCI      In      -         3.682       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCO      Out     0.016     3.699       -         
un4_address_unaligned_cry_26                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCI      In      -         3.699       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCO      Out     0.016     3.715       -         
un4_address_unaligned_cry_27                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCI      In      -         3.715       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCO      Out     0.016     3.731       -         
un4_address_unaligned_cry_28                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCI      In      -         3.731       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCO      Out     0.016     3.747       -         
un4_address_unaligned_cry_29                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     FCI      In      -         3.747       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     S        Out     0.073     3.820       -         
avm_data_address[30]                                            Net      -        -       1.129     -           4         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     D        In      -         4.949       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     Y        Out     0.288     5.237       -         
un1_stall_pipeline_0_N_5L7_sx                                   Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     D        In      -         5.793       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     Y        Out     0.317     6.110       -         
un1_stall_pipeline_0_1                                          Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     D        In      -         6.665       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     Y        Out     0.326     6.992       -         
un1_stall_pipeline_0                                            Net      -        -       0.678     -           3         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     B        In      -         7.670       -         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     Y        Out     0.148     7.819       -         
execute_stalled_i_3                                             Net      -        -       1.595     -           199       
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     B        In      -         9.414       -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     Y        Out     0.165     9.579       -         
un4_wb_sel_1                                                    Net      -        -       0.556     -           1         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     D        In      -         10.134      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     Y        Out     0.326     10.460      -         
un4_wb_sel                                                      Net      -        -       1.051     -           32        
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[25]         CFG3     A        In      -         11.512      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[25]         CFG3     Y        Out     0.100     11.612      -         
outreg2_2[25]                                                   Net      -        -       0.159     -           1         
riscV_axi_0.rv.D.outreg2[25]                                    SLE      D        In      -         11.771      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.026 is 3.269(27.2%) logic and 8.757(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.026

    Number of logic level(s):                40
    Starting point:                          riscV_axi_0.rv.X.rs1_mux_fast[0] / Q
    Ending point:                            riscV_axi_0.rv.D.outreg2[31] / D
    The start point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
riscV_axi_0.rv.X.rs1_mux_fast[0]                                SLE      Q        Out     0.108     0.108       -         
rs1_mux_fast[0]                                                 Net      -        -       1.022     -           15        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     A        In      -         1.130       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     Y        Out     0.100     1.230       -         
N_142                                                           Net      -        -       0.900     -           14        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     D        In      -         2.131       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     Y        Out     0.326     2.457       -         
un4_address_unaligned_axb_0                                     Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     C        In      -         3.013       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     FCO      Out     0.262     3.275       -         
un4_address_unaligned_cry_0                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCI      In      -         3.275       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCO      Out     0.016     3.291       -         
un4_address_unaligned_cry_1                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCI      In      -         3.291       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCO      Out     0.016     3.307       -         
un4_address_unaligned_cry_2                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCI      In      -         3.307       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCO      Out     0.016     3.324       -         
un4_address_unaligned_cry_3                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCI      In      -         3.324       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCO      Out     0.016     3.340       -         
un4_address_unaligned_cry_4                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCI      In      -         3.340       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCO      Out     0.016     3.356       -         
un4_address_unaligned_cry_5                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCI      In      -         3.356       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCO      Out     0.016     3.373       -         
un4_address_unaligned_cry_6                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCI      In      -         3.373       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCO      Out     0.016     3.389       -         
un4_address_unaligned_cry_7                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCI      In      -         3.389       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCO      Out     0.016     3.405       -         
un4_address_unaligned_cry_8                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCI      In      -         3.405       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCO      Out     0.016     3.421       -         
un4_address_unaligned_cry_9                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCI      In      -         3.421       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCO      Out     0.016     3.438       -         
un4_address_unaligned_cry_10                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCI      In      -         3.438       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCO      Out     0.016     3.454       -         
un4_address_unaligned_cry_11                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCI      In      -         3.454       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCO      Out     0.016     3.470       -         
un4_address_unaligned_cry_12                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCI      In      -         3.470       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCO      Out     0.016     3.487       -         
un4_address_unaligned_cry_13                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCI      In      -         3.487       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCO      Out     0.016     3.503       -         
un4_address_unaligned_cry_14                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCI      In      -         3.503       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCO      Out     0.016     3.519       -         
un4_address_unaligned_cry_15                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCI      In      -         3.519       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCO      Out     0.016     3.535       -         
un4_address_unaligned_cry_16                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCI      In      -         3.535       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCO      Out     0.016     3.552       -         
un4_address_unaligned_cry_17                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCI      In      -         3.552       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCO      Out     0.016     3.568       -         
un4_address_unaligned_cry_18                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCI      In      -         3.568       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCO      Out     0.016     3.584       -         
un4_address_unaligned_cry_19                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCI      In      -         3.584       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCO      Out     0.016     3.601       -         
un4_address_unaligned_cry_20                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCI      In      -         3.601       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCO      Out     0.016     3.617       -         
un4_address_unaligned_cry_21                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCI      In      -         3.617       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCO      Out     0.016     3.633       -         
un4_address_unaligned_cry_22                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCI      In      -         3.633       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCO      Out     0.016     3.650       -         
un4_address_unaligned_cry_23                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCI      In      -         3.650       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCO      Out     0.016     3.666       -         
un4_address_unaligned_cry_24                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCI      In      -         3.666       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCO      Out     0.016     3.682       -         
un4_address_unaligned_cry_25                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCI      In      -         3.682       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCO      Out     0.016     3.699       -         
un4_address_unaligned_cry_26                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCI      In      -         3.699       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCO      Out     0.016     3.715       -         
un4_address_unaligned_cry_27                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCI      In      -         3.715       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCO      Out     0.016     3.731       -         
un4_address_unaligned_cry_28                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCI      In      -         3.731       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCO      Out     0.016     3.747       -         
un4_address_unaligned_cry_29                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     FCI      In      -         3.747       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     S        Out     0.073     3.820       -         
avm_data_address[30]                                            Net      -        -       1.129     -           4         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     D        In      -         4.949       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     Y        Out     0.288     5.237       -         
un1_stall_pipeline_0_N_5L7_sx                                   Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     D        In      -         5.793       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     Y        Out     0.317     6.110       -         
un1_stall_pipeline_0_1                                          Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     D        In      -         6.665       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     Y        Out     0.326     6.992       -         
un1_stall_pipeline_0                                            Net      -        -       0.678     -           3         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     B        In      -         7.670       -         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     Y        Out     0.148     7.819       -         
execute_stalled_i_3                                             Net      -        -       1.595     -           199       
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     B        In      -         9.414       -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     Y        Out     0.165     9.579       -         
un4_wb_sel_1                                                    Net      -        -       0.556     -           1         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     D        In      -         10.134      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     Y        Out     0.326     10.460      -         
un4_wb_sel                                                      Net      -        -       1.051     -           32        
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[31]         CFG3     A        In      -         11.512      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[31]         CFG3     Y        Out     0.100     11.612      -         
outreg2_2[31]                                                   Net      -        -       0.159     -           1         
riscV_axi_0.rv.D.outreg2[31]                                    SLE      D        In      -         11.771      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.026 is 3.269(27.2%) logic and 8.757(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.026

    Number of logic level(s):                40
    Starting point:                          riscV_axi_0.rv.X.rs1_mux_fast[0] / Q
    Ending point:                            riscV_axi_0.rv.D.outreg2[30] / D
    The start point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
riscV_axi_0.rv.X.rs1_mux_fast[0]                                SLE      Q        Out     0.108     0.108       -         
rs1_mux_fast[0]                                                 Net      -        -       1.022     -           15        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     A        In      -         1.130       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     Y        Out     0.100     1.230       -         
N_142                                                           Net      -        -       0.900     -           14        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     D        In      -         2.131       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     Y        Out     0.326     2.457       -         
un4_address_unaligned_axb_0                                     Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     C        In      -         3.013       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     FCO      Out     0.262     3.275       -         
un4_address_unaligned_cry_0                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCI      In      -         3.275       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCO      Out     0.016     3.291       -         
un4_address_unaligned_cry_1                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCI      In      -         3.291       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCO      Out     0.016     3.307       -         
un4_address_unaligned_cry_2                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCI      In      -         3.307       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCO      Out     0.016     3.324       -         
un4_address_unaligned_cry_3                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCI      In      -         3.324       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCO      Out     0.016     3.340       -         
un4_address_unaligned_cry_4                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCI      In      -         3.340       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCO      Out     0.016     3.356       -         
un4_address_unaligned_cry_5                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCI      In      -         3.356       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCO      Out     0.016     3.373       -         
un4_address_unaligned_cry_6                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCI      In      -         3.373       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCO      Out     0.016     3.389       -         
un4_address_unaligned_cry_7                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCI      In      -         3.389       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCO      Out     0.016     3.405       -         
un4_address_unaligned_cry_8                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCI      In      -         3.405       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCO      Out     0.016     3.421       -         
un4_address_unaligned_cry_9                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCI      In      -         3.421       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCO      Out     0.016     3.438       -         
un4_address_unaligned_cry_10                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCI      In      -         3.438       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCO      Out     0.016     3.454       -         
un4_address_unaligned_cry_11                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCI      In      -         3.454       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCO      Out     0.016     3.470       -         
un4_address_unaligned_cry_12                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCI      In      -         3.470       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCO      Out     0.016     3.487       -         
un4_address_unaligned_cry_13                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCI      In      -         3.487       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCO      Out     0.016     3.503       -         
un4_address_unaligned_cry_14                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCI      In      -         3.503       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCO      Out     0.016     3.519       -         
un4_address_unaligned_cry_15                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCI      In      -         3.519       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCO      Out     0.016     3.535       -         
un4_address_unaligned_cry_16                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCI      In      -         3.535       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCO      Out     0.016     3.552       -         
un4_address_unaligned_cry_17                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCI      In      -         3.552       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCO      Out     0.016     3.568       -         
un4_address_unaligned_cry_18                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCI      In      -         3.568       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCO      Out     0.016     3.584       -         
un4_address_unaligned_cry_19                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCI      In      -         3.584       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCO      Out     0.016     3.601       -         
un4_address_unaligned_cry_20                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCI      In      -         3.601       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCO      Out     0.016     3.617       -         
un4_address_unaligned_cry_21                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCI      In      -         3.617       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCO      Out     0.016     3.633       -         
un4_address_unaligned_cry_22                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCI      In      -         3.633       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCO      Out     0.016     3.650       -         
un4_address_unaligned_cry_23                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCI      In      -         3.650       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCO      Out     0.016     3.666       -         
un4_address_unaligned_cry_24                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCI      In      -         3.666       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCO      Out     0.016     3.682       -         
un4_address_unaligned_cry_25                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCI      In      -         3.682       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCO      Out     0.016     3.699       -         
un4_address_unaligned_cry_26                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCI      In      -         3.699       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCO      Out     0.016     3.715       -         
un4_address_unaligned_cry_27                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCI      In      -         3.715       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCO      Out     0.016     3.731       -         
un4_address_unaligned_cry_28                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCI      In      -         3.731       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCO      Out     0.016     3.747       -         
un4_address_unaligned_cry_29                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     FCI      In      -         3.747       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     S        Out     0.073     3.820       -         
avm_data_address[30]                                            Net      -        -       1.129     -           4         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     D        In      -         4.949       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     Y        Out     0.288     5.237       -         
un1_stall_pipeline_0_N_5L7_sx                                   Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     D        In      -         5.793       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     Y        Out     0.317     6.110       -         
un1_stall_pipeline_0_1                                          Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     D        In      -         6.665       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     Y        Out     0.326     6.992       -         
un1_stall_pipeline_0                                            Net      -        -       0.678     -           3         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     B        In      -         7.670       -         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     Y        Out     0.148     7.819       -         
execute_stalled_i_3                                             Net      -        -       1.595     -           199       
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     B        In      -         9.414       -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     Y        Out     0.165     9.579       -         
un4_wb_sel_1                                                    Net      -        -       0.556     -           1         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     D        In      -         10.134      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     Y        Out     0.326     10.460      -         
un4_wb_sel                                                      Net      -        -       1.051     -           32        
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[30]         CFG3     A        In      -         11.512      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[30]         CFG3     Y        Out     0.100     11.612      -         
outreg2_2[30]                                                   Net      -        -       0.159     -           1         
riscV_axi_0.rv.D.outreg2[30]                                    SLE      D        In      -         11.771      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.026 is 3.269(27.2%) logic and 8.757(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.026

    Number of logic level(s):                40
    Starting point:                          riscV_axi_0.rv.X.rs1_mux_fast[0] / Q
    Ending point:                            riscV_axi_0.rv.D.outreg2[28] / D
    The start point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
riscV_axi_0.rv.X.rs1_mux_fast[0]                                SLE      Q        Out     0.108     0.108       -         
rs1_mux_fast[0]                                                 Net      -        -       1.022     -           15        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     A        In      -         1.130       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_m[0]             CFG3     Y        Out     0.100     1.230       -         
N_142                                                           Net      -        -       0.900     -           14        
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     D        In      -         2.131       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_axb_0            CFG4     Y        Out     0.326     2.457       -         
un4_address_unaligned_axb_0                                     Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     C        In      -         3.013       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_0            ARI1     FCO      Out     0.262     3.275       -         
un4_address_unaligned_cry_0                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCI      In      -         3.275       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_1            ARI1     FCO      Out     0.016     3.291       -         
un4_address_unaligned_cry_1                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCI      In      -         3.291       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_2            ARI1     FCO      Out     0.016     3.307       -         
un4_address_unaligned_cry_2                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCI      In      -         3.307       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_3            ARI1     FCO      Out     0.016     3.324       -         
un4_address_unaligned_cry_3                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCI      In      -         3.324       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_4            ARI1     FCO      Out     0.016     3.340       -         
un4_address_unaligned_cry_4                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCI      In      -         3.340       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_5            ARI1     FCO      Out     0.016     3.356       -         
un4_address_unaligned_cry_5                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCI      In      -         3.356       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_6            ARI1     FCO      Out     0.016     3.373       -         
un4_address_unaligned_cry_6                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCI      In      -         3.373       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_7            ARI1     FCO      Out     0.016     3.389       -         
un4_address_unaligned_cry_7                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCI      In      -         3.389       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_8            ARI1     FCO      Out     0.016     3.405       -         
un4_address_unaligned_cry_8                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCI      In      -         3.405       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_9            ARI1     FCO      Out     0.016     3.421       -         
un4_address_unaligned_cry_9                                     Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCI      In      -         3.421       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_10           ARI1     FCO      Out     0.016     3.438       -         
un4_address_unaligned_cry_10                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCI      In      -         3.438       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_11           ARI1     FCO      Out     0.016     3.454       -         
un4_address_unaligned_cry_11                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCI      In      -         3.454       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_12           ARI1     FCO      Out     0.016     3.470       -         
un4_address_unaligned_cry_12                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCI      In      -         3.470       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_13           ARI1     FCO      Out     0.016     3.487       -         
un4_address_unaligned_cry_13                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCI      In      -         3.487       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_14           ARI1     FCO      Out     0.016     3.503       -         
un4_address_unaligned_cry_14                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCI      In      -         3.503       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_15           ARI1     FCO      Out     0.016     3.519       -         
un4_address_unaligned_cry_15                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCI      In      -         3.519       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_16           ARI1     FCO      Out     0.016     3.535       -         
un4_address_unaligned_cry_16                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCI      In      -         3.535       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_17           ARI1     FCO      Out     0.016     3.552       -         
un4_address_unaligned_cry_17                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCI      In      -         3.552       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_18           ARI1     FCO      Out     0.016     3.568       -         
un4_address_unaligned_cry_18                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCI      In      -         3.568       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_19           ARI1     FCO      Out     0.016     3.584       -         
un4_address_unaligned_cry_19                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCI      In      -         3.584       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_20           ARI1     FCO      Out     0.016     3.601       -         
un4_address_unaligned_cry_20                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCI      In      -         3.601       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_21           ARI1     FCO      Out     0.016     3.617       -         
un4_address_unaligned_cry_21                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCI      In      -         3.617       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_22           ARI1     FCO      Out     0.016     3.633       -         
un4_address_unaligned_cry_22                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCI      In      -         3.633       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_23           ARI1     FCO      Out     0.016     3.650       -         
un4_address_unaligned_cry_23                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCI      In      -         3.650       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_24           ARI1     FCO      Out     0.016     3.666       -         
un4_address_unaligned_cry_24                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCI      In      -         3.666       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_25           ARI1     FCO      Out     0.016     3.682       -         
un4_address_unaligned_cry_25                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCI      In      -         3.682       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_26           ARI1     FCO      Out     0.016     3.699       -         
un4_address_unaligned_cry_26                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCI      In      -         3.699       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_27           ARI1     FCO      Out     0.016     3.715       -         
un4_address_unaligned_cry_27                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCI      In      -         3.715       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_28           ARI1     FCO      Out     0.016     3.731       -         
un4_address_unaligned_cry_28                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCI      In      -         3.731       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_29           ARI1     FCO      Out     0.016     3.747       -         
un4_address_unaligned_cry_29                                    Net      -        -       0.000     -           1         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     FCI      In      -         3.747       -         
riscV_axi_0.rv.X.ls_unit.un4_address_unaligned_cry_30           ARI1     S        Out     0.073     3.820       -         
avm_data_address[30]                                            Net      -        -       1.129     -           4         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     D        In      -         4.949       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7_sx          CFG4     Y        Out     0.288     5.237       -         
un1_stall_pipeline_0_N_5L7_sx                                   Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     D        In      -         5.793       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0_N_5L7             CFG4     Y        Out     0.317     6.110       -         
un1_stall_pipeline_0_1                                          Net      -        -       0.556     -           1         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     D        In      -         6.665       -         
riscV_axi_0.rv.X.syscall.un1_stall_pipeline_0                   CFG4     Y        Out     0.326     6.992       -         
un1_stall_pipeline_0                                            Net      -        -       0.678     -           3         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     B        In      -         7.670       -         
riscV_axi_0.rv.X.alu.stall_pipeline_i_0                         CFG4     Y        Out     0.148     7.819       -         
execute_stalled_i_3                                             Net      -        -       1.595     -           199       
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     B        In      -         9.414       -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel_N_7L13     CFG3     Y        Out     0.165     9.579       -         
un4_wb_sel_1                                                    Net      -        -       0.556     -           1         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     D        In      -         10.134      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.un4_wb_sel            CFG4     Y        Out     0.326     10.460      -         
un4_wb_sel                                                      Net      -        -       1.051     -           32        
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[28]         CFG3     A        In      -         11.512      -         
riscV_axi_0.rv.D.two_cycle\.decode_stage\.outreg2_2[28]         CFG3     Y        Out     0.100     11.612      -         
outreg2_2[28]                                                   Net      -        -       0.159     -           1         
riscV_axi_0.rv.D.outreg2[28]                                    SLE      D        In      -         11.771      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 12.026 is 3.269(27.2%) logic and 8.757(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: my_mss_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                           Starting                                                                            Arrival          
Instance                                                                                                                   Reference                                    Type     Pin     Net                   Time        Slack
                                                                                                                           Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vectorblox_mxp_0.scratchpad_memory.firstcycle[0]                                                                           my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       firstcycle[0]         0.108       6.992
vectorblox_mxp_0.scratchpad_memory.firstcycle[2]                                                                           my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       firstcycle[2]         0.108       7.256
vectorblox_mxp_0.scratchpad_memory.firstcycle[4]                                                                           my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       firstcycle[4]         0.108       7.350
vectorblox_mxp_0.scratchpad_memory.firstcycle[1]                                                                           my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       firstcycle[1]         0.108       7.458
vectorblox_mxp_0.scratchpad_memory.firstcycle[3]                                                                           my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       firstcycle[3]         0.108       7.545
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_0[0]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       ram_addr_a_0_0[0]     0.108       8.152
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_0[1]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       ram_addr_a_0_0[1]     0.108       8.152
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_0[2]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       ram_addr_a_0_0[2]     0.108       8.152
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_0[3]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       ram_addr_a_0_0[3]     0.108       8.152
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_0[4]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       ram_addr_a_0_0[4]     0.108       8.152
================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                           Starting                                                                              Required          
Instance                                                                                                                   Reference                                    Type     Pin     Net                     Time         Slack
                                                                                                                           Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[0]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[0]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[1]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[1]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[2]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[2]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[3]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[3]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[4]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[4]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[5]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[5]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[6]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[6]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[7]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[7]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[8]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[8]     9.745        6.992
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[9]     my_mss_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       ram_addr_a_0_3_3[9]     9.745        6.992
===================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.752
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.992

    Number of logic level(s):                2
    Starting point:                          vectorblox_mxp_0.scratchpad_memory.firstcycle[0] / Q
    Ending point:                            vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[0] / D
    The start point is clocked by            my_mss_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            my_mss_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
vectorblox_mxp_0.scratchpad_memory.firstcycle[0]                                                                             SLE      Q        Out     0.108     0.108       -         
firstcycle[0]                                                                                                                Net      -        -       1.049     -           17        
vectorblox_mxp_0.scratchpad_memory.lte_reg_gen\.lte_2x_gen\.3\.ram_addr_a_lte_1[3]                                           CFG3     C        In      -         1.157       -         
vectorblox_mxp_0.scratchpad_memory.lte_reg_gen\.lte_2x_gen\.3\.ram_addr_a_lte_1[3]                                           CFG3     Y        Out     0.226     1.383       -         
ram_addr_b_lte_1[3]                                                                                                          Net      -        -       0.985     -           22        
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3_3[0]     CFG3     C        In      -         2.368       -         
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3_3[0]     CFG3     Y        Out     0.226     2.594       -         
ram_addr_a_0_3_3[0]                                                                                                          Net      -        -       0.159     -           1         
vectorblox_mxp_0.scratchpad_memory.scratchpad_gen\.3\.no_reg_before_ram_addr_gen\.ram_addr_reg_proc\.ram_addr_a_0_3[0]       SLE      D        In      -         2.752       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.008 is 0.815(27.1%) logic and 2.193(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                             Arrival          
Instance                                                       Reference                                                 Type     Pin     Net                       Time        Slack
                                                               Clock                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      Q       sm0_areset_n_rcosc_q1     0.087       8.972
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                                             Required          
Instance                                                  Reference                                                 Type     Pin     Net                       Time         Slack
                                                          Clock                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc     my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     SLE      D       sm0_areset_n_rcosc_q1     9.745        8.972
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      0.773
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.972

    Number of logic level(s):                0
    Starting point:                          my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 / Q
    Ending point:                            my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc / D
    The start point is clocked by            my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] on pin CLK
    The end   point is clocked by            my_mss_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     SLE      Q        Out     0.087     0.087       -         
sm0_areset_n_rcosc_q1                                          Net      -        -       0.685     -           1         
my_mss_top_0.my_mss_0.CORERESETP_0.sm0_areset_n_rcosc          SLE      D        In      -         0.773       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 1.028 is 0.343(33.3%) logic and 0.685(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                                                                            Arrival          
Instance                                              Reference                                      Type        Pin                        Net                                           Time        Slack
                                                      Clock                                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PREADY         CoreSF2Config_0_MDDR_APBmslave_PREADY         6.394       1.777
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[12]     CoreSF2Config_0_MDDR_APBmslave_PRDATA[12]     6.424       1.968
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[10]     CoreSF2Config_0_MDDR_APBmslave_PRDATA[10]     6.389       2.003
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[6]      CoreSF2Config_0_MDDR_APBmslave_PRDATA[6]      6.340       2.052
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[5]      CoreSF2Config_0_MDDR_APBmslave_PRDATA[5]      6.332       2.060
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[2]      CoreSF2Config_0_MDDR_APBmslave_PRDATA[2]      6.331       2.061
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[0]      CoreSF2Config_0_MDDR_APBmslave_PRDATA[0]      6.241       2.063
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[15]     CoreSF2Config_0_MDDR_APBmslave_PRDATA[15]     6.312       2.080
my_mss_top_0.my_mss_0.CoreSF2Config_0.psel            my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                          0.087       2.107
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[3]      CoreSF2Config_0_MDDR_APBmslave_PRDATA[3]      6.282       2.110
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                   Starting                                                                        Required          
Instance                                                           Reference                                      Type     Pin     Net             Time         Slack
                                                                   Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PREADY_0         my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      N_26_i_0        9.662        1.777
my_mss_top_0.my_mss_0.CoreSF2Config_0.state[1]                     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       state_ns[1]     9.745        1.921
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[12]     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[12]      9.745        1.968
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[10]     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[10]      9.745        2.003
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[6]      my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[6]       9.745        2.052
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[5]      my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[5]       9.745        2.060
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[2]      my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[2]       9.745        2.061
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[0]      my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[0]       9.745        2.063
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[15]     my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[15]      9.745        2.080
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PRDATA_0[1]      my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[1]       4.745        2.107
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      7.885
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.777

    Number of logic level(s):                1
    Starting point:                          my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PREADY
    Ending point:                            my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PREADY_0 / EN
    The start point is clocked by            my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            my_mss_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                 Pin                    Pin               Arrival     No. of    
Name                                                               Type        Name                   Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST                  MSS_010     MDDR_FABRIC_PREADY     Out     6.394     6.394       -         
CoreSF2Config_0_MDDR_APBmslave_PREADY                              Net         -                      -       1.123     -           2         
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PREADY_0_RNO     CFG4        C                      In      -         7.517       -         
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PREADY_0_RNO     CFG4        Y                      Out     0.210     7.727       -         
N_26_i_0                                                           Net         -                      -       0.159     -           1         
my_mss_top_0.my_mss_0.CoreSF2Config_0.FIC_2_APB_M_PREADY_0         SLE         EN                     In      -         7.885       -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 8.223 is 6.941(84.4%) logic and 1.282(15.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                      Arrival          
Instance                                    Reference     Type     Pin     Net                            Time        Slack
                                            Clock                                                                          
---------------------------------------------------------------------------------------------------------------------------
axi_splitter_0.M_ARREADY                    System        SLE      Q       riscV_axi_0_BIF_1_ARREADY      0.108       6.222
axi_splitter_0.M_AWREADY                    System        SLE      Q       riscV_axi_0_BIF_1_AWREADY      0.108       6.463
axi_splitter_0.M_WREADY                     System        SLE      Q       riscV_axi_0_BIF_1_WREADY       0.108       6.542
axi_splitter_0.M_RVALID                     System        SLE      Q       riscV_axi_0_BIF_1_RVALID       0.108       6.609
CORESPI_0.USPI.UCC.stxs_txready_at_ssel     System        SLE      Q       stxs_txready_at_ssel           0.087       7.034
axi_splitter_0.M_BVALID                     System        SLE      Q       riscV_axi_0_BIF_1_BVALID       0.108       7.781
axi_splitter_0.M_RDATA[0]                   System        SLE      Q       riscV_axi_0_BIF_1_RDATA[0]     0.087       8.972
axi_splitter_0.M_RDATA[1]                   System        SLE      Q       riscV_axi_0_BIF_1_RDATA[1]     0.087       8.972
axi_splitter_0.M_RDATA[2]                   System        SLE      Q       riscV_axi_0_BIF_1_RDATA[2]     0.087       8.972
axi_splitter_0.M_RDATA[3]                   System        SLE      Q       riscV_axi_0_BIF_1_RDATA[3]     0.087       8.972
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                 Required          
Instance                                Reference     Type     Pin     Net                       Time         Slack
                                        Clock                                                                      
-------------------------------------------------------------------------------------------------------------------
riscV_axi_0.data_bus.RREADY             System        SLE      EN      RREADY_RNO                9.662        6.222
riscV_axi_0.data_bus.WLAST              System        SLE      EN      un1_write_state_12_or     9.662        6.463
riscV_axi_0.data_bus.w_tr_length[3]     System        SLE      D       N_224_i_0                 9.745        6.468
riscV_axi_0.data_bus.w_tr_length[2]     System        SLE      D       N_228_i_0                 9.745        6.569
riscV_axi_0.data_bus.aw_done            System        SLE      D       N_222_i_0                 9.745        6.601
riscV_axi_0.data_bus.r_tr_length[3]     System        SLE      D       N_1655_i_0                9.745        6.609
riscV_axi_0.data_bus.w_tr_length[1]     System        SLE      D       N_232_i_0                 9.745        6.646
riscV_axi_0.data_bus.write_state[1]     System        SLE      D       write_state_nss[4]        9.745        6.686
riscV_axi_0.data_bus.write_state[2]     System        SLE      D       N_230_i_0                 9.745        6.686
riscV_axi_0.data_bus.w_tr_length[0]     System        SLE      D       N_226_i_0                 9.745        6.707
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      3.441
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.222

    Number of logic level(s):                4
    Starting point:                          axi_splitter_0.M_ARREADY / Q
    Ending point:                            riscV_axi_0.data_bus.RREADY / EN
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            my_mss_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
axi_splitter_0.M_ARREADY                              SLE      Q        Out     0.108     0.108       -         
riscV_axi_0_BIF_1_ARREADY                             Net      -        -       0.733     -           3         
riscV_axi_0.data_bus.read_state_ns_1_0_.m9_0_0_o2     CFG2     B        In      -         0.841       -         
riscV_axi_0.data_bus.read_state_ns_1_0_.m9_0_0_o2     CFG2     Y        Out     0.164     1.006       -         
N_195                                                 Net      -        -       0.630     -           2         
riscV_axi_0.data_bus.ARVALID_0_i_0_o2                 CFG3     C        In      -         1.636       -         
riscV_axi_0.data_bus.ARVALID_0_i_0_o2                 CFG3     Y        Out     0.210     1.845       -         
N_233                                                 Net      -        -       0.630     -           2         
riscV_axi_0.data_bus.RREADY_RNO_0                     CFG3     B        In      -         2.475       -         
riscV_axi_0.data_bus.RREADY_RNO_0                     CFG3     Y        Out     0.164     2.639       -         
un1_ARVALID_0_sqmuxa_or                               Net      -        -       0.556     -           1         
riscV_axi_0.data_bus.RREADY_RNO                       CFG2     A        In      -         3.195       -         
riscV_axi_0.data_bus.RREADY_RNO                       CFG2     Y        Out     0.087     3.282       -         
RREADY_RNO                                            Net      -        -       0.159     -           1         
riscV_axi_0.data_bus.RREADY                           SLE      EN       In      -         3.441       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.778 is 1.071(28.3%) logic and 2.707(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 287MB peak: 315MB)


Finished timing report (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 287MB peak: 315MB)

---------------------------------------
Resource Usage Report for Top_Fabric_Master 

Mapping to part: m2s010fbga484std
Cell usage:
CCC             1 use
CLKINT          9 uses
INV             1 use
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           48 uses
CFG2           808 uses
CFG3           3339 uses
CFG4           2988 uses

Carry primitives used for arithmetic functions:
ARI1           1987 uses


Sequential Cells: 
SLE            5419 uses

DSP Blocks:    7
 MACC:         4 Mults
 MACC:         3 MultAdds

I/O ports: 16
I/O primitives: 15
INBUF          5 uses
OUTBUF         10 uses


Global Clock Buffers: 9


RAM/ROM usage summary
Block Rams (RAM1K18) : 9
Block Rams (RAM64x18) : 15

Total LUTs:    9170

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 540; LUTs = 540;
RAM1K18  Interface Logic : SLEs = 324; LUTs = 324;
MACC     Interface Logic : SLEs = 252; LUTs = 252;

Total number of SLEs after P&R:  5419 + 540 + 324 + 252 = 6535;
Total number of LUTs after P&R:  9170 + 540 + 324 + 252 = 10286;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 80MB peak: 315MB)

Process took 0h:01m:00s realtime, 0h:00m:59s cputime
# Thu Jul  7 10:56:10 2016

###########################################################]
