// -------------------------------------------------------------
// 
// File Name: C:\Users\Carlos Cajas\Desktop\henkindama2\newhope_cambios\Swapping.v
// Created: 2020-12-20 13:10:05
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Swapping
// Source Path: newhope_cambios/FDHT/Swapping 
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Swapping
          (Xc_0_re,
           Xc_0_im,
           Xc_1_re,
           Xc_1_im,
           Xc_2_re,
           Xc_2_im,
           Xc_3_re,
           Xc_3_im,
           Xc_4_re,
           Xc_4_im,
           Xc_5_re,
           Xc_5_im,
           Xc_6_re,
           Xc_6_im,
           Xc_7_re,
           Xc_7_im,
           Xc_8_re,
           Xc_8_im,
           Xc_9_re,
           Xc_9_im,
           Xc_10_re,
           Xc_10_im,
           Xc_11_re,
           Xc_11_im,
           Xc_12_re,
           Xc_12_im,
           Xc_13_re,
           Xc_13_im,
           Xc_14_re,
           Xc_14_im,
           Xc_15_re,
           Xc_15_im,
           Xc_16_re,
           Xc_16_im,
           Xc_17_re,
           Xc_17_im,
           Xc_18_re,
           Xc_18_im,
           Xc_19_re,
           Xc_19_im,
           Xc_20_re,
           Xc_20_im,
           Xc_21_re,
           Xc_21_im,
           Xc_22_re,
           Xc_22_im,
           Xc_23_re,
           Xc_23_im,
           Xc_24_re,
           Xc_24_im,
           Xc_25,
           Xs_0_re,
           Xs_0_im,
           Xs_1_re,
           Xs_1_im,
           Xs_2_re,
           Xs_2_im,
           Xs_3_re,
           Xs_3_im,
           Xs_4_re,
           Xs_4_im,
           Xs_5_re,
           Xs_5_im,
           Xs_6_re,
           Xs_6_im,
           Xs_7_re,
           Xs_7_im,
           Xs_8_re,
           Xs_8_im,
           Xs_9_re,
           Xs_9_im,
           Xs_10_re,
           Xs_10_im,
           Xs_11_re,
           Xs_11_im,
           Xs_12_re,
           Xs_12_im,
           Xs_13_re,
           Xs_13_im,
           Xs_14_re,
           Xs_14_im,
           Xs_15_re,
           Xs_15_im,
           Xs_16_re,
           Xs_16_im,
           Xs_17_re,
           Xs_17_im,
           Xs_18_re,
           Xs_18_im,
           Xs_19_re,
           Xs_19_im,
           Xs_20_re,
           Xs_20_im,
           Xs_21_re,
           Xs_21_im,
           Xs_22_re,
           Xs_22_im,
           Xs_23_re,
           Xs_23_im,
           Xs_24_re,
           Xs_24_im,
           Xs_25_re,
           Xs_25_im);


  input   signed [36:0] Xc_0_re;  // sfix37_En22
  input   signed [36:0] Xc_0_im;  // sfix37_En22
  input   signed [36:0] Xc_1_re;  // sfix37_En22
  input   signed [36:0] Xc_1_im;  // sfix37_En22
  input   signed [36:0] Xc_2_re;  // sfix37_En22
  input   signed [36:0] Xc_2_im;  // sfix37_En22
  input   signed [36:0] Xc_3_re;  // sfix37_En22
  input   signed [36:0] Xc_3_im;  // sfix37_En22
  input   signed [36:0] Xc_4_re;  // sfix37_En22
  input   signed [36:0] Xc_4_im;  // sfix37_En22
  input   signed [36:0] Xc_5_re;  // sfix37_En22
  input   signed [36:0] Xc_5_im;  // sfix37_En22
  input   signed [36:0] Xc_6_re;  // sfix37_En22
  input   signed [36:0] Xc_6_im;  // sfix37_En22
  input   signed [36:0] Xc_7_re;  // sfix37_En22
  input   signed [36:0] Xc_7_im;  // sfix37_En22
  input   signed [36:0] Xc_8_re;  // sfix37_En22
  input   signed [36:0] Xc_8_im;  // sfix37_En22
  input   signed [36:0] Xc_9_re;  // sfix37_En22
  input   signed [36:0] Xc_9_im;  // sfix37_En22
  input   signed [36:0] Xc_10_re;  // sfix37_En22
  input   signed [36:0] Xc_10_im;  // sfix37_En22
  input   signed [36:0] Xc_11_re;  // sfix37_En22
  input   signed [36:0] Xc_11_im;  // sfix37_En22
  input   signed [36:0] Xc_12_re;  // sfix37_En22
  input   signed [36:0] Xc_12_im;  // sfix37_En22
  input   signed [36:0] Xc_13_re;  // sfix37_En22
  input   signed [36:0] Xc_13_im;  // sfix37_En22
  input   signed [36:0] Xc_14_re;  // sfix37_En22
  input   signed [36:0] Xc_14_im;  // sfix37_En22
  input   signed [36:0] Xc_15_re;  // sfix37_En22
  input   signed [36:0] Xc_15_im;  // sfix37_En22
  input   signed [36:0] Xc_16_re;  // sfix37_En22
  input   signed [36:0] Xc_16_im;  // sfix37_En22
  input   signed [36:0] Xc_17_re;  // sfix37_En22
  input   signed [36:0] Xc_17_im;  // sfix37_En22
  input   signed [36:0] Xc_18_re;  // sfix37_En22
  input   signed [36:0] Xc_18_im;  // sfix37_En22
  input   signed [36:0] Xc_19_re;  // sfix37_En22
  input   signed [36:0] Xc_19_im;  // sfix37_En22
  input   signed [36:0] Xc_20_re;  // sfix37_En22
  input   signed [36:0] Xc_20_im;  // sfix37_En22
  input   signed [36:0] Xc_21_re;  // sfix37_En22
  input   signed [36:0] Xc_21_im;  // sfix37_En22
  input   signed [36:0] Xc_22_re;  // sfix37_En22
  input   signed [36:0] Xc_22_im;  // sfix37_En22
  input   signed [36:0] Xc_23_re;  // sfix37_En22
  input   signed [36:0] Xc_23_im;  // sfix37_En22
  input   signed [36:0] Xc_24_re;  // sfix37_En22
  input   signed [36:0] Xc_24_im;  // sfix37_En22
  input   Xc_25;  // ufix1
  output  signed [36:0] Xs_0_re;  // sfix37_En22
  output  signed [36:0] Xs_0_im;  // sfix37_En22
  output  signed [36:0] Xs_1_re;  // sfix37_En22
  output  signed [36:0] Xs_1_im;  // sfix37_En22
  output  signed [36:0] Xs_2_re;  // sfix37_En22
  output  signed [36:0] Xs_2_im;  // sfix37_En22
  output  signed [36:0] Xs_3_re;  // sfix37_En22
  output  signed [36:0] Xs_3_im;  // sfix37_En22
  output  signed [36:0] Xs_4_re;  // sfix37_En22
  output  signed [36:0] Xs_4_im;  // sfix37_En22
  output  signed [36:0] Xs_5_re;  // sfix37_En22
  output  signed [36:0] Xs_5_im;  // sfix37_En22
  output  signed [36:0] Xs_6_re;  // sfix37_En22
  output  signed [36:0] Xs_6_im;  // sfix37_En22
  output  signed [36:0] Xs_7_re;  // sfix37_En22
  output  signed [36:0] Xs_7_im;  // sfix37_En22
  output  signed [36:0] Xs_8_re;  // sfix37_En22
  output  signed [36:0] Xs_8_im;  // sfix37_En22
  output  signed [36:0] Xs_9_re;  // sfix37_En22
  output  signed [36:0] Xs_9_im;  // sfix37_En22
  output  signed [36:0] Xs_10_re;  // sfix37_En22
  output  signed [36:0] Xs_10_im;  // sfix37_En22
  output  signed [36:0] Xs_11_re;  // sfix37_En22
  output  signed [36:0] Xs_11_im;  // sfix37_En22
  output  signed [36:0] Xs_12_re;  // sfix37_En22
  output  signed [36:0] Xs_12_im;  // sfix37_En22
  output  signed [36:0] Xs_13_re;  // sfix37_En22
  output  signed [36:0] Xs_13_im;  // sfix37_En22
  output  signed [36:0] Xs_14_re;  // sfix37_En22
  output  signed [36:0] Xs_14_im;  // sfix37_En22
  output  signed [36:0] Xs_15_re;  // sfix37_En22
  output  signed [36:0] Xs_15_im;  // sfix37_En22
  output  signed [36:0] Xs_16_re;  // sfix37_En22
  output  signed [36:0] Xs_16_im;  // sfix37_En22
  output  signed [36:0] Xs_17_re;  // sfix37_En22
  output  signed [36:0] Xs_17_im;  // sfix37_En22
  output  signed [36:0] Xs_18_re;  // sfix37_En22
  output  signed [36:0] Xs_18_im;  // sfix37_En22
  output  signed [36:0] Xs_19_re;  // sfix37_En22
  output  signed [36:0] Xs_19_im;  // sfix37_En22
  output  signed [36:0] Xs_20_re;  // sfix37_En22
  output  signed [36:0] Xs_20_im;  // sfix37_En22
  output  signed [36:0] Xs_21_re;  // sfix37_En22
  output  signed [36:0] Xs_21_im;  // sfix37_En22
  output  signed [36:0] Xs_22_re;  // sfix37_En22
  output  signed [36:0] Xs_22_im;  // sfix37_En22
  output  signed [36:0] Xs_23_re;  // sfix37_En22
  output  signed [36:0] Xs_23_im;  // sfix37_En22
  output  signed [36:0] Xs_24_re;  // sfix37_En22
  output  signed [36:0] Xs_24_im;  // sfix37_En22
  output  Xs_25_re;  // ufix1
  output  Xs_25_im;  // ufix1


  wire Complex_to_Real_Imag25_out1;  // ufix1
  wire Complex_to_Real_Imag25_out2;  // ufix1


  assign Xs_0_re = Xc_0_im;

  assign Xs_0_im = Xc_0_re;

  assign Xs_1_re = Xc_1_im;

  assign Xs_1_im = Xc_1_re;

  assign Xs_2_re = Xc_2_im;

  assign Xs_2_im = Xc_2_re;

  assign Xs_3_re = Xc_3_im;

  assign Xs_3_im = Xc_3_re;

  assign Xs_4_re = Xc_4_im;

  assign Xs_4_im = Xc_4_re;

  assign Xs_5_re = Xc_5_im;

  assign Xs_5_im = Xc_5_re;

  assign Xs_6_re = Xc_6_im;

  assign Xs_6_im = Xc_6_re;

  assign Xs_7_re = Xc_7_im;

  assign Xs_7_im = Xc_7_re;

  assign Xs_8_re = Xc_8_im;

  assign Xs_8_im = Xc_8_re;

  assign Xs_9_re = Xc_9_im;

  assign Xs_9_im = Xc_9_re;

  assign Xs_10_re = Xc_10_im;

  assign Xs_10_im = Xc_10_re;

  assign Xs_11_re = Xc_11_im;

  assign Xs_11_im = Xc_11_re;

  assign Xs_12_re = Xc_12_im;

  assign Xs_12_im = Xc_12_re;

  assign Xs_13_re = Xc_13_im;

  assign Xs_13_im = Xc_13_re;

  assign Xs_14_re = Xc_14_im;

  assign Xs_14_im = Xc_14_re;

  assign Xs_15_re = Xc_15_im;

  assign Xs_15_im = Xc_15_re;

  assign Xs_16_re = Xc_16_im;

  assign Xs_16_im = Xc_16_re;

  assign Xs_17_re = Xc_17_im;

  assign Xs_17_im = Xc_17_re;

  assign Xs_18_re = Xc_18_im;

  assign Xs_18_im = Xc_18_re;

  assign Xs_19_re = Xc_19_im;

  assign Xs_19_im = Xc_19_re;

  assign Xs_20_re = Xc_20_im;

  assign Xs_20_im = Xc_20_re;

  assign Xs_21_re = Xc_21_im;

  assign Xs_21_im = Xc_21_re;

  assign Xs_22_re = Xc_22_im;

  assign Xs_22_im = Xc_22_re;

  assign Xs_23_re = Xc_23_im;

  assign Xs_23_im = Xc_23_re;

  assign Xs_24_re = Xc_24_im;

  assign Xs_24_im = Xc_24_re;

  assign Complex_to_Real_Imag25_out1 = Xc_25;
  assign Complex_to_Real_Imag25_out2 = 1'b0;



  assign Xs_25_re = Complex_to_Real_Imag25_out2;

  assign Xs_25_im = Complex_to_Real_Imag25_out1;

endmodule  // Swapping

