Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_module_isim_beh.exe -prj /home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_module_beh.prj work.test_main_module 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/projekty_ucisw/projekt_ucisw_v1/main_program.vhd" into library work
Parsing VHDL file "/home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_module.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96832 KB
Fuse CPU Usage: 2130 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity main_program [main_program_default]
Compiling architecture behavior of entity test_main_module
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/projekty_ucisw/projekt_ucisw_v1/test_main_module_isim_beh.exe
Fuse Memory Usage: 111548 KB
Fuse CPU Usage: 2470 ms
GCC CPU Usage: 550 ms
