

================================================================
== Vivado HLS Report for 'dut_rank'
================================================================
* Date:           Fri Nov 11 23:14:31 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      ?|      ?|      6266|          -|          -|     ?|    no    |
        | + Loop 1.1  |   6264|   6264|         8|          -|          -|   783|    no    |
        |- Loop 2     |  39220|  39220|      3922|          -|          -|    10|    no    |
        | + Loop 2.1  |   3920|   3920|         5|          -|          -|   784|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    127|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|     400|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     466|    459|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------+------------------------+---------+-------+----+-----+
    |dut_fcmp_32ns_32ns_1_1_U40  |dut_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +----------------------------+------------------------+---------+-------+----+-----+
    |Total                       |                        |        0|      0|  66|  239|
    +----------------------------+------------------------+---------+-------+----+-----+

    * DSP48: 
    +-------------------------------+---------------------------+-----------+
    |            Instance           |           Module          | Expression|
    +-------------------------------+---------------------------+-----------+
    |dut_mul_mul_11ns_21s_21_1_U41  |dut_mul_mul_11ns_21s_21_1  |  i0 * i1  |
    |dut_mul_mul_11ns_21s_21_1_U42  |dut_mul_mul_11ns_21s_21_1  |  i0 * i1  |
    +-------------------------------+---------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_219_p2         |     +    |      0|  0|  10|          10|           1|
    |i_2_fu_345_p2         |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_366_p2         |     +    |      0|  0|  10|          10|           1|
    |next_mul2_fu_333_p2   |     +    |      0|  0|  13|          13|          10|
    |next_mul_fu_382_p2    |     +    |      0|  0|  20|          10|          20|
    |tmp_42_fu_376_p2      |     +    |      0|  0|  13|          13|          13|
    |tmp_43_fu_392_p2      |     +    |      0|  0|  21|          21|          21|
    |tmp_37_fu_321_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_39_fu_327_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_339_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_360_p2    |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_i_fu_213_p2  |   icmp   |      0|  0|   4|          10|           9|
    |notlhs3_fu_303_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_285_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs4_fu_309_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_291_p2      |   icmp   |      0|  0|   8|          23|           1|
    |tmp_35_fu_297_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_36_fu_315_p2      |    or    |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 127|         171|          99|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |PCA_sorted_idx_address0  |  10|          4|   10|         40|
    |PCA_sorted_idx_address1  |  10|          3|   10|         30|
    |ap_NS_fsm                |  15|         17|    1|         17|
    |i_i_reg_151              |  10|          2|   10|         20|
    |i_reg_164                |   4|          2|    4|          8|
    |j_reg_187                |  10|          2|   10|         20|
    |phi_mul1_reg_175         |  13|          2|   13|         26|
    |phi_mul_reg_198          |  20|          2|   20|         40|
    |swap_i_reg_134           |   1|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         37|   79|        204|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |PCA_sorted_idx_addr_1_reg_425  |  10|   0|   10|          0|
    |PCA_sorted_idx_addr_2_reg_430  |  10|   0|   10|          0|
    |PCA_sorted_idx_addr_reg_503    |   4|   0|   10|          6|
    |PCA_sorted_idx_load_2_reg_445  |  32|   0|   32|          0|
    |S_load_1_reg_481               |  32|   0|   32|          0|
    |S_load_reg_475                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |  16|   0|   16|          0|
    |i_1_reg_419                    |  10|   0|   10|          0|
    |i_2_reg_498                    |   4|   0|    4|          0|
    |i_i_reg_151                    |  10|   0|   10|          0|
    |i_reg_164                      |   4|   0|    4|          0|
    |j_1_reg_516                    |  10|   0|   10|          0|
    |j_reg_187                      |  10|   0|   10|          0|
    |next_mul2_reg_490              |  13|   0|   13|          0|
    |next_mul_reg_526               |  20|   0|   20|          0|
    |phi_mul1_reg_175               |  13|   0|   13|          0|
    |phi_mul_cast_reg_508           |  20|   0|   21|          1|
    |phi_mul_reg_198                |  20|   0|   20|          0|
    |swap_i_reg_134                 |   1|   0|    1|          0|
    |temp_reg_435                   |  32|   0|   32|          0|
    |tmp_29_reg_440                 |  21|   0|   21|          0|
    |tmp_30_reg_450                 |  21|   0|   21|          0|
    |tmp_34_reg_455                 |  21|   0|   21|          0|
    |tmp_40_reg_460                 |  21|   0|   21|          0|
    |tmp_42_reg_521                 |  13|   0|   13|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 400|   0|  407|          7|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    dut_rank    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    dut_rank    | return value |
|PCA_sorted_idx_address0  | out |   10|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_ce0       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_we0       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_d0        | out |   32|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_q0        |  in |   32|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_address1  | out |   10|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_ce1       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_we1       | out |    1|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_d1        | out |   32|  ap_memory | PCA_sorted_idx |     array    |
|PCA_sorted_idx_q1        |  in |   32|  ap_memory | PCA_sorted_idx |     array    |
|tsf_mat_address0         | out |   13|  ap_memory |     tsf_mat    |     array    |
|tsf_mat_ce0              | out |    1|  ap_memory |     tsf_mat    |     array    |
|tsf_mat_we0              | out |    1|  ap_memory |     tsf_mat    |     array    |
|tsf_mat_d0               | out |   32|  ap_memory |     tsf_mat    |     array    |
|S_address0               | out |   20|  ap_memory |        S       |     array    |
|S_ce0                    | out |    1|  ap_memory |        S       |     array    |
|S_q0                     |  in |   32|  ap_memory |        S       |     array    |
|S_address1               | out |   20|  ap_memory |        S       |     array    |
|S_ce1                    | out |    1|  ap_memory |        S       |     array    |
|S_q1                     |  in |   32|  ap_memory |        S       |     array    |
|U_address0               | out |   20|  ap_memory |        U       |     array    |
|U_ce0                    | out |    1|  ap_memory |        U       |     array    |
|U_q0                     |  in |   32|  ap_memory |        U       |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

