Platform = amd64
Platform = LINUX
#######################################################
#         32BIT is the default mode                   #
#    If you want to run 64BIT mode,                   #
#    please set the LD_LIBRARY_PATH and SHLIB_PATH    #
#    to path of 64BIT by yourself.                    #
#######################################################

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/raid7_2/userb07/b7902143/.synopsys_dv_prefs.tcl
# This is to be read by design_vision by:
#   design_vision -no_gui -f rv32i.dv
read_verilog CHIP.v
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file RegFile.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/hw3/CHIP.v
Opening include file RegFile.v
Opening include file PC.v
Opening include file Control.v
Opening include file Const.v
Opening include file ALU.v
Opening include file Const.v
Opening include file ImmGen.v
Opening include file Const.v

Inferred memory devices in process
	in routine RegFile line 28 in file
		'RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop |  992  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    RegFile/24    |   32   |   32    |      5       |
|    RegFile/25    |   32   |   32    |      5       |
======================================================

Inferred memory devices in process
	in routine PC line 10 in file
		'PC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PC_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 16 in file
	'Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |     no/auto      |
|            38            |     no/auto      |
===============================================

Statistics for case statements in always block at line 26 in file
	'ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |     no/auto      |
===============================================
Warning:  ImmGen.v:16: signed to unsigned assignment occurs. (VER-318)
Warning:  ImmGen.v:19: signed to unsigned assignment occurs. (VER-318)
Warning:  ImmGen.v:22: signed to unsigned assignment occurs. (VER-318)
Warning:  ImmGen.v:26: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 8 in file
	'ImmGen.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/hw3/RegFile.db:RegFile'
Loaded 6 designs.
Current design is 'RegFile'.
RegFile PC Control ALU ImmGen CHIP
source CHIP_syn.sdc
Current design is 'CHIP'.
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
Warning: Setting attribute 'fix_multiple_port_nets' on design 'CHIP'. (UIO-59)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design CHIP has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
  Processing 'ImmGen'
  Processing 'RegFile'
  Processing 'Control'
  Processing 'PC'
Information: The register 'PC_o_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'CHIP'
Information: Added key list 'DesignWare' to design 'CHIP'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CHIP_DW01_inc_0'
  Processing 'ALU_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08  133919.8      0.00       0.0     150.8                                0.00  
    0:00:08  133919.8      0.00       0.0     150.8                                0.00  
    0:00:08  133919.8      0.00       0.0     150.8                                0.00  
    0:00:08  133919.8      0.00       0.0     150.8                                0.00  
    0:00:08  133919.8      0.00       0.0     150.8                                0.00  
    0:00:10   63494.6      1.25     273.7     147.3                                0.00  
    0:00:11   64024.2      0.72     106.7     144.1                                0.00  
    0:00:11   63817.1      0.52      52.4     143.0                                0.00  
    0:00:12   63971.6      0.45      36.9     140.2                                0.00  
    0:00:12   64005.6      0.51      41.4     137.4                                0.00  
    0:00:12   64059.9      0.22       8.0     134.6                                0.00  
    0:00:12   63958.0      0.00       0.0     131.8                                0.00  
    0:00:12   63920.7      0.00       0.0     131.8                                0.00  
    0:00:12   63920.7      0.00       0.0     131.8                                0.00  
    0:00:12   63920.7      0.00       0.0     131.8                                0.00  
    0:00:12   63920.7      0.00       0.0     131.8                                0.00  
    0:00:12   63920.7      0.00       0.0     131.8                                0.00  
    0:00:12   63973.3      0.00       0.0     121.6                                0.00  
    0:00:12   64019.1      0.00       0.0     113.2                                0.00  
    0:00:12   64065.0      0.00       0.0     104.8                                0.00  
    0:00:12   64110.8      0.00       0.0      96.4                                0.00  
    0:00:12   64156.6      0.00       0.0      88.1                                0.00  
    0:00:12   64192.3      0.00       0.0      80.7                                0.00  
    0:00:12   64227.9      0.00       0.0      73.3                                0.00  
    0:00:13   64258.5      0.00       0.0      67.7                                0.00  
    0:00:13   64289.0      0.00       0.0      62.2                                0.00  
    0:00:13   64289.0      0.00       0.0      62.2                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:13   64289.0      0.00       0.0      62.2                                0.00  
    0:00:13   64289.0      0.00       0.0      62.2                                0.00  
    0:00:13   64100.6      0.00       0.0     121.4                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:13   64100.6      0.00       0.0     121.4                                0.00  
    0:00:14   64827.1      0.00       0.0      26.1 RegFile_U/RS2data_o[18]        0.00  
    0:00:14   65078.3      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:14   65078.3      0.00       0.0       0.0                                0.00  
    0:00:14   65078.3      0.00       0.0       0.0                                0.00  
    0:00:14   63986.9      0.05       1.3       0.0                                0.00  
    0:00:14   63168.7      0.00       0.0       0.0                                0.00  
    0:00:15   62360.8      0.11       7.9       0.0                                0.00  
    0:00:15   61832.9      0.10       6.5       0.0                                0.00  
    0:00:15   61464.6      0.00       0.1       0.0                                0.00  
    0:00:15   61269.4      0.01       0.3       0.0                                0.00  
    0:00:15   61220.1      0.03       0.9       0.0                                0.00  
    0:00:15   61220.1      0.03       0.9       0.0                                0.00  
    0:00:16   61209.9      0.00       0.0       0.0                                0.00  
    0:00:16   60931.6      0.08       8.4       0.0                                0.00  
    0:00:16   60831.4      0.08       8.0       0.0                                0.00  
    0:00:16   60812.8      0.08       8.0       0.0                                0.00  
    0:00:16   60812.8      0.08       8.0       0.0                                0.00  
    0:00:16   60812.8      0.08       8.0       0.0                                0.00  
    0:00:16   60812.8      0.08       8.0       0.0                                0.00  
    0:00:16   60812.8      0.08       8.0       0.0                                0.00  
    0:00:16   60812.8      0.08       8.0       0.0                                0.00  
    0:00:16   60800.9      0.00       0.0       0.0                                0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'RegFile_U/clk_i': 1023 load(s), 1 driver(s)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Writing verilog file '/home/raid7_2/userb07/b7902143/hw3/CHIP_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module CHIP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file 'CHIP_syn.ddc'.
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: N-2017.09-SP2
Date   : Thu Apr 29 18:17:10 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: mem_rdata_I[14]
              (input port clocked by CLK)
  Endpoint: RegFile_U/register_reg[0][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.10       0.60 f
  mem_rdata_I[14] (in)                                    0.05       0.65 f
  RegFile_U/RS2addr_i[2] (RegFile)                        0.00       0.65 f
  RegFile_U/U59/Y (CLKINVX1)                              0.15       0.80 r
  RegFile_U/U141/Y (NAND2BX1)                             0.09       0.89 f
  RegFile_U/U142/Y (CLKINVX1)                             0.27       1.16 r
  RegFile_U/U35/Y (NAND2X1)                               0.22       1.38 f
  RegFile_U/U306/Y (CLKBUFX3)                             0.39       1.77 f
  RegFile_U/U154/Y (CLKBUFX2)                             0.60       2.37 f
  RegFile_U/U164/Y (CLKBUFX3)                             0.67       3.04 f
  RegFile_U/U2386/Y (OAI211X1)                            0.30       3.34 r
  RegFile_U/U2390/Y (NOR4X1)                              0.10       3.44 f
  RegFile_U/U127/Y (AO22XL)                               0.29       3.73 f
  RegFile_U/U125/Y (NAND2X1)                              0.29       4.03 r
  RegFile_U/U126/Y (INVX16)                               0.31       4.34 f
  RegFile_U/RS2data_o[7] (RegFile)                        0.00       4.34 f
  U355/Y (AO22X1)                                         0.40       4.74 f
  ALU_U/Op2_i[7] (ALU)                                    0.00       4.74 f
  ALU_U/U19/Y (XOR2X4)                                    0.16       4.90 f
  ALU_U/add_1_root_add_24_2/B[7] (ALU_DW01_add_0)         0.00       4.90 f
  ALU_U/add_1_root_add_24_2/U1_7/CO (ADDFHX4)             0.19       5.09 f
  ALU_U/add_1_root_add_24_2/U1_8/CO (ADDFHX4)             0.13       5.22 f
  ALU_U/add_1_root_add_24_2/U1_9/CO (ADDFHX4)             0.13       5.35 f
  ALU_U/add_1_root_add_24_2/U1_10/CO (ADDFHX4)            0.13       5.48 f
  ALU_U/add_1_root_add_24_2/U1_11/CO (ADDFHX4)            0.13       5.60 f
  ALU_U/add_1_root_add_24_2/U1_12/CO (ADDFHX4)            0.13       5.73 f
  ALU_U/add_1_root_add_24_2/U1_13/CO (ADDFHX4)            0.13       5.86 f
  ALU_U/add_1_root_add_24_2/U1_14/CO (ADDFHX4)            0.13       5.99 f
  ALU_U/add_1_root_add_24_2/U1_15/CO (ADDFHX4)            0.13       6.11 f
  ALU_U/add_1_root_add_24_2/U1_16/CO (ADDFHX4)            0.13       6.24 f
  ALU_U/add_1_root_add_24_2/U1_17/CO (ADDFHX4)            0.13       6.37 f
  ALU_U/add_1_root_add_24_2/U1_18/CO (ADDFHX4)            0.13       6.50 f
  ALU_U/add_1_root_add_24_2/U1_19/CO (ADDFHX4)            0.13       6.62 f
  ALU_U/add_1_root_add_24_2/U1_20/CO (ADDFHX4)            0.13       6.75 f
  ALU_U/add_1_root_add_24_2/U1_21/CO (ADDFHX4)            0.13       6.88 f
  ALU_U/add_1_root_add_24_2/U1_22/CO (ADDFHX4)            0.13       7.01 f
  ALU_U/add_1_root_add_24_2/U1_23/CO (ADDFHX4)            0.13       7.14 f
  ALU_U/add_1_root_add_24_2/U1_24/CO (ADDFHX4)            0.13       7.26 f
  ALU_U/add_1_root_add_24_2/U1_25/CO (ADDFHX4)            0.13       7.39 f
  ALU_U/add_1_root_add_24_2/U1_26/CO (ADDFHX4)            0.12       7.51 f
  ALU_U/add_1_root_add_24_2/U1_27/CO (ADDFXL)             0.29       7.80 f
  ALU_U/add_1_root_add_24_2/U1_28/CO (ADDFHX2)            0.18       7.98 f
  ALU_U/add_1_root_add_24_2/U1_29/CO (ADDFHX4)            0.13       8.11 f
  ALU_U/add_1_root_add_24_2/U1_30/CO (ADDFHX2)            0.14       8.25 f
  ALU_U/add_1_root_add_24_2/U1_31/S (ADDFXL)              0.43       8.68 r
  ALU_U/add_1_root_add_24_2/U58/Y (BUFX16)                0.41       9.08 r
  ALU_U/add_1_root_add_24_2/SUM[31] (ALU_DW01_add_0)      0.00       9.08 r
  ALU_U/U63/Y (AOI222X2)                                  0.12       9.20 f
  ALU_U/U8/Y (CLKINVX3)                                   0.08       9.28 r
  ALU_U/Res_o[31] (ALU)                                   0.00       9.28 r
  U10/Y (AOI222X2)                                        0.09       9.37 f
  U213/Y (INVX3)                                          0.08       9.45 r
  RegFile_U/RDdata_i[31] (RegFile)                        0.00       9.45 r
  RegFile_U/U60/Y (NAND2X1)                               0.14       9.59 f
  RegFile_U/U379/Y (CLKBUFX3)                             0.40       9.99 f
  RegFile_U/U585/Y (OAI2BB2XL)                            0.32      10.31 r
  RegFile_U/register_reg[0][31]/D (DFFQX1)                0.00      10.31 r
  data arrival time                                                 10.31

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  RegFile_U/register_reg[0][31]/CK (DFFQX1)               0.00      10.40 r
  library setup time                                     -0.09      10.31
  data required time                                                10.31
  --------------------------------------------------------------------------
  data required time                                                10.31
  data arrival time                                                -10.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_area -hierarchy
 
****************************************
Report : area
Design : CHIP
Version: N-2017.09-SP2
Date   : Thu Apr 29 18:17:10 2021
****************************************

Library(s) Used:

    typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:                          729
Number of nets:                          5299
Number of cells:                         4627
Number of combinational cells:           3594
Number of sequential cells:              1026
Number of macros/black boxes:               0
Number of buf/inv:                        629
Number of references:                      27

Combinational area:              34733.896302
Buf/Inv area:                     4678.034434
Noncombinational area:           26066.972254
Macro/Black Box area:                0.000000
Net Interconnect area:          660756.685974

Total cell area:                 60800.868556
Total area:                     721557.554530

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------
CHIP                              60800.8686    100.0   2204.9225      0.0000  0.0000  CHIP
ALU_U                              5037.8832      8.3   1846.7712      0.0000  0.0000  ALU
ALU_U/add_1_root_add_24_2          3191.1121      5.2   3191.1121      0.0000  0.0000  ALU_DW01_add_0
Control_U                           171.4374      0.3    171.4374      0.0000  0.0000  Control
ImmGen_U                            286.8606      0.5    286.8606      0.0000  0.0000  ImmGen
PC_U                               1602.3456      2.6    792.6858    809.6598  0.0000  PC
RegFile_U                         50959.3434     83.8  25702.0309  25257.3124  0.0000  RegFile
add_159                             538.0758      0.9    538.0758      0.0000  0.0000  CHIP_DW01_inc_0
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------
Total                                                  34733.8963  26066.9723  0.0000

1
quit

Thank you...
