{"doi":"10.1007\/3-540-44688-5_6","coreId":"193694","oai":"oai:lra.le.ac.uk:2381\/3453","identifiers":["oai:lra.le.ac.uk:2381\/3453","10.1007\/3-540-44688-5_6"],"title":"Optimised Predecessor Data Structures for Internal Memory.","authors":["Rahman, Naila","Cole, Richard","Raman, Rajeev"],"enrichments":{"references":[],"documentType":{"type":null}},"contributors":[],"datePublished":"2001","abstract":"We demonstrate the importance of reducing misses in the translation-lookaside buffer (TLB) for obtaining good performance on modern computer architectures. We focus on data structures for the dynamic predecessor problem: to maintain a set S of keys from a totally ordered universe under insertions, deletions and predecessor queries. We give two general techniques for simultaneously reducing cache and TLB misses: simulating 3-level hierarchical memory algorithms and cache-oblivious algorithms. We give preliminary experimental results which demonstrate that data structures based on these ideas outperform data structures which are based on minimising cache misses alone, namely B-tree variants","downloadUrl":"","fullTextIdentifier":null,"pdfHashValue":null,"publisher":null,"rawRecordXml":"<record><header><identifier>\n        \n            \n                oai:lra.le.ac.uk:2381\/3453<\/identifier><datestamp>\n                2015-12-22T11:48:06Z<\/datestamp><setSpec>\n                com_2381_316<\/setSpec><setSpec>\n                com_2381_9549<\/setSpec><setSpec>\n                col_2381_4072<\/setSpec>\n            <\/header><metadata><oai_dc:dc xmlns:oai_dc=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/\" xmlns:dc=\"http:\/\/purl.org\/dc\/elements\/1.1\/\" xmlns:doc=\"http:\/\/www.lyncode.com\/xoai\" xmlns:xsi=\"http:\/\/www.w3.org\/2001\/XMLSchema-instance\" xsi:schemaLocation=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/ http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc.xsd\" ><dc:title>\n            \nOptimised Predecessor Data Structures for Internal Memory.<\/dc:title><dc:creator>\nRahman, Naila<\/dc:creator><dc:creator>\nCole, Richard<\/dc:creator><dc:creator>\nRaman, Rajeev<\/dc:creator><dc:description>\nWe demonstrate the importance of reducing misses in the translation-lookaside buffer (TLB) for obtaining good performance on modern computer architectures. We focus on data structures for the dynamic predecessor problem: to maintain a set S of keys from a totally ordered universe under insertions, deletions and predecessor queries. We give two general techniques for simultaneously reducing cache and TLB misses: simulating 3-level hierarchical memory algorithms and cache-oblivious algorithms. We give preliminary experimental results which demonstrate that data structures based on these ideas outperform data structures which are based on minimising cache misses alone, namely B-tree variants.<\/dc:description><dc:date>\n2009-12-08T16:13:52Z<\/dc:date><dc:date>\n2009-12-08T16:13:52Z<\/dc:date><dc:date>\n2001<\/dc:date><dc:type>\nConference paper<\/dc:type><dc:identifier>\nAlgorithm Engineering: 5th International Workshop, WAE 2001 Aarhus, Denmark, August 28-31, 2001, Proceedings.  Lecture Notes in Computer Science, 2001, 2141, pp. 67-78<\/dc:identifier><dc:identifier>\n0302-9743<\/dc:identifier><dc:identifier>\nhttp:\/\/link.springer.com\/chapter\/10.1007%2F3-540-44688-5_6<\/dc:identifier><dc:identifier>\nhttp:\/\/hdl.handle.net\/2381\/3453<\/dc:identifier><dc:identifier>\n10.1007\/3-540-44688-5_6<\/dc:identifier><dc:language>\nen<\/dc:language><dc:relation>\nRAE 2007<\/dc:relation><dc:format>\nMetadata<\/dc:format>\n<\/oai_dc:dc>\n<\/metadata>\n        <\/record>","journals":[{"title":null,"identifiers":["0302-9743","issn:0302-9743"]}],"language":null,"relations":["RAE 2007"],"year":2001,"topics":[],"subject":["Conference paper"],"fullText":null}