// Seed: 514757720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4;
  module_0(
      id_3, id_3, id_4, id_3
  );
  wire id_5;
  assign id_1 = 1;
  assign id_3 = 1 + 1;
  assign id_4 = id_2;
  final id_1 = id_2;
endmodule
module module_2;
  wire id_1;
  id_2(
      id_1
  );
  wire id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3
  );
endmodule
