;redcode
;assert 1
	SPL 0, <-812
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 21, <0
	SUB @27, 6
	ADD @270, 60
	SUB 400, 610
	CMP -7, <-420
	ADD 270, 60
	SUB @0, @2
	ADD 270, 60
	ADD 210, 30
	MOV 7, <20
	ADD 270, 60
	DAT #15, <-15
	ADD #220, 660
	SUB <0, @2
	SUB @0, @22
	SUB 21, <1
	SLT @0, @0
	SUB 215, @0
	SUB @0, @2
	SUB @127, 106
	SUB @0, @22
	SUB 21, <-31
	ADD 370, 68
	SUB @27, 6
	CMP @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @27, 6
	SUB @121, 150
	SLT 0, -0
	DAT #0, <-812
	SPL 0, <-812
	SPL 0, <-812
	MOV -1, <-20
	ADD 270, 60
	SUB @0, @2
	MOV -7, <-20
	CMP -7, <-420
	MOV -1, <-20
	SPL 700, 601
	SPL 700, 601
	SPL 700, 601
	SPL 0, <-812
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
