
 # CORERESET core configurator parameters 

 # CORERESET master parameter 
set CORERESET_param ""

 # INIT_MONITOR core configurator parameters 
set BANK_0_CALIB_STATUS_ENABLED "BANK_0_CALIB_STATUS_ENABLED:false"
set BANK_0_CALIB_STATUS_SIMULATION_DELAY "BANK_0_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_0_VDDI_STATUS_ENABLED "BANK_0_VDDI_STATUS_ENABLED:false"
set BANK_0_VDDI_STATUS_SIMULATION_DELAY "BANK_0_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_1_CALIB_STATUS_ENABLED "BANK_1_CALIB_STATUS_ENABLED:false"
set BANK_1_CALIB_STATUS_SIMULATION_DELAY "BANK_1_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_1_VDDI_STATUS_ENABLED "BANK_1_VDDI_STATUS_ENABLED:false"
set BANK_1_VDDI_STATUS_SIMULATION_DELAY "BANK_1_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_7_CALIB_STATUS_ENABLED "BANK_7_CALIB_STATUS_ENABLED:true"
set BANK_7_CALIB_STATUS_SIMULATION_DELAY "BANK_7_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_7_VDDI_STATUS_ENABLED "BANK_7_VDDI_STATUS_ENABLED:false"
set BANK_7_VDDI_STATUS_SIMULATION_DELAY "BANK_7_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_8_CALIB_STATUS_ENABLED "BANK_8_CALIB_STATUS_ENABLED:true"
set BANK_8_CALIB_STATUS_SIMULATION_DELAY "BANK_8_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_8_VDDI_STATUS_ENABLED "BANK_8_VDDI_STATUS_ENABLED:false"
set BANK_8_VDDI_STATUS_SIMULATION_DELAY "BANK_8_VDDI_STATUS_SIMULATION_DELAY:1"
set BANK_9_CALIB_STATUS_ENABLED "BANK_9_CALIB_STATUS_ENABLED:true"
set BANK_9_CALIB_STATUS_SIMULATION_DELAY "BANK_9_CALIB_STATUS_SIMULATION_DELAY:1"
set BANK_9_VDDI_STATUS_ENABLED "BANK_9_VDDI_STATUS_ENABLED:false"
set BANK_9_VDDI_STATUS_SIMULATION_DELAY "BANK_9_VDDI_STATUS_SIMULATION_DELAY:1"
set DEVICE_INIT_DONE_SIMULATION_DELAY "DEVICE_INIT_DONE_SIMULATION_DELAY:7"
set FABRIC_POR_N_SIMULATION_DELAY "FABRIC_POR_N_SIMULATION_DELAY:1"
set PCIE_INIT_DONE_SIMULATION_DELAY "PCIE_INIT_DONE_SIMULATION_DELAY:4"
set SHOW_BANK_0_CALIB_STATUS_ENABLED "SHOW_BANK_0_CALIB_STATUS_ENABLED:true"
set SHOW_BANK_0_VDDI_STATUS_ENABLED "SHOW_BANK_0_VDDI_STATUS_ENABLED:true"
set SHOW_BANK_1_CALIB_STATUS_ENABLED "SHOW_BANK_1_CALIB_STATUS_ENABLED:true"
set SHOW_BANK_1_VDDI_STATUS_ENABLED "SHOW_BANK_1_VDDI_STATUS_ENABLED:true"
set SHOW_BANK_7_CALIB_STATUS_ENABLED "SHOW_BANK_7_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_7_VDDI_STATUS_ENABLED "SHOW_BANK_7_VDDI_STATUS_ENABLED:false"
set SHOW_BANK_8_CALIB_STATUS_ENABLED "SHOW_BANK_8_CALIB_STATUS_ENABLED:false"
set SHOW_BANK_8_VDDI_STATUS_ENABLED "SHOW_BANK_8_VDDI_STATUS_ENABLED:false"
set SHOW_BANK_9_CALIB_STATUS_ENABLED "SHOW_BANK_9_CALIB_STATUS_ENABLED:true"
set SHOW_BANK_9_VDDI_STATUS_ENABLED "SHOW_BANK_9_VDDI_STATUS_ENABLED:true"
set SRAM_INIT_DONE_SIMULATION_DELAY "SRAM_INIT_DONE_SIMULATION_DELAY:6"
set USRAM_INIT_DONE_SIMULATION_DELAY "USRAM_INIT_DONE_SIMULATION_DELAY:5"

 # INIT_MONITOR master parameter 
set INIT_MONITOR_param "$BANK_0_CALIB_STATUS_ENABLED $BANK_0_CALIB_STATUS_SIMULATION_DELAY $BANK_0_VDDI_STATUS_ENABLED $BANK_0_VDDI_STATUS_SIMULATION_DELAY $BANK_1_CALIB_STATUS_ENABLED $BANK_1_CALIB_STATUS_SIMULATION_DELAY $BANK_1_VDDI_STATUS_ENABLED $BANK_1_VDDI_STATUS_SIMULATION_DELAY $BANK_7_CALIB_STATUS_ENABLED $BANK_7_CALIB_STATUS_SIMULATION_DELAY $BANK_7_VDDI_STATUS_ENABLED $BANK_7_VDDI_STATUS_SIMULATION_DELAY $BANK_8_CALIB_STATUS_ENABLED $BANK_8_CALIB_STATUS_SIMULATION_DELAY $BANK_8_VDDI_STATUS_ENABLED $BANK_8_VDDI_STATUS_SIMULATION_DELAY $BANK_9_CALIB_STATUS_ENABLED $BANK_9_CALIB_STATUS_SIMULATION_DELAY $BANK_9_VDDI_STATUS_ENABLED $BANK_9_VDDI_STATUS_SIMULATION_DELAY $DEVICE_INIT_DONE_SIMULATION_DELAY $FABRIC_POR_N_SIMULATION_DELAY $PCIE_INIT_DONE_SIMULATION_DELAY $SHOW_BANK_0_CALIB_STATUS_ENABLED $SHOW_BANK_0_VDDI_STATUS_ENABLED $SHOW_BANK_1_CALIB_STATUS_ENABLED $SHOW_BANK_1_VDDI_STATUS_ENABLED $SHOW_BANK_7_CALIB_STATUS_ENABLED $SHOW_BANK_7_VDDI_STATUS_ENABLED $SHOW_BANK_8_CALIB_STATUS_ENABLED $SHOW_BANK_8_VDDI_STATUS_ENABLED $SHOW_BANK_9_CALIB_STATUS_ENABLED $SHOW_BANK_9_VDDI_STATUS_ENABLED $SRAM_INIT_DONE_SIMULATION_DELAY $USRAM_INIT_DONE_SIMULATION_DELAY "

 # ICICLE_MSS core configurator parameters 
set BANK2_VOLTAGE "BANK2_VOLTAGE:3.3"
set BANK4_VOLTAGE "BANK4_VOLTAGE:3.3"
set BANK5_VOLTAGE "BANK5_VOLTAGE:3.3"
set BOOT_MODE "BOOT_MODE:MODE0"
set BOOT_MODE1_E51_START_ADDRESS_ENVM "BOOT_MODE1_E51_START_ADDRESS_ENVM:0x0"
set BOOT_MODE1_U54_1_START_ADDRESS_ENVM "BOOT_MODE1_U54_1_START_ADDRESS_ENVM:0x0"
set BOOT_MODE1_U54_2_START_ADDRESS_ENVM "BOOT_MODE1_U54_2_START_ADDRESS_ENVM:0x0"
set BOOT_MODE1_U54_3_START_ADDRESS_ENVM "BOOT_MODE1_U54_3_START_ADDRESS_ENVM:0x0"
set BOOT_MODE1_U54_4_START_ADDRESS_ENVM "BOOT_MODE1_U54_4_START_ADDRESS_ENVM:0x0"
set CAN_0 "CAN_0:FABRIC"
set CAN_0_TX_EBL_N "CAN_0_TX_EBL_N:UNUSED"
set CAN_1 "CAN_1:MSSIO_B2_B"
set CAN_1_TX_EBL_N "CAN_1_TX_EBL_N:MSSIO_B2_B"
set CAN_CLK_FREQ "CAN_CLK_FREQ:80"
set DDR3_ADDRESS_MIRROR "DDR3_ADDRESS_MIRROR:false"
set DDR3_ADDRESS_ORDERING "DDR3_ADDRESS_ORDERING:CHIP_ROW_BANK_COL"
set DDR3_BANK_ADDR_WIDTH "DDR3_BANK_ADDR_WIDTH:3"
set DDR3_BURST_LENGTH "DDR3_BURST_LENGTH:0"
set DDR3_CAS_ADDITIVE_LATENCY "DDR3_CAS_ADDITIVE_LATENCY:0"
set DDR3_CAS_LATENCY "DDR3_CAS_LATENCY:5"
set DDR3_CAS_WRITE_LATENCY "DDR3_CAS_WRITE_LATENCY:5"
set DDR3_CLOCK_DDR "DDR3_CLOCK_DDR:666"
set DDR3_COL_ADDR_WIDTH "DDR3_COL_ADDR_WIDTH:11"
set DDR3_CONTROLLER_ADD_CMD_DRIVE "DDR3_CONTROLLER_ADD_CMD_DRIVE:34"
set DDR3_CONTROLLER_CLK_DRIVE "DDR3_CONTROLLER_CLK_DRIVE:34"
set DDR3_CONTROLLER_DQ_DRIVE "DDR3_CONTROLLER_DQ_DRIVE:34"
set DDR3_CONTROLLER_DQ_ODT "DDR3_CONTROLLER_DQ_ODT:30"
set DDR3_CONTROLLER_DQS_DRIVE "DDR3_CONTROLLER_DQS_DRIVE:34"
set DDR3_CONTROLLER_DQS_ODT "DDR3_CONTROLLER_DQS_ODT:30"
set DDR3_DM_MODE "DDR3_DM_MODE:DM"
set DDR3_ENABLE_ECC "DDR3_ENABLE_ECC:false"
set DDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE "DDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE:false"
set DDR3_MEMORY_FORMAT "DDR3_MEMORY_FORMAT:COMPONENT"
set DDR3_NB_CLKS "DDR3_NB_CLKS:1"
set DDR3_NB_RANKS "DDR3_NB_RANKS:1"
set DDR3_ODT_ENABLE_RD_RNK0_ODT0 "DDR3_ODT_ENABLE_RD_RNK0_ODT0:false"
set DDR3_ODT_ENABLE_RD_RNK0_ODT1 "DDR3_ODT_ENABLE_RD_RNK0_ODT1:false"
set DDR3_ODT_ENABLE_RD_RNK1_ODT0 "DDR3_ODT_ENABLE_RD_RNK1_ODT0:false"
set DDR3_ODT_ENABLE_RD_RNK1_ODT1 "DDR3_ODT_ENABLE_RD_RNK1_ODT1:false"
set DDR3_ODT_ENABLE_WR_RNK0_ODT0 "DDR3_ODT_ENABLE_WR_RNK0_ODT0:false"
set DDR3_ODT_ENABLE_WR_RNK0_ODT1 "DDR3_ODT_ENABLE_WR_RNK0_ODT1:false"
set DDR3_ODT_ENABLE_WR_RNK1_ODT0 "DDR3_ODT_ENABLE_WR_RNK1_ODT0:false"
set DDR3_ODT_ENABLE_WR_RNK1_ODT1 "DDR3_ODT_ENABLE_WR_RNK1_ODT1:false"
set DDR3_OUTPUT_DRIVE_STRENGTH "DDR3_OUTPUT_DRIVE_STRENGTH:RZQ6"
set DDR3_PARTIAL_ARRAY_SELF_REFRESH "DDR3_PARTIAL_ARRAY_SELF_REFRESH:FULL"
set DDR3_READ_BURST_TYPE "DDR3_READ_BURST_TYPE:SEQUENTIAL"
set DDR3_ROW_ADDR_WIDTH "DDR3_ROW_ADDR_WIDTH:13"
set DDR3_RTT_NOM "DDR3_RTT_NOM:DISABLED"
set DDR3_RTT_WR "DDR3_RTT_WR:OFF"
set DDR3_SELF_REFRESH_TEMPERATURE "DDR3_SELF_REFRESH_TEMPERATURE:NORMAL"
set DDR3_TIMING_FAW "DDR3_TIMING_FAW:40"
set DDR3_TIMING_RAS "DDR3_TIMING_RAS:35"
set DDR3_TIMING_RC "DDR3_TIMING_RC:47.5"
set DDR3_TIMING_RCD "DDR3_TIMING_RCD:12.5"
set DDR3_TIMING_REFI "DDR3_TIMING_REFI:7.8"
set DDR3_TIMING_RFC "DDR3_TIMING_RFC:110"
set DDR3_TIMING_RP "DDR3_TIMING_RP:12.5"
set DDR3_TIMING_RRD "DDR3_TIMING_RRD:6.25"
set DDR3_TIMING_RTP "DDR3_TIMING_RTP:8"
set DDR3_TIMING_WR "DDR3_TIMING_WR:18"
set DDR3_TIMING_WTR "DDR3_TIMING_WTR:4"
set DDR3_WIDTH "DDR3_WIDTH:32"
set DDR3_ZQ_CAL_INIT_TIME "DDR3_ZQ_CAL_INIT_TIME:512"
set DDR3_ZQ_CAL_L_TIME "DDR3_ZQ_CAL_L_TIME:256"
set DDR3_ZQ_CAL_S_TIME "DDR3_ZQ_CAL_S_TIME:64"
set DDR3_ZQ_CALIB_PERIOD "DDR3_ZQ_CALIB_PERIOD:200"
set DDR3_ZQ_CALIB_TYPE "DDR3_ZQ_CALIB_TYPE:0"
set DDR4_ADDRESS_MIRROR "DDR4_ADDRESS_MIRROR:false"
set DDR4_ADDRESS_ORDERING "DDR4_ADDRESS_ORDERING:CHIP_ROW_BG_BANK_COL"
set DDR4_AUTO_SELF_REFRESH "DDR4_AUTO_SELF_REFRESH:3"
set DDR4_BANK_ADDR_WIDTH "DDR4_BANK_ADDR_WIDTH:2"
set DDR4_BANK_GROUP_ADDRESS_WIDTH "DDR4_BANK_GROUP_ADDRESS_WIDTH:1"
set DDR4_BURST_LENGTH "DDR4_BURST_LENGTH:0"
set DDR4_CA_PARITY_LATENCY_MODE "DDR4_CA_PARITY_LATENCY_MODE:0"
set DDR4_CAS_ADDITIVE_LATENCY "DDR4_CAS_ADDITIVE_LATENCY:0"
set DDR4_CAS_LATENCY "DDR4_CAS_LATENCY:12"
set DDR4_CAS_WRITE_LATENCY "DDR4_CAS_WRITE_LATENCY:11"
set DDR4_CLOCK_DDR "DDR4_CLOCK_DDR:800"
set DDR4_COL_ADDR_WIDTH "DDR4_COL_ADDR_WIDTH:10"
set DDR4_CONTROLLER_ADD_CMD_DRIVE "DDR4_CONTROLLER_ADD_CMD_DRIVE:48"
set DDR4_CONTROLLER_CLK_DRIVE "DDR4_CONTROLLER_CLK_DRIVE:48"
set DDR4_CONTROLLER_DQ_DRIVE "DDR4_CONTROLLER_DQ_DRIVE:48"
set DDR4_CONTROLLER_DQ_ODT "DDR4_CONTROLLER_DQ_ODT:60"
set DDR4_CONTROLLER_DQS_DRIVE "DDR4_CONTROLLER_DQS_DRIVE:48"
set DDR4_CONTROLLER_DQS_ODT "DDR4_CONTROLLER_DQS_ODT:60"
set DDR4_DM_MODE "DDR4_DM_MODE:DM"
set DDR4_ENABLE_ECC "DDR4_ENABLE_ECC:false"
set DDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE "DDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE:false"
set DDR4_ENABLE_PAR_ALERT "DDR4_ENABLE_PAR_ALERT:false"
set DDR4_GRANULARITY_MODE "DDR4_GRANULARITY_MODE:0"
set DDR4_INTERNAL_VREF_MONITER "DDR4_INTERNAL_VREF_MONITER:0"
set DDR4_MEMORY_FORMAT "DDR4_MEMORY_FORMAT:COMPONENT"
set DDR4_NB_CLKS "DDR4_NB_CLKS:1"
set DDR4_NB_RANKS "DDR4_NB_RANKS:1"
set DDR4_ODT_ENABLE_RD_RNK0_ODT0 "DDR4_ODT_ENABLE_RD_RNK0_ODT0:false"
set DDR4_ODT_ENABLE_RD_RNK0_ODT1 "DDR4_ODT_ENABLE_RD_RNK0_ODT1:false"
set DDR4_ODT_ENABLE_RD_RNK1_ODT0 "DDR4_ODT_ENABLE_RD_RNK1_ODT0:false"
set DDR4_ODT_ENABLE_RD_RNK1_ODT1 "DDR4_ODT_ENABLE_RD_RNK1_ODT1:false"
set DDR4_ODT_ENABLE_WR_RNK0_ODT0 "DDR4_ODT_ENABLE_WR_RNK0_ODT0:false"
set DDR4_ODT_ENABLE_WR_RNK0_ODT1 "DDR4_ODT_ENABLE_WR_RNK0_ODT1:false"
set DDR4_ODT_ENABLE_WR_RNK1_ODT0 "DDR4_ODT_ENABLE_WR_RNK1_ODT0:false"
set DDR4_ODT_ENABLE_WR_RNK1_ODT1 "DDR4_ODT_ENABLE_WR_RNK1_ODT1:false"
set DDR4_OUTPUT_DRIVE_STRENGTH "DDR4_OUTPUT_DRIVE_STRENGTH:RZQ7"
set DDR4_POWERDOWN_INPUT_BUFFER "DDR4_POWERDOWN_INPUT_BUFFER:1"
set DDR4_READ_BURST_TYPE "DDR4_READ_BURST_TYPE:SEQUENTIAL"
set DDR4_READ_PREAMBLE "DDR4_READ_PREAMBLE:0"
set DDR4_ROW_ADDR_WIDTH "DDR4_ROW_ADDR_WIDTH:15"
set DDR4_RTT_NOM "DDR4_RTT_NOM:RZQ4"
set DDR4_RTT_PARK "DDR4_RTT_PARK:0"
set DDR4_RTT_WR "DDR4_RTT_WR:OFF"
set DDR4_SELF_REFRESH_ABORT_MODE "DDR4_SELF_REFRESH_ABORT_MODE:0"
set DDR4_TEMPERATURE_REFRESH_MODE "DDR4_TEMPERATURE_REFRESH_MODE:0"
set DDR4_TEMPERATURE_REFRESH_RANGE "DDR4_TEMPERATURE_REFRESH_RANGE:NORMAL"
set DDR4_TIMING_CCD_L "DDR4_TIMING_CCD_L:5"
set DDR4_TIMING_CCD_S "DDR4_TIMING_CCD_S:4"
set DDR4_TIMING_FAW "DDR4_TIMING_FAW:25"
set DDR4_TIMING_RAS "DDR4_TIMING_RAS:35"
set DDR4_TIMING_RC "DDR4_TIMING_RC:50"
set DDR4_TIMING_RCD "DDR4_TIMING_RCD:15"
set DDR4_TIMING_REFI "DDR4_TIMING_REFI:7.8"
set DDR4_TIMING_RFC "DDR4_TIMING_RFC:160"
set DDR4_TIMING_RP "DDR4_TIMING_RP:15"
set DDR4_TIMING_RRD_L "DDR4_TIMING_RRD_L:5"
set DDR4_TIMING_RRD_S "DDR4_TIMING_RRD_S:4"
set DDR4_TIMING_RTP "DDR4_TIMING_RTP:7.5"
set DDR4_TIMING_WR "DDR4_TIMING_WR:15"
set DDR4_TIMING_WTR_L "DDR4_TIMING_WTR_L:6"
set DDR4_TIMING_WTR_S "DDR4_TIMING_WTR_S:2"
set DDR4_VREF_CALIB_ENABLE "DDR4_VREF_CALIB_ENABLE:0"
set DDR4_VREF_CALIB_RANGE "DDR4_VREF_CALIB_RANGE:0"
set DDR4_VREF_CALIB_VALUE "DDR4_VREF_CALIB_VALUE:70.4"
set DDR4_WIDTH "DDR4_WIDTH:32"
set DDR4_WRITE_PREAMBLE "DDR4_WRITE_PREAMBLE:0"
set DDR4_ZQ_CAL_INIT_TIME "DDR4_ZQ_CAL_INIT_TIME:1024"
set DDR4_ZQ_CAL_L_TIME "DDR4_ZQ_CAL_L_TIME:512"
set DDR4_ZQ_CAL_S_TIME "DDR4_ZQ_CAL_S_TIME:128"
set DDR4_ZQ_CALIB_PERIOD "DDR4_ZQ_CALIB_PERIOD:200"
set DDR4_ZQ_CALIB_TYPE "DDR4_ZQ_CALIB_TYPE:0"
set DDR_REFCLK "DDR_REFCLK:DEDICATED_IO"
set DDR_SDRAM_TYPE "DDR_SDRAM_TYPE:LPDDR4"
set EMMC "EMMC:MSSIO_B4"
set EMMC_DATA_7_4 "EMMC_DATA_7_4:MSSIO_B4"
set EMMC_SD_SDIO_FREQ "EMMC_SD_SDIO_FREQ:200"
set FIC_0_AXI4_MASTER_USED "FIC_0_AXI4_MASTER_USED:false"
set FIC_0_AXI4_SLAVE_USED "FIC_0_AXI4_SLAVE_USED:false"
set FIC_0_EMBEDDED_DLL_USED "FIC_0_EMBEDDED_DLL_USED:true"
set FIC_1_AXI4_MASTER_USED "FIC_1_AXI4_MASTER_USED:false"
set FIC_1_AXI4_SLAVE_USED "FIC_1_AXI4_SLAVE_USED:false"
set FIC_1_EMBEDDED_DLL_USED "FIC_1_EMBEDDED_DLL_USED:true"
set FIC_2_AXI4_SLAVE_USED "FIC_2_AXI4_SLAVE_USED:false"
set FIC_2_EMBEDDED_DLL_USED "FIC_2_EMBEDDED_DLL_USED:true"
set FIC_3_APB_MASTER_USED "FIC_3_APB_MASTER_USED:false"
set FIC_3_EMBEDDED_DLL_USED "FIC_3_EMBEDDED_DLL_USED:true"
set GPIO_0_0 "GPIO_0_0:UNUSED"
set GPIO_0_0_7_RESET_SOURCE "GPIO_0_0_7_RESET_SOURCE:MSS"
set GPIO_0_0_DIR "GPIO_0_0_DIR:IN"
set GPIO_0_1 "GPIO_0_1:UNUSED"
set GPIO_0_1_DIR "GPIO_0_1_DIR:IN"
set GPIO_0_2 "GPIO_0_2:UNUSED"
set GPIO_0_2_DIR "GPIO_0_2_DIR:IN"
set GPIO_0_3 "GPIO_0_3:UNUSED"
set GPIO_0_3_DIR "GPIO_0_3_DIR:IN"
set GPIO_0_4 "GPIO_0_4:UNUSED"
set GPIO_0_4_DIR "GPIO_0_4_DIR:IN"
set GPIO_0_5 "GPIO_0_5:UNUSED"
set GPIO_0_5_DIR "GPIO_0_5_DIR:IN"
set GPIO_0_6 "GPIO_0_6:UNUSED"
set GPIO_0_6_DIR "GPIO_0_6_DIR:IN"
set GPIO_0_7 "GPIO_0_7:UNUSED"
set GPIO_0_7_DIR "GPIO_0_7_DIR:IN"
set GPIO_0_8 "GPIO_0_8:UNUSED"
set GPIO_0_8_13_RESET_SOURCE "GPIO_0_8_13_RESET_SOURCE:MSS"
set GPIO_0_8_DIR "GPIO_0_8_DIR:IN"
set GPIO_0_9 "GPIO_0_9:UNUSED"
set GPIO_0_9_DIR "GPIO_0_9_DIR:IN"
set GPIO_0_10 "GPIO_0_10:UNUSED"
set GPIO_0_10_DIR "GPIO_0_10_DIR:IN"
set GPIO_0_11 "GPIO_0_11:UNUSED"
set GPIO_0_11_DIR "GPIO_0_11_DIR:IN"
set GPIO_0_12 "GPIO_0_12:UNUSED"
set GPIO_0_12_DIR "GPIO_0_12_DIR:IN"
set GPIO_0_13 "GPIO_0_13:UNUSED"
set GPIO_0_13_DIR "GPIO_0_13_DIR:IN"
set GPIO_1_0 "GPIO_1_0:UNUSED"
set GPIO_1_0_7_RESET_SOURCE "GPIO_1_0_7_RESET_SOURCE:MSS"
set GPIO_1_0_DIR "GPIO_1_0_DIR:IN"
set GPIO_1_1 "GPIO_1_1:UNUSED"
set GPIO_1_1_DIR "GPIO_1_1_DIR:IN"
set GPIO_1_2 "GPIO_1_2:UNUSED"
set GPIO_1_2_DIR "GPIO_1_2_DIR:IN"
set GPIO_1_3 "GPIO_1_3:UNUSED"
set GPIO_1_3_DIR "GPIO_1_3_DIR:IN"
set GPIO_1_4 "GPIO_1_4:UNUSED"
set GPIO_1_4_DIR "GPIO_1_4_DIR:IN"
set GPIO_1_5 "GPIO_1_5:UNUSED"
set GPIO_1_5_DIR "GPIO_1_5_DIR:IN"
set GPIO_1_6 "GPIO_1_6:UNUSED"
set GPIO_1_6_DIR "GPIO_1_6_DIR:IN"
set GPIO_1_7 "GPIO_1_7:UNUSED"
set GPIO_1_7_DIR "GPIO_1_7_DIR:IN"
set GPIO_1_8 "GPIO_1_8:UNUSED"
set GPIO_1_8_15_RESET_SOURCE "GPIO_1_8_15_RESET_SOURCE:MSS"
set GPIO_1_8_DIR "GPIO_1_8_DIR:IN"
set GPIO_1_9 "GPIO_1_9:UNUSED"
set GPIO_1_9_DIR "GPIO_1_9_DIR:IN"
set GPIO_1_10 "GPIO_1_10:UNUSED"
set GPIO_1_10_DIR "GPIO_1_10_DIR:IN"
set GPIO_1_11 "GPIO_1_11:UNUSED"
set GPIO_1_11_DIR "GPIO_1_11_DIR:IN"
set GPIO_1_12 "GPIO_1_12:UNUSED"
set GPIO_1_12_DIR "GPIO_1_12_DIR:IN"
set GPIO_1_13 "GPIO_1_13:UNUSED"
set GPIO_1_13_DIR "GPIO_1_13_DIR:IN"
set GPIO_1_14 "GPIO_1_14:UNUSED"
set GPIO_1_14_DIR "GPIO_1_14_DIR:IN"
set GPIO_1_15 "GPIO_1_15:UNUSED"
set GPIO_1_15_DIR "GPIO_1_15_DIR:IN"
set GPIO_1_16 "GPIO_1_16:UNUSED"
set GPIO_1_16_23_RESET_SOURCE "GPIO_1_16_23_RESET_SOURCE:MSS"
set GPIO_1_16_DIR "GPIO_1_16_DIR:IN"
set GPIO_1_17 "GPIO_1_17:UNUSED"
set GPIO_1_17_DIR "GPIO_1_17_DIR:IN"
set GPIO_1_18 "GPIO_1_18:UNUSED"
set GPIO_1_18_DIR "GPIO_1_18_DIR:IN"
set GPIO_1_19 "GPIO_1_19:UNUSED"
set GPIO_1_19_DIR "GPIO_1_19_DIR:IN"
set GPIO_1_20 "GPIO_1_20:UNUSED"
set GPIO_1_20_DIR "GPIO_1_20_DIR:IN"
set GPIO_1_21 "GPIO_1_21:UNUSED"
set GPIO_1_21_DIR "GPIO_1_21_DIR:IN"
set GPIO_1_22 "GPIO_1_22:UNUSED"
set GPIO_1_22_DIR "GPIO_1_22_DIR:IN"
set GPIO_1_23 "GPIO_1_23:UNUSED"
set GPIO_1_23_DIR "GPIO_1_23_DIR:IN"
set GPIO_2_0 "GPIO_2_0:FABRIC"
set GPIO_2_0_7_RESET_SOURCE "GPIO_2_0_7_RESET_SOURCE:MSS"
set GPIO_2_0_DIR "GPIO_2_0_DIR:OUT"
set GPIO_2_1 "GPIO_2_1:UNUSED"
set GPIO_2_1_DIR "GPIO_2_1_DIR:OUT"
set GPIO_2_2 "GPIO_2_2:FABRIC"
set GPIO_2_2_DIR "GPIO_2_2_DIR:OUT"
set GPIO_2_3 "GPIO_2_3:FABRIC"
set GPIO_2_3_DIR "GPIO_2_3_DIR:OUT"
set GPIO_2_4 "GPIO_2_4:FABRIC"
set GPIO_2_4_DIR "GPIO_2_4_DIR:OUT"
set GPIO_2_5 "GPIO_2_5:FABRIC"
set GPIO_2_5_DIR "GPIO_2_5_DIR:OUT"
set GPIO_2_6 "GPIO_2_6:FABRIC"
set GPIO_2_6_DIR "GPIO_2_6_DIR:OUT"
set GPIO_2_7 "GPIO_2_7:FABRIC"
set GPIO_2_7_DIR "GPIO_2_7_DIR:OUT"
set GPIO_2_8 "GPIO_2_8:FABRIC"
set GPIO_2_8_15_RESET_SOURCE "GPIO_2_8_15_RESET_SOURCE:MSS"
set GPIO_2_8_DIR "GPIO_2_8_DIR:OUT"
set GPIO_2_9 "GPIO_2_9:FABRIC"
set GPIO_2_9_DIR "GPIO_2_9_DIR:OUT"
set GPIO_2_10 "GPIO_2_10:FABRIC"
set GPIO_2_10_DIR "GPIO_2_10_DIR:OUT"
set GPIO_2_11 "GPIO_2_11:UNUSED"
set GPIO_2_11_DIR "GPIO_2_11_DIR:OUT"
set GPIO_2_12 "GPIO_2_12:UNUSED"
set GPIO_2_12_DIR "GPIO_2_12_DIR:OUT"
set GPIO_2_13 "GPIO_2_13:UNUSED"
set GPIO_2_13_DIR "GPIO_2_13_DIR:OUT"
set GPIO_2_14 "GPIO_2_14:UNUSED"
set GPIO_2_14_DIR "GPIO_2_14_DIR:OUT"
set GPIO_2_15 "GPIO_2_15:UNUSED"
set GPIO_2_15_DIR "GPIO_2_15_DIR:OUT"
set GPIO_2_16 "GPIO_2_16:FABRIC"
set GPIO_2_16_23_RESET_SOURCE "GPIO_2_16_23_RESET_SOURCE:MSS"
set GPIO_2_16_DIR "GPIO_2_16_DIR:OUT"
set GPIO_2_17 "GPIO_2_17:FABRIC"
set GPIO_2_17_DIR "GPIO_2_17_DIR:OUT"
set GPIO_2_18 "GPIO_2_18:FABRIC"
set GPIO_2_18_DIR "GPIO_2_18_DIR:OUT"
set GPIO_2_19 "GPIO_2_19:FABRIC"
set GPIO_2_19_DIR "GPIO_2_19_DIR:OUT"
set GPIO_2_20 "GPIO_2_20:UNUSED"
set GPIO_2_20_DIR "GPIO_2_20_DIR:IN"
set GPIO_2_21 "GPIO_2_21:UNUSED"
set GPIO_2_21_DIR "GPIO_2_21_DIR:IN"
set GPIO_2_22 "GPIO_2_22:UNUSED"
set GPIO_2_22_DIR "GPIO_2_22_DIR:IN"
set GPIO_2_23 "GPIO_2_23:UNUSED"
set GPIO_2_23_DIR "GPIO_2_23_DIR:IN"
set GPIO_2_24 "GPIO_2_24:UNUSED"
set GPIO_2_24_31_RESET_SOURCE "GPIO_2_24_31_RESET_SOURCE:MSS"
set GPIO_2_24_DIR "GPIO_2_24_DIR:IN"
set GPIO_2_25 "GPIO_2_25:UNUSED"
set GPIO_2_25_DIR "GPIO_2_25_DIR:IN"
set GPIO_2_26 "GPIO_2_26:FABRIC"
set GPIO_2_26_DIR "GPIO_2_26_DIR:OUT"
set GPIO_2_27 "GPIO_2_27:FABRIC"
set GPIO_2_27_DIR "GPIO_2_27_DIR:OUT"
set GPIO_2_28 "GPIO_2_28:FABRIC"
set GPIO_2_28_DIR "GPIO_2_28_DIR:OUT"
set GPIO_2_29 "GPIO_2_29:UNUSED"
set GPIO_2_29_DIR "GPIO_2_29_DIR:IN"
set GPIO_2_30 "GPIO_2_30:FABRIC"
set GPIO_2_30_DIR "GPIO_2_30_DIR:IN"
set GPIO_2_31 "GPIO_2_31:FABRIC"
set GPIO_2_31_DIR "GPIO_2_31_DIR:IN"
set I2C_0 "I2C_0:FABRIC"
set I2C_0_BAUD_RATE_CLOCK "I2C_0_BAUD_RATE_CLOCK:UNUSED"
set I2C_0_SMBUS "I2C_0_SMBUS:UNUSED"
set I2C_1 "I2C_1:FABRIC"
set I2C_1_BAUD_RATE_CLOCK "I2C_1_BAUD_RATE_CLOCK:UNUSED"
set I2C_1_SMBUS "I2C_1_SMBUS:UNUSED"
set INTERRUPT "INTERRUPT:true"
set IO_REFCLK_FREQ "IO_REFCLK_FREQ:125"
set JTAG_TRACE "JTAG_TRACE:false"
set JTAG_TRACE_CONTROL_VIA_FABRIC "JTAG_TRACE_CONTROL_VIA_FABRIC:false"
set LOCK_DOWN_B2_IOS "LOCK_DOWN_B2_IOS:false"
set LOCK_DOWN_B4_IOS "LOCK_DOWN_B4_IOS:false"
set LOCK_DOWN_DDR_IOS "LOCK_DOWN_DDR_IOS:false"
set LOCK_DOWN_SGMII_IOS "LOCK_DOWN_SGMII_IOS:false"
set LPDDR3_ADDRESS_ORDERING "LPDDR3_ADDRESS_ORDERING:CHIP_ROW_BANK_COL"
set LPDDR3_BANK_ADDR_WIDTH "LPDDR3_BANK_ADDR_WIDTH:3"
set LPDDR3_CLOCK_DDR "LPDDR3_CLOCK_DDR:666"
set LPDDR3_COL_ADDR_WIDTH "LPDDR3_COL_ADDR_WIDTH:11"
set LPDDR3_CONTROLLER_ADD_CMD_DRIVE "LPDDR3_CONTROLLER_ADD_CMD_DRIVE:40"
set LPDDR3_CONTROLLER_CLK_DRIVE "LPDDR3_CONTROLLER_CLK_DRIVE:48"
set LPDDR3_CONTROLLER_DQ_DRIVE "LPDDR3_CONTROLLER_DQ_DRIVE:48"
set LPDDR3_CONTROLLER_DQ_ODT "LPDDR3_CONTROLLER_DQ_ODT:120"
set LPDDR3_CONTROLLER_DQS_DRIVE "LPDDR3_CONTROLLER_DQS_DRIVE:48"
set LPDDR3_CONTROLLER_DQS_ODT "LPDDR3_CONTROLLER_DQS_ODT:120"
set LPDDR3_DATA_LATENCY "LPDDR3_DATA_LATENCY:RL10WL6"
set LPDDR3_DM_MODE "LPDDR3_DM_MODE:DM"
set LPDDR3_DQ_ODT "LPDDR3_DQ_ODT:DISABLE"
set LPDDR3_ENABLE_ECC "LPDDR3_ENABLE_ECC:false"
set LPDDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE "LPDDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE:false"
set LPDDR3_MEMORY_FORMAT "LPDDR3_MEMORY_FORMAT:COMPONENT"
set LPDDR3_ODT_ENABLE_RD_RNK0_ODT0 "LPDDR3_ODT_ENABLE_RD_RNK0_ODT0:false"
set LPDDR3_ODT_ENABLE_WR_RNK0_ODT0 "LPDDR3_ODT_ENABLE_WR_RNK0_ODT0:false"
set LPDDR3_OUTPUT_DRIVE_STRENGTH "LPDDR3_OUTPUT_DRIVE_STRENGTH:PDPU40"
set LPDDR3_POWERDOWN_ODT "LPDDR3_POWERDOWN_ODT:0"
set LPDDR3_ROW_ADDR_WIDTH "LPDDR3_ROW_ADDR_WIDTH:14"
set LPDDR3_TIMING_FAW "LPDDR3_TIMING_FAW:50"
set LPDDR3_TIMING_MRR "LPDDR3_TIMING_MRR:4"
set LPDDR3_TIMING_MRW "LPDDR3_TIMING_MRW:10"
set LPDDR3_TIMING_RAS "LPDDR3_TIMING_RAS:42"
set LPDDR3_TIMING_RC "LPDDR3_TIMING_RC:57"
set LPDDR3_TIMING_RCD "LPDDR3_TIMING_RCD:15"
set LPDDR3_TIMING_REFI "LPDDR3_TIMING_REFI:3.9"
set LPDDR3_TIMING_RFC "LPDDR3_TIMING_RFC:130"
set LPDDR3_TIMING_RP "LPDDR3_TIMING_RP:15"
set LPDDR3_TIMING_RRD "LPDDR3_TIMING_RRD:10"
set LPDDR3_TIMING_RTP "LPDDR3_TIMING_RTP:8"
set LPDDR3_TIMING_WR "LPDDR3_TIMING_WR:18"
set LPDDR3_TIMING_WTR "LPDDR3_TIMING_WTR:4"
set LPDDR3_WIDTH "LPDDR3_WIDTH:32"
set LPDDR3_ZQ_CAL_INIT_TIME "LPDDR3_ZQ_CAL_INIT_TIME:1"
set LPDDR3_ZQ_CAL_L_TIME "LPDDR3_ZQ_CAL_L_TIME:360"
set LPDDR3_ZQ_CAL_R_TIME "LPDDR3_ZQ_CAL_R_TIME:50"
set LPDDR3_ZQ_CAL_S_TIME "LPDDR3_ZQ_CAL_S_TIME:90"
set LPDDR3_ZQ_CALIB_PERIOD "LPDDR3_ZQ_CALIB_PERIOD:200"
set LPDDR3_ZQ_CALIB_TYPE "LPDDR3_ZQ_CALIB_TYPE:0"
set LPDDR4_ADDRESS_ORDERING "LPDDR4_ADDRESS_ORDERING:CHIP_ROW_BANK_COL"
set LPDDR4_BANK_ADDR_WIDTH "LPDDR4_BANK_ADDR_WIDTH:3"
set LPDDR4_CA_ODT "LPDDR4_CA_ODT:DISABLE"
set LPDDR4_CLOCK_DDR "LPDDR4_CLOCK_DDR:800"
set LPDDR4_COL_ADDR_WIDTH "LPDDR4_COL_ADDR_WIDTH:10"
set LPDDR4_CONTROLLER_ADD_CMD_DRIVE "LPDDR4_CONTROLLER_ADD_CMD_DRIVE:48"
set LPDDR4_CONTROLLER_CLK_DRIVE "LPDDR4_CONTROLLER_CLK_DRIVE:48"
set LPDDR4_CONTROLLER_DQ_DRIVE "LPDDR4_CONTROLLER_DQ_DRIVE:48"
set LPDDR4_CONTROLLER_DQ_ODT "LPDDR4_CONTROLLER_DQ_ODT:60"
set LPDDR4_CONTROLLER_DQS_DRIVE "LPDDR4_CONTROLLER_DQS_DRIVE:48"
set LPDDR4_CONTROLLER_DQS_ODT "LPDDR4_CONTROLLER_DQS_ODT:60"
set LPDDR4_DM_MODE "LPDDR4_DM_MODE:DM"
set LPDDR4_DQ_ODT "LPDDR4_DQ_ODT:RZQ4"
set LPDDR4_DRIVE_STRENGTH "LPDDR4_DRIVE_STRENGTH:RZQ6"
set LPDDR4_ENABLE_ECC "LPDDR4_ENABLE_ECC:false"
set LPDDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE "LPDDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE:false"
set LPDDR4_MEMORY_FORMAT "LPDDR4_MEMORY_FORMAT:COMPONENT"
set LPDDR4_ODTE_CA "LPDDR4_ODTE_CA:0"
set LPDDR4_ODTE_CK "LPDDR4_ODTE_CK:0"
set LPDDR4_ODTE_CS "LPDDR4_ODTE_CS:0"
set LPDDR4_PULLUP_CAL "LPDDR4_PULLUP_CAL:VDDQ3"
set LPDDR4_RD_POSTAMBLE "LPDDR4_RD_POSTAMBLE:CK0P5"
set LPDDR4_RD_PREAMBLE "LPDDR4_RD_PREAMBLE:STATIC"
set LPDDR4_READ_LATENCY "LPDDR4_READ_LATENCY:RL14"
set LPDDR4_ROW_ADDR_WIDTH "LPDDR4_ROW_ADDR_WIDTH:16"
set LPDDR4_SELF_REFRESH_ABORT_MODE "LPDDR4_SELF_REFRESH_ABORT_MODE:0"
set LPDDR4_SOC_ODT "LPDDR4_SOC_ODT:DISABLE"
set LPDDR4_TIMING_FAW "LPDDR4_TIMING_FAW:40"
set LPDDR4_TIMING_MRR "LPDDR4_TIMING_MRR:8"
set LPDDR4_TIMING_MRW "LPDDR4_TIMING_MRW:10"
set LPDDR4_TIMING_RAS "LPDDR4_TIMING_RAS:42"
set LPDDR4_TIMING_RC "LPDDR4_TIMING_RC:63"
set LPDDR4_TIMING_RCD "LPDDR4_TIMING_RCD:18"
set LPDDR4_TIMING_REFI "LPDDR4_TIMING_REFI:3.904"
set LPDDR4_TIMING_RFC "LPDDR4_TIMING_RFC:380"
set LPDDR4_TIMING_RP "LPDDR4_TIMING_RP:21"
set LPDDR4_TIMING_RRD "LPDDR4_TIMING_RRD:10"
set LPDDR4_TIMING_RTP "LPDDR4_TIMING_RTP:10"
set LPDDR4_TIMING_WR "LPDDR4_TIMING_WR:18"
set LPDDR4_TIMING_WTR "LPDDR4_TIMING_WTR:8"
set LPDDR4_WIDTH "LPDDR4_WIDTH:32"
set LPDDR4_WR_POSTAMBLE "LPDDR4_WR_POSTAMBLE:CK0P5"
set LPDDR4_WRITE_LATENCY "LPDDR4_WRITE_LATENCY:WL8"
set LPDDR4_ZQ_CAL_LATCH_TIME "LPDDR4_ZQ_CAL_LATCH_TIME:30"
set LPDDR4_ZQ_CAL_R_TIME "LPDDR4_ZQ_CAL_R_TIME:50"
set LPDDR4_ZQ_CAL_TIME "LPDDR4_ZQ_CAL_TIME:1"
set LPDDR4_ZQ_CALIB_PERIOD "LPDDR4_ZQ_CALIB_PERIOD:200"
set MAC_0 "MAC_0:SGMII_IO_B5"
set MAC_0_FILTER "MAC_0_FILTER:UNUSED"
set MAC_0_MANAGEMENT "MAC_0_MANAGEMENT:UNUSED"
set MAC_0_OTHER "MAC_0_OTHER:UNUSED"
set MAC_0_TSU "MAC_0_TSU:INCREMENT_MODE"
set MAC_1 "MAC_1:SGMII_IO_B5"
set MAC_1_FILTER "MAC_1_FILTER:UNUSED"
set MAC_1_MANAGEMENT "MAC_1_MANAGEMENT:MSSIO_B2_B"
set MAC_1_OTHER "MAC_1_OTHER:UNUSED"
set MAC_1_TSU "MAC_1_TSU:INCREMENT_MODE"
set MAC_SGMII_REFCLK "MAC_SGMII_REFCLK:DEDICATED_IO"
set MAC_TSU_REFCLK "MAC_TSU_REFCLK:DEDICATED_IO"
set MMUART_0 "MMUART_0:FABRIC"
set MMUART_0_MODE "MMUART_0_MODE:ASYNCHRONOUS"
set MMUART_0_MODEM "MMUART_0_MODEM:UNUSED"
set MMUART_0_OTHER "MMUART_0_OTHER:UNUSED"
set MMUART_1 "MMUART_1:FABRIC"
set MMUART_1_MODE "MMUART_1_MODE:ASYNCHRONOUS"
set MMUART_1_MODEM "MMUART_1_MODEM:UNUSED"
set MMUART_1_OTHER "MMUART_1_OTHER:UNUSED"
set MMUART_2 "MMUART_2:FABRIC"
set MMUART_3 "MMUART_3:FABRIC"
set MMUART_4 "MMUART_4:UNUSED"
set MSS_AHB_APB_CLK_DIV "MSS_AHB_APB_CLK_DIV:4"
set MSS_AHB_APB_CLK_FREQ "MSS_AHB_APB_CLK_FREQ:150"
set MSS_AXI_CLK_DIV "MSS_AXI_CLK_DIV:2"
set MSS_AXI_CLK_FREQ "MSS_AXI_CLK_FREQ:300"
set MSS_CLK_DIV "MSS_CLK_DIV:1"
set MSS_CLK_FREQ "MSS_CLK_FREQ:600"
set MSS_PLLOUT_FREQ "MSS_PLLOUT_FREQ:600"
set MSS_REFCLK "MSS_REFCLK:DEDICATED_IO"
set MSSIO_0_ATP_EN "MSSIO_0_ATP_EN:false"
set MSSIO_0_CLAMP_DIODE "MSSIO_0_CLAMP_DIODE:false"
set MSSIO_0_LOCK_DOWN "MSSIO_0_LOCK_DOWN:false"
set MSSIO_0_LP_PERSIST "MSSIO_0_LP_PERSIST:false"
set MSSIO_0_LPMD_IBUF "MSSIO_0_LPMD_IBUF:false"
set MSSIO_0_LPMD_OBUF "MSSIO_0_LPMD_OBUF:false"
set MSSIO_0_MD_IBUF "MSSIO_0_MD_IBUF:true"
set MSSIO_0_OUT_DRIVE "MSSIO_0_OUT_DRIVE:8"
set MSSIO_0_RES_PULL "MSSIO_0_RES_PULL:UP"
set MSSIO_0_SCHMITT_TRIGGER "MSSIO_0_SCHMITT_TRIGGER:false"
set MSSIO_1_ATP_EN "MSSIO_1_ATP_EN:false"
set MSSIO_1_CLAMP_DIODE "MSSIO_1_CLAMP_DIODE:false"
set MSSIO_1_LOCK_DOWN "MSSIO_1_LOCK_DOWN:false"
set MSSIO_1_LP_PERSIST "MSSIO_1_LP_PERSIST:false"
set MSSIO_1_LPMD_IBUF "MSSIO_1_LPMD_IBUF:false"
set MSSIO_1_LPMD_OBUF "MSSIO_1_LPMD_OBUF:false"
set MSSIO_1_MD_IBUF "MSSIO_1_MD_IBUF:true"
set MSSIO_1_OUT_DRIVE "MSSIO_1_OUT_DRIVE:8"
set MSSIO_1_RES_PULL "MSSIO_1_RES_PULL:UP"
set MSSIO_1_SCHMITT_TRIGGER "MSSIO_1_SCHMITT_TRIGGER:false"
set MSSIO_2_ATP_EN "MSSIO_2_ATP_EN:false"
set MSSIO_2_CLAMP_DIODE "MSSIO_2_CLAMP_DIODE:false"
set MSSIO_2_LOCK_DOWN "MSSIO_2_LOCK_DOWN:false"
set MSSIO_2_LP_PERSIST "MSSIO_2_LP_PERSIST:false"
set MSSIO_2_LPMD_IBUF "MSSIO_2_LPMD_IBUF:false"
set MSSIO_2_LPMD_OBUF "MSSIO_2_LPMD_OBUF:false"
set MSSIO_2_MD_IBUF "MSSIO_2_MD_IBUF:true"
set MSSIO_2_OUT_DRIVE "MSSIO_2_OUT_DRIVE:8"
set MSSIO_2_RES_PULL "MSSIO_2_RES_PULL:UP"
set MSSIO_2_SCHMITT_TRIGGER "MSSIO_2_SCHMITT_TRIGGER:false"
set MSSIO_3_ATP_EN "MSSIO_3_ATP_EN:false"
set MSSIO_3_CLAMP_DIODE "MSSIO_3_CLAMP_DIODE:false"
set MSSIO_3_LOCK_DOWN "MSSIO_3_LOCK_DOWN:false"
set MSSIO_3_LP_PERSIST "MSSIO_3_LP_PERSIST:false"
set MSSIO_3_LPMD_IBUF "MSSIO_3_LPMD_IBUF:false"
set MSSIO_3_LPMD_OBUF "MSSIO_3_LPMD_OBUF:false"
set MSSIO_3_MD_IBUF "MSSIO_3_MD_IBUF:true"
set MSSIO_3_OUT_DRIVE "MSSIO_3_OUT_DRIVE:8"
set MSSIO_3_RES_PULL "MSSIO_3_RES_PULL:UP"
set MSSIO_3_SCHMITT_TRIGGER "MSSIO_3_SCHMITT_TRIGGER:false"
set MSSIO_4_ATP_EN "MSSIO_4_ATP_EN:false"
set MSSIO_4_CLAMP_DIODE "MSSIO_4_CLAMP_DIODE:false"
set MSSIO_4_LOCK_DOWN "MSSIO_4_LOCK_DOWN:false"
set MSSIO_4_LP_PERSIST "MSSIO_4_LP_PERSIST:false"
set MSSIO_4_LPMD_IBUF "MSSIO_4_LPMD_IBUF:false"
set MSSIO_4_LPMD_OBUF "MSSIO_4_LPMD_OBUF:false"
set MSSIO_4_MD_IBUF "MSSIO_4_MD_IBUF:true"
set MSSIO_4_OUT_DRIVE "MSSIO_4_OUT_DRIVE:8"
set MSSIO_4_RES_PULL "MSSIO_4_RES_PULL:UP"
set MSSIO_4_SCHMITT_TRIGGER "MSSIO_4_SCHMITT_TRIGGER:false"
set MSSIO_5_ATP_EN "MSSIO_5_ATP_EN:false"
set MSSIO_5_CLAMP_DIODE "MSSIO_5_CLAMP_DIODE:false"
set MSSIO_5_LOCK_DOWN "MSSIO_5_LOCK_DOWN:false"
set MSSIO_5_LP_PERSIST "MSSIO_5_LP_PERSIST:false"
set MSSIO_5_LPMD_IBUF "MSSIO_5_LPMD_IBUF:false"
set MSSIO_5_LPMD_OBUF "MSSIO_5_LPMD_OBUF:false"
set MSSIO_5_MD_IBUF "MSSIO_5_MD_IBUF:true"
set MSSIO_5_OUT_DRIVE "MSSIO_5_OUT_DRIVE:8"
set MSSIO_5_RES_PULL "MSSIO_5_RES_PULL:UP"
set MSSIO_5_SCHMITT_TRIGGER "MSSIO_5_SCHMITT_TRIGGER:false"
set MSSIO_6_ATP_EN "MSSIO_6_ATP_EN:false"
set MSSIO_6_CLAMP_DIODE "MSSIO_6_CLAMP_DIODE:false"
set MSSIO_6_LOCK_DOWN "MSSIO_6_LOCK_DOWN:false"
set MSSIO_6_LP_PERSIST "MSSIO_6_LP_PERSIST:false"
set MSSIO_6_LPMD_IBUF "MSSIO_6_LPMD_IBUF:false"
set MSSIO_6_LPMD_OBUF "MSSIO_6_LPMD_OBUF:false"
set MSSIO_6_MD_IBUF "MSSIO_6_MD_IBUF:true"
set MSSIO_6_OUT_DRIVE "MSSIO_6_OUT_DRIVE:8"
set MSSIO_6_RES_PULL "MSSIO_6_RES_PULL:UP"
set MSSIO_6_SCHMITT_TRIGGER "MSSIO_6_SCHMITT_TRIGGER:false"
set MSSIO_7_ATP_EN "MSSIO_7_ATP_EN:false"
set MSSIO_7_CLAMP_DIODE "MSSIO_7_CLAMP_DIODE:false"
set MSSIO_7_LOCK_DOWN "MSSIO_7_LOCK_DOWN:false"
set MSSIO_7_LP_PERSIST "MSSIO_7_LP_PERSIST:false"
set MSSIO_7_LPMD_IBUF "MSSIO_7_LPMD_IBUF:false"
set MSSIO_7_LPMD_OBUF "MSSIO_7_LPMD_OBUF:false"
set MSSIO_7_MD_IBUF "MSSIO_7_MD_IBUF:true"
set MSSIO_7_OUT_DRIVE "MSSIO_7_OUT_DRIVE:8"
set MSSIO_7_RES_PULL "MSSIO_7_RES_PULL:UP"
set MSSIO_7_SCHMITT_TRIGGER "MSSIO_7_SCHMITT_TRIGGER:false"
set MSSIO_8_ATP_EN "MSSIO_8_ATP_EN:false"
set MSSIO_8_CLAMP_DIODE "MSSIO_8_CLAMP_DIODE:false"
set MSSIO_8_LOCK_DOWN "MSSIO_8_LOCK_DOWN:false"
set MSSIO_8_LP_PERSIST "MSSIO_8_LP_PERSIST:false"
set MSSIO_8_LPMD_IBUF "MSSIO_8_LPMD_IBUF:false"
set MSSIO_8_LPMD_OBUF "MSSIO_8_LPMD_OBUF:false"
set MSSIO_8_MD_IBUF "MSSIO_8_MD_IBUF:true"
set MSSIO_8_OUT_DRIVE "MSSIO_8_OUT_DRIVE:8"
set MSSIO_8_RES_PULL "MSSIO_8_RES_PULL:UP"
set MSSIO_8_SCHMITT_TRIGGER "MSSIO_8_SCHMITT_TRIGGER:false"
set MSSIO_9_ATP_EN "MSSIO_9_ATP_EN:false"
set MSSIO_9_CLAMP_DIODE "MSSIO_9_CLAMP_DIODE:false"
set MSSIO_9_LOCK_DOWN "MSSIO_9_LOCK_DOWN:false"
set MSSIO_9_LP_PERSIST "MSSIO_9_LP_PERSIST:false"
set MSSIO_9_LPMD_IBUF "MSSIO_9_LPMD_IBUF:false"
set MSSIO_9_LPMD_OBUF "MSSIO_9_LPMD_OBUF:false"
set MSSIO_9_MD_IBUF "MSSIO_9_MD_IBUF:true"
set MSSIO_9_OUT_DRIVE "MSSIO_9_OUT_DRIVE:8"
set MSSIO_9_RES_PULL "MSSIO_9_RES_PULL:UP"
set MSSIO_9_SCHMITT_TRIGGER "MSSIO_9_SCHMITT_TRIGGER:false"
set MSSIO_10_ATP_EN "MSSIO_10_ATP_EN:false"
set MSSIO_10_CLAMP_DIODE "MSSIO_10_CLAMP_DIODE:false"
set MSSIO_10_LOCK_DOWN "MSSIO_10_LOCK_DOWN:false"
set MSSIO_10_LP_PERSIST "MSSIO_10_LP_PERSIST:false"
set MSSIO_10_LPMD_IBUF "MSSIO_10_LPMD_IBUF:false"
set MSSIO_10_LPMD_OBUF "MSSIO_10_LPMD_OBUF:false"
set MSSIO_10_MD_IBUF "MSSIO_10_MD_IBUF:true"
set MSSIO_10_OUT_DRIVE "MSSIO_10_OUT_DRIVE:8"
set MSSIO_10_RES_PULL "MSSIO_10_RES_PULL:UP"
set MSSIO_10_SCHMITT_TRIGGER "MSSIO_10_SCHMITT_TRIGGER:false"
set MSSIO_11_ATP_EN "MSSIO_11_ATP_EN:false"
set MSSIO_11_CLAMP_DIODE "MSSIO_11_CLAMP_DIODE:false"
set MSSIO_11_LOCK_DOWN "MSSIO_11_LOCK_DOWN:false"
set MSSIO_11_LP_PERSIST "MSSIO_11_LP_PERSIST:false"
set MSSIO_11_LPMD_IBUF "MSSIO_11_LPMD_IBUF:false"
set MSSIO_11_LPMD_OBUF "MSSIO_11_LPMD_OBUF:false"
set MSSIO_11_MD_IBUF "MSSIO_11_MD_IBUF:true"
set MSSIO_11_OUT_DRIVE "MSSIO_11_OUT_DRIVE:8"
set MSSIO_11_RES_PULL "MSSIO_11_RES_PULL:UP"
set MSSIO_11_SCHMITT_TRIGGER "MSSIO_11_SCHMITT_TRIGGER:false"
set MSSIO_12_ATP_EN "MSSIO_12_ATP_EN:false"
set MSSIO_12_CLAMP_DIODE "MSSIO_12_CLAMP_DIODE:false"
set MSSIO_12_LOCK_DOWN "MSSIO_12_LOCK_DOWN:false"
set MSSIO_12_LP_PERSIST "MSSIO_12_LP_PERSIST:false"
set MSSIO_12_LPMD_IBUF "MSSIO_12_LPMD_IBUF:false"
set MSSIO_12_LPMD_OBUF "MSSIO_12_LPMD_OBUF:false"
set MSSIO_12_MD_IBUF "MSSIO_12_MD_IBUF:true"
set MSSIO_12_OUT_DRIVE "MSSIO_12_OUT_DRIVE:8"
set MSSIO_12_RES_PULL "MSSIO_12_RES_PULL:UP"
set MSSIO_12_SCHMITT_TRIGGER "MSSIO_12_SCHMITT_TRIGGER:false"
set MSSIO_13_ATP_EN "MSSIO_13_ATP_EN:false"
set MSSIO_13_CLAMP_DIODE "MSSIO_13_CLAMP_DIODE:false"
set MSSIO_13_LOCK_DOWN "MSSIO_13_LOCK_DOWN:false"
set MSSIO_13_LP_PERSIST "MSSIO_13_LP_PERSIST:false"
set MSSIO_13_LPMD_IBUF "MSSIO_13_LPMD_IBUF:false"
set MSSIO_13_LPMD_OBUF "MSSIO_13_LPMD_OBUF:false"
set MSSIO_13_MD_IBUF "MSSIO_13_MD_IBUF:true"
set MSSIO_13_OUT_DRIVE "MSSIO_13_OUT_DRIVE:8"
set MSSIO_13_RES_PULL "MSSIO_13_RES_PULL:UP"
set MSSIO_13_SCHMITT_TRIGGER "MSSIO_13_SCHMITT_TRIGGER:false"
set MSSIO_14_ATP_EN "MSSIO_14_ATP_EN:false"
set MSSIO_14_CLAMP_DIODE "MSSIO_14_CLAMP_DIODE:false"
set MSSIO_14_LOCK_DOWN "MSSIO_14_LOCK_DOWN:false"
set MSSIO_14_LP_PERSIST "MSSIO_14_LP_PERSIST:false"
set MSSIO_14_LPMD_IBUF "MSSIO_14_LPMD_IBUF:false"
set MSSIO_14_LPMD_OBUF "MSSIO_14_LPMD_OBUF:false"
set MSSIO_14_MD_IBUF "MSSIO_14_MD_IBUF:true"
set MSSIO_14_OUT_DRIVE "MSSIO_14_OUT_DRIVE:8"
set MSSIO_14_RES_PULL "MSSIO_14_RES_PULL:UP"
set MSSIO_14_SCHMITT_TRIGGER "MSSIO_14_SCHMITT_TRIGGER:false"
set MSSIO_15_ATP_EN "MSSIO_15_ATP_EN:false"
set MSSIO_15_CLAMP_DIODE "MSSIO_15_CLAMP_DIODE:false"
set MSSIO_15_LOCK_DOWN "MSSIO_15_LOCK_DOWN:false"
set MSSIO_15_LP_PERSIST "MSSIO_15_LP_PERSIST:false"
set MSSIO_15_LPMD_IBUF "MSSIO_15_LPMD_IBUF:false"
set MSSIO_15_LPMD_OBUF "MSSIO_15_LPMD_OBUF:false"
set MSSIO_15_MD_IBUF "MSSIO_15_MD_IBUF:true"
set MSSIO_15_OUT_DRIVE "MSSIO_15_OUT_DRIVE:8"
set MSSIO_15_RES_PULL "MSSIO_15_RES_PULL:UP"
set MSSIO_15_SCHMITT_TRIGGER "MSSIO_15_SCHMITT_TRIGGER:false"
set MSSIO_16_ATP_EN "MSSIO_16_ATP_EN:false"
set MSSIO_16_CLAMP_DIODE "MSSIO_16_CLAMP_DIODE:false"
set MSSIO_16_LOCK_DOWN "MSSIO_16_LOCK_DOWN:false"
set MSSIO_16_LP_PERSIST "MSSIO_16_LP_PERSIST:false"
set MSSIO_16_LPMD_IBUF "MSSIO_16_LPMD_IBUF:false"
set MSSIO_16_LPMD_OBUF "MSSIO_16_LPMD_OBUF:false"
set MSSIO_16_MD_IBUF "MSSIO_16_MD_IBUF:true"
set MSSIO_16_OUT_DRIVE "MSSIO_16_OUT_DRIVE:8"
set MSSIO_16_RES_PULL "MSSIO_16_RES_PULL:UP"
set MSSIO_16_SCHMITT_TRIGGER "MSSIO_16_SCHMITT_TRIGGER:false"
set MSSIO_17_ATP_EN "MSSIO_17_ATP_EN:false"
set MSSIO_17_CLAMP_DIODE "MSSIO_17_CLAMP_DIODE:false"
set MSSIO_17_LOCK_DOWN "MSSIO_17_LOCK_DOWN:false"
set MSSIO_17_LP_PERSIST "MSSIO_17_LP_PERSIST:false"
set MSSIO_17_LPMD_IBUF "MSSIO_17_LPMD_IBUF:false"
set MSSIO_17_LPMD_OBUF "MSSIO_17_LPMD_OBUF:false"
set MSSIO_17_MD_IBUF "MSSIO_17_MD_IBUF:true"
set MSSIO_17_OUT_DRIVE "MSSIO_17_OUT_DRIVE:8"
set MSSIO_17_RES_PULL "MSSIO_17_RES_PULL:UP"
set MSSIO_17_SCHMITT_TRIGGER "MSSIO_17_SCHMITT_TRIGGER:false"
set MSSIO_18_ATP_EN "MSSIO_18_ATP_EN:false"
set MSSIO_18_CLAMP_DIODE "MSSIO_18_CLAMP_DIODE:false"
set MSSIO_18_LOCK_DOWN "MSSIO_18_LOCK_DOWN:false"
set MSSIO_18_LP_PERSIST "MSSIO_18_LP_PERSIST:false"
set MSSIO_18_LPMD_IBUF "MSSIO_18_LPMD_IBUF:false"
set MSSIO_18_LPMD_OBUF "MSSIO_18_LPMD_OBUF:false"
set MSSIO_18_MD_IBUF "MSSIO_18_MD_IBUF:true"
set MSSIO_18_OUT_DRIVE "MSSIO_18_OUT_DRIVE:8"
set MSSIO_18_RES_PULL "MSSIO_18_RES_PULL:UP"
set MSSIO_18_SCHMITT_TRIGGER "MSSIO_18_SCHMITT_TRIGGER:false"
set MSSIO_19_ATP_EN "MSSIO_19_ATP_EN:false"
set MSSIO_19_CLAMP_DIODE "MSSIO_19_CLAMP_DIODE:false"
set MSSIO_19_LOCK_DOWN "MSSIO_19_LOCK_DOWN:false"
set MSSIO_19_LP_PERSIST "MSSIO_19_LP_PERSIST:false"
set MSSIO_19_LPMD_IBUF "MSSIO_19_LPMD_IBUF:false"
set MSSIO_19_LPMD_OBUF "MSSIO_19_LPMD_OBUF:false"
set MSSIO_19_MD_IBUF "MSSIO_19_MD_IBUF:true"
set MSSIO_19_OUT_DRIVE "MSSIO_19_OUT_DRIVE:8"
set MSSIO_19_RES_PULL "MSSIO_19_RES_PULL:UP"
set MSSIO_19_SCHMITT_TRIGGER "MSSIO_19_SCHMITT_TRIGGER:false"
set MSSIO_20_ATP_EN "MSSIO_20_ATP_EN:false"
set MSSIO_20_CLAMP_DIODE "MSSIO_20_CLAMP_DIODE:false"
set MSSIO_20_LOCK_DOWN "MSSIO_20_LOCK_DOWN:false"
set MSSIO_20_LP_PERSIST "MSSIO_20_LP_PERSIST:false"
set MSSIO_20_LPMD_IBUF "MSSIO_20_LPMD_IBUF:false"
set MSSIO_20_LPMD_OBUF "MSSIO_20_LPMD_OBUF:false"
set MSSIO_20_MD_IBUF "MSSIO_20_MD_IBUF:true"
set MSSIO_20_OUT_DRIVE "MSSIO_20_OUT_DRIVE:8"
set MSSIO_20_RES_PULL "MSSIO_20_RES_PULL:UP"
set MSSIO_20_SCHMITT_TRIGGER "MSSIO_20_SCHMITT_TRIGGER:false"
set MSSIO_21_ATP_EN "MSSIO_21_ATP_EN:false"
set MSSIO_21_CLAMP_DIODE "MSSIO_21_CLAMP_DIODE:false"
set MSSIO_21_LOCK_DOWN "MSSIO_21_LOCK_DOWN:false"
set MSSIO_21_LP_PERSIST "MSSIO_21_LP_PERSIST:false"
set MSSIO_21_LPMD_IBUF "MSSIO_21_LPMD_IBUF:false"
set MSSIO_21_LPMD_OBUF "MSSIO_21_LPMD_OBUF:false"
set MSSIO_21_MD_IBUF "MSSIO_21_MD_IBUF:true"
set MSSIO_21_OUT_DRIVE "MSSIO_21_OUT_DRIVE:8"
set MSSIO_21_RES_PULL "MSSIO_21_RES_PULL:UP"
set MSSIO_21_SCHMITT_TRIGGER "MSSIO_21_SCHMITT_TRIGGER:false"
set MSSIO_22_ATP_EN "MSSIO_22_ATP_EN:false"
set MSSIO_22_CLAMP_DIODE "MSSIO_22_CLAMP_DIODE:false"
set MSSIO_22_LOCK_DOWN "MSSIO_22_LOCK_DOWN:false"
set MSSIO_22_LP_PERSIST "MSSIO_22_LP_PERSIST:false"
set MSSIO_22_LPMD_IBUF "MSSIO_22_LPMD_IBUF:false"
set MSSIO_22_LPMD_OBUF "MSSIO_22_LPMD_OBUF:false"
set MSSIO_22_MD_IBUF "MSSIO_22_MD_IBUF:true"
set MSSIO_22_OUT_DRIVE "MSSIO_22_OUT_DRIVE:8"
set MSSIO_22_RES_PULL "MSSIO_22_RES_PULL:UP"
set MSSIO_22_SCHMITT_TRIGGER "MSSIO_22_SCHMITT_TRIGGER:false"
set MSSIO_23_ATP_EN "MSSIO_23_ATP_EN:false"
set MSSIO_23_CLAMP_DIODE "MSSIO_23_CLAMP_DIODE:false"
set MSSIO_23_LOCK_DOWN "MSSIO_23_LOCK_DOWN:false"
set MSSIO_23_LP_PERSIST "MSSIO_23_LP_PERSIST:false"
set MSSIO_23_LPMD_IBUF "MSSIO_23_LPMD_IBUF:false"
set MSSIO_23_LPMD_OBUF "MSSIO_23_LPMD_OBUF:false"
set MSSIO_23_MD_IBUF "MSSIO_23_MD_IBUF:true"
set MSSIO_23_OUT_DRIVE "MSSIO_23_OUT_DRIVE:8"
set MSSIO_23_RES_PULL "MSSIO_23_RES_PULL:UP"
set MSSIO_23_SCHMITT_TRIGGER "MSSIO_23_SCHMITT_TRIGGER:false"
set MSSIO_24_ATP_EN "MSSIO_24_ATP_EN:false"
set MSSIO_24_CLAMP_DIODE "MSSIO_24_CLAMP_DIODE:false"
set MSSIO_24_LOCK_DOWN "MSSIO_24_LOCK_DOWN:false"
set MSSIO_24_LP_PERSIST "MSSIO_24_LP_PERSIST:false"
set MSSIO_24_LPMD_IBUF "MSSIO_24_LPMD_IBUF:false"
set MSSIO_24_LPMD_OBUF "MSSIO_24_LPMD_OBUF:false"
set MSSIO_24_MD_IBUF "MSSIO_24_MD_IBUF:true"
set MSSIO_24_OUT_DRIVE "MSSIO_24_OUT_DRIVE:8"
set MSSIO_24_RES_PULL "MSSIO_24_RES_PULL:UP"
set MSSIO_24_SCHMITT_TRIGGER "MSSIO_24_SCHMITT_TRIGGER:false"
set MSSIO_25_ATP_EN "MSSIO_25_ATP_EN:false"
set MSSIO_25_CLAMP_DIODE "MSSIO_25_CLAMP_DIODE:false"
set MSSIO_25_LOCK_DOWN "MSSIO_25_LOCK_DOWN:false"
set MSSIO_25_LP_PERSIST "MSSIO_25_LP_PERSIST:false"
set MSSIO_25_LPMD_IBUF "MSSIO_25_LPMD_IBUF:false"
set MSSIO_25_LPMD_OBUF "MSSIO_25_LPMD_OBUF:false"
set MSSIO_25_MD_IBUF "MSSIO_25_MD_IBUF:true"
set MSSIO_25_OUT_DRIVE "MSSIO_25_OUT_DRIVE:8"
set MSSIO_25_RES_PULL "MSSIO_25_RES_PULL:UP"
set MSSIO_25_SCHMITT_TRIGGER "MSSIO_25_SCHMITT_TRIGGER:false"
set MSSIO_26_ATP_EN "MSSIO_26_ATP_EN:false"
set MSSIO_26_CLAMP_DIODE "MSSIO_26_CLAMP_DIODE:false"
set MSSIO_26_LOCK_DOWN "MSSIO_26_LOCK_DOWN:false"
set MSSIO_26_LP_PERSIST "MSSIO_26_LP_PERSIST:false"
set MSSIO_26_LPMD_IBUF "MSSIO_26_LPMD_IBUF:false"
set MSSIO_26_LPMD_OBUF "MSSIO_26_LPMD_OBUF:false"
set MSSIO_26_MD_IBUF "MSSIO_26_MD_IBUF:true"
set MSSIO_26_OUT_DRIVE "MSSIO_26_OUT_DRIVE:8"
set MSSIO_26_RES_PULL "MSSIO_26_RES_PULL:UP"
set MSSIO_26_SCHMITT_TRIGGER "MSSIO_26_SCHMITT_TRIGGER:false"
set MSSIO_27_ATP_EN "MSSIO_27_ATP_EN:false"
set MSSIO_27_CLAMP_DIODE "MSSIO_27_CLAMP_DIODE:false"
set MSSIO_27_LOCK_DOWN "MSSIO_27_LOCK_DOWN:false"
set MSSIO_27_LP_PERSIST "MSSIO_27_LP_PERSIST:false"
set MSSIO_27_LPMD_IBUF "MSSIO_27_LPMD_IBUF:false"
set MSSIO_27_LPMD_OBUF "MSSIO_27_LPMD_OBUF:false"
set MSSIO_27_MD_IBUF "MSSIO_27_MD_IBUF:true"
set MSSIO_27_OUT_DRIVE "MSSIO_27_OUT_DRIVE:8"
set MSSIO_27_RES_PULL "MSSIO_27_RES_PULL:UP"
set MSSIO_27_SCHMITT_TRIGGER "MSSIO_27_SCHMITT_TRIGGER:false"
set MSSIO_28_ATP_EN "MSSIO_28_ATP_EN:false"
set MSSIO_28_CLAMP_DIODE "MSSIO_28_CLAMP_DIODE:false"
set MSSIO_28_LOCK_DOWN "MSSIO_28_LOCK_DOWN:false"
set MSSIO_28_LP_PERSIST "MSSIO_28_LP_PERSIST:false"
set MSSIO_28_LPMD_IBUF "MSSIO_28_LPMD_IBUF:false"
set MSSIO_28_LPMD_OBUF "MSSIO_28_LPMD_OBUF:false"
set MSSIO_28_MD_IBUF "MSSIO_28_MD_IBUF:true"
set MSSIO_28_OUT_DRIVE "MSSIO_28_OUT_DRIVE:8"
set MSSIO_28_RES_PULL "MSSIO_28_RES_PULL:UP"
set MSSIO_28_SCHMITT_TRIGGER "MSSIO_28_SCHMITT_TRIGGER:false"
set MSSIO_29_ATP_EN "MSSIO_29_ATP_EN:false"
set MSSIO_29_CLAMP_DIODE "MSSIO_29_CLAMP_DIODE:false"
set MSSIO_29_LOCK_DOWN "MSSIO_29_LOCK_DOWN:false"
set MSSIO_29_LP_PERSIST "MSSIO_29_LP_PERSIST:false"
set MSSIO_29_LPMD_IBUF "MSSIO_29_LPMD_IBUF:false"
set MSSIO_29_LPMD_OBUF "MSSIO_29_LPMD_OBUF:false"
set MSSIO_29_MD_IBUF "MSSIO_29_MD_IBUF:true"
set MSSIO_29_OUT_DRIVE "MSSIO_29_OUT_DRIVE:8"
set MSSIO_29_RES_PULL "MSSIO_29_RES_PULL:UP"
set MSSIO_29_SCHMITT_TRIGGER "MSSIO_29_SCHMITT_TRIGGER:false"
set MSSIO_30_ATP_EN "MSSIO_30_ATP_EN:false"
set MSSIO_30_CLAMP_DIODE "MSSIO_30_CLAMP_DIODE:false"
set MSSIO_30_LOCK_DOWN "MSSIO_30_LOCK_DOWN:false"
set MSSIO_30_LP_PERSIST "MSSIO_30_LP_PERSIST:false"
set MSSIO_30_LPMD_IBUF "MSSIO_30_LPMD_IBUF:false"
set MSSIO_30_LPMD_OBUF "MSSIO_30_LPMD_OBUF:false"
set MSSIO_30_MD_IBUF "MSSIO_30_MD_IBUF:true"
set MSSIO_30_OUT_DRIVE "MSSIO_30_OUT_DRIVE:8"
set MSSIO_30_RES_PULL "MSSIO_30_RES_PULL:UP"
set MSSIO_30_SCHMITT_TRIGGER "MSSIO_30_SCHMITT_TRIGGER:false"
set MSSIO_31_ATP_EN "MSSIO_31_ATP_EN:false"
set MSSIO_31_CLAMP_DIODE "MSSIO_31_CLAMP_DIODE:false"
set MSSIO_31_LOCK_DOWN "MSSIO_31_LOCK_DOWN:false"
set MSSIO_31_LP_PERSIST "MSSIO_31_LP_PERSIST:false"
set MSSIO_31_LPMD_IBUF "MSSIO_31_LPMD_IBUF:false"
set MSSIO_31_LPMD_OBUF "MSSIO_31_LPMD_OBUF:false"
set MSSIO_31_MD_IBUF "MSSIO_31_MD_IBUF:true"
set MSSIO_31_OUT_DRIVE "MSSIO_31_OUT_DRIVE:8"
set MSSIO_31_RES_PULL "MSSIO_31_RES_PULL:UP"
set MSSIO_31_SCHMITT_TRIGGER "MSSIO_31_SCHMITT_TRIGGER:false"
set MSSIO_32_ATP_EN "MSSIO_32_ATP_EN:false"
set MSSIO_32_CLAMP_DIODE "MSSIO_32_CLAMP_DIODE:false"
set MSSIO_32_LOCK_DOWN "MSSIO_32_LOCK_DOWN:false"
set MSSIO_32_LP_PERSIST "MSSIO_32_LP_PERSIST:false"
set MSSIO_32_LPMD_IBUF "MSSIO_32_LPMD_IBUF:false"
set MSSIO_32_LPMD_OBUF "MSSIO_32_LPMD_OBUF:false"
set MSSIO_32_MD_IBUF "MSSIO_32_MD_IBUF:true"
set MSSIO_32_OUT_DRIVE "MSSIO_32_OUT_DRIVE:8"
set MSSIO_32_RES_PULL "MSSIO_32_RES_PULL:UP"
set MSSIO_32_SCHMITT_TRIGGER "MSSIO_32_SCHMITT_TRIGGER:false"
set MSSIO_33_ATP_EN "MSSIO_33_ATP_EN:false"
set MSSIO_33_CLAMP_DIODE "MSSIO_33_CLAMP_DIODE:false"
set MSSIO_33_LOCK_DOWN "MSSIO_33_LOCK_DOWN:false"
set MSSIO_33_LP_PERSIST "MSSIO_33_LP_PERSIST:false"
set MSSIO_33_LPMD_IBUF "MSSIO_33_LPMD_IBUF:false"
set MSSIO_33_LPMD_OBUF "MSSIO_33_LPMD_OBUF:false"
set MSSIO_33_MD_IBUF "MSSIO_33_MD_IBUF:true"
set MSSIO_33_OUT_DRIVE "MSSIO_33_OUT_DRIVE:8"
set MSSIO_33_RES_PULL "MSSIO_33_RES_PULL:UP"
set MSSIO_33_SCHMITT_TRIGGER "MSSIO_33_SCHMITT_TRIGGER:false"
set MSSIO_34_ATP_EN "MSSIO_34_ATP_EN:false"
set MSSIO_34_CLAMP_DIODE "MSSIO_34_CLAMP_DIODE:false"
set MSSIO_34_LOCK_DOWN "MSSIO_34_LOCK_DOWN:false"
set MSSIO_34_LP_PERSIST "MSSIO_34_LP_PERSIST:false"
set MSSIO_34_LPMD_IBUF "MSSIO_34_LPMD_IBUF:false"
set MSSIO_34_LPMD_OBUF "MSSIO_34_LPMD_OBUF:false"
set MSSIO_34_MD_IBUF "MSSIO_34_MD_IBUF:true"
set MSSIO_34_OUT_DRIVE "MSSIO_34_OUT_DRIVE:8"
set MSSIO_34_RES_PULL "MSSIO_34_RES_PULL:UP"
set MSSIO_34_SCHMITT_TRIGGER "MSSIO_34_SCHMITT_TRIGGER:false"
set MSSIO_35_ATP_EN "MSSIO_35_ATP_EN:false"
set MSSIO_35_CLAMP_DIODE "MSSIO_35_CLAMP_DIODE:false"
set MSSIO_35_LOCK_DOWN "MSSIO_35_LOCK_DOWN:false"
set MSSIO_35_LP_PERSIST "MSSIO_35_LP_PERSIST:false"
set MSSIO_35_LPMD_IBUF "MSSIO_35_LPMD_IBUF:false"
set MSSIO_35_LPMD_OBUF "MSSIO_35_LPMD_OBUF:false"
set MSSIO_35_MD_IBUF "MSSIO_35_MD_IBUF:true"
set MSSIO_35_OUT_DRIVE "MSSIO_35_OUT_DRIVE:8"
set MSSIO_35_RES_PULL "MSSIO_35_RES_PULL:UP"
set MSSIO_35_SCHMITT_TRIGGER "MSSIO_35_SCHMITT_TRIGGER:false"
set MSSIO_36_ATP_EN "MSSIO_36_ATP_EN:false"
set MSSIO_36_CLAMP_DIODE "MSSIO_36_CLAMP_DIODE:false"
set MSSIO_36_LOCK_DOWN "MSSIO_36_LOCK_DOWN:false"
set MSSIO_36_LP_PERSIST "MSSIO_36_LP_PERSIST:false"
set MSSIO_36_LPMD_IBUF "MSSIO_36_LPMD_IBUF:false"
set MSSIO_36_LPMD_OBUF "MSSIO_36_LPMD_OBUF:false"
set MSSIO_36_MD_IBUF "MSSIO_36_MD_IBUF:true"
set MSSIO_36_OUT_DRIVE "MSSIO_36_OUT_DRIVE:8"
set MSSIO_36_RES_PULL "MSSIO_36_RES_PULL:UP"
set MSSIO_36_SCHMITT_TRIGGER "MSSIO_36_SCHMITT_TRIGGER:false"
set MSSIO_37_ATP_EN "MSSIO_37_ATP_EN:false"
set MSSIO_37_CLAMP_DIODE "MSSIO_37_CLAMP_DIODE:false"
set MSSIO_37_LOCK_DOWN "MSSIO_37_LOCK_DOWN:false"
set MSSIO_37_LP_PERSIST "MSSIO_37_LP_PERSIST:false"
set MSSIO_37_LPMD_IBUF "MSSIO_37_LPMD_IBUF:false"
set MSSIO_37_LPMD_OBUF "MSSIO_37_LPMD_OBUF:false"
set MSSIO_37_MD_IBUF "MSSIO_37_MD_IBUF:true"
set MSSIO_37_OUT_DRIVE "MSSIO_37_OUT_DRIVE:8"
set MSSIO_37_RES_PULL "MSSIO_37_RES_PULL:UP"
set MSSIO_37_SCHMITT_TRIGGER "MSSIO_37_SCHMITT_TRIGGER:false"
set MSSIO_REFCLK_IOSTD "MSSIO_REFCLK_IOSTD:LVDS25"
set MSSIO_REFCLK_ODT "MSSIO_REFCLK_ODT:100"
set MSSIO_REFCLK_PULL_UP "MSSIO_REFCLK_PULL_UP:false"
set MSSIO_REFCLK_SCHMITT_TRIGGER "MSSIO_REFCLK_SCHMITT_TRIGGER:false"
set MSSIO_REFCLK_THEVENIN "MSSIO_REFCLK_THEVENIN:OFF"
set PLL_NW_REFCLK0_FREQ "PLL_NW_REFCLK0_FREQ:100"
set PLL_NW_REFCLK1_FREQ "PLL_NW_REFCLK1_FREQ:50"
set QSPI "QSPI:FABRIC"
set QSPI_CLK "QSPI_CLK:FABRIC"
set QSPI_DATA_3_2 "QSPI_DATA_3_2:UNUSED"
set SD "SD:UNUSED"
set SD_CLE "SD_CLE:UNUSED"
set SD_LED "SD_LED:UNUSED"
set SD_LED_IS_INVERTED "SD_LED_IS_INVERTED:false"
set SD_VOLT_0 "SD_VOLT_0:UNUSED"
set SD_VOLT_0_IS_INVERTED "SD_VOLT_0_IS_INVERTED:false"
set SD_VOLT_1 "SD_VOLT_1:UNUSED"
set SD_VOLT_1_IS_INVERTED "SD_VOLT_1_IS_INVERTED:false"
set SD_VOLT_2 "SD_VOLT_2:UNUSED"
set SD_VOLT_2_IS_INVERTED "SD_VOLT_2_IS_INVERTED:false"
set SD_VOLT_CMD_DIR_IS_INVERTED "SD_VOLT_CMD_DIR_IS_INVERTED:false"
set SD_VOLT_DIR_0_IS_INVERTED "SD_VOLT_DIR_0_IS_INVERTED:false"
set SD_VOLT_DIR_1_3_IS_INVERTED "SD_VOLT_DIR_1_3_IS_INVERTED:false"
set SD_VOLT_EN_IS_INVERTED "SD_VOLT_EN_IS_INVERTED:false"
set SD_VOLT_PORTS "SD_VOLT_PORTS:UNUSED"
set SD_VOLT_SEL_IS_INVERTED "SD_VOLT_SEL_IS_INVERTED:false"
set SPI_0 "SPI_0:FABRIC"
set SPI_0_SS1 "SPI_0_SS1:UNUSED"
set SPI_1 "SPI_1:MSSIO_B2_B"
set SPI_1_SS1 "SPI_1_SS1:UNUSED"
set USB "USB:MSSIO_B2"
set USOC_DEBUG_TRACE "USOC_DEBUG_TRACE:false"

 # ICICLE_MSS master parameter 
set ICICLE_MSS_param "$BANK2_VOLTAGE $BANK4_VOLTAGE $BANK5_VOLTAGE $BOOT_MODE $BOOT_MODE1_E51_START_ADDRESS_ENVM $BOOT_MODE1_U54_1_START_ADDRESS_ENVM $BOOT_MODE1_U54_2_START_ADDRESS_ENVM $BOOT_MODE1_U54_3_START_ADDRESS_ENVM $BOOT_MODE1_U54_4_START_ADDRESS_ENVM $CAN_0 $CAN_0_TX_EBL_N $CAN_1 $CAN_1_TX_EBL_N $CAN_CLK_FREQ $DDR3_ADDRESS_MIRROR $DDR3_ADDRESS_ORDERING $DDR3_BANK_ADDR_WIDTH $DDR3_BURST_LENGTH $DDR3_CAS_ADDITIVE_LATENCY $DDR3_CAS_LATENCY $DDR3_CAS_WRITE_LATENCY $DDR3_CLOCK_DDR $DDR3_COL_ADDR_WIDTH $DDR3_CONTROLLER_ADD_CMD_DRIVE $DDR3_CONTROLLER_CLK_DRIVE $DDR3_CONTROLLER_DQ_DRIVE $DDR3_CONTROLLER_DQ_ODT $DDR3_CONTROLLER_DQS_DRIVE $DDR3_CONTROLLER_DQS_ODT $DDR3_DM_MODE $DDR3_ENABLE_ECC $DDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $DDR3_MEMORY_FORMAT $DDR3_NB_CLKS $DDR3_NB_RANKS $DDR3_ODT_ENABLE_RD_RNK0_ODT0 $DDR3_ODT_ENABLE_RD_RNK0_ODT1 $DDR3_ODT_ENABLE_RD_RNK1_ODT0 $DDR3_ODT_ENABLE_RD_RNK1_ODT1 $DDR3_ODT_ENABLE_WR_RNK0_ODT0 $DDR3_ODT_ENABLE_WR_RNK0_ODT1 $DDR3_ODT_ENABLE_WR_RNK1_ODT0 $DDR3_ODT_ENABLE_WR_RNK1_ODT1 $DDR3_OUTPUT_DRIVE_STRENGTH $DDR3_PARTIAL_ARRAY_SELF_REFRESH $DDR3_READ_BURST_TYPE $DDR3_ROW_ADDR_WIDTH $DDR3_RTT_NOM $DDR3_RTT_WR $DDR3_SELF_REFRESH_TEMPERATURE $DDR3_TIMING_FAW $DDR3_TIMING_RAS $DDR3_TIMING_RC $DDR3_TIMING_RCD $DDR3_TIMING_REFI $DDR3_TIMING_RFC $DDR3_TIMING_RP $DDR3_TIMING_RRD $DDR3_TIMING_RTP $DDR3_TIMING_WR $DDR3_TIMING_WTR $DDR3_WIDTH $DDR3_ZQ_CAL_INIT_TIME $DDR3_ZQ_CAL_L_TIME $DDR3_ZQ_CAL_S_TIME $DDR3_ZQ_CALIB_PERIOD $DDR3_ZQ_CALIB_TYPE $DDR4_ADDRESS_MIRROR $DDR4_ADDRESS_ORDERING $DDR4_AUTO_SELF_REFRESH $DDR4_BANK_ADDR_WIDTH $DDR4_BANK_GROUP_ADDRESS_WIDTH $DDR4_BURST_LENGTH $DDR4_CA_PARITY_LATENCY_MODE $DDR4_CAS_ADDITIVE_LATENCY $DDR4_CAS_LATENCY $DDR4_CAS_WRITE_LATENCY $DDR4_CLOCK_DDR $DDR4_COL_ADDR_WIDTH $DDR4_CONTROLLER_ADD_CMD_DRIVE $DDR4_CONTROLLER_CLK_DRIVE $DDR4_CONTROLLER_DQ_DRIVE $DDR4_CONTROLLER_DQ_ODT $DDR4_CONTROLLER_DQS_DRIVE $DDR4_CONTROLLER_DQS_ODT $DDR4_DM_MODE $DDR4_ENABLE_ECC $DDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $DDR4_ENABLE_PAR_ALERT $DDR4_GRANULARITY_MODE $DDR4_INTERNAL_VREF_MONITER $DDR4_MEMORY_FORMAT $DDR4_NB_CLKS $DDR4_NB_RANKS $DDR4_ODT_ENABLE_RD_RNK0_ODT0 $DDR4_ODT_ENABLE_RD_RNK0_ODT1 $DDR4_ODT_ENABLE_RD_RNK1_ODT0 $DDR4_ODT_ENABLE_RD_RNK1_ODT1 $DDR4_ODT_ENABLE_WR_RNK0_ODT0 $DDR4_ODT_ENABLE_WR_RNK0_ODT1 $DDR4_ODT_ENABLE_WR_RNK1_ODT0 $DDR4_ODT_ENABLE_WR_RNK1_ODT1 $DDR4_OUTPUT_DRIVE_STRENGTH $DDR4_POWERDOWN_INPUT_BUFFER $DDR4_READ_BURST_TYPE $DDR4_READ_PREAMBLE $DDR4_ROW_ADDR_WIDTH $DDR4_RTT_NOM $DDR4_RTT_PARK $DDR4_RTT_WR $DDR4_SELF_REFRESH_ABORT_MODE $DDR4_TEMPERATURE_REFRESH_MODE $DDR4_TEMPERATURE_REFRESH_RANGE $DDR4_TIMING_CCD_L $DDR4_TIMING_CCD_S $DDR4_TIMING_FAW $DDR4_TIMING_RAS $DDR4_TIMING_RC $DDR4_TIMING_RCD $DDR4_TIMING_REFI $DDR4_TIMING_RFC $DDR4_TIMING_RP $DDR4_TIMING_RRD_L $DDR4_TIMING_RRD_S $DDR4_TIMING_RTP $DDR4_TIMING_WR $DDR4_TIMING_WTR_L $DDR4_TIMING_WTR_S $DDR4_VREF_CALIB_ENABLE $DDR4_VREF_CALIB_RANGE $DDR4_VREF_CALIB_VALUE $DDR4_WIDTH $DDR4_WRITE_PREAMBLE $DDR4_ZQ_CAL_INIT_TIME $DDR4_ZQ_CAL_L_TIME $DDR4_ZQ_CAL_S_TIME $DDR4_ZQ_CALIB_PERIOD $DDR4_ZQ_CALIB_TYPE $DDR_REFCLK $DDR_SDRAM_TYPE $EMMC $EMMC_DATA_7_4 $EMMC_SD_SDIO_FREQ $FIC_0_AXI4_MASTER_USED $FIC_0_AXI4_SLAVE_USED $FIC_0_EMBEDDED_DLL_USED $FIC_1_AXI4_MASTER_USED $FIC_1_AXI4_SLAVE_USED $FIC_1_EMBEDDED_DLL_USED $FIC_2_AXI4_SLAVE_USED $FIC_2_EMBEDDED_DLL_USED $FIC_3_APB_MASTER_USED $FIC_3_EMBEDDED_DLL_USED $GPIO_0_0 $GPIO_0_0_7_RESET_SOURCE $GPIO_0_0_DIR $GPIO_0_1 $GPIO_0_1_DIR $GPIO_0_2 $GPIO_0_2_DIR $GPIO_0_3 $GPIO_0_3_DIR $GPIO_0_4 $GPIO_0_4_DIR $GPIO_0_5 $GPIO_0_5_DIR $GPIO_0_6 $GPIO_0_6_DIR $GPIO_0_7 $GPIO_0_7_DIR $GPIO_0_8 $GPIO_0_8_13_RESET_SOURCE $GPIO_0_8_DIR $GPIO_0_9 $GPIO_0_9_DIR $GPIO_0_10 $GPIO_0_10_DIR $GPIO_0_11 $GPIO_0_11_DIR $GPIO_0_12 $GPIO_0_12_DIR $GPIO_0_13 $GPIO_0_13_DIR $GPIO_1_0 $GPIO_1_0_7_RESET_SOURCE $GPIO_1_0_DIR $GPIO_1_1 $GPIO_1_1_DIR $GPIO_1_2 $GPIO_1_2_DIR $GPIO_1_3 $GPIO_1_3_DIR $GPIO_1_4 $GPIO_1_4_DIR $GPIO_1_5 $GPIO_1_5_DIR $GPIO_1_6 $GPIO_1_6_DIR $GPIO_1_7 $GPIO_1_7_DIR $GPIO_1_8 $GPIO_1_8_15_RESET_SOURCE $GPIO_1_8_DIR $GPIO_1_9 $GPIO_1_9_DIR $GPIO_1_10 $GPIO_1_10_DIR $GPIO_1_11 $GPIO_1_11_DIR $GPIO_1_12 $GPIO_1_12_DIR $GPIO_1_13 $GPIO_1_13_DIR $GPIO_1_14 $GPIO_1_14_DIR $GPIO_1_15 $GPIO_1_15_DIR $GPIO_1_16 $GPIO_1_16_23_RESET_SOURCE $GPIO_1_16_DIR $GPIO_1_17 $GPIO_1_17_DIR $GPIO_1_18 $GPIO_1_18_DIR $GPIO_1_19 $GPIO_1_19_DIR $GPIO_1_20 $GPIO_1_20_DIR $GPIO_1_21 $GPIO_1_21_DIR $GPIO_1_22 $GPIO_1_22_DIR $GPIO_1_23 $GPIO_1_23_DIR $GPIO_2_0 $GPIO_2_0_7_RESET_SOURCE $GPIO_2_0_DIR $GPIO_2_1 $GPIO_2_1_DIR $GPIO_2_2 $GPIO_2_2_DIR $GPIO_2_3 $GPIO_2_3_DIR $GPIO_2_4 $GPIO_2_4_DIR $GPIO_2_5 $GPIO_2_5_DIR $GPIO_2_6 $GPIO_2_6_DIR $GPIO_2_7 $GPIO_2_7_DIR $GPIO_2_8 $GPIO_2_8_15_RESET_SOURCE $GPIO_2_8_DIR $GPIO_2_9 $GPIO_2_9_DIR $GPIO_2_10 $GPIO_2_10_DIR $GPIO_2_11 $GPIO_2_11_DIR $GPIO_2_12 $GPIO_2_12_DIR $GPIO_2_13 $GPIO_2_13_DIR $GPIO_2_14 $GPIO_2_14_DIR $GPIO_2_15 $GPIO_2_15_DIR $GPIO_2_16 $GPIO_2_16_23_RESET_SOURCE $GPIO_2_16_DIR $GPIO_2_17 $GPIO_2_17_DIR $GPIO_2_18 $GPIO_2_18_DIR $GPIO_2_19 $GPIO_2_19_DIR $GPIO_2_20 $GPIO_2_20_DIR $GPIO_2_21 $GPIO_2_21_DIR $GPIO_2_22 $GPIO_2_22_DIR $GPIO_2_23 $GPIO_2_23_DIR $GPIO_2_24 $GPIO_2_24_31_RESET_SOURCE $GPIO_2_24_DIR $GPIO_2_25 $GPIO_2_25_DIR $GPIO_2_26 $GPIO_2_26_DIR $GPIO_2_27 $GPIO_2_27_DIR $GPIO_2_28 $GPIO_2_28_DIR $GPIO_2_29 $GPIO_2_29_DIR $GPIO_2_30 $GPIO_2_30_DIR $GPIO_2_31 $GPIO_2_31_DIR $I2C_0 $I2C_0_BAUD_RATE_CLOCK $I2C_0_SMBUS $I2C_1 $I2C_1_BAUD_RATE_CLOCK $I2C_1_SMBUS $INTERRUPT $IO_REFCLK_FREQ $JTAG_TRACE $JTAG_TRACE_CONTROL_VIA_FABRIC $LOCK_DOWN_B2_IOS $LOCK_DOWN_B4_IOS $LOCK_DOWN_DDR_IOS $LOCK_DOWN_SGMII_IOS $LPDDR3_ADDRESS_ORDERING $LPDDR3_BANK_ADDR_WIDTH $LPDDR3_CLOCK_DDR $LPDDR3_COL_ADDR_WIDTH $LPDDR3_CONTROLLER_ADD_CMD_DRIVE $LPDDR3_CONTROLLER_CLK_DRIVE $LPDDR3_CONTROLLER_DQ_DRIVE $LPDDR3_CONTROLLER_DQ_ODT $LPDDR3_CONTROLLER_DQS_DRIVE $LPDDR3_CONTROLLER_DQS_ODT $LPDDR3_DATA_LATENCY $LPDDR3_DM_MODE $LPDDR3_DQ_ODT $LPDDR3_ENABLE_ECC $LPDDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $LPDDR3_MEMORY_FORMAT $LPDDR3_ODT_ENABLE_RD_RNK0_ODT0 $LPDDR3_ODT_ENABLE_WR_RNK0_ODT0 $LPDDR3_OUTPUT_DRIVE_STRENGTH $LPDDR3_POWERDOWN_ODT $LPDDR3_ROW_ADDR_WIDTH $LPDDR3_TIMING_FAW $LPDDR3_TIMING_MRR $LPDDR3_TIMING_MRW $LPDDR3_TIMING_RAS $LPDDR3_TIMING_RC $LPDDR3_TIMING_RCD $LPDDR3_TIMING_REFI $LPDDR3_TIMING_RFC $LPDDR3_TIMING_RP $LPDDR3_TIMING_RRD $LPDDR3_TIMING_RTP $LPDDR3_TIMING_WR $LPDDR3_TIMING_WTR $LPDDR3_WIDTH $LPDDR3_ZQ_CAL_INIT_TIME $LPDDR3_ZQ_CAL_L_TIME $LPDDR3_ZQ_CAL_R_TIME $LPDDR3_ZQ_CAL_S_TIME $LPDDR3_ZQ_CALIB_PERIOD $LPDDR3_ZQ_CALIB_TYPE $LPDDR4_ADDRESS_ORDERING $LPDDR4_BANK_ADDR_WIDTH $LPDDR4_CA_ODT $LPDDR4_CLOCK_DDR $LPDDR4_COL_ADDR_WIDTH $LPDDR4_CONTROLLER_ADD_CMD_DRIVE $LPDDR4_CONTROLLER_CLK_DRIVE $LPDDR4_CONTROLLER_DQ_DRIVE $LPDDR4_CONTROLLER_DQ_ODT $LPDDR4_CONTROLLER_DQS_DRIVE $LPDDR4_CONTROLLER_DQS_ODT $LPDDR4_DM_MODE $LPDDR4_DQ_ODT $LPDDR4_DRIVE_STRENGTH $LPDDR4_ENABLE_ECC $LPDDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE $LPDDR4_MEMORY_FORMAT $LPDDR4_ODTE_CA $LPDDR4_ODTE_CK $LPDDR4_ODTE_CS $LPDDR4_PULLUP_CAL $LPDDR4_RD_POSTAMBLE $LPDDR4_RD_PREAMBLE $LPDDR4_READ_LATENCY $LPDDR4_ROW_ADDR_WIDTH $LPDDR4_SELF_REFRESH_ABORT_MODE $LPDDR4_SOC_ODT $LPDDR4_TIMING_FAW $LPDDR4_TIMING_MRR $LPDDR4_TIMING_MRW $LPDDR4_TIMING_RAS $LPDDR4_TIMING_RC $LPDDR4_TIMING_RCD $LPDDR4_TIMING_REFI $LPDDR4_TIMING_RFC $LPDDR4_TIMING_RP $LPDDR4_TIMING_RRD $LPDDR4_TIMING_RTP $LPDDR4_TIMING_WR $LPDDR4_TIMING_WTR $LPDDR4_WIDTH $LPDDR4_WR_POSTAMBLE $LPDDR4_WRITE_LATENCY $LPDDR4_ZQ_CAL_LATCH_TIME $LPDDR4_ZQ_CAL_R_TIME $LPDDR4_ZQ_CAL_TIME $LPDDR4_ZQ_CALIB_PERIOD $MAC_0 $MAC_0_FILTER $MAC_0_MANAGEMENT $MAC_0_OTHER $MAC_0_TSU $MAC_1 $MAC_1_FILTER $MAC_1_MANAGEMENT $MAC_1_OTHER $MAC_1_TSU $MAC_SGMII_REFCLK $MAC_TSU_REFCLK $MMUART_0 $MMUART_0_MODE $MMUART_0_MODEM $MMUART_0_OTHER $MMUART_1 $MMUART_1_MODE $MMUART_1_MODEM $MMUART_1_OTHER $MMUART_2 $MMUART_3 $MMUART_4 $MSS_AHB_APB_CLK_DIV $MSS_AHB_APB_CLK_FREQ $MSS_AXI_CLK_DIV $MSS_AXI_CLK_FREQ $MSS_CLK_DIV $MSS_CLK_FREQ $MSS_PLLOUT_FREQ $MSS_REFCLK $MSSIO_0_ATP_EN $MSSIO_0_CLAMP_DIODE $MSSIO_0_LOCK_DOWN $MSSIO_0_LP_PERSIST $MSSIO_0_LPMD_IBUF $MSSIO_0_LPMD_OBUF $MSSIO_0_MD_IBUF $MSSIO_0_OUT_DRIVE $MSSIO_0_RES_PULL $MSSIO_0_SCHMITT_TRIGGER $MSSIO_1_ATP_EN $MSSIO_1_CLAMP_DIODE $MSSIO_1_LOCK_DOWN $MSSIO_1_LP_PERSIST $MSSIO_1_LPMD_IBUF $MSSIO_1_LPMD_OBUF $MSSIO_1_MD_IBUF $MSSIO_1_OUT_DRIVE $MSSIO_1_RES_PULL $MSSIO_1_SCHMITT_TRIGGER $MSSIO_2_ATP_EN $MSSIO_2_CLAMP_DIODE $MSSIO_2_LOCK_DOWN $MSSIO_2_LP_PERSIST $MSSIO_2_LPMD_IBUF $MSSIO_2_LPMD_OBUF $MSSIO_2_MD_IBUF $MSSIO_2_OUT_DRIVE $MSSIO_2_RES_PULL $MSSIO_2_SCHMITT_TRIGGER $MSSIO_3_ATP_EN $MSSIO_3_CLAMP_DIODE $MSSIO_3_LOCK_DOWN $MSSIO_3_LP_PERSIST $MSSIO_3_LPMD_IBUF $MSSIO_3_LPMD_OBUF $MSSIO_3_MD_IBUF $MSSIO_3_OUT_DRIVE $MSSIO_3_RES_PULL $MSSIO_3_SCHMITT_TRIGGER $MSSIO_4_ATP_EN $MSSIO_4_CLAMP_DIODE $MSSIO_4_LOCK_DOWN $MSSIO_4_LP_PERSIST $MSSIO_4_LPMD_IBUF $MSSIO_4_LPMD_OBUF $MSSIO_4_MD_IBUF $MSSIO_4_OUT_DRIVE $MSSIO_4_RES_PULL $MSSIO_4_SCHMITT_TRIGGER $MSSIO_5_ATP_EN $MSSIO_5_CLAMP_DIODE $MSSIO_5_LOCK_DOWN $MSSIO_5_LP_PERSIST $MSSIO_5_LPMD_IBUF $MSSIO_5_LPMD_OBUF $MSSIO_5_MD_IBUF $MSSIO_5_OUT_DRIVE $MSSIO_5_RES_PULL $MSSIO_5_SCHMITT_TRIGGER $MSSIO_6_ATP_EN $MSSIO_6_CLAMP_DIODE $MSSIO_6_LOCK_DOWN $MSSIO_6_LP_PERSIST $MSSIO_6_LPMD_IBUF $MSSIO_6_LPMD_OBUF $MSSIO_6_MD_IBUF $MSSIO_6_OUT_DRIVE $MSSIO_6_RES_PULL $MSSIO_6_SCHMITT_TRIGGER $MSSIO_7_ATP_EN $MSSIO_7_CLAMP_DIODE $MSSIO_7_LOCK_DOWN $MSSIO_7_LP_PERSIST $MSSIO_7_LPMD_IBUF $MSSIO_7_LPMD_OBUF $MSSIO_7_MD_IBUF $MSSIO_7_OUT_DRIVE $MSSIO_7_RES_PULL $MSSIO_7_SCHMITT_TRIGGER $MSSIO_8_ATP_EN $MSSIO_8_CLAMP_DIODE $MSSIO_8_LOCK_DOWN $MSSIO_8_LP_PERSIST $MSSIO_8_LPMD_IBUF $MSSIO_8_LPMD_OBUF $MSSIO_8_MD_IBUF $MSSIO_8_OUT_DRIVE $MSSIO_8_RES_PULL $MSSIO_8_SCHMITT_TRIGGER $MSSIO_9_ATP_EN $MSSIO_9_CLAMP_DIODE $MSSIO_9_LOCK_DOWN $MSSIO_9_LP_PERSIST $MSSIO_9_LPMD_IBUF $MSSIO_9_LPMD_OBUF $MSSIO_9_MD_IBUF $MSSIO_9_OUT_DRIVE $MSSIO_9_RES_PULL $MSSIO_9_SCHMITT_TRIGGER $MSSIO_10_ATP_EN $MSSIO_10_CLAMP_DIODE $MSSIO_10_LOCK_DOWN $MSSIO_10_LP_PERSIST $MSSIO_10_LPMD_IBUF $MSSIO_10_LPMD_OBUF $MSSIO_10_MD_IBUF $MSSIO_10_OUT_DRIVE $MSSIO_10_RES_PULL $MSSIO_10_SCHMITT_TRIGGER $MSSIO_11_ATP_EN $MSSIO_11_CLAMP_DIODE $MSSIO_11_LOCK_DOWN $MSSIO_11_LP_PERSIST $MSSIO_11_LPMD_IBUF $MSSIO_11_LPMD_OBUF $MSSIO_11_MD_IBUF $MSSIO_11_OUT_DRIVE $MSSIO_11_RES_PULL $MSSIO_11_SCHMITT_TRIGGER $MSSIO_12_ATP_EN $MSSIO_12_CLAMP_DIODE $MSSIO_12_LOCK_DOWN $MSSIO_12_LP_PERSIST $MSSIO_12_LPMD_IBUF $MSSIO_12_LPMD_OBUF $MSSIO_12_MD_IBUF $MSSIO_12_OUT_DRIVE $MSSIO_12_RES_PULL $MSSIO_12_SCHMITT_TRIGGER $MSSIO_13_ATP_EN $MSSIO_13_CLAMP_DIODE $MSSIO_13_LOCK_DOWN $MSSIO_13_LP_PERSIST $MSSIO_13_LPMD_IBUF $MSSIO_13_LPMD_OBUF $MSSIO_13_MD_IBUF $MSSIO_13_OUT_DRIVE $MSSIO_13_RES_PULL $MSSIO_13_SCHMITT_TRIGGER $MSSIO_14_ATP_EN $MSSIO_14_CLAMP_DIODE $MSSIO_14_LOCK_DOWN $MSSIO_14_LP_PERSIST $MSSIO_14_LPMD_IBUF $MSSIO_14_LPMD_OBUF $MSSIO_14_MD_IBUF $MSSIO_14_OUT_DRIVE $MSSIO_14_RES_PULL $MSSIO_14_SCHMITT_TRIGGER $MSSIO_15_ATP_EN $MSSIO_15_CLAMP_DIODE $MSSIO_15_LOCK_DOWN $MSSIO_15_LP_PERSIST $MSSIO_15_LPMD_IBUF $MSSIO_15_LPMD_OBUF $MSSIO_15_MD_IBUF $MSSIO_15_OUT_DRIVE $MSSIO_15_RES_PULL $MSSIO_15_SCHMITT_TRIGGER $MSSIO_16_ATP_EN $MSSIO_16_CLAMP_DIODE $MSSIO_16_LOCK_DOWN $MSSIO_16_LP_PERSIST $MSSIO_16_LPMD_IBUF $MSSIO_16_LPMD_OBUF $MSSIO_16_MD_IBUF $MSSIO_16_OUT_DRIVE $MSSIO_16_RES_PULL $MSSIO_16_SCHMITT_TRIGGER $MSSIO_17_ATP_EN $MSSIO_17_CLAMP_DIODE $MSSIO_17_LOCK_DOWN $MSSIO_17_LP_PERSIST $MSSIO_17_LPMD_IBUF $MSSIO_17_LPMD_OBUF $MSSIO_17_MD_IBUF $MSSIO_17_OUT_DRIVE $MSSIO_17_RES_PULL $MSSIO_17_SCHMITT_TRIGGER $MSSIO_18_ATP_EN $MSSIO_18_CLAMP_DIODE $MSSIO_18_LOCK_DOWN $MSSIO_18_LP_PERSIST $MSSIO_18_LPMD_IBUF $MSSIO_18_LPMD_OBUF $MSSIO_18_MD_IBUF $MSSIO_18_OUT_DRIVE $MSSIO_18_RES_PULL $MSSIO_18_SCHMITT_TRIGGER $MSSIO_19_ATP_EN $MSSIO_19_CLAMP_DIODE $MSSIO_19_LOCK_DOWN $MSSIO_19_LP_PERSIST $MSSIO_19_LPMD_IBUF $MSSIO_19_LPMD_OBUF $MSSIO_19_MD_IBUF $MSSIO_19_OUT_DRIVE $MSSIO_19_RES_PULL $MSSIO_19_SCHMITT_TRIGGER $MSSIO_20_ATP_EN $MSSIO_20_CLAMP_DIODE $MSSIO_20_LOCK_DOWN $MSSIO_20_LP_PERSIST $MSSIO_20_LPMD_IBUF $MSSIO_20_LPMD_OBUF $MSSIO_20_MD_IBUF $MSSIO_20_OUT_DRIVE $MSSIO_20_RES_PULL $MSSIO_20_SCHMITT_TRIGGER $MSSIO_21_ATP_EN $MSSIO_21_CLAMP_DIODE $MSSIO_21_LOCK_DOWN $MSSIO_21_LP_PERSIST $MSSIO_21_LPMD_IBUF $MSSIO_21_LPMD_OBUF $MSSIO_21_MD_IBUF $MSSIO_21_OUT_DRIVE $MSSIO_21_RES_PULL $MSSIO_21_SCHMITT_TRIGGER $MSSIO_22_ATP_EN $MSSIO_22_CLAMP_DIODE $MSSIO_22_LOCK_DOWN $MSSIO_22_LP_PERSIST $MSSIO_22_LPMD_IBUF $MSSIO_22_LPMD_OBUF $MSSIO_22_MD_IBUF $MSSIO_22_OUT_DRIVE $MSSIO_22_RES_PULL $MSSIO_22_SCHMITT_TRIGGER $MSSIO_23_ATP_EN $MSSIO_23_CLAMP_DIODE $MSSIO_23_LOCK_DOWN $MSSIO_23_LP_PERSIST $MSSIO_23_LPMD_IBUF $MSSIO_23_LPMD_OBUF $MSSIO_23_MD_IBUF $MSSIO_23_OUT_DRIVE $MSSIO_23_RES_PULL $MSSIO_23_SCHMITT_TRIGGER $MSSIO_24_ATP_EN $MSSIO_24_CLAMP_DIODE $MSSIO_24_LOCK_DOWN $MSSIO_24_LP_PERSIST $MSSIO_24_LPMD_IBUF $MSSIO_24_LPMD_OBUF $MSSIO_24_MD_IBUF $MSSIO_24_OUT_DRIVE $MSSIO_24_RES_PULL $MSSIO_24_SCHMITT_TRIGGER $MSSIO_25_ATP_EN $MSSIO_25_CLAMP_DIODE $MSSIO_25_LOCK_DOWN $MSSIO_25_LP_PERSIST $MSSIO_25_LPMD_IBUF $MSSIO_25_LPMD_OBUF $MSSIO_25_MD_IBUF $MSSIO_25_OUT_DRIVE $MSSIO_25_RES_PULL $MSSIO_25_SCHMITT_TRIGGER $MSSIO_26_ATP_EN $MSSIO_26_CLAMP_DIODE $MSSIO_26_LOCK_DOWN $MSSIO_26_LP_PERSIST $MSSIO_26_LPMD_IBUF $MSSIO_26_LPMD_OBUF $MSSIO_26_MD_IBUF $MSSIO_26_OUT_DRIVE $MSSIO_26_RES_PULL $MSSIO_26_SCHMITT_TRIGGER $MSSIO_27_ATP_EN $MSSIO_27_CLAMP_DIODE $MSSIO_27_LOCK_DOWN $MSSIO_27_LP_PERSIST $MSSIO_27_LPMD_IBUF $MSSIO_27_LPMD_OBUF $MSSIO_27_MD_IBUF $MSSIO_27_OUT_DRIVE $MSSIO_27_RES_PULL $MSSIO_27_SCHMITT_TRIGGER $MSSIO_28_ATP_EN $MSSIO_28_CLAMP_DIODE $MSSIO_28_LOCK_DOWN $MSSIO_28_LP_PERSIST $MSSIO_28_LPMD_IBUF $MSSIO_28_LPMD_OBUF $MSSIO_28_MD_IBUF $MSSIO_28_OUT_DRIVE $MSSIO_28_RES_PULL $MSSIO_28_SCHMITT_TRIGGER $MSSIO_29_ATP_EN $MSSIO_29_CLAMP_DIODE $MSSIO_29_LOCK_DOWN $MSSIO_29_LP_PERSIST $MSSIO_29_LPMD_IBUF $MSSIO_29_LPMD_OBUF $MSSIO_29_MD_IBUF $MSSIO_29_OUT_DRIVE $MSSIO_29_RES_PULL $MSSIO_29_SCHMITT_TRIGGER $MSSIO_30_ATP_EN $MSSIO_30_CLAMP_DIODE $MSSIO_30_LOCK_DOWN $MSSIO_30_LP_PERSIST $MSSIO_30_LPMD_IBUF $MSSIO_30_LPMD_OBUF $MSSIO_30_MD_IBUF $MSSIO_30_OUT_DRIVE $MSSIO_30_RES_PULL $MSSIO_30_SCHMITT_TRIGGER $MSSIO_31_ATP_EN $MSSIO_31_CLAMP_DIODE $MSSIO_31_LOCK_DOWN $MSSIO_31_LP_PERSIST $MSSIO_31_LPMD_IBUF $MSSIO_31_LPMD_OBUF $MSSIO_31_MD_IBUF $MSSIO_31_OUT_DRIVE $MSSIO_31_RES_PULL $MSSIO_31_SCHMITT_TRIGGER $MSSIO_32_ATP_EN $MSSIO_32_CLAMP_DIODE $MSSIO_32_LOCK_DOWN $MSSIO_32_LP_PERSIST $MSSIO_32_LPMD_IBUF $MSSIO_32_LPMD_OBUF $MSSIO_32_MD_IBUF $MSSIO_32_OUT_DRIVE $MSSIO_32_RES_PULL $MSSIO_32_SCHMITT_TRIGGER $MSSIO_33_ATP_EN $MSSIO_33_CLAMP_DIODE $MSSIO_33_LOCK_DOWN $MSSIO_33_LP_PERSIST $MSSIO_33_LPMD_IBUF $MSSIO_33_LPMD_OBUF $MSSIO_33_MD_IBUF $MSSIO_33_OUT_DRIVE $MSSIO_33_RES_PULL $MSSIO_33_SCHMITT_TRIGGER $MSSIO_34_ATP_EN $MSSIO_34_CLAMP_DIODE $MSSIO_34_LOCK_DOWN $MSSIO_34_LP_PERSIST $MSSIO_34_LPMD_IBUF $MSSIO_34_LPMD_OBUF $MSSIO_34_MD_IBUF $MSSIO_34_OUT_DRIVE $MSSIO_34_RES_PULL $MSSIO_34_SCHMITT_TRIGGER $MSSIO_35_ATP_EN $MSSIO_35_CLAMP_DIODE $MSSIO_35_LOCK_DOWN $MSSIO_35_LP_PERSIST $MSSIO_35_LPMD_IBUF $MSSIO_35_LPMD_OBUF $MSSIO_35_MD_IBUF $MSSIO_35_OUT_DRIVE $MSSIO_35_RES_PULL $MSSIO_35_SCHMITT_TRIGGER $MSSIO_36_ATP_EN $MSSIO_36_CLAMP_DIODE $MSSIO_36_LOCK_DOWN $MSSIO_36_LP_PERSIST $MSSIO_36_LPMD_IBUF $MSSIO_36_LPMD_OBUF $MSSIO_36_MD_IBUF $MSSIO_36_OUT_DRIVE $MSSIO_36_RES_PULL $MSSIO_36_SCHMITT_TRIGGER $MSSIO_37_ATP_EN $MSSIO_37_CLAMP_DIODE $MSSIO_37_LOCK_DOWN $MSSIO_37_LP_PERSIST $MSSIO_37_LPMD_IBUF $MSSIO_37_LPMD_OBUF $MSSIO_37_MD_IBUF $MSSIO_37_OUT_DRIVE $MSSIO_37_RES_PULL $MSSIO_37_SCHMITT_TRIGGER $MSSIO_REFCLK_IOSTD $MSSIO_REFCLK_ODT $MSSIO_REFCLK_PULL_UP $MSSIO_REFCLK_SCHMITT_TRIGGER $MSSIO_REFCLK_THEVENIN $PLL_NW_REFCLK0_FREQ $PLL_NW_REFCLK1_FREQ $QSPI $QSPI_CLK $QSPI_DATA_3_2 $SD $SD_CLE $SD_LED $SD_LED_IS_INVERTED $SD_VOLT_0 $SD_VOLT_0_IS_INVERTED $SD_VOLT_1 $SD_VOLT_1_IS_INVERTED $SD_VOLT_2 $SD_VOLT_2_IS_INVERTED $SD_VOLT_CMD_DIR_IS_INVERTED $SD_VOLT_DIR_0_IS_INVERTED $SD_VOLT_DIR_1_3_IS_INVERTED $SD_VOLT_EN_IS_INVERTED $SD_VOLT_PORTS $SD_VOLT_SEL_IS_INVERTED $SPI_0 $SPI_0_SS1 $SPI_1 $SPI_1_SS1 $USB $USOC_DEBUG_TRACE "

 # FAB_CCC core configurator parameters 
set DLL_CLK_0_BANKCLK_EN "DLL_CLK_0_BANKCLK_EN:false"
set DLL_CLK_0_DEDICATED_EN "DLL_CLK_0_DEDICATED_EN:false"
set DLL_CLK_0_FABCLK_EN "DLL_CLK_0_FABCLK_EN:false"
set DLL_CLK_1_BANKCLK_EN "DLL_CLK_1_BANKCLK_EN:false"
set DLL_CLK_1_DEDICATED_EN "DLL_CLK_1_DEDICATED_EN:false"
set DLL_CLK_1_FABCLK_EN "DLL_CLK_1_FABCLK_EN:false"
set DLL_CLK_P_EN "DLL_CLK_P_EN:false"
set DLL_CLK_P_OPTIONS_EN "DLL_CLK_P_OPTIONS_EN:false"
set DLL_CLK_REF_OPTION "DLL_CLK_REF_OPTION:DIVIDE_BY_1"
set DLL_CLK_REF_OPTIONS_EN "DLL_CLK_REF_OPTIONS_EN:false"
set DLL_CLK_S_EN "DLL_CLK_S_EN:false"
set DLL_CLK_S_OPTION "DLL_CLK_S_OPTION:DIVIDE_BY_1"
set DLL_CLK_S_OPTIONS_EN "DLL_CLK_S_OPTIONS_EN:false"
set DLL_DELAY4 "DLL_DELAY4:0"
set DLL_DYNAMIC_CODE_EN "DLL_DYNAMIC_CODE_EN:false"
set DLL_DYNAMIC_RECONFIG_INTERFACE_EN "DLL_DYNAMIC_RECONFIG_INTERFACE_EN:false"
set DLL_EXPORT_PWRDWN "DLL_EXPORT_PWRDWN:false"
set DLL_FB_CLK "DLL_FB_CLK:Primary"
set DLL_FB_EN "DLL_FB_EN:false"
set DLL_FINE_PHASE_CODE "DLL_FINE_PHASE_CODE:0"
set DLL_IN "DLL_IN:133"
set DLL_JITTER "DLL_JITTER:0"
set DLL_MODE "DLL_MODE:PHASE_REF_MODE"
set DLL_ONLY_EN "DLL_ONLY_EN:false"
set DLL_OUT_0 "DLL_OUT_0:1"
set DLL_OUT_1 "DLL_OUT_1:1"
set DLL_PRIM_PHASE "DLL_PRIM_PHASE:90"
set DLL_PRIM_PHASE_CODE "DLL_PRIM_PHASE_CODE:0"
set DLL_SEC_PHASE "DLL_SEC_PHASE:90"
set DLL_SEC_PHASE_CODE "DLL_SEC_PHASE_CODE:0"
set DLL_SELECTED_IN "DLL_SELECTED_IN:Output2"
set FF_REQUIRES_LOCK_EN_0 "FF_REQUIRES_LOCK_EN_0:0"
set GL0_0_BANKCLK_USED "GL0_0_BANKCLK_USED:false"
set GL0_0_BYPASS "GL0_0_BYPASS:0"
set GL0_0_BYPASS_EN "GL0_0_BYPASS_EN:false"
set GL0_0_DEDICATED_USED "GL0_0_DEDICATED_USED:false"
set GL0_0_DIV "GL0_0_DIV:4"
set GL0_0_DIVSTART "GL0_0_DIVSTART:0"
set GL0_0_DYNAMIC_PH "GL0_0_DYNAMIC_PH:false"
set GL0_0_EXPOSE_EN "GL0_0_EXPOSE_EN:false"
set GL0_0_FABCLK_GATED_USED "GL0_0_FABCLK_GATED_USED:false"
set GL0_0_FABCLK_USED "GL0_0_FABCLK_USED:true"
set GL0_0_FREQ_SEL "GL0_0_FREQ_SEL:false"
set GL0_0_IS_USED "GL0_0_IS_USED:true"
set GL0_0_OUT_FREQ "GL0_0_OUT_FREQ:100"
set GL0_0_PHASE_INDEX "GL0_0_PHASE_INDEX:0"
set GL0_0_PHASE_SEL "GL0_0_PHASE_SEL:false"
set GL0_0_PLL_PHASE "GL0_0_PLL_PHASE:0"
set GL0_1_BANKCLK_USED "GL0_1_BANKCLK_USED:false"
set GL0_1_BYPASS "GL0_1_BYPASS:0"
set GL0_1_BYPASS_EN "GL0_1_BYPASS_EN:false"
set GL0_1_DEDICATED_USED "GL0_1_DEDICATED_USED:false"
set GL0_1_DIV "GL0_1_DIV:1"
set GL0_1_DIVSTART "GL0_1_DIVSTART:0"
set GL0_1_DYNAMIC_PH "GL0_1_DYNAMIC_PH:false"
set GL0_1_EXPOSE_EN "GL0_1_EXPOSE_EN:false"
set GL0_1_FABCLK_USED "GL0_1_FABCLK_USED:false"
set GL0_1_FREQ_SEL "GL0_1_FREQ_SEL:false"
set GL0_1_IS_USED "GL0_1_IS_USED:true"
set GL0_1_OUT_FREQ "GL0_1_OUT_FREQ:100"
set GL0_1_PHASE_INDEX "GL0_1_PHASE_INDEX:0"
set GL0_1_PHASE_SEL "GL0_1_PHASE_SEL:false"
set GL0_1_PLL_PHASE "GL0_1_PLL_PHASE:0"
set GL1_0_BANKCLK_USED "GL1_0_BANKCLK_USED:false"
set GL1_0_BYPASS "GL1_0_BYPASS:0"
set GL1_0_BYPASS_EN "GL1_0_BYPASS_EN:false"
set GL1_0_DEDICATED_USED "GL1_0_DEDICATED_USED:false"
set GL1_0_DIV "GL1_0_DIV:125"
set GL1_0_DIVSTART "GL1_0_DIVSTART:0"
set GL1_0_DYNAMIC_PH "GL1_0_DYNAMIC_PH:false"
set GL1_0_EXPOSE_EN "GL1_0_EXPOSE_EN:false"
set GL1_0_FABCLK_GATED_USED "GL1_0_FABCLK_GATED_USED:false"
set GL1_0_FABCLK_USED "GL1_0_FABCLK_USED:true"
set GL1_0_FREQ_SEL "GL1_0_FREQ_SEL:false"
set GL1_0_IS_USED "GL1_0_IS_USED:true"
set GL1_0_OUT_FREQ "GL1_0_OUT_FREQ:3.2"
set GL1_0_PHASE_INDEX "GL1_0_PHASE_INDEX:0"
set GL1_0_PHASE_SEL "GL1_0_PHASE_SEL:false"
set GL1_0_PLL_PHASE "GL1_0_PLL_PHASE:0"
set GL1_1_BANKCLK_USED "GL1_1_BANKCLK_USED:false"
set GL1_1_BYPASS "GL1_1_BYPASS:0"
set GL1_1_BYPASS_EN "GL1_1_BYPASS_EN:false"
set GL1_1_DEDICATED_USED "GL1_1_DEDICATED_USED:false"
set GL1_1_DIV "GL1_1_DIV:1"
set GL1_1_DIVSTART "GL1_1_DIVSTART:0"
set GL1_1_DYNAMIC_PH "GL1_1_DYNAMIC_PH:false"
set GL1_1_EXPOSE_EN "GL1_1_EXPOSE_EN:false"
set GL1_1_FABCLK_USED "GL1_1_FABCLK_USED:false"
set GL1_1_FREQ_SEL "GL1_1_FREQ_SEL:false"
set GL1_1_IS_USED "GL1_1_IS_USED:false"
set GL1_1_OUT_FREQ "GL1_1_OUT_FREQ:0"
set GL1_1_PHASE_INDEX "GL1_1_PHASE_INDEX:0"
set GL1_1_PHASE_SEL "GL1_1_PHASE_SEL:false"
set GL1_1_PLL_PHASE "GL1_1_PLL_PHASE:0"
set GL2_0_BANKCLK_USED "GL2_0_BANKCLK_USED:false"
set GL2_0_BYPASS "GL2_0_BYPASS:0"
set GL2_0_BYPASS_EN "GL2_0_BYPASS_EN:false"
set GL2_0_DEDICATED_USED "GL2_0_DEDICATED_USED:false"
set GL2_0_DIV "GL2_0_DIV:1"
set GL2_0_DIVSTART "GL2_0_DIVSTART:0"
set GL2_0_DYNAMIC_PH "GL2_0_DYNAMIC_PH:false"
set GL2_0_EXPOSE_EN "GL2_0_EXPOSE_EN:false"
set GL2_0_FABCLK_GATED_USED "GL2_0_FABCLK_GATED_USED:false"
set GL2_0_FABCLK_USED "GL2_0_FABCLK_USED:true"
set GL2_0_FREQ_SEL "GL2_0_FREQ_SEL:false"
set GL2_0_IS_USED "GL2_0_IS_USED:false"
set GL2_0_OUT_FREQ "GL2_0_OUT_FREQ:100"
set GL2_0_PHASE_INDEX "GL2_0_PHASE_INDEX:0"
set GL2_0_PHASE_SEL "GL2_0_PHASE_SEL:false"
set GL2_0_PLL_PHASE "GL2_0_PLL_PHASE:0"
set GL2_1_BANKCLK_USED "GL2_1_BANKCLK_USED:false"
set GL2_1_BYPASS "GL2_1_BYPASS:0"
set GL2_1_BYPASS_EN "GL2_1_BYPASS_EN:false"
set GL2_1_DEDICATED_USED "GL2_1_DEDICATED_USED:false"
set GL2_1_DIV "GL2_1_DIV:1"
set GL2_1_DIVSTART "GL2_1_DIVSTART:0"
set GL2_1_DYNAMIC_PH "GL2_1_DYNAMIC_PH:false"
set GL2_1_EXPOSE_EN "GL2_1_EXPOSE_EN:false"
set GL2_1_FABCLK_USED "GL2_1_FABCLK_USED:false"
set GL2_1_FREQ_SEL "GL2_1_FREQ_SEL:false"
set GL2_1_IS_USED "GL2_1_IS_USED:false"
set GL2_1_OUT_FREQ "GL2_1_OUT_FREQ:0"
set GL2_1_PHASE_INDEX "GL2_1_PHASE_INDEX:0"
set GL2_1_PHASE_SEL "GL2_1_PHASE_SEL:false"
set GL2_1_PLL_PHASE "GL2_1_PLL_PHASE:0"
set GL3_0_BANKCLK_USED "GL3_0_BANKCLK_USED:false"
set GL3_0_BYPASS "GL3_0_BYPASS:0"
set GL3_0_BYPASS_EN "GL3_0_BYPASS_EN:false"
set GL3_0_DEDICATED_USED "GL3_0_DEDICATED_USED:false"
set GL3_0_DIV "GL3_0_DIV:1"
set GL3_0_DIVSTART "GL3_0_DIVSTART:0"
set GL3_0_DYNAMIC_PH "GL3_0_DYNAMIC_PH:false"
set GL3_0_EXPOSE_EN "GL3_0_EXPOSE_EN:false"
set GL3_0_FABCLK_GATED_USED "GL3_0_FABCLK_GATED_USED:false"
set GL3_0_FABCLK_USED "GL3_0_FABCLK_USED:true"
set GL3_0_FREQ_SEL "GL3_0_FREQ_SEL:false"
set GL3_0_IS_USED "GL3_0_IS_USED:false"
set GL3_0_OUT_FREQ "GL3_0_OUT_FREQ:100"
set GL3_0_PHASE_INDEX "GL3_0_PHASE_INDEX:0"
set GL3_0_PHASE_SEL "GL3_0_PHASE_SEL:false"
set GL3_0_PLL_PHASE "GL3_0_PLL_PHASE:0"
set GL3_1_BANKCLK_USED "GL3_1_BANKCLK_USED:false"
set GL3_1_BYPASS "GL3_1_BYPASS:0"
set GL3_1_BYPASS_EN "GL3_1_BYPASS_EN:false"
set GL3_1_DEDICATED_USED "GL3_1_DEDICATED_USED:false"
set GL3_1_DIV "GL3_1_DIV:1"
set GL3_1_DIVSTART "GL3_1_DIVSTART:0"
set GL3_1_DYNAMIC_PH "GL3_1_DYNAMIC_PH:false"
set GL3_1_EXPOSE_EN "GL3_1_EXPOSE_EN:false"
set GL3_1_FABCLK_USED "GL3_1_FABCLK_USED:false"
set GL3_1_FREQ_SEL "GL3_1_FREQ_SEL:false"
set GL3_1_IS_USED "GL3_1_IS_USED:false"
set GL3_1_OUT_FREQ "GL3_1_OUT_FREQ:0"
set GL3_1_PHASE_INDEX "GL3_1_PHASE_INDEX:0"
set GL3_1_PHASE_SEL "GL3_1_PHASE_SEL:false"
set GL3_1_PLL_PHASE "GL3_1_PLL_PHASE:0"
set PLL_ALLOW_CCC_EXT_FB "PLL_ALLOW_CCC_EXT_FB:false"
set PLL_BANDWIDTH_0 "PLL_BANDWIDTH_0:2"
set PLL_BANDWIDTH_1 "PLL_BANDWIDTH_1:1"
set PLL_BYPASS_GO_B_0 "PLL_BYPASS_GO_B_0:false"
set PLL_BYPASS_GO_B_1 "PLL_BYPASS_GO_B_1:false"
set PLL_BYPASS_POST_0 "PLL_BYPASS_POST_0:0"
set PLL_BYPASS_POST_0_0 "PLL_BYPASS_POST_0_0:false"
set PLL_BYPASS_POST_0_1 "PLL_BYPASS_POST_0_1:false"
set PLL_BYPASS_POST_0_2 "PLL_BYPASS_POST_0_2:false"
set PLL_BYPASS_POST_0_3 "PLL_BYPASS_POST_0_3:false"
set PLL_BYPASS_POST_1 "PLL_BYPASS_POST_1:0"
set PLL_BYPASS_POST_1_0 "PLL_BYPASS_POST_1_0:false"
set PLL_BYPASS_POST_1_1 "PLL_BYPASS_POST_1_1:false"
set PLL_BYPASS_POST_1_2 "PLL_BYPASS_POST_1_2:false"
set PLL_BYPASS_POST_1_3 "PLL_BYPASS_POST_1_3:false"
set PLL_BYPASS_PRE_0 "PLL_BYPASS_PRE_0:0"
set PLL_BYPASS_PRE_0_0 "PLL_BYPASS_PRE_0_0:false"
set PLL_BYPASS_PRE_0_1 "PLL_BYPASS_PRE_0_1:false"
set PLL_BYPASS_PRE_0_2 "PLL_BYPASS_PRE_0_2:false"
set PLL_BYPASS_PRE_0_3 "PLL_BYPASS_PRE_0_3:false"
set PLL_BYPASS_PRE_1 "PLL_BYPASS_PRE_1:0"
set PLL_BYPASS_PRE_1_0 "PLL_BYPASS_PRE_1_0:false"
set PLL_BYPASS_PRE_1_1 "PLL_BYPASS_PRE_1_1:false"
set PLL_BYPASS_PRE_1_2 "PLL_BYPASS_PRE_1_2:false"
set PLL_BYPASS_PRE_1_3 "PLL_BYPASS_PRE_1_3:false"
set PLL_BYPASS_SEL_0 "PLL_BYPASS_SEL_0:0"
set PLL_BYPASS_SEL_0_0 "PLL_BYPASS_SEL_0_0:false"
set PLL_BYPASS_SEL_0_1 "PLL_BYPASS_SEL_0_1:false"
set PLL_BYPASS_SEL_0_2 "PLL_BYPASS_SEL_0_2:false"
set PLL_BYPASS_SEL_0_3 "PLL_BYPASS_SEL_0_3:false"
set PLL_BYPASS_SEL_1 "PLL_BYPASS_SEL_1:0"
set PLL_BYPASS_SEL_1_0 "PLL_BYPASS_SEL_1_0:false"
set PLL_BYPASS_SEL_1_1 "PLL_BYPASS_SEL_1_1:false"
set PLL_BYPASS_SEL_1_2 "PLL_BYPASS_SEL_1_2:false"
set PLL_BYPASS_SEL_1_3 "PLL_BYPASS_SEL_1_3:false"
set PLL_DELAY_LINE_REF_FB_0 "PLL_DELAY_LINE_REF_FB_0:false"
set PLL_DELAY_LINE_REF_FB_1 "PLL_DELAY_LINE_REF_FB_1:false"
set PLL_DELAY_LINE_USED_0 "PLL_DELAY_LINE_USED_0:false"
set PLL_DELAY_LINE_USED_1 "PLL_DELAY_LINE_USED_1:false"
set PLL_DELAY_STEPS_0 "PLL_DELAY_STEPS_0:1"
set PLL_DELAY_STEPS_1 "PLL_DELAY_STEPS_1:1"
set PLL_DLL_CASCADED_EN "PLL_DLL_CASCADED_EN:false"
set PLL_DYNAMIC_CONTROL_EN_0 "PLL_DYNAMIC_CONTROL_EN_0:true"
set PLL_DYNAMIC_CONTROL_EN_1 "PLL_DYNAMIC_CONTROL_EN_1:false"
set PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 "PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0:false"
set PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 "PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1:false"
set PLL_EXPORT_PWRDWN "PLL_EXPORT_PWRDWN:true"
set PLL_EXT_MAX_ADDR_0 "PLL_EXT_MAX_ADDR_0:128"
set PLL_EXT_MAX_ADDR_1 "PLL_EXT_MAX_ADDR_1:128"
set PLL_EXT_WAVE_SEL_0 "PLL_EXT_WAVE_SEL_0:0"
set PLL_EXT_WAVE_SEL_1 "PLL_EXT_WAVE_SEL_1:0"
set PLL_FB_CLK_0 "PLL_FB_CLK_0:GL0_0"
set PLL_FB_CLK_1 "PLL_FB_CLK_1:GL0_1"
set PLL_FEEDBACK_MODE_0 "PLL_FEEDBACK_MODE_0:Post-VCO"
set PLL_FEEDBACK_MODE_1 "PLL_FEEDBACK_MODE_1:Post-VCO"
set PLL_IN_FREQ_0 "PLL_IN_FREQ_0:160"
set PLL_IN_FREQ_1 "PLL_IN_FREQ_1:100"
set PLL_INT_MODE_EN_0 "PLL_INT_MODE_EN_0:false"
set PLL_INT_MODE_EN_1 "PLL_INT_MODE_EN_1:false"
set PLL_LOCK_COUNT_0 "PLL_LOCK_COUNT_0:0"
set PLL_LOCK_COUNT_1 "PLL_LOCK_COUNT_1:0"
set PLL_LP_REQUIRES_LOCK_EN_0 "PLL_LP_REQUIRES_LOCK_EN_0:false"
set PLL_LP_REQUIRES_LOCK_EN_1 "PLL_LP_REQUIRES_LOCK_EN_1:false"
set PLL_PLL_CASCADED_EN "PLL_PLL_CASCADED_EN:false"
set PLL_PLL_CASCADED_SELECTED_CLK "PLL_PLL_CASCADED_SELECTED_CLK:Output2"
set PLL_POSTDIVIDERADDSOFTLOGIC_0 "PLL_POSTDIVIDERADDSOFTLOGIC_0:true"
set PLL_REF_CLK_SEL_0 "PLL_REF_CLK_SEL_0:false"
set PLL_REF_CLK_SEL_1 "PLL_REF_CLK_SEL_1:false"
set PLL_REFDIV_0 "PLL_REFDIV_0:2"
set PLL_REFDIV_1 "PLL_REFDIV_1:1"
set PLL_SPREAD_MODE_0 "PLL_SPREAD_MODE_0:false"
set PLL_SPREAD_MODE_1 "PLL_SPREAD_MODE_1:false"
set PLL_SSM_DEPTH_0 "PLL_SSM_DEPTH_0:5"
set PLL_SSM_DEPTH_1 "PLL_SSM_DEPTH_1:5"
set PLL_SSM_DIVVAL_0 "PLL_SSM_DIVVAL_0:1"
set PLL_SSM_DIVVAL_1 "PLL_SSM_DIVVAL_1:1"
set PLL_SSM_FREQ_0 "PLL_SSM_FREQ_0:32"
set PLL_SSM_FREQ_1 "PLL_SSM_FREQ_1:32"
set PLL_SSM_RAND_PATTERN_0 "PLL_SSM_RAND_PATTERN_0:2"
set PLL_SSM_RAND_PATTERN_1 "PLL_SSM_RAND_PATTERN_1:2"
set PLL_SSMD_EN_0 "PLL_SSMD_EN_0:false"
set PLL_SSMD_EN_1 "PLL_SSMD_EN_1:false"
set PLL_SYNC_CORNER_PLL "PLL_SYNC_CORNER_PLL:false"
set PLL_SYNC_EN "PLL_SYNC_EN:false"
set PLL_VCO_MODE_0 "PLL_VCO_MODE_0:MIN_JITTER"
set PLL_VCO_MODE_1 "PLL_VCO_MODE_1:MIN_JITTER"

 # FAB_CCC master parameter 
set FAB_CCC_param "$DLL_CLK_0_BANKCLK_EN $DLL_CLK_0_DEDICATED_EN $DLL_CLK_0_FABCLK_EN $DLL_CLK_1_BANKCLK_EN $DLL_CLK_1_DEDICATED_EN $DLL_CLK_1_FABCLK_EN $DLL_CLK_P_EN $DLL_CLK_P_OPTIONS_EN $DLL_CLK_REF_OPTION $DLL_CLK_REF_OPTIONS_EN $DLL_CLK_S_EN $DLL_CLK_S_OPTION $DLL_CLK_S_OPTIONS_EN $DLL_DELAY4 $DLL_DYNAMIC_CODE_EN $DLL_DYNAMIC_RECONFIG_INTERFACE_EN $DLL_EXPORT_PWRDWN $DLL_FB_CLK $DLL_FB_EN $DLL_FINE_PHASE_CODE $DLL_IN $DLL_JITTER $DLL_MODE $DLL_ONLY_EN $DLL_OUT_0 $DLL_OUT_1 $DLL_PRIM_PHASE $DLL_PRIM_PHASE_CODE $DLL_SEC_PHASE $DLL_SEC_PHASE_CODE $DLL_SELECTED_IN $FF_REQUIRES_LOCK_EN_0 $GL0_0_BANKCLK_USED $GL0_0_BYPASS $GL0_0_BYPASS_EN $GL0_0_DEDICATED_USED $GL0_0_DIV $GL0_0_DIVSTART $GL0_0_DYNAMIC_PH $GL0_0_EXPOSE_EN $GL0_0_FABCLK_GATED_USED $GL0_0_FABCLK_USED $GL0_0_FREQ_SEL $GL0_0_IS_USED $GL0_0_OUT_FREQ $GL0_0_PHASE_INDEX $GL0_0_PHASE_SEL $GL0_0_PLL_PHASE $GL0_1_BANKCLK_USED $GL0_1_BYPASS $GL0_1_BYPASS_EN $GL0_1_DEDICATED_USED $GL0_1_DIV $GL0_1_DIVSTART $GL0_1_DYNAMIC_PH $GL0_1_EXPOSE_EN $GL0_1_FABCLK_USED $GL0_1_FREQ_SEL $GL0_1_IS_USED $GL0_1_OUT_FREQ $GL0_1_PHASE_INDEX $GL0_1_PHASE_SEL $GL0_1_PLL_PHASE $GL1_0_BANKCLK_USED $GL1_0_BYPASS $GL1_0_BYPASS_EN $GL1_0_DEDICATED_USED $GL1_0_DIV $GL1_0_DIVSTART $GL1_0_DYNAMIC_PH $GL1_0_EXPOSE_EN $GL1_0_FABCLK_GATED_USED $GL1_0_FABCLK_USED $GL1_0_FREQ_SEL $GL1_0_IS_USED $GL1_0_OUT_FREQ $GL1_0_PHASE_INDEX $GL1_0_PHASE_SEL $GL1_0_PLL_PHASE $GL1_1_BANKCLK_USED $GL1_1_BYPASS $GL1_1_BYPASS_EN $GL1_1_DEDICATED_USED $GL1_1_DIV $GL1_1_DIVSTART $GL1_1_DYNAMIC_PH $GL1_1_EXPOSE_EN $GL1_1_FABCLK_USED $GL1_1_FREQ_SEL $GL1_1_IS_USED $GL1_1_OUT_FREQ $GL1_1_PHASE_INDEX $GL1_1_PHASE_SEL $GL1_1_PLL_PHASE $GL2_0_BANKCLK_USED $GL2_0_BYPASS $GL2_0_BYPASS_EN $GL2_0_DEDICATED_USED $GL2_0_DIV $GL2_0_DIVSTART $GL2_0_DYNAMIC_PH $GL2_0_EXPOSE_EN $GL2_0_FABCLK_GATED_USED $GL2_0_FABCLK_USED $GL2_0_FREQ_SEL $GL2_0_IS_USED $GL2_0_OUT_FREQ $GL2_0_PHASE_INDEX $GL2_0_PHASE_SEL $GL2_0_PLL_PHASE $GL2_1_BANKCLK_USED $GL2_1_BYPASS $GL2_1_BYPASS_EN $GL2_1_DEDICATED_USED $GL2_1_DIV $GL2_1_DIVSTART $GL2_1_DYNAMIC_PH $GL2_1_EXPOSE_EN $GL2_1_FABCLK_USED $GL2_1_FREQ_SEL $GL2_1_IS_USED $GL2_1_OUT_FREQ $GL2_1_PHASE_INDEX $GL2_1_PHASE_SEL $GL2_1_PLL_PHASE $GL3_0_BANKCLK_USED $GL3_0_BYPASS $GL3_0_BYPASS_EN $GL3_0_DEDICATED_USED $GL3_0_DIV $GL3_0_DIVSTART $GL3_0_DYNAMIC_PH $GL3_0_EXPOSE_EN $GL3_0_FABCLK_GATED_USED $GL3_0_FABCLK_USED $GL3_0_FREQ_SEL $GL3_0_IS_USED $GL3_0_OUT_FREQ $GL3_0_PHASE_INDEX $GL3_0_PHASE_SEL $GL3_0_PLL_PHASE $GL3_1_BANKCLK_USED $GL3_1_BYPASS $GL3_1_BYPASS_EN $GL3_1_DEDICATED_USED $GL3_1_DIV $GL3_1_DIVSTART $GL3_1_DYNAMIC_PH $GL3_1_EXPOSE_EN $GL3_1_FABCLK_USED $GL3_1_FREQ_SEL $GL3_1_IS_USED $GL3_1_OUT_FREQ $GL3_1_PHASE_INDEX $GL3_1_PHASE_SEL $GL3_1_PLL_PHASE $PLL_ALLOW_CCC_EXT_FB $PLL_BANDWIDTH_0 $PLL_BANDWIDTH_1 $PLL_BYPASS_GO_B_0 $PLL_BYPASS_GO_B_1 $PLL_BYPASS_POST_0 $PLL_BYPASS_POST_0_0 $PLL_BYPASS_POST_0_1 $PLL_BYPASS_POST_0_2 $PLL_BYPASS_POST_0_3 $PLL_BYPASS_POST_1 $PLL_BYPASS_POST_1_0 $PLL_BYPASS_POST_1_1 $PLL_BYPASS_POST_1_2 $PLL_BYPASS_POST_1_3 $PLL_BYPASS_PRE_0 $PLL_BYPASS_PRE_0_0 $PLL_BYPASS_PRE_0_1 $PLL_BYPASS_PRE_0_2 $PLL_BYPASS_PRE_0_3 $PLL_BYPASS_PRE_1 $PLL_BYPASS_PRE_1_0 $PLL_BYPASS_PRE_1_1 $PLL_BYPASS_PRE_1_2 $PLL_BYPASS_PRE_1_3 $PLL_BYPASS_SEL_0 $PLL_BYPASS_SEL_0_0 $PLL_BYPASS_SEL_0_1 $PLL_BYPASS_SEL_0_2 $PLL_BYPASS_SEL_0_3 $PLL_BYPASS_SEL_1 $PLL_BYPASS_SEL_1_0 $PLL_BYPASS_SEL_1_1 $PLL_BYPASS_SEL_1_2 $PLL_BYPASS_SEL_1_3 $PLL_DELAY_LINE_REF_FB_0 $PLL_DELAY_LINE_REF_FB_1 $PLL_DELAY_LINE_USED_0 $PLL_DELAY_LINE_USED_1 $PLL_DELAY_STEPS_0 $PLL_DELAY_STEPS_1 $PLL_DLL_CASCADED_EN $PLL_DYNAMIC_CONTROL_EN_0 $PLL_DYNAMIC_CONTROL_EN_1 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 $PLL_EXPORT_PWRDWN $PLL_EXT_MAX_ADDR_0 $PLL_EXT_MAX_ADDR_1 $PLL_EXT_WAVE_SEL_0 $PLL_EXT_WAVE_SEL_1 $PLL_FB_CLK_0 $PLL_FB_CLK_1 $PLL_FEEDBACK_MODE_0 $PLL_FEEDBACK_MODE_1 $PLL_IN_FREQ_0 $PLL_IN_FREQ_1 $PLL_INT_MODE_EN_0 $PLL_INT_MODE_EN_1 $PLL_LOCK_COUNT_0 $PLL_LOCK_COUNT_1 $PLL_LP_REQUIRES_LOCK_EN_0 $PLL_LP_REQUIRES_LOCK_EN_1 $PLL_PLL_CASCADED_EN $PLL_PLL_CASCADED_SELECTED_CLK $PLL_POSTDIVIDERADDSOFTLOGIC_0 $PLL_REF_CLK_SEL_0 $PLL_REF_CLK_SEL_1 $PLL_REFDIV_0 $PLL_REFDIV_1 $PLL_SPREAD_MODE_0 $PLL_SPREAD_MODE_1 $PLL_SSM_DEPTH_0 $PLL_SSM_DEPTH_1 $PLL_SSM_DIVVAL_0 $PLL_SSM_DIVVAL_1 $PLL_SSM_FREQ_0 $PLL_SSM_FREQ_1 $PLL_SSM_RAND_PATTERN_0 $PLL_SSM_RAND_PATTERN_1 $PLL_SSMD_EN_0 $PLL_SSMD_EN_1 $PLL_SYNC_CORNER_PLL $PLL_SYNC_EN $PLL_VCO_MODE_0 $PLL_VCO_MODE_1 "

 # FAB_OSC core configurator parameters 
set RCOSC_2MHZ_CLK_DIV_EN "RCOSC_2MHZ_CLK_DIV_EN:false"
set RCOSC_2MHZ_GL_EN "RCOSC_2MHZ_GL_EN:false"
set RCOSC_2MHZ_NGMUX_EN "RCOSC_2MHZ_NGMUX_EN:false"
set RCOSC_160MHZ_CLK_DIV_EN "RCOSC_160MHZ_CLK_DIV_EN:false"
set RCOSC_160MHZ_GL_EN "RCOSC_160MHZ_GL_EN:true"
set RCOSC_160MHZ_NGMUX_EN "RCOSC_160MHZ_NGMUX_EN:false"

 # FAB_OSC master parameter 
set FAB_OSC_param "$RCOSC_2MHZ_CLK_DIV_EN $RCOSC_2MHZ_GL_EN $RCOSC_2MHZ_NGMUX_EN $RCOSC_160MHZ_CLK_DIV_EN $RCOSC_160MHZ_GL_EN $RCOSC_160MHZ_NGMUX_EN "

 #  core configurator parameters 

 #  master parameter 
set _param ""
