// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_0_Matrix_Vector_Activate_Stream_Batch_27u_64u_3u_16u_Slice_ap_int_8u_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_24_ap_uint_32_ThresholdsActivation_4u_16u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY,
        weights_V_TDATA,
        weights_V_TVALID,
        weights_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [31:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;
input  [47:0] weights_V_TDATA;
input   weights_V_TVALID;
output   weights_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in0_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_560_p2;
wire   [0:0] icmp_ln252_fu_569_p2;
reg    out_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_3825;
reg    weights_V_TDATA_blk_n;
reg   [21:0] i_reg_523;
wire   [21:0] i_1_fu_554_p2;
reg    ap_predicate_op61_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln289_fu_2494_p2;
wire   [0:0] result_V_fu_2606_p2;
reg   [0:0] result_V_reg_3829;
wire   [0:0] icmp_ln890_fu_2626_p2;
reg   [0:0] icmp_ln890_reg_3834;
wire   [0:0] result_V_2_fu_2646_p2;
reg   [0:0] result_V_2_reg_3839;
wire   [0:0] icmp_ln890_1_fu_2666_p2;
reg   [0:0] icmp_ln890_1_reg_3844;
wire   [0:0] result_V_4_fu_2686_p2;
reg   [0:0] result_V_4_reg_3849;
wire   [0:0] icmp_ln890_2_fu_2706_p2;
reg   [0:0] icmp_ln890_2_reg_3854;
wire   [0:0] result_V_6_fu_2726_p2;
reg   [0:0] result_V_6_reg_3859;
wire   [0:0] icmp_ln890_3_fu_2746_p2;
reg   [0:0] icmp_ln890_3_reg_3864;
wire   [0:0] result_V_8_fu_2766_p2;
reg   [0:0] result_V_8_reg_3869;
wire   [0:0] icmp_ln890_4_fu_2786_p2;
reg   [0:0] icmp_ln890_4_reg_3874;
wire   [0:0] result_V_10_fu_2806_p2;
reg   [0:0] result_V_10_reg_3879;
wire   [0:0] icmp_ln890_5_fu_2826_p2;
reg   [0:0] icmp_ln890_5_reg_3884;
wire   [0:0] result_V_12_fu_2846_p2;
reg   [0:0] result_V_12_reg_3889;
wire   [0:0] icmp_ln890_6_fu_2866_p2;
reg   [0:0] icmp_ln890_6_reg_3894;
wire   [0:0] result_V_14_fu_2886_p2;
reg   [0:0] result_V_14_reg_3899;
wire   [0:0] icmp_ln890_7_fu_2906_p2;
reg   [0:0] icmp_ln890_7_reg_3904;
wire   [0:0] result_V_16_fu_2926_p2;
reg   [0:0] result_V_16_reg_3909;
wire   [0:0] icmp_ln890_8_fu_2946_p2;
reg   [0:0] icmp_ln890_8_reg_3914;
wire   [0:0] result_V_18_fu_2966_p2;
reg   [0:0] result_V_18_reg_3919;
wire   [0:0] icmp_ln890_9_fu_2986_p2;
reg   [0:0] icmp_ln890_9_reg_3924;
wire   [0:0] result_V_20_fu_3006_p2;
reg   [0:0] result_V_20_reg_3929;
wire   [0:0] icmp_ln890_10_fu_3026_p2;
reg   [0:0] icmp_ln890_10_reg_3934;
wire   [0:0] result_V_22_fu_3046_p2;
reg   [0:0] result_V_22_reg_3939;
wire   [0:0] icmp_ln890_11_fu_3066_p2;
reg   [0:0] icmp_ln890_11_reg_3944;
wire   [0:0] result_V_24_fu_3086_p2;
reg   [0:0] result_V_24_reg_3949;
wire   [0:0] icmp_ln890_12_fu_3106_p2;
reg   [0:0] icmp_ln890_12_reg_3954;
wire   [0:0] result_V_26_fu_3126_p2;
reg   [0:0] result_V_26_reg_3959;
wire   [0:0] icmp_ln890_13_fu_3146_p2;
reg   [0:0] icmp_ln890_13_reg_3964;
wire   [0:0] result_V_28_fu_3166_p2;
reg   [0:0] result_V_28_reg_3969;
wire   [0:0] icmp_ln890_14_fu_3186_p2;
reg   [0:0] icmp_ln890_14_reg_3974;
wire   [0:0] result_V_30_fu_3206_p2;
reg   [0:0] result_V_30_reg_3979;
wire   [0:0] icmp_ln890_15_fu_3226_p2;
reg   [0:0] icmp_ln890_15_reg_3984;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [23:0] ap_phi_mux_inElem_phi_fu_537_p4;
wire   [23:0] ap_phi_reg_pp0_iter0_inElem_reg_534;
wire   [23:0] tmp_fu_609_p11;
reg   [12:0] accu_V_0_0_1_fu_396;
wire   [12:0] accu_V_0_0_fu_1252_p2;
reg   [12:0] accu_V_0_1_1_fu_400;
wire   [12:0] accu_V_0_1_fu_1334_p2;
reg   [12:0] accu_V_0_2_1_fu_404;
wire   [12:0] accu_V_0_2_fu_1416_p2;
reg   [12:0] accu_V_0_3_1_fu_408;
wire   [12:0] accu_V_0_3_fu_1498_p2;
reg   [12:0] accu_V_0_4_1_fu_412;
wire   [12:0] accu_V_0_4_fu_1580_p2;
reg   [12:0] accu_V_0_5_1_fu_416;
wire   [12:0] accu_V_0_5_fu_1662_p2;
reg   [12:0] accu_V_0_6_1_fu_420;
wire   [12:0] accu_V_0_6_fu_1744_p2;
reg   [12:0] accu_V_0_7_1_fu_424;
wire   [12:0] accu_V_0_7_fu_1826_p2;
reg   [12:0] accu_V_0_8_1_fu_428;
wire   [12:0] accu_V_0_8_fu_1908_p2;
reg   [12:0] accu_V_0_9_1_fu_432;
wire   [12:0] accu_V_0_9_fu_1990_p2;
reg   [12:0] accu_V_0_10_1_fu_436;
wire   [12:0] accu_V_0_10_fu_2072_p2;
reg   [12:0] accu_V_0_11_1_fu_440;
wire   [12:0] accu_V_0_11_fu_2154_p2;
reg   [12:0] accu_V_0_12_1_fu_444;
wire   [12:0] accu_V_0_12_fu_2236_p2;
reg   [12:0] accu_V_0_13_1_fu_448;
wire   [12:0] accu_V_0_13_fu_2318_p2;
reg   [12:0] accu_V_0_14_1_fu_452;
wire   [12:0] accu_V_0_14_fu_2400_p2;
reg   [12:0] accu_V_0_15_1_fu_456;
wire   [12:0] accu_V_0_15_fu_2482_p2;
reg   [31:0] sf_fu_460;
wire   [31:0] sf_1_fu_2488_p2;
reg   [31:0] nf_2_fu_464;
wire   [31:0] select_ln301_fu_3244_p3;
reg   [23:0] inputBuf_V_8_1_fu_468;
wire   [23:0] inputBuf_V_8_19_fu_888_p3;
reg   [23:0] inputBuf_V_8_2_fu_472;
wire   [23:0] inputBuf_V_8_18_fu_880_p3;
reg   [23:0] inputBuf_V_8_4_fu_476;
wire   [23:0] inputBuf_V_8_16_fu_864_p3;
reg   [23:0] inputBuf_V_8_6_fu_480;
wire   [23:0] inputBuf_V_8_15_fu_848_p3;
reg   [23:0] inputBuf_V_8_7_fu_484;
wire   [23:0] inputBuf_V_8_14_fu_824_p3;
reg   [23:0] inputBuf_V_8_5_fu_488;
wire   [23:0] inputBuf_V_8_13_fu_808_p3;
reg   [23:0] inputBuf_V_8_3_fu_492;
wire   [23:0] inputBuf_V_8_12_fu_784_p3;
reg   [23:0] inputBuf_V_8_8_fu_496;
wire   [23:0] inputBuf_V_8_11_fu_760_p3;
reg   [23:0] inputBuf_V_8_9_fu_500;
wire   [23:0] inputBuf_V_8_fu_728_p3;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] tmp_fu_609_p10;
wire   [3:0] trunc_ln256_fu_634_p1;
wire   [0:0] icmp_ln256_7_fu_680_p2;
wire   [0:0] icmp_ln256_6_fu_674_p2;
wire   [0:0] icmp_ln256_5_fu_668_p2;
wire   [0:0] icmp_ln256_4_fu_662_p2;
wire   [0:0] icmp_ln256_3_fu_656_p2;
wire   [0:0] icmp_ln256_2_fu_650_p2;
wire   [0:0] icmp_ln256_1_fu_644_p2;
wire   [0:0] icmp_ln256_fu_638_p2;
wire   [0:0] or_ln256_fu_686_p2;
wire   [0:0] or_ln256_1_fu_692_p2;
wire   [0:0] or_ln256_2_fu_698_p2;
wire   [0:0] or_ln256_3_fu_704_p2;
wire   [0:0] or_ln256_4_fu_710_p2;
wire   [0:0] or_ln256_5_fu_716_p2;
wire   [0:0] or_ln256_6_fu_722_p2;
wire   [23:0] select_ln256_fu_736_p3;
wire   [23:0] select_ln256_1_fu_744_p3;
wire   [23:0] select_ln256_2_fu_752_p3;
wire   [23:0] select_ln256_4_fu_768_p3;
wire   [23:0] select_ln256_5_fu_776_p3;
wire   [23:0] select_ln256_7_fu_792_p3;
wire   [23:0] select_ln256_8_fu_800_p3;
wire   [23:0] select_ln256_10_fu_816_p3;
wire   [23:0] select_ln256_12_fu_832_p3;
wire   [23:0] select_ln256_13_fu_840_p3;
wire   [23:0] select_ln256_15_fu_856_p3;
wire   [23:0] inputBuf_V_8_17_fu_872_p3;
wire   [0:0] icmp_ln271_fu_992_p2;
wire   [7:0] trunc_ln674_1_fu_1146_p1;
wire  signed [8:0] rhs_0_0_fu_1150_p1;
wire   [0:0] trunc_ln674_fu_1126_p1;
wire   [8:0] sub_ln1347_fu_1154_p2;
wire   [8:0] select_ln89_fu_1160_p3;
wire   [7:0] p_Result_19_0_1_fu_1172_p4;
wire  signed [8:0] rhs_0_1_fu_1182_p1;
wire   [0:0] tmp_3_fu_1130_p3;
wire   [8:0] sub_ln1347_1_fu_1186_p2;
wire   [8:0] select_ln89_1_fu_1192_p3;
wire   [7:0] p_Result_19_0_2_fu_1204_p4;
wire  signed [8:0] rhs_0_2_fu_1214_p1;
wire   [0:0] tmp_4_fu_1138_p3;
wire   [8:0] sub_ln1347_2_fu_1218_p2;
wire   [8:0] select_ln89_2_fu_1224_p3;
wire   [12:0] select_ln271_15_fu_1118_p3;
wire  signed [12:0] sext_ln691_fu_1168_p1;
wire  signed [9:0] sext_ln674_fu_1200_p1;
wire  signed [9:0] sext_ln691_1_fu_1232_p1;
wire   [9:0] add_ln691_1_fu_1242_p2;
wire  signed [12:0] sext_ln691_2_fu_1248_p1;
wire   [12:0] add_ln691_fu_1236_p2;
wire   [0:0] tmp_5_fu_1258_p3;
wire   [8:0] select_ln89_3_fu_1282_p3;
wire   [0:0] tmp_6_fu_1266_p3;
wire   [8:0] select_ln89_4_fu_1294_p3;
wire   [0:0] tmp_7_fu_1274_p3;
wire   [8:0] select_ln89_5_fu_1306_p3;
wire   [12:0] select_ln271_14_fu_1110_p3;
wire  signed [12:0] sext_ln691_3_fu_1290_p1;
wire  signed [9:0] sext_ln89_fu_1302_p1;
wire  signed [9:0] sext_ln691_4_fu_1314_p1;
wire   [9:0] add_ln691_4_fu_1324_p2;
wire  signed [12:0] sext_ln691_5_fu_1330_p1;
wire   [12:0] add_ln691_3_fu_1318_p2;
wire   [0:0] tmp_8_fu_1340_p3;
wire   [8:0] select_ln89_6_fu_1364_p3;
wire   [0:0] tmp_9_fu_1348_p3;
wire   [8:0] select_ln89_7_fu_1376_p3;
wire   [0:0] tmp_10_fu_1356_p3;
wire   [8:0] select_ln89_8_fu_1388_p3;
wire   [12:0] select_ln271_13_fu_1102_p3;
wire  signed [12:0] sext_ln691_6_fu_1372_p1;
wire  signed [9:0] sext_ln89_1_fu_1384_p1;
wire  signed [9:0] sext_ln691_7_fu_1396_p1;
wire   [9:0] add_ln691_7_fu_1406_p2;
wire  signed [12:0] sext_ln691_8_fu_1412_p1;
wire   [12:0] add_ln691_6_fu_1400_p2;
wire   [0:0] tmp_11_fu_1422_p3;
wire   [8:0] select_ln89_9_fu_1446_p3;
wire   [0:0] tmp_12_fu_1430_p3;
wire   [8:0] select_ln89_10_fu_1458_p3;
wire   [0:0] tmp_13_fu_1438_p3;
wire   [8:0] select_ln89_11_fu_1470_p3;
wire   [12:0] select_ln271_12_fu_1094_p3;
wire  signed [12:0] sext_ln691_9_fu_1454_p1;
wire  signed [9:0] sext_ln89_2_fu_1466_p1;
wire  signed [9:0] sext_ln691_10_fu_1478_p1;
wire   [9:0] add_ln691_10_fu_1488_p2;
wire  signed [12:0] sext_ln691_11_fu_1494_p1;
wire   [12:0] add_ln691_9_fu_1482_p2;
wire   [0:0] tmp_14_fu_1504_p3;
wire   [8:0] select_ln89_12_fu_1528_p3;
wire   [0:0] tmp_15_fu_1512_p3;
wire   [8:0] select_ln89_13_fu_1540_p3;
wire   [0:0] tmp_16_fu_1520_p3;
wire   [8:0] select_ln89_14_fu_1552_p3;
wire   [12:0] select_ln271_11_fu_1086_p3;
wire  signed [12:0] sext_ln691_12_fu_1536_p1;
wire  signed [9:0] sext_ln89_3_fu_1548_p1;
wire  signed [9:0] sext_ln691_13_fu_1560_p1;
wire   [9:0] add_ln691_13_fu_1570_p2;
wire  signed [12:0] sext_ln691_14_fu_1576_p1;
wire   [12:0] add_ln691_12_fu_1564_p2;
wire   [0:0] tmp_17_fu_1586_p3;
wire   [8:0] select_ln89_15_fu_1610_p3;
wire   [0:0] tmp_18_fu_1594_p3;
wire   [8:0] select_ln89_16_fu_1622_p3;
wire   [0:0] tmp_19_fu_1602_p3;
wire   [8:0] select_ln89_17_fu_1634_p3;
wire   [12:0] select_ln271_10_fu_1078_p3;
wire  signed [12:0] sext_ln691_15_fu_1618_p1;
wire  signed [9:0] sext_ln89_4_fu_1630_p1;
wire  signed [9:0] sext_ln691_16_fu_1642_p1;
wire   [9:0] add_ln691_16_fu_1652_p2;
wire  signed [12:0] sext_ln691_17_fu_1658_p1;
wire   [12:0] add_ln691_15_fu_1646_p2;
wire   [0:0] tmp_20_fu_1668_p3;
wire   [8:0] select_ln89_18_fu_1692_p3;
wire   [0:0] tmp_21_fu_1676_p3;
wire   [8:0] select_ln89_19_fu_1704_p3;
wire   [0:0] tmp_22_fu_1684_p3;
wire   [8:0] select_ln89_20_fu_1716_p3;
wire   [12:0] select_ln271_9_fu_1070_p3;
wire  signed [12:0] sext_ln691_18_fu_1700_p1;
wire  signed [9:0] sext_ln89_5_fu_1712_p1;
wire  signed [9:0] sext_ln691_19_fu_1724_p1;
wire   [9:0] add_ln691_19_fu_1734_p2;
wire  signed [12:0] sext_ln691_20_fu_1740_p1;
wire   [12:0] add_ln691_18_fu_1728_p2;
wire   [0:0] tmp_23_fu_1750_p3;
wire   [8:0] select_ln89_21_fu_1774_p3;
wire   [0:0] tmp_24_fu_1758_p3;
wire   [8:0] select_ln89_22_fu_1786_p3;
wire   [0:0] tmp_25_fu_1766_p3;
wire   [8:0] select_ln89_23_fu_1798_p3;
wire   [12:0] select_ln271_8_fu_1062_p3;
wire  signed [12:0] sext_ln691_21_fu_1782_p1;
wire  signed [9:0] sext_ln89_6_fu_1794_p1;
wire  signed [9:0] sext_ln691_22_fu_1806_p1;
wire   [9:0] add_ln691_22_fu_1816_p2;
wire  signed [12:0] sext_ln691_23_fu_1822_p1;
wire   [12:0] add_ln691_21_fu_1810_p2;
wire   [0:0] tmp_26_fu_1832_p3;
wire   [8:0] select_ln89_24_fu_1856_p3;
wire   [0:0] tmp_27_fu_1840_p3;
wire   [8:0] select_ln89_25_fu_1868_p3;
wire   [0:0] tmp_28_fu_1848_p3;
wire   [8:0] select_ln89_26_fu_1880_p3;
wire   [12:0] select_ln271_7_fu_1054_p3;
wire  signed [12:0] sext_ln691_24_fu_1864_p1;
wire  signed [9:0] sext_ln89_7_fu_1876_p1;
wire  signed [9:0] sext_ln691_25_fu_1888_p1;
wire   [9:0] add_ln691_25_fu_1898_p2;
wire  signed [12:0] sext_ln691_26_fu_1904_p1;
wire   [12:0] add_ln691_24_fu_1892_p2;
wire   [0:0] tmp_29_fu_1914_p3;
wire   [8:0] select_ln89_27_fu_1938_p3;
wire   [0:0] tmp_30_fu_1922_p3;
wire   [8:0] select_ln89_28_fu_1950_p3;
wire   [0:0] tmp_31_fu_1930_p3;
wire   [8:0] select_ln89_29_fu_1962_p3;
wire   [12:0] select_ln271_6_fu_1046_p3;
wire  signed [12:0] sext_ln691_27_fu_1946_p1;
wire  signed [9:0] sext_ln89_8_fu_1958_p1;
wire  signed [9:0] sext_ln691_28_fu_1970_p1;
wire   [9:0] add_ln691_28_fu_1980_p2;
wire  signed [12:0] sext_ln691_29_fu_1986_p1;
wire   [12:0] add_ln691_27_fu_1974_p2;
wire   [0:0] tmp_32_fu_1996_p3;
wire   [8:0] select_ln89_30_fu_2020_p3;
wire   [0:0] tmp_33_fu_2004_p3;
wire   [8:0] select_ln89_31_fu_2032_p3;
wire   [0:0] tmp_34_fu_2012_p3;
wire   [8:0] select_ln89_32_fu_2044_p3;
wire   [12:0] select_ln271_5_fu_1038_p3;
wire  signed [12:0] sext_ln691_30_fu_2028_p1;
wire  signed [9:0] sext_ln89_9_fu_2040_p1;
wire  signed [9:0] sext_ln691_31_fu_2052_p1;
wire   [9:0] add_ln691_31_fu_2062_p2;
wire  signed [12:0] sext_ln691_32_fu_2068_p1;
wire   [12:0] add_ln691_30_fu_2056_p2;
wire   [0:0] tmp_35_fu_2078_p3;
wire   [8:0] select_ln89_33_fu_2102_p3;
wire   [0:0] tmp_36_fu_2086_p3;
wire   [8:0] select_ln89_34_fu_2114_p3;
wire   [0:0] tmp_37_fu_2094_p3;
wire   [8:0] select_ln89_35_fu_2126_p3;
wire   [12:0] select_ln271_4_fu_1030_p3;
wire  signed [12:0] sext_ln691_33_fu_2110_p1;
wire  signed [9:0] sext_ln89_10_fu_2122_p1;
wire  signed [9:0] sext_ln691_34_fu_2134_p1;
wire   [9:0] add_ln691_34_fu_2144_p2;
wire  signed [12:0] sext_ln691_35_fu_2150_p1;
wire   [12:0] add_ln691_33_fu_2138_p2;
wire   [0:0] tmp_38_fu_2160_p3;
wire   [8:0] select_ln89_36_fu_2184_p3;
wire   [0:0] tmp_39_fu_2168_p3;
wire   [8:0] select_ln89_37_fu_2196_p3;
wire   [0:0] tmp_40_fu_2176_p3;
wire   [8:0] select_ln89_38_fu_2208_p3;
wire   [12:0] select_ln271_3_fu_1022_p3;
wire  signed [12:0] sext_ln691_36_fu_2192_p1;
wire  signed [9:0] sext_ln89_11_fu_2204_p1;
wire  signed [9:0] sext_ln691_37_fu_2216_p1;
wire   [9:0] add_ln691_37_fu_2226_p2;
wire  signed [12:0] sext_ln691_38_fu_2232_p1;
wire   [12:0] add_ln691_36_fu_2220_p2;
wire   [0:0] tmp_41_fu_2242_p3;
wire   [8:0] select_ln89_39_fu_2266_p3;
wire   [0:0] tmp_42_fu_2250_p3;
wire   [8:0] select_ln89_40_fu_2278_p3;
wire   [0:0] tmp_43_fu_2258_p3;
wire   [8:0] select_ln89_41_fu_2290_p3;
wire   [12:0] select_ln271_2_fu_1014_p3;
wire  signed [12:0] sext_ln691_39_fu_2274_p1;
wire  signed [9:0] sext_ln89_12_fu_2286_p1;
wire  signed [9:0] sext_ln691_40_fu_2298_p1;
wire   [9:0] add_ln691_40_fu_2308_p2;
wire  signed [12:0] sext_ln691_41_fu_2314_p1;
wire   [12:0] add_ln691_39_fu_2302_p2;
wire   [0:0] tmp_44_fu_2324_p3;
wire   [8:0] select_ln89_42_fu_2348_p3;
wire   [0:0] tmp_45_fu_2332_p3;
wire   [8:0] select_ln89_43_fu_2360_p3;
wire   [0:0] tmp_46_fu_2340_p3;
wire   [8:0] select_ln89_44_fu_2372_p3;
wire   [12:0] select_ln271_1_fu_1006_p3;
wire  signed [12:0] sext_ln691_42_fu_2356_p1;
wire  signed [9:0] sext_ln89_13_fu_2368_p1;
wire  signed [9:0] sext_ln691_43_fu_2380_p1;
wire   [9:0] add_ln691_43_fu_2390_p2;
wire  signed [12:0] sext_ln691_44_fu_2396_p1;
wire   [12:0] add_ln691_42_fu_2384_p2;
wire   [0:0] tmp_47_fu_2406_p3;
wire   [8:0] select_ln89_45_fu_2430_p3;
wire   [0:0] tmp_48_fu_2414_p3;
wire   [8:0] select_ln89_46_fu_2442_p3;
wire   [0:0] tmp_49_fu_2422_p3;
wire   [8:0] select_ln89_47_fu_2454_p3;
wire   [12:0] select_ln271_fu_998_p3;
wire  signed [12:0] sext_ln691_45_fu_2438_p1;
wire  signed [9:0] sext_ln89_14_fu_2450_p1;
wire  signed [9:0] sext_ln691_46_fu_2462_p1;
wire   [9:0] add_ln691_46_fu_2472_p2;
wire  signed [12:0] sext_ln691_47_fu_2478_p1;
wire   [12:0] add_ln691_45_fu_2466_p2;
wire   [1:0] trunc_ln186_fu_2588_p1;
wire   [12:0] ssdm_int_13_true_V_read_assign_fu_2592_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_1_fu_2612_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_2_fu_2632_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_3_fu_2652_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_4_fu_2672_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_5_fu_2692_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_6_fu_2712_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_7_fu_2732_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_8_fu_2752_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_9_fu_2772_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_s_fu_2792_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_10_fu_2812_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_11_fu_2832_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_12_fu_2852_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_13_fu_2872_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_14_fu_2892_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_15_fu_2912_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_16_fu_2932_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_17_fu_2952_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_18_fu_2972_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_19_fu_2992_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_20_fu_3012_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_21_fu_3032_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_22_fu_3052_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_23_fu_3072_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_24_fu_3092_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_25_fu_3112_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_26_fu_3132_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_27_fu_3152_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_28_fu_3172_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_29_fu_3192_p6;
wire   [12:0] ssdm_int_13_true_V_read_assign_30_fu_3212_p6;
wire   [31:0] nf_fu_3232_p2;
wire   [0:0] icmp_ln301_fu_3238_p2;
wire   [0:0] xor_ln890_fu_3264_p2;
wire   [1:0] select_ln183_fu_3257_p3;
wire   [1:0] zext_ln691_fu_3269_p1;
wire   [0:0] xor_ln890_1_fu_3286_p2;
wire   [1:0] select_ln183_1_fu_3279_p3;
wire   [1:0] zext_ln691_1_fu_3291_p1;
wire   [0:0] xor_ln890_2_fu_3308_p2;
wire   [1:0] select_ln183_2_fu_3301_p3;
wire   [1:0] zext_ln691_2_fu_3313_p1;
wire   [0:0] xor_ln890_3_fu_3330_p2;
wire   [1:0] select_ln183_3_fu_3323_p3;
wire   [1:0] zext_ln691_3_fu_3335_p1;
wire   [0:0] xor_ln890_4_fu_3352_p2;
wire   [1:0] select_ln183_4_fu_3345_p3;
wire   [1:0] zext_ln691_4_fu_3357_p1;
wire   [0:0] xor_ln890_5_fu_3374_p2;
wire   [1:0] select_ln183_5_fu_3367_p3;
wire   [1:0] zext_ln691_5_fu_3379_p1;
wire   [0:0] xor_ln890_6_fu_3396_p2;
wire   [1:0] select_ln183_6_fu_3389_p3;
wire   [1:0] zext_ln691_6_fu_3401_p1;
wire   [0:0] xor_ln890_7_fu_3418_p2;
wire   [1:0] select_ln183_7_fu_3411_p3;
wire   [1:0] zext_ln691_7_fu_3423_p1;
wire   [0:0] xor_ln890_8_fu_3440_p2;
wire   [1:0] select_ln183_8_fu_3433_p3;
wire   [1:0] zext_ln691_8_fu_3445_p1;
wire   [0:0] xor_ln890_9_fu_3462_p2;
wire   [1:0] select_ln183_9_fu_3455_p3;
wire   [1:0] zext_ln691_9_fu_3467_p1;
wire   [0:0] xor_ln890_10_fu_3484_p2;
wire   [1:0] select_ln183_10_fu_3477_p3;
wire   [1:0] zext_ln691_10_fu_3489_p1;
wire   [0:0] xor_ln890_11_fu_3506_p2;
wire   [1:0] select_ln183_11_fu_3499_p3;
wire   [1:0] zext_ln691_11_fu_3511_p1;
wire   [0:0] xor_ln890_12_fu_3528_p2;
wire   [1:0] select_ln183_12_fu_3521_p3;
wire   [1:0] zext_ln691_12_fu_3533_p1;
wire   [0:0] xor_ln890_13_fu_3550_p2;
wire   [1:0] select_ln183_13_fu_3543_p3;
wire   [1:0] zext_ln691_13_fu_3555_p1;
wire   [0:0] xor_ln890_14_fu_3572_p2;
wire   [1:0] select_ln183_14_fu_3565_p3;
wire   [1:0] zext_ln691_14_fu_3577_p1;
wire   [0:0] xor_ln890_15_fu_3594_p2;
wire   [1:0] select_ln183_15_fu_3587_p3;
wire   [1:0] zext_ln691_15_fu_3599_p1;
wire   [1:0] result_V_31_fu_3603_p2;
wire   [1:0] result_V_29_fu_3581_p2;
wire   [1:0] result_V_27_fu_3559_p2;
wire   [1:0] result_V_25_fu_3537_p2;
wire   [1:0] result_V_23_fu_3515_p2;
wire   [1:0] result_V_21_fu_3493_p2;
wire   [1:0] result_V_19_fu_3471_p2;
wire   [1:0] result_V_17_fu_3449_p2;
wire   [1:0] result_V_15_fu_3427_p2;
wire   [1:0] result_V_13_fu_3405_p2;
wire   [1:0] result_V_11_fu_3383_p2;
wire   [1:0] result_V_9_fu_3361_p2;
wire   [1:0] result_V_7_fu_3339_p2;
wire   [1:0] result_V_5_fu_3317_p2;
wire   [1:0] result_V_3_fu_3295_p2;
wire   [1:0] result_V_1_fu_3273_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_0_mux_94_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 24 ),
    .din8_WIDTH( 24 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
mux_94_24_1_1_U1(
    .din0(inputBuf_V_8_1_fu_468),
    .din1(inputBuf_V_8_2_fu_472),
    .din2(inputBuf_V_8_4_fu_476),
    .din3(inputBuf_V_8_6_fu_480),
    .din4(inputBuf_V_8_7_fu_484),
    .din5(inputBuf_V_8_5_fu_488),
    .din6(inputBuf_V_8_3_fu_492),
    .din7(inputBuf_V_8_8_fu_496),
    .din8(inputBuf_V_8_9_fu_500),
    .din9(tmp_fu_609_p10),
    .dout(tmp_fu_609_p11)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U2(
    .din0(13'd8049),
    .din1(13'd8087),
    .din2(13'd8040),
    .din3(13'd7846),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_fu_2592_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U3(
    .din0(13'd98),
    .din1(13'd209),
    .din2(13'd66),
    .din3(13'd465),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_1_fu_2612_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U4(
    .din0(13'd4736),
    .din1(13'd61),
    .din2(13'd3457),
    .din3(13'd7717),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_2_fu_2632_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U5(
    .din0(13'd4736),
    .din1(13'd570),
    .din2(13'd3457),
    .din3(13'd7923),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_3_fu_2652_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U6(
    .din0(13'd8041),
    .din1(13'd8085),
    .din2(13'd27),
    .din3(13'd78),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_4_fu_2672_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U7(
    .din0(13'd32),
    .din1(13'd134),
    .din2(13'd186),
    .din3(13'd418),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_5_fu_2692_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U8(
    .din0(13'd8129),
    .din1(13'd4736),
    .din2(13'd14),
    .din3(13'd8135),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_6_fu_2712_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U9(
    .din0(13'd86),
    .din1(13'd4736),
    .din2(13'd205),
    .din3(13'd82),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_7_fu_2732_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U10(
    .din0(13'd8150),
    .din1(13'd6),
    .din2(13'd8140),
    .din3(13'd692),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_8_fu_2752_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U11(
    .din0(13'd169),
    .din1(13'd274),
    .din2(13'd186),
    .din3(13'd1095),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_9_fu_2772_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U12(
    .din0(13'd8035),
    .din1(13'd130),
    .din2(13'd54),
    .din3(13'd8130),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_s_fu_2792_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U13(
    .din0(13'd40),
    .din1(13'd335),
    .din2(13'd322),
    .din3(13'd63),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_10_fu_2812_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U14(
    .din0(13'd725),
    .din1(13'd8081),
    .din2(13'd8076),
    .din3(13'd8079),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_11_fu_2832_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U15(
    .din0(13'd885),
    .din1(13'd183),
    .din2(13'd205),
    .din3(13'd111),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_12_fu_2852_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U16(
    .din0(13'd8033),
    .din1(13'd8105),
    .din2(13'd223),
    .din3(13'd32),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_13_fu_2872_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U17(
    .din0(13'd109),
    .din1(13'd122),
    .din2(13'd628),
    .din3(13'd228),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_14_fu_2892_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U18(
    .din0(13'd7),
    .din1(13'd7990),
    .din2(13'd8140),
    .din3(13'd9),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_15_fu_2912_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U19(
    .din0(13'd231),
    .din1(13'd88),
    .din2(13'd100),
    .din3(13'd177),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_16_fu_2932_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U20(
    .din0(13'd8114),
    .din1(13'd7652),
    .din2(13'd7973),
    .din3(13'd7902),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_17_fu_2952_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U21(
    .din0(13'd92),
    .din1(13'd8177),
    .din2(13'd126),
    .din3(13'd8167),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_18_fu_2972_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U22(
    .din0(13'd59),
    .din1(13'd30),
    .din2(13'd78),
    .din3(13'd7949),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_19_fu_2992_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U23(
    .din0(13'd358),
    .din1(13'd282),
    .din2(13'd615),
    .din3(13'd8128),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_20_fu_3012_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U24(
    .din0(13'd75),
    .din1(13'd60),
    .din2(13'd29),
    .din3(13'd262),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_21_fu_3032_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U25(
    .din0(13'd458),
    .din1(13'd347),
    .din2(13'd201),
    .din3(13'd762),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_22_fu_3052_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U26(
    .din0(13'd8174),
    .din1(13'd20),
    .din2(13'd3457),
    .din3(13'd7909),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_23_fu_3072_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U27(
    .din0(13'd415),
    .din1(13'd189),
    .din2(13'd3457),
    .din3(13'd10),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_24_fu_3092_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U28(
    .din0(13'd8065),
    .din1(13'd8175),
    .din2(13'd206),
    .din3(13'd7961),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_25_fu_3112_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U29(
    .din0(13'd293),
    .din1(13'd142),
    .din2(13'd552),
    .din3(13'd12),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_26_fu_3132_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U30(
    .din0(13'd926),
    .din1(13'd8097),
    .din2(13'd55),
    .din3(13'd7990),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_27_fu_3152_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U31(
    .din0(13'd1205),
    .din1(13'd209),
    .din2(13'd265),
    .din3(13'd212),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_28_fu_3172_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U32(
    .din0(13'd8180),
    .din1(13'd693),
    .din2(13'd7976),
    .din3(13'd8012),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_29_fu_3192_p6)
);

StreamingFCLayer_Batch_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U33(
    .din0(13'd130),
    .din1(13'd850),
    .din2(13'd105),
    .din3(13'd359),
    .din4(trunc_ln186_fu_2588_p1),
    .dout(ssdm_int_13_true_V_read_assign_30_fu_3212_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_523 <= i_1_fu_554_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_523 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_2_fu_464 <= 32'd0;
    end else if (((icmp_ln289_fu_2494_p2 == 1'd1) & (icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_2_fu_464 <= select_ln301_fu_3244_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln289_fu_2494_p2 == 1'd1) & (icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_fu_460 <= 32'd0;
    end else if (((icmp_ln289_fu_2494_p2 == 1'd0) & (icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_fu_460 <= sf_1_fu_2488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_1_fu_396 <= accu_V_0_0_fu_1252_p2;
        accu_V_0_10_1_fu_436 <= accu_V_0_10_fu_2072_p2;
        accu_V_0_11_1_fu_440 <= accu_V_0_11_fu_2154_p2;
        accu_V_0_12_1_fu_444 <= accu_V_0_12_fu_2236_p2;
        accu_V_0_13_1_fu_448 <= accu_V_0_13_fu_2318_p2;
        accu_V_0_14_1_fu_452 <= accu_V_0_14_fu_2400_p2;
        accu_V_0_15_1_fu_456 <= accu_V_0_15_fu_2482_p2;
        accu_V_0_1_1_fu_400 <= accu_V_0_1_fu_1334_p2;
        accu_V_0_2_1_fu_404 <= accu_V_0_2_fu_1416_p2;
        accu_V_0_3_1_fu_408 <= accu_V_0_3_fu_1498_p2;
        accu_V_0_4_1_fu_412 <= accu_V_0_4_fu_1580_p2;
        accu_V_0_5_1_fu_416 <= accu_V_0_5_fu_1662_p2;
        accu_V_0_6_1_fu_420 <= accu_V_0_6_fu_1744_p2;
        accu_V_0_7_1_fu_424 <= accu_V_0_7_fu_1826_p2;
        accu_V_0_8_1_fu_428 <= accu_V_0_8_fu_1908_p2;
        accu_V_0_9_1_fu_432 <= accu_V_0_9_fu_1990_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln289_reg_3825 <= icmp_ln289_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln289_fu_2494_p2 == 1'd1) & (icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_10_reg_3934 <= icmp_ln890_10_fu_3026_p2;
        icmp_ln890_11_reg_3944 <= icmp_ln890_11_fu_3066_p2;
        icmp_ln890_12_reg_3954 <= icmp_ln890_12_fu_3106_p2;
        icmp_ln890_13_reg_3964 <= icmp_ln890_13_fu_3146_p2;
        icmp_ln890_14_reg_3974 <= icmp_ln890_14_fu_3186_p2;
        icmp_ln890_15_reg_3984 <= icmp_ln890_15_fu_3226_p2;
        icmp_ln890_1_reg_3844 <= icmp_ln890_1_fu_2666_p2;
        icmp_ln890_2_reg_3854 <= icmp_ln890_2_fu_2706_p2;
        icmp_ln890_3_reg_3864 <= icmp_ln890_3_fu_2746_p2;
        icmp_ln890_4_reg_3874 <= icmp_ln890_4_fu_2786_p2;
        icmp_ln890_5_reg_3884 <= icmp_ln890_5_fu_2826_p2;
        icmp_ln890_6_reg_3894 <= icmp_ln890_6_fu_2866_p2;
        icmp_ln890_7_reg_3904 <= icmp_ln890_7_fu_2906_p2;
        icmp_ln890_8_reg_3914 <= icmp_ln890_8_fu_2946_p2;
        icmp_ln890_9_reg_3924 <= icmp_ln890_9_fu_2986_p2;
        icmp_ln890_reg_3834 <= icmp_ln890_fu_2626_p2;
        result_V_10_reg_3879 <= result_V_10_fu_2806_p2;
        result_V_12_reg_3889 <= result_V_12_fu_2846_p2;
        result_V_14_reg_3899 <= result_V_14_fu_2886_p2;
        result_V_16_reg_3909 <= result_V_16_fu_2926_p2;
        result_V_18_reg_3919 <= result_V_18_fu_2966_p2;
        result_V_20_reg_3929 <= result_V_20_fu_3006_p2;
        result_V_22_reg_3939 <= result_V_22_fu_3046_p2;
        result_V_24_reg_3949 <= result_V_24_fu_3086_p2;
        result_V_26_reg_3959 <= result_V_26_fu_3126_p2;
        result_V_28_reg_3969 <= result_V_28_fu_3166_p2;
        result_V_2_reg_3839 <= result_V_2_fu_2646_p2;
        result_V_30_reg_3979 <= result_V_30_fu_3206_p2;
        result_V_4_reg_3849 <= result_V_4_fu_2686_p2;
        result_V_6_reg_3859 <= result_V_6_fu_2726_p2;
        result_V_8_reg_3869 <= result_V_8_fu_2766_p2;
        result_V_reg_3829 <= result_V_fu_2606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_fu_569_p2 == 1'd1) & (icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_V_8_1_fu_468 <= inputBuf_V_8_19_fu_888_p3;
        inputBuf_V_8_2_fu_472 <= inputBuf_V_8_18_fu_880_p3;
        inputBuf_V_8_3_fu_492 <= inputBuf_V_8_12_fu_784_p3;
        inputBuf_V_8_4_fu_476 <= inputBuf_V_8_16_fu_864_p3;
        inputBuf_V_8_5_fu_488 <= inputBuf_V_8_13_fu_808_p3;
        inputBuf_V_8_6_fu_480 <= inputBuf_V_8_15_fu_848_p3;
        inputBuf_V_8_7_fu_484 <= inputBuf_V_8_14_fu_824_p3;
        inputBuf_V_8_8_fu_496 <= inputBuf_V_8_11_fu_760_p3;
        inputBuf_V_8_9_fu_500 <= inputBuf_V_8_fu_728_p3;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_560_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_560_p2 == 1'd0)) begin
        if ((icmp_ln252_fu_569_p2 == 1'd0)) begin
            ap_phi_mux_inElem_phi_fu_537_p4 = tmp_fu_609_p11;
        end else if ((icmp_ln252_fu_569_p2 == 1'd1)) begin
            ap_phi_mux_inElem_phi_fu_537_p4 = in0_V_TDATA;
        end else begin
            ap_phi_mux_inElem_phi_fu_537_p4 = ap_phi_reg_pp0_iter0_inElem_reg_534;
        end
    end else begin
        ap_phi_mux_inElem_phi_fu_537_p4 = ap_phi_reg_pp0_iter0_inElem_reg_534;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_569_p2 == 1'd1) & (icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op61_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3825 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3825 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_560_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_560_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_560_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_V_0_0_fu_1252_p2 = ($signed(sext_ln691_2_fu_1248_p1) + $signed(add_ln691_fu_1236_p2));

assign accu_V_0_10_fu_2072_p2 = ($signed(sext_ln691_32_fu_2068_p1) + $signed(add_ln691_30_fu_2056_p2));

assign accu_V_0_11_fu_2154_p2 = ($signed(sext_ln691_35_fu_2150_p1) + $signed(add_ln691_33_fu_2138_p2));

assign accu_V_0_12_fu_2236_p2 = ($signed(sext_ln691_38_fu_2232_p1) + $signed(add_ln691_36_fu_2220_p2));

assign accu_V_0_13_fu_2318_p2 = ($signed(sext_ln691_41_fu_2314_p1) + $signed(add_ln691_39_fu_2302_p2));

assign accu_V_0_14_fu_2400_p2 = ($signed(sext_ln691_44_fu_2396_p1) + $signed(add_ln691_42_fu_2384_p2));

assign accu_V_0_15_fu_2482_p2 = ($signed(sext_ln691_47_fu_2478_p1) + $signed(add_ln691_45_fu_2466_p2));

assign accu_V_0_1_fu_1334_p2 = ($signed(sext_ln691_5_fu_1330_p1) + $signed(add_ln691_3_fu_1318_p2));

assign accu_V_0_2_fu_1416_p2 = ($signed(sext_ln691_8_fu_1412_p1) + $signed(add_ln691_6_fu_1400_p2));

assign accu_V_0_3_fu_1498_p2 = ($signed(sext_ln691_11_fu_1494_p1) + $signed(add_ln691_9_fu_1482_p2));

assign accu_V_0_4_fu_1580_p2 = ($signed(sext_ln691_14_fu_1576_p1) + $signed(add_ln691_12_fu_1564_p2));

assign accu_V_0_5_fu_1662_p2 = ($signed(sext_ln691_17_fu_1658_p1) + $signed(add_ln691_15_fu_1646_p2));

assign accu_V_0_6_fu_1744_p2 = ($signed(sext_ln691_20_fu_1740_p1) + $signed(add_ln691_18_fu_1728_p2));

assign accu_V_0_7_fu_1826_p2 = ($signed(sext_ln691_23_fu_1822_p1) + $signed(add_ln691_21_fu_1810_p2));

assign accu_V_0_8_fu_1908_p2 = ($signed(sext_ln691_26_fu_1904_p1) + $signed(add_ln691_24_fu_1892_p2));

assign accu_V_0_9_fu_1990_p2 = ($signed(sext_ln691_29_fu_1986_p1) + $signed(add_ln691_27_fu_1974_p2));

assign add_ln691_10_fu_1488_p2 = ($signed(sext_ln89_2_fu_1466_p1) + $signed(sext_ln691_10_fu_1478_p1));

assign add_ln691_12_fu_1564_p2 = ($signed(select_ln271_11_fu_1086_p3) + $signed(sext_ln691_12_fu_1536_p1));

assign add_ln691_13_fu_1570_p2 = ($signed(sext_ln89_3_fu_1548_p1) + $signed(sext_ln691_13_fu_1560_p1));

assign add_ln691_15_fu_1646_p2 = ($signed(select_ln271_10_fu_1078_p3) + $signed(sext_ln691_15_fu_1618_p1));

assign add_ln691_16_fu_1652_p2 = ($signed(sext_ln89_4_fu_1630_p1) + $signed(sext_ln691_16_fu_1642_p1));

assign add_ln691_18_fu_1728_p2 = ($signed(select_ln271_9_fu_1070_p3) + $signed(sext_ln691_18_fu_1700_p1));

assign add_ln691_19_fu_1734_p2 = ($signed(sext_ln89_5_fu_1712_p1) + $signed(sext_ln691_19_fu_1724_p1));

assign add_ln691_1_fu_1242_p2 = ($signed(sext_ln674_fu_1200_p1) + $signed(sext_ln691_1_fu_1232_p1));

assign add_ln691_21_fu_1810_p2 = ($signed(select_ln271_8_fu_1062_p3) + $signed(sext_ln691_21_fu_1782_p1));

assign add_ln691_22_fu_1816_p2 = ($signed(sext_ln89_6_fu_1794_p1) + $signed(sext_ln691_22_fu_1806_p1));

assign add_ln691_24_fu_1892_p2 = ($signed(select_ln271_7_fu_1054_p3) + $signed(sext_ln691_24_fu_1864_p1));

assign add_ln691_25_fu_1898_p2 = ($signed(sext_ln89_7_fu_1876_p1) + $signed(sext_ln691_25_fu_1888_p1));

assign add_ln691_27_fu_1974_p2 = ($signed(select_ln271_6_fu_1046_p3) + $signed(sext_ln691_27_fu_1946_p1));

assign add_ln691_28_fu_1980_p2 = ($signed(sext_ln89_8_fu_1958_p1) + $signed(sext_ln691_28_fu_1970_p1));

assign add_ln691_30_fu_2056_p2 = ($signed(select_ln271_5_fu_1038_p3) + $signed(sext_ln691_30_fu_2028_p1));

assign add_ln691_31_fu_2062_p2 = ($signed(sext_ln89_9_fu_2040_p1) + $signed(sext_ln691_31_fu_2052_p1));

assign add_ln691_33_fu_2138_p2 = ($signed(select_ln271_4_fu_1030_p3) + $signed(sext_ln691_33_fu_2110_p1));

assign add_ln691_34_fu_2144_p2 = ($signed(sext_ln89_10_fu_2122_p1) + $signed(sext_ln691_34_fu_2134_p1));

assign add_ln691_36_fu_2220_p2 = ($signed(select_ln271_3_fu_1022_p3) + $signed(sext_ln691_36_fu_2192_p1));

assign add_ln691_37_fu_2226_p2 = ($signed(sext_ln89_11_fu_2204_p1) + $signed(sext_ln691_37_fu_2216_p1));

assign add_ln691_39_fu_2302_p2 = ($signed(select_ln271_2_fu_1014_p3) + $signed(sext_ln691_39_fu_2274_p1));

assign add_ln691_3_fu_1318_p2 = ($signed(select_ln271_14_fu_1110_p3) + $signed(sext_ln691_3_fu_1290_p1));

assign add_ln691_40_fu_2308_p2 = ($signed(sext_ln89_12_fu_2286_p1) + $signed(sext_ln691_40_fu_2298_p1));

assign add_ln691_42_fu_2384_p2 = ($signed(select_ln271_1_fu_1006_p3) + $signed(sext_ln691_42_fu_2356_p1));

assign add_ln691_43_fu_2390_p2 = ($signed(sext_ln89_13_fu_2368_p1) + $signed(sext_ln691_43_fu_2380_p1));

assign add_ln691_45_fu_2466_p2 = ($signed(select_ln271_fu_998_p3) + $signed(sext_ln691_45_fu_2438_p1));

assign add_ln691_46_fu_2472_p2 = ($signed(sext_ln89_14_fu_2450_p1) + $signed(sext_ln691_46_fu_2462_p1));

assign add_ln691_4_fu_1324_p2 = ($signed(sext_ln89_fu_1302_p1) + $signed(sext_ln691_4_fu_1314_p1));

assign add_ln691_6_fu_1400_p2 = ($signed(select_ln271_13_fu_1102_p3) + $signed(sext_ln691_6_fu_1372_p1));

assign add_ln691_7_fu_1406_p2 = ($signed(sext_ln89_1_fu_1384_p1) + $signed(sext_ln691_7_fu_1396_p1));

assign add_ln691_9_fu_1482_p2 = ($signed(select_ln271_12_fu_1094_p3) + $signed(sext_ln691_9_fu_1454_p1));

assign add_ln691_fu_1236_p2 = ($signed(select_ln271_15_fu_1118_p3) + $signed(sext_ln691_fu_1168_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln289_reg_3825 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (out_V_TREADY == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op61_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_560_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln289_reg_3825 == 1'd1) & (out_V_TREADY == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op61_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_560_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln289_reg_3825 == 1'd1) & (out_V_TREADY == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op61_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_560_p2 == 1'd0) & (weights_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((ap_predicate_op61_read_state2 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((icmp_ln248_fu_560_p2 == 1'd0) & (weights_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_3825 == 1'd1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln289_reg_3825 == 1'd1) & (out_V_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_inElem_reg_534 = 'bx;

always @ (*) begin
    ap_predicate_op61_read_state2 = ((icmp_ln252_fu_569_p2 == 1'd1) & (icmp_ln248_fu_560_p2 == 1'd0));
end

assign i_1_fu_554_p2 = (i_reg_523 + 22'd1);

assign icmp_ln248_fu_560_p2 = ((i_reg_523 == 22'd2359296) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_569_p2 = ((nf_2_fu_464 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln256_1_fu_644_p2 = ((trunc_ln256_fu_634_p1 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln256_2_fu_650_p2 = ((trunc_ln256_fu_634_p1 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln256_3_fu_656_p2 = ((trunc_ln256_fu_634_p1 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln256_4_fu_662_p2 = ((trunc_ln256_fu_634_p1 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln256_5_fu_668_p2 = ((trunc_ln256_fu_634_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln256_6_fu_674_p2 = ((trunc_ln256_fu_634_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln256_7_fu_680_p2 = ((trunc_ln256_fu_634_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_638_p2 = ((trunc_ln256_fu_634_p1 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_992_p2 = ((sf_fu_460 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2494_p2 = ((sf_1_fu_2488_p2 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_3238_p2 = ((nf_fu_3232_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_10_fu_3026_p2 = (($signed(accu_V_0_10_fu_2072_p2) < $signed(ssdm_int_13_true_V_read_assign_20_fu_3012_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_11_fu_3066_p2 = (($signed(accu_V_0_11_fu_2154_p2) < $signed(ssdm_int_13_true_V_read_assign_22_fu_3052_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_12_fu_3106_p2 = (($signed(accu_V_0_12_fu_2236_p2) < $signed(ssdm_int_13_true_V_read_assign_24_fu_3092_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_13_fu_3146_p2 = (($signed(accu_V_0_13_fu_2318_p2) < $signed(ssdm_int_13_true_V_read_assign_26_fu_3132_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_14_fu_3186_p2 = (($signed(accu_V_0_14_fu_2400_p2) < $signed(ssdm_int_13_true_V_read_assign_28_fu_3172_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_15_fu_3226_p2 = (($signed(accu_V_0_15_fu_2482_p2) < $signed(ssdm_int_13_true_V_read_assign_30_fu_3212_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_1_fu_2666_p2 = (($signed(accu_V_0_1_fu_1334_p2) < $signed(ssdm_int_13_true_V_read_assign_3_fu_2652_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_2_fu_2706_p2 = (($signed(accu_V_0_2_fu_1416_p2) < $signed(ssdm_int_13_true_V_read_assign_5_fu_2692_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_3_fu_2746_p2 = (($signed(accu_V_0_3_fu_1498_p2) < $signed(ssdm_int_13_true_V_read_assign_7_fu_2732_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_4_fu_2786_p2 = (($signed(accu_V_0_4_fu_1580_p2) < $signed(ssdm_int_13_true_V_read_assign_9_fu_2772_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_5_fu_2826_p2 = (($signed(accu_V_0_5_fu_1662_p2) < $signed(ssdm_int_13_true_V_read_assign_10_fu_2812_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_6_fu_2866_p2 = (($signed(accu_V_0_6_fu_1744_p2) < $signed(ssdm_int_13_true_V_read_assign_12_fu_2852_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_7_fu_2906_p2 = (($signed(accu_V_0_7_fu_1826_p2) < $signed(ssdm_int_13_true_V_read_assign_14_fu_2892_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_8_fu_2946_p2 = (($signed(accu_V_0_8_fu_1908_p2) < $signed(ssdm_int_13_true_V_read_assign_16_fu_2932_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_9_fu_2986_p2 = (($signed(accu_V_0_9_fu_1990_p2) < $signed(ssdm_int_13_true_V_read_assign_18_fu_2972_p6)) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_2626_p2 = (($signed(accu_V_0_0_fu_1252_p2) < $signed(ssdm_int_13_true_V_read_assign_1_fu_2612_p6)) ? 1'b1 : 1'b0);

assign inputBuf_V_8_11_fu_760_p3 = ((or_ln256_6_fu_722_p2[0:0] == 1'b1) ? select_ln256_2_fu_752_p3 : inputBuf_V_8_8_fu_496);

assign inputBuf_V_8_12_fu_784_p3 = ((or_ln256_4_fu_710_p2[0:0] == 1'b1) ? inputBuf_V_8_3_fu_492 : select_ln256_5_fu_776_p3);

assign inputBuf_V_8_13_fu_808_p3 = ((or_ln256_4_fu_710_p2[0:0] == 1'b1) ? inputBuf_V_8_5_fu_488 : select_ln256_8_fu_800_p3);

assign inputBuf_V_8_14_fu_824_p3 = ((or_ln256_4_fu_710_p2[0:0] == 1'b1) ? inputBuf_V_8_7_fu_484 : select_ln256_10_fu_816_p3);

assign inputBuf_V_8_15_fu_848_p3 = ((or_ln256_4_fu_710_p2[0:0] == 1'b1) ? select_ln256_13_fu_840_p3 : inputBuf_V_8_6_fu_480);

assign inputBuf_V_8_16_fu_864_p3 = ((or_ln256_fu_686_p2[0:0] == 1'b1) ? inputBuf_V_8_4_fu_476 : select_ln256_15_fu_856_p3);

assign inputBuf_V_8_17_fu_872_p3 = ((icmp_ln256_6_fu_674_p2[0:0] == 1'b1) ? in0_V_TDATA : inputBuf_V_8_2_fu_472);

assign inputBuf_V_8_18_fu_880_p3 = ((icmp_ln256_7_fu_680_p2[0:0] == 1'b1) ? inputBuf_V_8_2_fu_472 : inputBuf_V_8_17_fu_872_p3);

assign inputBuf_V_8_19_fu_888_p3 = ((icmp_ln256_7_fu_680_p2[0:0] == 1'b1) ? in0_V_TDATA : inputBuf_V_8_1_fu_468);

assign inputBuf_V_8_fu_728_p3 = ((or_ln256_6_fu_722_p2[0:0] == 1'b1) ? inputBuf_V_8_9_fu_500 : in0_V_TDATA);

assign nf_fu_3232_p2 = (nf_2_fu_464 + 32'd1);

assign or_ln256_1_fu_692_p2 = (icmp_ln256_5_fu_668_p2 | icmp_ln256_4_fu_662_p2);

assign or_ln256_2_fu_698_p2 = (icmp_ln256_3_fu_656_p2 | icmp_ln256_2_fu_650_p2);

assign or_ln256_3_fu_704_p2 = (icmp_ln256_fu_638_p2 | icmp_ln256_1_fu_644_p2);

assign or_ln256_4_fu_710_p2 = (or_ln256_fu_686_p2 | or_ln256_1_fu_692_p2);

assign or_ln256_5_fu_716_p2 = (or_ln256_3_fu_704_p2 | or_ln256_2_fu_698_p2);

assign or_ln256_6_fu_722_p2 = (or_ln256_5_fu_716_p2 | or_ln256_4_fu_710_p2);

assign or_ln256_fu_686_p2 = (icmp_ln256_7_fu_680_p2 | icmp_ln256_6_fu_674_p2);

assign out_V_TDATA = {{{{{{{{{{{{{{{{result_V_31_fu_3603_p2}, {result_V_29_fu_3581_p2}}, {result_V_27_fu_3559_p2}}, {result_V_25_fu_3537_p2}}, {result_V_23_fu_3515_p2}}, {result_V_21_fu_3493_p2}}, {result_V_19_fu_3471_p2}}, {result_V_17_fu_3449_p2}}, {result_V_15_fu_3427_p2}}, {result_V_13_fu_3405_p2}}, {result_V_11_fu_3383_p2}}, {result_V_9_fu_3361_p2}}, {result_V_7_fu_3339_p2}}, {result_V_5_fu_3317_p2}}, {result_V_3_fu_3295_p2}}, {result_V_1_fu_3273_p2}};

assign p_Result_19_0_1_fu_1172_p4 = {{ap_phi_mux_inElem_phi_fu_537_p4[15:8]}};

assign p_Result_19_0_2_fu_1204_p4 = {{ap_phi_mux_inElem_phi_fu_537_p4[23:16]}};

assign result_V_10_fu_2806_p2 = (($signed(ssdm_int_13_true_V_read_assign_s_fu_2792_p6) > $signed(accu_V_0_5_fu_1662_p2)) ? 1'b1 : 1'b0);

assign result_V_11_fu_3383_p2 = (select_ln183_5_fu_3367_p3 + zext_ln691_5_fu_3379_p1);

assign result_V_12_fu_2846_p2 = (($signed(ssdm_int_13_true_V_read_assign_11_fu_2832_p6) > $signed(accu_V_0_6_fu_1744_p2)) ? 1'b1 : 1'b0);

assign result_V_13_fu_3405_p2 = (select_ln183_6_fu_3389_p3 + zext_ln691_6_fu_3401_p1);

assign result_V_14_fu_2886_p2 = (($signed(ssdm_int_13_true_V_read_assign_13_fu_2872_p6) > $signed(accu_V_0_7_fu_1826_p2)) ? 1'b1 : 1'b0);

assign result_V_15_fu_3427_p2 = (select_ln183_7_fu_3411_p3 + zext_ln691_7_fu_3423_p1);

assign result_V_16_fu_2926_p2 = (($signed(ssdm_int_13_true_V_read_assign_15_fu_2912_p6) > $signed(accu_V_0_8_fu_1908_p2)) ? 1'b1 : 1'b0);

assign result_V_17_fu_3449_p2 = (select_ln183_8_fu_3433_p3 + zext_ln691_8_fu_3445_p1);

assign result_V_18_fu_2966_p2 = (($signed(ssdm_int_13_true_V_read_assign_17_fu_2952_p6) > $signed(accu_V_0_9_fu_1990_p2)) ? 1'b1 : 1'b0);

assign result_V_19_fu_3471_p2 = (select_ln183_9_fu_3455_p3 + zext_ln691_9_fu_3467_p1);

assign result_V_1_fu_3273_p2 = (select_ln183_fu_3257_p3 + zext_ln691_fu_3269_p1);

assign result_V_20_fu_3006_p2 = (($signed(ssdm_int_13_true_V_read_assign_19_fu_2992_p6) > $signed(accu_V_0_10_fu_2072_p2)) ? 1'b1 : 1'b0);

assign result_V_21_fu_3493_p2 = (select_ln183_10_fu_3477_p3 + zext_ln691_10_fu_3489_p1);

assign result_V_22_fu_3046_p2 = (($signed(ssdm_int_13_true_V_read_assign_21_fu_3032_p6) > $signed(accu_V_0_11_fu_2154_p2)) ? 1'b1 : 1'b0);

assign result_V_23_fu_3515_p2 = (select_ln183_11_fu_3499_p3 + zext_ln691_11_fu_3511_p1);

assign result_V_24_fu_3086_p2 = (($signed(ssdm_int_13_true_V_read_assign_23_fu_3072_p6) > $signed(accu_V_0_12_fu_2236_p2)) ? 1'b1 : 1'b0);

assign result_V_25_fu_3537_p2 = (select_ln183_12_fu_3521_p3 + zext_ln691_12_fu_3533_p1);

assign result_V_26_fu_3126_p2 = (($signed(ssdm_int_13_true_V_read_assign_25_fu_3112_p6) > $signed(accu_V_0_13_fu_2318_p2)) ? 1'b1 : 1'b0);

assign result_V_27_fu_3559_p2 = (select_ln183_13_fu_3543_p3 + zext_ln691_13_fu_3555_p1);

assign result_V_28_fu_3166_p2 = (($signed(ssdm_int_13_true_V_read_assign_27_fu_3152_p6) > $signed(accu_V_0_14_fu_2400_p2)) ? 1'b1 : 1'b0);

assign result_V_29_fu_3581_p2 = (select_ln183_14_fu_3565_p3 + zext_ln691_14_fu_3577_p1);

assign result_V_2_fu_2646_p2 = (($signed(ssdm_int_13_true_V_read_assign_2_fu_2632_p6) > $signed(accu_V_0_1_fu_1334_p2)) ? 1'b1 : 1'b0);

assign result_V_30_fu_3206_p2 = (($signed(ssdm_int_13_true_V_read_assign_29_fu_3192_p6) > $signed(accu_V_0_15_fu_2482_p2)) ? 1'b1 : 1'b0);

assign result_V_31_fu_3603_p2 = (select_ln183_15_fu_3587_p3 + zext_ln691_15_fu_3599_p1);

assign result_V_3_fu_3295_p2 = (select_ln183_1_fu_3279_p3 + zext_ln691_1_fu_3291_p1);

assign result_V_4_fu_2686_p2 = (($signed(ssdm_int_13_true_V_read_assign_4_fu_2672_p6) > $signed(accu_V_0_2_fu_1416_p2)) ? 1'b1 : 1'b0);

assign result_V_5_fu_3317_p2 = (select_ln183_2_fu_3301_p3 + zext_ln691_2_fu_3313_p1);

assign result_V_6_fu_2726_p2 = (($signed(ssdm_int_13_true_V_read_assign_6_fu_2712_p6) > $signed(accu_V_0_3_fu_1498_p2)) ? 1'b1 : 1'b0);

assign result_V_7_fu_3339_p2 = (select_ln183_3_fu_3323_p3 + zext_ln691_3_fu_3335_p1);

assign result_V_8_fu_2766_p2 = (($signed(ssdm_int_13_true_V_read_assign_8_fu_2752_p6) > $signed(accu_V_0_4_fu_1580_p2)) ? 1'b1 : 1'b0);

assign result_V_9_fu_3361_p2 = (select_ln183_4_fu_3345_p3 + zext_ln691_4_fu_3357_p1);

assign result_V_fu_2606_p2 = (($signed(ssdm_int_13_true_V_read_assign_fu_2592_p6) > $signed(accu_V_0_0_fu_1252_p2)) ? 1'b1 : 1'b0);

assign rhs_0_0_fu_1150_p1 = $signed(trunc_ln674_1_fu_1146_p1);

assign rhs_0_1_fu_1182_p1 = $signed(p_Result_19_0_1_fu_1172_p4);

assign rhs_0_2_fu_1214_p1 = $signed(p_Result_19_0_2_fu_1204_p4);

assign select_ln183_10_fu_3477_p3 = ((result_V_20_reg_3929[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_11_fu_3499_p3 = ((result_V_22_reg_3939[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_12_fu_3521_p3 = ((result_V_24_reg_3949[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_13_fu_3543_p3 = ((result_V_26_reg_3959[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_14_fu_3565_p3 = ((result_V_28_reg_3969[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_15_fu_3587_p3 = ((result_V_30_reg_3979[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_1_fu_3279_p3 = ((result_V_2_reg_3839[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_2_fu_3301_p3 = ((result_V_4_reg_3849[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_3_fu_3323_p3 = ((result_V_6_reg_3859[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_4_fu_3345_p3 = ((result_V_8_reg_3869[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_5_fu_3367_p3 = ((result_V_10_reg_3879[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_6_fu_3389_p3 = ((result_V_12_reg_3889[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_7_fu_3411_p3 = ((result_V_14_reg_3899[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_8_fu_3433_p3 = ((result_V_16_reg_3909[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_9_fu_3455_p3 = ((result_V_18_reg_3919[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln183_fu_3257_p3 = ((result_V_reg_3829[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln256_10_fu_816_p3 = ((icmp_ln256_3_fu_656_p2[0:0] == 1'b1) ? in0_V_TDATA : inputBuf_V_8_7_fu_484);

assign select_ln256_12_fu_832_p3 = ((icmp_ln256_5_fu_668_p2[0:0] == 1'b1) ? inputBuf_V_8_6_fu_480 : in0_V_TDATA);

assign select_ln256_13_fu_840_p3 = ((or_ln256_fu_686_p2[0:0] == 1'b1) ? inputBuf_V_8_6_fu_480 : select_ln256_12_fu_832_p3);

assign select_ln256_15_fu_856_p3 = ((icmp_ln256_5_fu_668_p2[0:0] == 1'b1) ? in0_V_TDATA : inputBuf_V_8_4_fu_476);

assign select_ln256_1_fu_744_p3 = ((or_ln256_2_fu_698_p2[0:0] == 1'b1) ? inputBuf_V_8_8_fu_496 : select_ln256_fu_736_p3);

assign select_ln256_2_fu_752_p3 = ((or_ln256_4_fu_710_p2[0:0] == 1'b1) ? inputBuf_V_8_8_fu_496 : select_ln256_1_fu_744_p3);

assign select_ln256_4_fu_768_p3 = ((icmp_ln256_1_fu_644_p2[0:0] == 1'b1) ? in0_V_TDATA : inputBuf_V_8_3_fu_492);

assign select_ln256_5_fu_776_p3 = ((or_ln256_2_fu_698_p2[0:0] == 1'b1) ? inputBuf_V_8_3_fu_492 : select_ln256_4_fu_768_p3);

assign select_ln256_7_fu_792_p3 = ((icmp_ln256_3_fu_656_p2[0:0] == 1'b1) ? inputBuf_V_8_5_fu_488 : in0_V_TDATA);

assign select_ln256_8_fu_800_p3 = ((or_ln256_2_fu_698_p2[0:0] == 1'b1) ? select_ln256_7_fu_792_p3 : inputBuf_V_8_5_fu_488);

assign select_ln256_fu_736_p3 = ((icmp_ln256_1_fu_644_p2[0:0] == 1'b1) ? inputBuf_V_8_8_fu_496 : in0_V_TDATA);

assign select_ln271_10_fu_1078_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_5_1_fu_416);

assign select_ln271_11_fu_1086_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_4_1_fu_412);

assign select_ln271_12_fu_1094_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_3_1_fu_408);

assign select_ln271_13_fu_1102_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_2_1_fu_404);

assign select_ln271_14_fu_1110_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_1_1_fu_400);

assign select_ln271_15_fu_1118_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_0_1_fu_396);

assign select_ln271_1_fu_1006_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_14_1_fu_452);

assign select_ln271_2_fu_1014_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_13_1_fu_448);

assign select_ln271_3_fu_1022_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_12_1_fu_444);

assign select_ln271_4_fu_1030_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_11_1_fu_440);

assign select_ln271_5_fu_1038_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_10_1_fu_436);

assign select_ln271_6_fu_1046_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_9_1_fu_432);

assign select_ln271_7_fu_1054_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_8_1_fu_428);

assign select_ln271_8_fu_1062_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_7_1_fu_424);

assign select_ln271_9_fu_1070_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_6_1_fu_420);

assign select_ln271_fu_998_p3 = ((icmp_ln271_fu_992_p2[0:0] == 1'b1) ? 13'd0 : accu_V_0_15_1_fu_456);

assign select_ln301_fu_3244_p3 = ((icmp_ln301_fu_3238_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_3232_p2);

assign select_ln89_10_fu_1458_p3 = ((tmp_12_fu_1430_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_11_fu_1470_p3 = ((tmp_13_fu_1438_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_12_fu_1528_p3 = ((tmp_14_fu_1504_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_13_fu_1540_p3 = ((tmp_15_fu_1512_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_14_fu_1552_p3 = ((tmp_16_fu_1520_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_15_fu_1610_p3 = ((tmp_17_fu_1586_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_16_fu_1622_p3 = ((tmp_18_fu_1594_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_17_fu_1634_p3 = ((tmp_19_fu_1602_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_18_fu_1692_p3 = ((tmp_20_fu_1668_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_19_fu_1704_p3 = ((tmp_21_fu_1676_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_1_fu_1192_p3 = ((tmp_3_fu_1130_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_20_fu_1716_p3 = ((tmp_22_fu_1684_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_21_fu_1774_p3 = ((tmp_23_fu_1750_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_22_fu_1786_p3 = ((tmp_24_fu_1758_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_23_fu_1798_p3 = ((tmp_25_fu_1766_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_24_fu_1856_p3 = ((tmp_26_fu_1832_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_25_fu_1868_p3 = ((tmp_27_fu_1840_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_26_fu_1880_p3 = ((tmp_28_fu_1848_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_27_fu_1938_p3 = ((tmp_29_fu_1914_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_28_fu_1950_p3 = ((tmp_30_fu_1922_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_29_fu_1962_p3 = ((tmp_31_fu_1930_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_2_fu_1224_p3 = ((tmp_4_fu_1138_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_30_fu_2020_p3 = ((tmp_32_fu_1996_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_31_fu_2032_p3 = ((tmp_33_fu_2004_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_32_fu_2044_p3 = ((tmp_34_fu_2012_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_33_fu_2102_p3 = ((tmp_35_fu_2078_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_34_fu_2114_p3 = ((tmp_36_fu_2086_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_35_fu_2126_p3 = ((tmp_37_fu_2094_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_36_fu_2184_p3 = ((tmp_38_fu_2160_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_37_fu_2196_p3 = ((tmp_39_fu_2168_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_38_fu_2208_p3 = ((tmp_40_fu_2176_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_39_fu_2266_p3 = ((tmp_41_fu_2242_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_3_fu_1282_p3 = ((tmp_5_fu_1258_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_40_fu_2278_p3 = ((tmp_42_fu_2250_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_41_fu_2290_p3 = ((tmp_43_fu_2258_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_42_fu_2348_p3 = ((tmp_44_fu_2324_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_43_fu_2360_p3 = ((tmp_45_fu_2332_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_44_fu_2372_p3 = ((tmp_46_fu_2340_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_45_fu_2430_p3 = ((tmp_47_fu_2406_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_46_fu_2442_p3 = ((tmp_48_fu_2414_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_47_fu_2454_p3 = ((tmp_49_fu_2422_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_4_fu_1294_p3 = ((tmp_6_fu_1266_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_5_fu_1306_p3 = ((tmp_7_fu_1274_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_6_fu_1364_p3 = ((tmp_8_fu_1340_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_7_fu_1376_p3 = ((tmp_9_fu_1348_p3[0:0] == 1'b1) ? rhs_0_1_fu_1182_p1 : sub_ln1347_1_fu_1186_p2);

assign select_ln89_8_fu_1388_p3 = ((tmp_10_fu_1356_p3[0:0] == 1'b1) ? rhs_0_2_fu_1214_p1 : sub_ln1347_2_fu_1218_p2);

assign select_ln89_9_fu_1446_p3 = ((tmp_11_fu_1422_p3[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign select_ln89_fu_1160_p3 = ((trunc_ln674_fu_1126_p1[0:0] == 1'b1) ? rhs_0_0_fu_1150_p1 : sub_ln1347_fu_1154_p2);

assign sext_ln674_fu_1200_p1 = $signed(select_ln89_1_fu_1192_p3);

assign sext_ln691_10_fu_1478_p1 = $signed(select_ln89_11_fu_1470_p3);

assign sext_ln691_11_fu_1494_p1 = $signed(add_ln691_10_fu_1488_p2);

assign sext_ln691_12_fu_1536_p1 = $signed(select_ln89_12_fu_1528_p3);

assign sext_ln691_13_fu_1560_p1 = $signed(select_ln89_14_fu_1552_p3);

assign sext_ln691_14_fu_1576_p1 = $signed(add_ln691_13_fu_1570_p2);

assign sext_ln691_15_fu_1618_p1 = $signed(select_ln89_15_fu_1610_p3);

assign sext_ln691_16_fu_1642_p1 = $signed(select_ln89_17_fu_1634_p3);

assign sext_ln691_17_fu_1658_p1 = $signed(add_ln691_16_fu_1652_p2);

assign sext_ln691_18_fu_1700_p1 = $signed(select_ln89_18_fu_1692_p3);

assign sext_ln691_19_fu_1724_p1 = $signed(select_ln89_20_fu_1716_p3);

assign sext_ln691_1_fu_1232_p1 = $signed(select_ln89_2_fu_1224_p3);

assign sext_ln691_20_fu_1740_p1 = $signed(add_ln691_19_fu_1734_p2);

assign sext_ln691_21_fu_1782_p1 = $signed(select_ln89_21_fu_1774_p3);

assign sext_ln691_22_fu_1806_p1 = $signed(select_ln89_23_fu_1798_p3);

assign sext_ln691_23_fu_1822_p1 = $signed(add_ln691_22_fu_1816_p2);

assign sext_ln691_24_fu_1864_p1 = $signed(select_ln89_24_fu_1856_p3);

assign sext_ln691_25_fu_1888_p1 = $signed(select_ln89_26_fu_1880_p3);

assign sext_ln691_26_fu_1904_p1 = $signed(add_ln691_25_fu_1898_p2);

assign sext_ln691_27_fu_1946_p1 = $signed(select_ln89_27_fu_1938_p3);

assign sext_ln691_28_fu_1970_p1 = $signed(select_ln89_29_fu_1962_p3);

assign sext_ln691_29_fu_1986_p1 = $signed(add_ln691_28_fu_1980_p2);

assign sext_ln691_2_fu_1248_p1 = $signed(add_ln691_1_fu_1242_p2);

assign sext_ln691_30_fu_2028_p1 = $signed(select_ln89_30_fu_2020_p3);

assign sext_ln691_31_fu_2052_p1 = $signed(select_ln89_32_fu_2044_p3);

assign sext_ln691_32_fu_2068_p1 = $signed(add_ln691_31_fu_2062_p2);

assign sext_ln691_33_fu_2110_p1 = $signed(select_ln89_33_fu_2102_p3);

assign sext_ln691_34_fu_2134_p1 = $signed(select_ln89_35_fu_2126_p3);

assign sext_ln691_35_fu_2150_p1 = $signed(add_ln691_34_fu_2144_p2);

assign sext_ln691_36_fu_2192_p1 = $signed(select_ln89_36_fu_2184_p3);

assign sext_ln691_37_fu_2216_p1 = $signed(select_ln89_38_fu_2208_p3);

assign sext_ln691_38_fu_2232_p1 = $signed(add_ln691_37_fu_2226_p2);

assign sext_ln691_39_fu_2274_p1 = $signed(select_ln89_39_fu_2266_p3);

assign sext_ln691_3_fu_1290_p1 = $signed(select_ln89_3_fu_1282_p3);

assign sext_ln691_40_fu_2298_p1 = $signed(select_ln89_41_fu_2290_p3);

assign sext_ln691_41_fu_2314_p1 = $signed(add_ln691_40_fu_2308_p2);

assign sext_ln691_42_fu_2356_p1 = $signed(select_ln89_42_fu_2348_p3);

assign sext_ln691_43_fu_2380_p1 = $signed(select_ln89_44_fu_2372_p3);

assign sext_ln691_44_fu_2396_p1 = $signed(add_ln691_43_fu_2390_p2);

assign sext_ln691_45_fu_2438_p1 = $signed(select_ln89_45_fu_2430_p3);

assign sext_ln691_46_fu_2462_p1 = $signed(select_ln89_47_fu_2454_p3);

assign sext_ln691_47_fu_2478_p1 = $signed(add_ln691_46_fu_2472_p2);

assign sext_ln691_4_fu_1314_p1 = $signed(select_ln89_5_fu_1306_p3);

assign sext_ln691_5_fu_1330_p1 = $signed(add_ln691_4_fu_1324_p2);

assign sext_ln691_6_fu_1372_p1 = $signed(select_ln89_6_fu_1364_p3);

assign sext_ln691_7_fu_1396_p1 = $signed(select_ln89_8_fu_1388_p3);

assign sext_ln691_8_fu_1412_p1 = $signed(add_ln691_7_fu_1406_p2);

assign sext_ln691_9_fu_1454_p1 = $signed(select_ln89_9_fu_1446_p3);

assign sext_ln691_fu_1168_p1 = $signed(select_ln89_fu_1160_p3);

assign sext_ln89_10_fu_2122_p1 = $signed(select_ln89_34_fu_2114_p3);

assign sext_ln89_11_fu_2204_p1 = $signed(select_ln89_37_fu_2196_p3);

assign sext_ln89_12_fu_2286_p1 = $signed(select_ln89_40_fu_2278_p3);

assign sext_ln89_13_fu_2368_p1 = $signed(select_ln89_43_fu_2360_p3);

assign sext_ln89_14_fu_2450_p1 = $signed(select_ln89_46_fu_2442_p3);

assign sext_ln89_1_fu_1384_p1 = $signed(select_ln89_7_fu_1376_p3);

assign sext_ln89_2_fu_1466_p1 = $signed(select_ln89_10_fu_1458_p3);

assign sext_ln89_3_fu_1548_p1 = $signed(select_ln89_13_fu_1540_p3);

assign sext_ln89_4_fu_1630_p1 = $signed(select_ln89_16_fu_1622_p3);

assign sext_ln89_5_fu_1712_p1 = $signed(select_ln89_19_fu_1704_p3);

assign sext_ln89_6_fu_1794_p1 = $signed(select_ln89_22_fu_1786_p3);

assign sext_ln89_7_fu_1876_p1 = $signed(select_ln89_25_fu_1868_p3);

assign sext_ln89_8_fu_1958_p1 = $signed(select_ln89_28_fu_1950_p3);

assign sext_ln89_9_fu_2040_p1 = $signed(select_ln89_31_fu_2032_p3);

assign sext_ln89_fu_1302_p1 = $signed(select_ln89_4_fu_1294_p3);

assign sf_1_fu_2488_p2 = (sf_fu_460 + 32'd1);

assign sub_ln1347_1_fu_1186_p2 = ($signed(9'd0) - $signed(rhs_0_1_fu_1182_p1));

assign sub_ln1347_2_fu_1218_p2 = ($signed(9'd0) - $signed(rhs_0_2_fu_1214_p1));

assign sub_ln1347_fu_1154_p2 = ($signed(9'd0) - $signed(rhs_0_0_fu_1150_p1));

assign tmp_10_fu_1356_p3 = weights_V_TDATA[32'd8];

assign tmp_11_fu_1422_p3 = weights_V_TDATA[32'd9];

assign tmp_12_fu_1430_p3 = weights_V_TDATA[32'd10];

assign tmp_13_fu_1438_p3 = weights_V_TDATA[32'd11];

assign tmp_14_fu_1504_p3 = weights_V_TDATA[32'd12];

assign tmp_15_fu_1512_p3 = weights_V_TDATA[32'd13];

assign tmp_16_fu_1520_p3 = weights_V_TDATA[32'd14];

assign tmp_17_fu_1586_p3 = weights_V_TDATA[32'd15];

assign tmp_18_fu_1594_p3 = weights_V_TDATA[32'd16];

assign tmp_19_fu_1602_p3 = weights_V_TDATA[32'd17];

assign tmp_20_fu_1668_p3 = weights_V_TDATA[32'd18];

assign tmp_21_fu_1676_p3 = weights_V_TDATA[32'd19];

assign tmp_22_fu_1684_p3 = weights_V_TDATA[32'd20];

assign tmp_23_fu_1750_p3 = weights_V_TDATA[32'd21];

assign tmp_24_fu_1758_p3 = weights_V_TDATA[32'd22];

assign tmp_25_fu_1766_p3 = weights_V_TDATA[32'd23];

assign tmp_26_fu_1832_p3 = weights_V_TDATA[32'd24];

assign tmp_27_fu_1840_p3 = weights_V_TDATA[32'd25];

assign tmp_28_fu_1848_p3 = weights_V_TDATA[32'd26];

assign tmp_29_fu_1914_p3 = weights_V_TDATA[32'd27];

assign tmp_30_fu_1922_p3 = weights_V_TDATA[32'd28];

assign tmp_31_fu_1930_p3 = weights_V_TDATA[32'd29];

assign tmp_32_fu_1996_p3 = weights_V_TDATA[32'd30];

assign tmp_33_fu_2004_p3 = weights_V_TDATA[32'd31];

assign tmp_34_fu_2012_p3 = weights_V_TDATA[32'd32];

assign tmp_35_fu_2078_p3 = weights_V_TDATA[32'd33];

assign tmp_36_fu_2086_p3 = weights_V_TDATA[32'd34];

assign tmp_37_fu_2094_p3 = weights_V_TDATA[32'd35];

assign tmp_38_fu_2160_p3 = weights_V_TDATA[32'd36];

assign tmp_39_fu_2168_p3 = weights_V_TDATA[32'd37];

assign tmp_3_fu_1130_p3 = weights_V_TDATA[32'd1];

assign tmp_40_fu_2176_p3 = weights_V_TDATA[32'd38];

assign tmp_41_fu_2242_p3 = weights_V_TDATA[32'd39];

assign tmp_42_fu_2250_p3 = weights_V_TDATA[32'd40];

assign tmp_43_fu_2258_p3 = weights_V_TDATA[32'd41];

assign tmp_44_fu_2324_p3 = weights_V_TDATA[32'd42];

assign tmp_45_fu_2332_p3 = weights_V_TDATA[32'd43];

assign tmp_46_fu_2340_p3 = weights_V_TDATA[32'd44];

assign tmp_47_fu_2406_p3 = weights_V_TDATA[32'd45];

assign tmp_48_fu_2414_p3 = weights_V_TDATA[32'd46];

assign tmp_49_fu_2422_p3 = weights_V_TDATA[32'd47];

assign tmp_4_fu_1138_p3 = weights_V_TDATA[32'd2];

assign tmp_5_fu_1258_p3 = weights_V_TDATA[32'd3];

assign tmp_6_fu_1266_p3 = weights_V_TDATA[32'd4];

assign tmp_7_fu_1274_p3 = weights_V_TDATA[32'd5];

assign tmp_8_fu_1340_p3 = weights_V_TDATA[32'd6];

assign tmp_9_fu_1348_p3 = weights_V_TDATA[32'd7];

assign tmp_fu_609_p10 = sf_fu_460[3:0];

assign trunc_ln186_fu_2588_p1 = nf_2_fu_464[1:0];

assign trunc_ln256_fu_634_p1 = sf_fu_460[3:0];

assign trunc_ln674_1_fu_1146_p1 = ap_phi_mux_inElem_phi_fu_537_p4[7:0];

assign trunc_ln674_fu_1126_p1 = weights_V_TDATA[0:0];

assign xor_ln890_10_fu_3484_p2 = (icmp_ln890_10_reg_3934 ^ 1'd1);

assign xor_ln890_11_fu_3506_p2 = (icmp_ln890_11_reg_3944 ^ 1'd1);

assign xor_ln890_12_fu_3528_p2 = (icmp_ln890_12_reg_3954 ^ 1'd1);

assign xor_ln890_13_fu_3550_p2 = (icmp_ln890_13_reg_3964 ^ 1'd1);

assign xor_ln890_14_fu_3572_p2 = (icmp_ln890_14_reg_3974 ^ 1'd1);

assign xor_ln890_15_fu_3594_p2 = (icmp_ln890_15_reg_3984 ^ 1'd1);

assign xor_ln890_1_fu_3286_p2 = (icmp_ln890_1_reg_3844 ^ 1'd1);

assign xor_ln890_2_fu_3308_p2 = (icmp_ln890_2_reg_3854 ^ 1'd1);

assign xor_ln890_3_fu_3330_p2 = (icmp_ln890_3_reg_3864 ^ 1'd1);

assign xor_ln890_4_fu_3352_p2 = (icmp_ln890_4_reg_3874 ^ 1'd1);

assign xor_ln890_5_fu_3374_p2 = (icmp_ln890_5_reg_3884 ^ 1'd1);

assign xor_ln890_6_fu_3396_p2 = (icmp_ln890_6_reg_3894 ^ 1'd1);

assign xor_ln890_7_fu_3418_p2 = (icmp_ln890_7_reg_3904 ^ 1'd1);

assign xor_ln890_8_fu_3440_p2 = (icmp_ln890_8_reg_3914 ^ 1'd1);

assign xor_ln890_9_fu_3462_p2 = (icmp_ln890_9_reg_3924 ^ 1'd1);

assign xor_ln890_fu_3264_p2 = (icmp_ln890_reg_3834 ^ 1'd1);

assign zext_ln691_10_fu_3489_p1 = xor_ln890_10_fu_3484_p2;

assign zext_ln691_11_fu_3511_p1 = xor_ln890_11_fu_3506_p2;

assign zext_ln691_12_fu_3533_p1 = xor_ln890_12_fu_3528_p2;

assign zext_ln691_13_fu_3555_p1 = xor_ln890_13_fu_3550_p2;

assign zext_ln691_14_fu_3577_p1 = xor_ln890_14_fu_3572_p2;

assign zext_ln691_15_fu_3599_p1 = xor_ln890_15_fu_3594_p2;

assign zext_ln691_1_fu_3291_p1 = xor_ln890_1_fu_3286_p2;

assign zext_ln691_2_fu_3313_p1 = xor_ln890_2_fu_3308_p2;

assign zext_ln691_3_fu_3335_p1 = xor_ln890_3_fu_3330_p2;

assign zext_ln691_4_fu_3357_p1 = xor_ln890_4_fu_3352_p2;

assign zext_ln691_5_fu_3379_p1 = xor_ln890_5_fu_3374_p2;

assign zext_ln691_6_fu_3401_p1 = xor_ln890_6_fu_3396_p2;

assign zext_ln691_7_fu_3423_p1 = xor_ln890_7_fu_3418_p2;

assign zext_ln691_8_fu_3445_p1 = xor_ln890_8_fu_3440_p2;

assign zext_ln691_9_fu_3467_p1 = xor_ln890_9_fu_3462_p2;

assign zext_ln691_fu_3269_p1 = xor_ln890_fu_3264_p2;

endmodule //StreamingFCLayer_Batch_0_Matrix_Vector_Activate_Stream_Batch_27u_64u_3u_16u_Slice_ap_int_8u_Slice_ap_int_2_2u_Recast_Binary_ap_uint_1_ap_uint_24_ap_uint_32_ThresholdsActivation_4u_16u_2u_ap_int_13_ap_int_2_1_less_equal_ap_int_13_ap_resource_lut_s
