

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
7652228a421e41d108535943cdfd88b7  /home/gpuser/Documents/gpgpu-sim_UVM_1/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_1/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_1/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_M3iAaX
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401c93, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6D9fjL"
Running: cat _ptx_6D9fjL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rfEYrz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rfEYrz --output-file  /dev/null 2> _ptx_6D9fjLinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6D9fjL _ptx2_rfEYrz _ptx_6D9fjLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Start computing the transient temperature
GPGPU-Sim PTX: cudaStreamCreate

GPGPU-Sim PTX: cudaLaunch for 0x0x401c93 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 3, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 197551
gpu_sim_insn = 103760320
gpu_ipc =     525.2331
gpu_tot_sim_cycle = 444925
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     233.2086
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 49358
gpu_stall_icnt2sh    = 197147
partiton_reqs_in_parallel = 4296764
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.7502
partiton_level_parallism_total  =       9.6573
partiton_reqs_in_parallel_util = 4296764
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 196717
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.8424
partiton_level_parallism_util_total  =      21.8424
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      54.3301 GB/Sec
L2_BW_total  =      24.1231 GB/Sec
gpu_total_sim_rate=67950

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 12922
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22097
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1920702
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22097
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2434, 3151, 3150, 3144, 3148, 3141, 3148, 2517, 2515, 3142, 3152, 3142, 3149, 3142, 3151, 2514, 2264, 2824, 2830, 2816, 2826, 2816, 2826, 2265, 2510, 3141, 3140, 3136, 3142, 2992, 3002, 2442, 2265, 2833, 2839, 2825, 2838, 2830, 2840, 2267, 2516, 3141, 3151, 3134, 3150, 2998, 3006, 2437, 2265, 2829, 2836, 2827, 2835, 2826, 2836, 2269, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 130984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79220
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 46878
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:160665	W0_Idle:6871441	W0_Scoreboard:789917	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 545 
maxdqlatency = 0 
maxmflatency = 63721 
averagemflatency = 3329 
max_icnt2mem_latency = 63280 
max_icnt2sh_latency = 444924 
mrq_lat_table:20899 	1370 	1285 	2715 	3063 	3582 	3607 	4722 	4853 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49368 	44211 	7395 	6 	530 	461 	3158 	4424 	3319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34866 	4556 	896 	574 	51074 	5243 	2956 	1179 	0 	530 	496 	3172 	5202 	2492 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22916 	36594 	24577 	1637 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	106 	27030 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	42 	5 	0 	3 	2 	5 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        58        58        68        70        66        68        60        60        46        40        68        70 
dram[1]:        68        70        68        70        57        61        67        70        65        65        60        62        47        39        68        70 
dram[2]:        68        70        67        70        58        56        67        68        66        66        58        62        46        39        68        70 
dram[3]:        67        70        68        69        59        62        68        70        67        68        60        60        45        40        68        70 
dram[4]:        68        70        68        70        61        65        67        70        66        66        60        62        44        39        68        70 
dram[5]:        68        70        68        70        63        62        68        70        67        64        63        66        46        39        68        70 
dram[6]:        67        70        67        70        61        66        68        70        66        66        64        65        45        40        68        70 
dram[7]:        68        70        68        70        62        61        68        70        66        67        64        66        41        39        68        70 
dram[8]:        68        70        68        70        58        58        67        70        66        67        64        65        46        37        68        70 
dram[9]:        68        70        67        70        56        61        68        70        64        66        64        66        47        36        68        70 
dram[10]:        68        70        67        70        58        56        67        68        65        67        63        66        44        35        68        70 
maximum service time to same row:
dram[0]:     74051     73984     68109     68119     67432     67609     68972     68811     64100     64142     72645     73081     72821     72751     77254     77174 
dram[1]:     74065     73965     68105     68179     67343     67208     68742     68854     64286     64242     72589     73172     72696     72827     77347     77095 
dram[2]:     74070     73977     68131     68134     67205     67372     68784     68848     63940     63956     72685     73099     72740     72630     77319     77056 
dram[3]:     74041     73817     68127     67978     67477     67348     68852     68617     64000     64105     72702     73233     72567     72602     77436     77334 
dram[4]:     73856     73793     67941     68059     67230     67176     68619     68704     64111     63834     72712     73174     72679     72672     77452     77311 
dram[5]:     73869     73821     68061     68065     67128     63054     68713     68687     77398     77400     72717     73207     72746     72631     77428     77330 
dram[6]:     74069     73826     68083     68096     63116     62482     68841     68795     77481     77486     72737     73237     72568     72603     77412     77318 
dram[7]:     73882     73810     68133     68101     62006     62028     68918     68918     77463     77456     72742     73173     72665     72673     77253     77099 
dram[8]:     73915     73763     68134     68118     67432     67633     68969     68907     64102     64086     72641     73101     72824     72752     77312     77186 
dram[9]:     74162     73951     68077     68174     67346     67209     68829     68869     64288     64286     72610     73170     72690     72826     77390     77286 
dram[10]:     73996     74084     68154     68154     67197     67324     68903     68860     64141     64214     72684     73096     72684     72819     77342     77100 
average row accesses per activate:
dram[0]: 25.090910 25.454546 22.000000 19.600000 12.333333 15.411765 23.090910 23.818182 19.636364 16.923077 14.055555 11.454545 24.363636 24.090910 11.583333 12.772727 
dram[1]: 25.181818 25.545454 21.538462 26.454546 12.047619 12.714286 23.000000 23.181818 19.636364 19.636364 14.166667 12.500000 24.545454 23.818182 11.291667 10.653846 
dram[2]: 21.615385 21.923077 19.928572 22.461538 13.421053 12.666667 22.818182 23.636364 16.923077 16.615385 12.600000 14.055555 24.090910 24.000000 11.375000 11.250000 
dram[3]: 24.545454 25.181818 25.818182 22.461538 12.285714 13.842105 23.000000 23.454546 19.727272 20.090910 12.700000 14.823529 24.090910 24.090910 10.653846 12.727273 
dram[4]: 25.090910 26.000000 21.692308 26.454546 12.047619 11.739130 22.909090 23.454546 16.769230 16.461538 14.111111 13.888889 24.090910 24.000000 11.782609 10.880000 
dram[5]: 25.181818 21.384615 21.461538 19.400000 13.631579 14.052631 22.636364 23.727272 19.909090 19.545454 14.222222 12.800000 24.090910 23.818182 12.043478 10.960000 
dram[6]: 24.909090 25.545454 22.230770 19.400000 13.368421 12.571428 23.000000 23.090910 19.818182 19.909090 14.333333 11.952381 24.000000 23.909090  9.000000 10.884615 
dram[7]: 25.363636 26.000000 18.666666 22.153847 13.578947 14.263158 23.181818 23.636364 15.571428 16.692308 16.125000 12.750000 23.909090 24.000000 10.423077 10.692307 
dram[8]: 24.909090 25.090910 19.000000 19.466667 12.523809 13.842105 22.727272 23.818182 19.636364 16.923077 14.333333 12.600000 24.363636 24.181818 11.708333 10.769231 
dram[9]: 25.272728 25.454546 21.769230 19.466667 12.047619 15.823529 23.272728 23.000000 19.636364 19.909090 11.681818 12.095238 24.272728 24.000000 10.653846 11.708333 
dram[10]: 25.727272 26.181818 17.500000 22.307692 15.000000 15.941176 23.181818 23.636364 15.571428 16.615385 12.700000 14.222222 24.090910 23.818182  9.964286 11.500000 
average row locality = 46109/2695 = 17.109091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       131       136       142       150       115       118       115       123        88        92       123       122       124       121       134       137 
dram[1]:       133       137       136       147       109       123       114       116        88        88       124       119       126       118       127       133 
dram[2]:       137       141       135       148       111       122       113       122        92        88       121       122       121       120       129       126 
dram[3]:       126       133       140       148       114       119       115       120        89        93       123       121       121       121       133       136 
dram[4]:       132       142       138       147       109       126       114       120        90        86       123       119       121       120       126       127 
dram[5]:       133       134       135       147       115       123       111       123        91        87       125       125       121       118       132       129 
dram[6]:       130       137       145       147       110       120       115       116        90        91       127       120       120       119       125       138 
dram[7]:       135       142       136       144       114       127       117       122        90        89       127       124       119       120       126       133 
dram[8]:       130       132       141       148       119       119       112       124        88        92       127       121       124       122       136       135 
dram[9]:       134       136       139       148       109       125       118       115        88        91       126       123       123       120       132       136 
dram[10]:       139       144       136       146       111       127       117       122        90        88       123       125       121       118       134       132 
total reads: 21519
bank skew: 150/86 = 1.74
chip skew: 1973/1938 = 1.02
average mf latency per bank:
dram[0]:       5778      5531     15197     15260     12519     12334      9450      8959      8329      8494      6186      6329      3641      3697      3710      3789
dram[1]:       5515      5815     15522     15425     12817     12459      8983      8255      8405      8681      6344      6104      3577      3865      3932      3700
dram[2]:       5340      5547     15549     15374     13016     11857      8842      9265      8241      8636      6376      6391      3637      3753      3882      3940
dram[3]:       5727      5863     15205     15253     12580     12985      8746      8142      8341      8527      6104      6189      3660      3722      3709      3751
dram[4]:       5603      5613     15316     15355     13791     12844      8300      7460      8369      8798      6283      6153      3609      3812      3905      3803
dram[5]:       5892      5922     15444     15343     13293     12576      8424      8860      8294      8728      6147      6296      3596      3756      3755      3888
dram[6]:       6465      6873     14963     15326     13346     13456      8390      7819      8359      8643      6149      6127      3689      3786      3851      3677
dram[7]:       6363      6348     15430     15569     13377     12142      8580      8677      8349      8630      6219      6239      3695      3900      3876      3774
dram[8]:       6828      6489     15222     15360     12209     12098      9231      9417      8347      8516      6059      6013      3731      3806      3670      3645
dram[9]:       6346      6869     15340     15372     12643     12258      9243      8691      8349      8540      5864      5700      3738      3919      3626      3483
dram[10]:       6142      6233     15505     15467     12780     11467      9175      9608      8282      8599      6128      6066      3729      3924      3625      3654
maximum mf latency per bank:
dram[0]:      63080     63161     63629     63593     63488     63570     61124     60936     33170     32953     32729     32835     21882     21867     22233     22230
dram[1]:      63004     63148     63559     63653     63434     63424     60963     60866     33087     33010     31351     31003     21813     21828     22245     22181
dram[2]:      63035     63062     63629     63534     63525     63672     60854     61039     33201     33115     32872     32949     21841     21837     22184     22221
dram[3]:      63339     63502     63571     63612     63682     63614     61014     60763     33122     33095     31464     31046     21845     21871     22278     22209
dram[4]:      63388     63265     63596     63683     63399     63582     60802     60828     33242     33243     31045     30996     21836     21865     22227     22180
dram[5]:      63275     63055     63623     63636     63514     63602     60811     60880     33344     33058     32855     33012     21870     21836     22216     22224
dram[6]:      63336     63527     63582     63674     63721     63612     60913     60806     33077     33031     31379     31017     21801     21830     22263     22186
dram[7]:      63387     63261     63669     63624     63382     63612     60851     61067     33317     33220     33050     33036     21879     21903     22234     22261
dram[8]:      63295     63204     63640     63645     63519     63593     61100     60943     33272     33041     32781     32783     21926     21883     22257     22248
dram[9]:      63153     63188     63606     63672     63609     63455     61024     60888     33103     32974     31331     31021     21851     21865     22280     22223
dram[10]:      63179     63140     63659     63566     63367     63445     60845     61016     33014     33039     32998     33005     21889     21933     22202     22271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353399 n_act=243 n_pre=227 n_req=4206 n_rd=8940 n_write=4013 bw_util=0.07062
n_activity=42892 dram_eff=0.604
bk0: 580a 362379i bk1: 576a 361943i bk2: 576a 361243i bk3: 576a 360921i bk4: 576a 361697i bk5: 576a 361771i bk6: 556a 362401i bk7: 556a 362321i bk8: 512a 363020i bk9: 512a 362617i bk10: 520a 362126i bk11: 520a 361661i bk12: 576a 362384i bk13: 576a 362110i bk14: 576a 361768i bk15: 576a 361473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43872
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353430 n_act=242 n_pre=226 n_req=4174 n_rd=8944 n_write=3980 bw_util=0.07046
n_activity=43165 dram_eff=0.5988
bk0: 576a 362809i bk1: 576a 362177i bk2: 576a 361510i bk3: 576a 361167i bk4: 576a 361932i bk5: 576a 361868i bk6: 556a 362593i bk7: 556a 362226i bk8: 512a 362811i bk9: 512a 362443i bk10: 524a 361909i bk11: 524a 361862i bk12: 576a 362571i bk13: 576a 362230i bk14: 576a 361594i bk15: 576a 361347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353438 n_act=249 n_pre=233 n_req=4182 n_rd=8936 n_write=3966 bw_util=0.07034
n_activity=43208 dram_eff=0.5972
bk0: 576a 362052i bk1: 576a 362046i bk2: 576a 361206i bk3: 576a 360810i bk4: 576a 361787i bk5: 576a 361845i bk6: 552a 362418i bk7: 552a 361975i bk8: 512a 362597i bk9: 512a 362587i bk10: 524a 361965i bk11: 524a 361982i bk12: 576a 362519i bk13: 576a 362481i bk14: 576a 361911i bk15: 576a 361473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353438 n_act=237 n_pre=221 n_req=4186 n_rd=8936 n_write=3990 bw_util=0.07048
n_activity=43329 dram_eff=0.5966
bk0: 576a 362637i bk1: 576a 362289i bk2: 576a 361401i bk3: 576a 361146i bk4: 576a 361862i bk5: 576a 361974i bk6: 552a 362718i bk7: 552a 362459i bk8: 512a 362990i bk9: 512a 362842i bk10: 524a 362423i bk11: 524a 362004i bk12: 576a 362590i bk13: 576a 362083i bk14: 576a 361687i bk15: 576a 361560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4267
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353431 n_act=244 n_pre=228 n_req=4176 n_rd=8944 n_write=3975 bw_util=0.07044
n_activity=43124 dram_eff=0.5992
bk0: 576a 362493i bk1: 576a 361752i bk2: 576a 361423i bk3: 576a 360956i bk4: 576a 361928i bk5: 576a 361651i bk6: 552a 362394i bk7: 552a 362269i bk8: 512a 362745i bk9: 512a 362726i bk10: 524a 361924i bk11: 524a 361920i bk12: 576a 362786i bk13: 576a 362134i bk14: 580a 362188i bk15: 580a 361442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353434 n_act=242 n_pre=226 n_req=4185 n_rd=8944 n_write=3976 bw_util=0.07044
n_activity=42881 dram_eff=0.6026
bk0: 576a 362483i bk1: 576a 361813i bk2: 576a 361372i bk3: 576a 361044i bk4: 576a 361569i bk5: 576a 361626i bk6: 552a 362480i bk7: 552a 362163i bk8: 512a 362736i bk9: 512a 362585i bk10: 524a 362177i bk11: 524a 362006i bk12: 576a 362546i bk13: 576a 362299i bk14: 580a 361979i bk15: 580a 361669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4223
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353436 n_act=251 n_pre=235 n_req=4186 n_rd=8944 n_write=3956 bw_util=0.07033
n_activity=42547 dram_eff=0.6064
bk0: 576a 362312i bk1: 576a 362314i bk2: 576a 361415i bk3: 576a 361145i bk4: 576a 362004i bk5: 576a 361826i bk6: 552a 362680i bk7: 552a 362438i bk8: 512a 362783i bk9: 512a 362351i bk10: 524a 362284i bk11: 524a 361761i bk12: 576a 362847i bk13: 576a 362299i bk14: 580a 361724i bk15: 580a 361477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44621
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353393 n_act=247 n_pre=231 n_req=4201 n_rd=8944 n_write=4007 bw_util=0.07061
n_activity=43172 dram_eff=0.6
bk0: 576a 362215i bk1: 576a 362265i bk2: 576a 361191i bk3: 576a 360988i bk4: 576a 361502i bk5: 576a 361416i bk6: 552a 362356i bk7: 552a 361991i bk8: 512a 362606i bk9: 512a 362698i bk10: 524a 362206i bk11: 524a 361741i bk12: 576a 362527i bk13: 576a 362325i bk14: 580a 361676i bk15: 580a 361368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43177
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353394 n_act=248 n_pre=232 n_req=4206 n_rd=8944 n_write=4004 bw_util=0.0706
n_activity=42936 dram_eff=0.6031
bk0: 576a 362493i bk1: 576a 362150i bk2: 576a 361468i bk3: 576a 361002i bk4: 576a 361638i bk5: 576a 361488i bk6: 552a 362507i bk7: 552a 362195i bk8: 512a 362752i bk9: 512a 362234i bk10: 524a 361891i bk11: 524a 362093i bk12: 576a 362642i bk13: 576a 362213i bk14: 580a 361693i bk15: 580a 361322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44756
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353390 n_act=247 n_pre=231 n_req=4199 n_rd=8944 n_write=4010 bw_util=0.07063
n_activity=42914 dram_eff=0.6037
bk0: 576a 362209i bk1: 576a 362097i bk2: 576a 361483i bk3: 576a 361124i bk4: 576a 362030i bk5: 576a 361816i bk6: 552a 362397i bk7: 552a 362171i bk8: 512a 362742i bk9: 512a 362496i bk10: 524a 361863i bk11: 524a 361611i bk12: 576a 362749i bk13: 576a 362219i bk14: 580a 361850i bk15: 580a 361264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43534
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=366822 n_nop=353387 n_act=246 n_pre=230 n_req=4208 n_rd=8940 n_write=4019 bw_util=0.07066
n_activity=43217 dram_eff=0.5997
bk0: 576a 362123i bk1: 576a 361934i bk2: 576a 361056i bk3: 576a 361019i bk4: 576a 361786i bk5: 576a 361815i bk6: 552a 362304i bk7: 552a 361964i bk8: 512a 362617i bk9: 512a 362429i bk10: 524a 361933i bk11: 524a 361740i bk12: 576a 362845i bk13: 576a 362448i bk14: 580a 361734i bk15: 576a 361591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44756

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 1920, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 1909, Reservation_fails = 0
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 1902, Reservation_fails = 1
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 1911, Reservation_fails = 2
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 1867, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 1951, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 1850, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 1925, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 1894, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 1969, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 1905, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 1976, Reservation_fails = 0
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 1857, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 1919, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 1911, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 1997, Reservation_fails = 1
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 1924, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 1978, Reservation_fails = 0
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 1930, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 1961, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 1933, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 1985, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 42374
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5617
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 293
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.4823
	minimum = 6
	maximum = 876
Network latency average = 15.5292
	minimum = 6
	maximum = 824
Slowest packet = 4805
Flit latency average = 14.3634
	minimum = 6
	maximum = 824
Slowest flit = 22364
Fragmentation average = 0.00848228
	minimum = 0
	maximum = 660
Injected packet rate average = 0.011464
	minimum = 0.00911921 (at node 15)
	maximum = 0.0132751 (at node 41)
Accepted packet rate average = 0.011464
	minimum = 0.00911921 (at node 15)
	maximum = 0.0132751 (at node 41)
Injected flit rate average = 0.0245054
	minimum = 0.0138876 (at node 15)
	maximum = 0.037064 (at node 41)
Accepted flit rate average= 0.0245054
	minimum = 0.0191141 (at node 32)
	maximum = 0.0299949 (at node 21)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.4823 (1 samples)
	minimum = 6 (1 samples)
	maximum = 876 (1 samples)
Network latency average = 15.5292 (1 samples)
	minimum = 6 (1 samples)
	maximum = 824 (1 samples)
Flit latency average = 14.3634 (1 samples)
	minimum = 6 (1 samples)
	maximum = 824 (1 samples)
Fragmentation average = 0.00848228 (1 samples)
	minimum = 0 (1 samples)
	maximum = 660 (1 samples)
Injected packet rate average = 0.011464 (1 samples)
	minimum = 0.00911921 (1 samples)
	maximum = 0.0132751 (1 samples)
Accepted packet rate average = 0.011464 (1 samples)
	minimum = 0.00911921 (1 samples)
	maximum = 0.0132751 (1 samples)
Injected flit rate average = 0.0245054 (1 samples)
	minimum = 0.0138876 (1 samples)
	maximum = 0.037064 (1 samples)
Accepted flit rate average = 0.0245054 (1 samples)
	minimum = 0.0191141 (1 samples)
	maximum = 0.0299949 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 27 sec (1527 sec)
gpgpu_simulation_rate = 67950 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3940 Tlb_hit: 1478 Tlb_miss: 2462 Tlb_hit_rate: 0.375127
Shader1: Tlb_access: 4000 Tlb_hit: 1456 Tlb_miss: 2544 Tlb_hit_rate: 0.364000
Shader2: Tlb_access: 3760 Tlb_hit: 1246 Tlb_miss: 2514 Tlb_hit_rate: 0.331383
Shader3: Tlb_access: 4148 Tlb_hit: 2222 Tlb_miss: 1926 Tlb_hit_rate: 0.535680
Shader4: Tlb_access: 4040 Tlb_hit: 1382 Tlb_miss: 2658 Tlb_hit_rate: 0.342079
Shader5: Tlb_access: 4080 Tlb_hit: 1296 Tlb_miss: 2784 Tlb_hit_rate: 0.317647
Shader6: Tlb_access: 3924 Tlb_hit: 1410 Tlb_miss: 2514 Tlb_hit_rate: 0.359327
Shader7: Tlb_access: 3808 Tlb_hit: 1428 Tlb_miss: 2380 Tlb_hit_rate: 0.375000
Shader8: Tlb_access: 4352 Tlb_hit: 1576 Tlb_miss: 2776 Tlb_hit_rate: 0.362132
Shader9: Tlb_access: 4252 Tlb_hit: 1400 Tlb_miss: 2852 Tlb_hit_rate: 0.329257
Shader10: Tlb_access: 4000 Tlb_hit: 1480 Tlb_miss: 2520 Tlb_hit_rate: 0.370000
Shader11: Tlb_access: 4036 Tlb_hit: 1288 Tlb_miss: 2748 Tlb_hit_rate: 0.319128
Shader12: Tlb_access: 4084 Tlb_hit: 1618 Tlb_miss: 2466 Tlb_hit_rate: 0.396180
Shader13: Tlb_access: 4124 Tlb_hit: 1330 Tlb_miss: 2794 Tlb_hit_rate: 0.322502
Shader14: Tlb_access: 3916 Tlb_hit: 1274 Tlb_miss: 2642 Tlb_hit_rate: 0.325332
Shader15: Tlb_access: 3588 Tlb_hit: 1306 Tlb_miss: 2282 Tlb_hit_rate: 0.363991
Shader16: Tlb_access: 4028 Tlb_hit: 1570 Tlb_miss: 2458 Tlb_hit_rate: 0.389772
Shader17: Tlb_access: 4108 Tlb_hit: 1316 Tlb_miss: 2792 Tlb_hit_rate: 0.320351
Shader18: Tlb_access: 4088 Tlb_hit: 1356 Tlb_miss: 2732 Tlb_hit_rate: 0.331703
Shader19: Tlb_access: 4124 Tlb_hit: 1518 Tlb_miss: 2606 Tlb_hit_rate: 0.368089
Shader20: Tlb_access: 3872 Tlb_hit: 1466 Tlb_miss: 2406 Tlb_hit_rate: 0.378616
Shader21: Tlb_access: 4360 Tlb_hit: 1786 Tlb_miss: 2574 Tlb_hit_rate: 0.409633
Shader22: Tlb_access: 3968 Tlb_hit: 1362 Tlb_miss: 2606 Tlb_hit_rate: 0.343246
Shader23: Tlb_access: 4168 Tlb_hit: 1714 Tlb_miss: 2454 Tlb_hit_rate: 0.411228
Shader24: Tlb_access: 4200 Tlb_hit: 1538 Tlb_miss: 2662 Tlb_hit_rate: 0.366190
Shader25: Tlb_access: 4060 Tlb_hit: 1550 Tlb_miss: 2510 Tlb_hit_rate: 0.381773
Shader26: Tlb_access: 3772 Tlb_hit: 1448 Tlb_miss: 2324 Tlb_hit_rate: 0.383881
Shader27: Tlb_access: 4016 Tlb_hit: 1492 Tlb_miss: 2524 Tlb_hit_rate: 0.371514
Tlb_tot_access: 112816 Tlb_tot_hit: 41306, Tlb_tot_miss: 71510, Tlb_tot_hit_rate: 0.366136
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader1: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader2: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader3: Tlb_validate: 498 Tlb_invalidate: 154 Tlb_evict: 0 Tlb_page_evict: 154
Shader4: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader5: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader6: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader7: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader8: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader9: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader10: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader11: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader12: Tlb_validate: 620 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader13: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader14: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader15: Tlb_validate: 660 Tlb_invalidate: 210 Tlb_evict: 0 Tlb_page_evict: 210
Shader16: Tlb_validate: 610 Tlb_invalidate: 192 Tlb_evict: 0 Tlb_page_evict: 192
Shader17: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader18: Tlb_validate: 652 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader19: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader20: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader21: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader22: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader23: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader24: Tlb_validate: 656 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader25: Tlb_validate: 642 Tlb_invalidate: 204 Tlb_evict: 0 Tlb_page_evict: 204
Shader26: Tlb_validate: 596 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader27: Tlb_validate: 610 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Tlb_tot_valiate: 18648 Tlb_invalidate: 5974, Tlb_tot_evict: 0, Tlb_tot_evict page: 5974
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2462 Page_hit: 2054 Page_miss: 408 Page_hit_rate: 0.834281 Page_fault: 0 Page_pending: 408
Shader1: Page_table_access:2544 Page_hit: 2140 Page_miss: 404 Page_hit_rate: 0.841195 Page_fault: 0 Page_pending: 404
Shader2: Page_table_access:2514 Page_hit: 2138 Page_miss: 376 Page_hit_rate: 0.850438 Page_fault: 1 Page_pending: 374
Shader3: Page_table_access:1926 Page_hit: 1478 Page_miss: 448 Page_hit_rate: 0.767394 Page_fault: 0 Page_pending: 448
Shader4: Page_table_access:2658 Page_hit: 2238 Page_miss: 420 Page_hit_rate: 0.841986 Page_fault: 0 Page_pending: 420
Shader5: Page_table_access:2784 Page_hit: 2348 Page_miss: 436 Page_hit_rate: 0.843391 Page_fault: 0 Page_pending: 436
Shader6: Page_table_access:2514 Page_hit: 2126 Page_miss: 388 Page_hit_rate: 0.845664 Page_fault: 0 Page_pending: 388
Shader7: Page_table_access:2380 Page_hit: 1976 Page_miss: 404 Page_hit_rate: 0.830252 Page_fault: 0 Page_pending: 404
Shader8: Page_table_access:2776 Page_hit: 2368 Page_miss: 408 Page_hit_rate: 0.853026 Page_fault: 0 Page_pending: 408
Shader9: Page_table_access:2852 Page_hit: 2400 Page_miss: 452 Page_hit_rate: 0.841515 Page_fault: 0 Page_pending: 452
Shader10: Page_table_access:2520 Page_hit: 2124 Page_miss: 396 Page_hit_rate: 0.842857 Page_fault: 0 Page_pending: 396
Shader11: Page_table_access:2748 Page_hit: 2316 Page_miss: 432 Page_hit_rate: 0.842795 Page_fault: 0 Page_pending: 432
Shader12: Page_table_access:2466 Page_hit: 2010 Page_miss: 456 Page_hit_rate: 0.815085 Page_fault: 0 Page_pending: 456
Shader13: Page_table_access:2794 Page_hit: 2326 Page_miss: 468 Page_hit_rate: 0.832498 Page_fault: 0 Page_pending: 468
Shader14: Page_table_access:2642 Page_hit: 2234 Page_miss: 408 Page_hit_rate: 0.845572 Page_fault: 1 Page_pending: 407
Shader15: Page_table_access:2282 Page_hit: 1894 Page_miss: 388 Page_hit_rate: 0.829974 Page_fault: 0 Page_pending: 387
Shader16: Page_table_access:2458 Page_hit: 1998 Page_miss: 460 Page_hit_rate: 0.812856 Page_fault: 0 Page_pending: 460
Shader17: Page_table_access:2792 Page_hit: 2360 Page_miss: 432 Page_hit_rate: 0.845272 Page_fault: 0 Page_pending: 432
Shader18: Page_table_access:2732 Page_hit: 2276 Page_miss: 456 Page_hit_rate: 0.833089 Page_fault: 1 Page_pending: 456
Shader19: Page_table_access:2606 Page_hit: 2194 Page_miss: 412 Page_hit_rate: 0.841903 Page_fault: 0 Page_pending: 412
Shader20: Page_table_access:2406 Page_hit: 1982 Page_miss: 424 Page_hit_rate: 0.823774 Page_fault: 0 Page_pending: 424
Shader21: Page_table_access:2574 Page_hit: 2150 Page_miss: 424 Page_hit_rate: 0.835276 Page_fault: 0 Page_pending: 424
Shader22: Page_table_access:2606 Page_hit: 2202 Page_miss: 404 Page_hit_rate: 0.844973 Page_fault: 0 Page_pending: 404
Shader23: Page_table_access:2454 Page_hit: 2006 Page_miss: 448 Page_hit_rate: 0.817441 Page_fault: 1 Page_pending: 447
Shader24: Page_table_access:2662 Page_hit: 2234 Page_miss: 428 Page_hit_rate: 0.839219 Page_fault: 0 Page_pending: 428
Shader25: Page_table_access:2510 Page_hit: 2090 Page_miss: 420 Page_hit_rate: 0.832669 Page_fault: 0 Page_pending: 420
Shader26: Page_table_access:2324 Page_hit: 1896 Page_miss: 428 Page_hit_rate: 0.815835 Page_fault: 1 Page_pending: 428
Shader27: Page_table_access:2524 Page_hit: 2060 Page_miss: 464 Page_hit_rate: 0.816165 Page_fault: 0 Page_pending: 464
Page_talbe_tot_access: 71510 Page_tot_hit: 59618, Page_tot_miss 11892, Page_tot_hit_rate: 0.833702 Page_tot_fault: 5 Page_tot_pending: 11887
Total_memory_access_page_fault: 5, Average_latency 294680.000000
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 512, Tot_page_fault: 2
Avg_page_latency: 121561.023438, Avg_prefetch_size: 1048576.000000, Avg_prefetch_latency: 121561.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.716118
[0-25]: 0.013744, [26-50]: 0.022160, [51-75]: 0.964096, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:   121562 	 St: c0000000 Sz: 1048576 	 Sm: 1 	 T: prefetch(82.081024)
F:        1----T:   121562 	 St: c0000000 Sz: 1048576 	 Sm: 1 	 T: prefetch_breakdown(82.080353)
F:        1----T:   243124 	 St: c0200000 Sz: 1048576 	 Sm: 2 	 T: prefetch(164.161377)
F:        2----T:   121562 	 St: c0001000 Sz: 1048576 	 Sm: 0 	 T: memcpy_h2d(82.079674)
F:   121563----T:   243124 	 St: c0200000 Sz: 1048576 	 Sm: 2 	 T: prefetch_breakdown(82.080353)
F:   121564----T:   243124 	 St: c0201000 Sz: 1048576 	 Sm: 0 	 T: memcpy_h2d(82.079674)
F:   247374----T:   444925 	 	 	 Kl: 1 	 Sm: 3 	 T: kernel_launch(133.390274)
F:   257323----T:   259928 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259928----T:   268168 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268168----T:   270968 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   270968----T:   278748 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   278748----T:   281353 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281353----T:   297048 	 St: c0121000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   303879----T:   306679 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   306679----T:   336932 	 St: c0142000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   351672----T:   354472 	 St: c0180000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   354472----T:   414837 	 St: c0182000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   444925----T:   447530 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   444925----T:   453165 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   455770----T:   458375 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   455770----T:   464010 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   466615----T:   469220 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   466615----T:   482310 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   484915----T:   487520 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   484915----T:   515638 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   518243----T:   520848 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   518243----T:   579079 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 243122(cycle), 164.160706(us)
Tot_kernel_exec_time: 197551(cycle), 133.390274(us)
Tot_kernel_exec_time_and_fault_time: 530776(cycle), 358.390289(us)
Tot_memcpy_h2d_time: 379063(cycle), 255.950714(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 379063(cycle), 255.950714(us)
Tot_devicesync_time: 136759(cycle), 92.342339(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 136759(cycle), 92.342339(us)
GPGPU-Sim: *** exit detected ***
