// Seed: 3427259114
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  logic id_9 = id_7;
  wire  id_10;
  wire  id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  output uwire id_1;
  assign id_1 = (1);
  wire id_3;
  assign id_1 = 1;
endmodule
