arch                	circuit                 	vpr_revision 	vpr_status	min_chan_width	critical_path_delay	pack_time 	place_time	min_chan_width_route_time	crit_path_route_time	routed_wirelength	max_odin_mem	max_abc_mem	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error
k6_frac_N10_40nm.xml	multiconnected_lut.blif 	d68b4fa-dirty	success   	              	                   	0.00742164	0.003767  	0.002864                 	                    	7                	            	           	6764       	6                  	7                    	6                   	1      	5     	1          	            	        
k6_frac_N10_40nm.xml	multiconnected_lut2.blif	d68b4fa-dirty	success   	              	                   	0.00720963	0.004054  	0.003074                 	                    	7                	            	           	6760       	6                  	7                    	6                   	1      	5     	1          	            	        
