
stm32_h7_canbase_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008648  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080088e8  080088e8  000098e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ce4  08008ce4  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008ce4  08008ce4  00009ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cec  08008cec  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cec  08008cec  00009cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008cf0  08008cf0  00009cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  24000000  08008cf4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  240001d8  08008ecc  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240004c0  08008ecc  0000a4c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014856  00000000  00000000  0000a206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024cc  00000000  00000000  0001ea5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  00020f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb0  00000000  00000000  00021e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b17f  00000000  00000000  00022a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012f29  00000000  00000000  0005db8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00184d3b  00000000  00000000  00070ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f57f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e0c  00000000  00000000  001f5838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001fa644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080088d0 	.word	0x080088d0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	080088d0 	.word	0x080088d0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b3d      	ldr	r3, [pc, #244]	@ (80007b8 <SystemInit+0xfc>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a3c      	ldr	r2, [pc, #240]	@ (80007b8 <SystemInit+0xfc>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b39      	ldr	r3, [pc, #228]	@ (80007b8 <SystemInit+0xfc>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a38      	ldr	r2, [pc, #224]	@ (80007b8 <SystemInit+0xfc>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b37      	ldr	r3, [pc, #220]	@ (80007bc <SystemInit+0x100>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b34      	ldr	r3, [pc, #208]	@ (80007bc <SystemInit+0x100>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a32      	ldr	r2, [pc, #200]	@ (80007bc <SystemInit+0x100>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b31      	ldr	r3, [pc, #196]	@ (80007c0 <SystemInit+0x104>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a30      	ldr	r2, [pc, #192]	@ (80007c0 <SystemInit+0x104>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b2e      	ldr	r3, [pc, #184]	@ (80007c0 <SystemInit+0x104>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b2d      	ldr	r3, [pc, #180]	@ (80007c0 <SystemInit+0x104>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	492c      	ldr	r1, [pc, #176]	@ (80007c0 <SystemInit+0x104>)
 8000710:	4b2c      	ldr	r3, [pc, #176]	@ (80007c4 <SystemInit+0x108>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <SystemInit+0x100>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <SystemInit+0x100>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a24      	ldr	r2, [pc, #144]	@ (80007bc <SystemInit+0x100>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b23      	ldr	r3, [pc, #140]	@ (80007c0 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b21      	ldr	r3, [pc, #132]	@ (80007c0 <SystemInit+0x104>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b20      	ldr	r3, [pc, #128]	@ (80007c0 <SystemInit+0x104>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b1e      	ldr	r3, [pc, #120]	@ (80007c0 <SystemInit+0x104>)
 8000746:	4a20      	ldr	r2, [pc, #128]	@ (80007c8 <SystemInit+0x10c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SystemInit+0x104>)
 800074c:	4a1f      	ldr	r2, [pc, #124]	@ (80007cc <SystemInit+0x110>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <SystemInit+0x104>)
 8000752:	4a1f      	ldr	r2, [pc, #124]	@ (80007d0 <SystemInit+0x114>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <SystemInit+0x104>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <SystemInit+0x104>)
 800075e:	4a1c      	ldr	r2, [pc, #112]	@ (80007d0 <SystemInit+0x114>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <SystemInit+0x104>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <SystemInit+0x104>)
 800076a:	4a19      	ldr	r2, [pc, #100]	@ (80007d0 <SystemInit+0x114>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <SystemInit+0x104>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <SystemInit+0x104>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a11      	ldr	r2, [pc, #68]	@ (80007c0 <SystemInit+0x104>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b0f      	ldr	r3, [pc, #60]	@ (80007c0 <SystemInit+0x104>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b13      	ldr	r3, [pc, #76]	@ (80007d4 <SystemInit+0x118>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a12      	ldr	r2, [pc, #72]	@ (80007d4 <SystemInit+0x118>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <SystemInit+0x11c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <SystemInit+0x120>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <SystemInit+0x124>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007a6:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <SystemInit+0x128>)
 80007a8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ac:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	e000ed00 	.word	0xe000ed00
 80007bc:	52002000 	.word	0x52002000
 80007c0:	58024400 	.word	0x58024400
 80007c4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007c8:	02020200 	.word	0x02020200
 80007cc:	01ff0000 	.word	0x01ff0000
 80007d0:	01010280 	.word	0x01010280
 80007d4:	580000c0 	.word	0x580000c0
 80007d8:	5c001000 	.word	0x5c001000
 80007dc:	ffff0000 	.word	0xffff0000
 80007e0:	51008108 	.word	0x51008108
 80007e4:	52004000 	.word	0x52004000

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80007ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f2:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007f4:	bf00      	nop
 80007f6:	4b23      	ldr	r3, [pc, #140]	@ (8000884 <main+0x9c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d004      	beq.n	800080c <main+0x24>
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	1e5a      	subs	r2, r3, #1
 8000806:	607a      	str	r2, [r7, #4]
 8000808:	2b00      	cmp	r3, #0
 800080a:	dcf4      	bgt.n	80007f6 <main+0xe>
  if ( timeout < 0 )
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b00      	cmp	r3, #0
 8000810:	da01      	bge.n	8000816 <main+0x2e>
  {
  Error_Handler();
 8000812:	f000 fa37 	bl	8000c84 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000816:	f000 fc6f 	bl	80010f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081a:	f000 f835 	bl	8000888 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800081e:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <main+0x9c>)
 8000820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000824:	4a17      	ldr	r2, [pc, #92]	@ (8000884 <main+0x9c>)
 8000826:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800082a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800082e:	4b15      	ldr	r3, [pc, #84]	@ (8000884 <main+0x9c>)
 8000830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800083c:	2000      	movs	r0, #0
 800083e:	f001 fc53 	bl	80020e8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000842:	2100      	movs	r1, #0
 8000844:	2000      	movs	r0, #0
 8000846:	f001 fc69 	bl	800211c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800084a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800084e:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000850:	bf00      	nop
 8000852:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <main+0x9c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800085a:	2b00      	cmp	r3, #0
 800085c:	d104      	bne.n	8000868 <main+0x80>
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	1e5a      	subs	r2, r3, #1
 8000862:	607a      	str	r2, [r7, #4]
 8000864:	2b00      	cmp	r3, #0
 8000866:	dcf4      	bgt.n	8000852 <main+0x6a>
if ( timeout < 0 )
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	da01      	bge.n	8000872 <main+0x8a>
{
Error_Handler();
 800086e:	f000 fa09 	bl	8000c84 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000872:	f000 f985 	bl	8000b80 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000876:	f000 f937 	bl	8000ae8 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 800087a:	f000 f881 	bl	8000980 <MX_FDCAN1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800087e:	bf00      	nop
 8000880:	e7fd      	b.n	800087e <main+0x96>
 8000882:	bf00      	nop
 8000884:	58024400 	.word	0x58024400

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b09c      	sub	sp, #112	@ 0x70
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000892:	224c      	movs	r2, #76	@ 0x4c
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f006 f965 	bl	8006b66 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2220      	movs	r2, #32
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f006 f95f 	bl	8006b66 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80008a8:	2002      	movs	r0, #2
 80008aa:	f001 fc4b 	bl	8002144 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80008ae:	2300      	movs	r3, #0
 80008b0:	603b      	str	r3, [r7, #0]
 80008b2:	4b31      	ldr	r3, [pc, #196]	@ (8000978 <SystemClock_Config+0xf0>)
 80008b4:	699b      	ldr	r3, [r3, #24]
 80008b6:	4a30      	ldr	r2, [pc, #192]	@ (8000978 <SystemClock_Config+0xf0>)
 80008b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008bc:	6193      	str	r3, [r2, #24]
 80008be:	4b2e      	ldr	r3, [pc, #184]	@ (8000978 <SystemClock_Config+0xf0>)
 80008c0:	699b      	ldr	r3, [r3, #24]
 80008c2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	4b2c      	ldr	r3, [pc, #176]	@ (800097c <SystemClock_Config+0xf4>)
 80008ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008cc:	4a2b      	ldr	r2, [pc, #172]	@ (800097c <SystemClock_Config+0xf4>)
 80008ce:	f043 0301 	orr.w	r3, r3, #1
 80008d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008d4:	4b29      	ldr	r3, [pc, #164]	@ (800097c <SystemClock_Config+0xf4>)
 80008d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008d8:	f003 0301 	and.w	r3, r3, #1
 80008dc:	603b      	str	r3, [r7, #0]
 80008de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008e0:	bf00      	nop
 80008e2:	4b25      	ldr	r3, [pc, #148]	@ (8000978 <SystemClock_Config+0xf0>)
 80008e4:	699b      	ldr	r3, [r3, #24]
 80008e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008ee:	d1f8      	bne.n	80008e2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f0:	2302      	movs	r3, #2
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008f4:	2301      	movs	r3, #1
 80008f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f8:	2340      	movs	r3, #64	@ 0x40
 80008fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008fc:	2302      	movs	r3, #2
 80008fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000900:	2300      	movs	r3, #0
 8000902:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000904:	2304      	movs	r3, #4
 8000906:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000908:	233c      	movs	r3, #60	@ 0x3c
 800090a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800090c:	2302      	movs	r3, #2
 800090e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 24;
 8000910:	2318      	movs	r3, #24
 8000912:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000914:	2302      	movs	r3, #2
 8000916:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000918:	230c      	movs	r3, #12
 800091a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800091c:	2300      	movs	r3, #0
 800091e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000928:	4618      	mov	r0, r3
 800092a:	f001 fc65 	bl	80021f8 <HAL_RCC_OscConfig>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000934:	f000 f9a6 	bl	8000c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000938:	233f      	movs	r3, #63	@ 0x3f
 800093a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800093c:	2303      	movs	r3, #3
 800093e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000944:	2308      	movs	r3, #8
 8000946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000948:	2340      	movs	r3, #64	@ 0x40
 800094a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800094c:	2340      	movs	r3, #64	@ 0x40
 800094e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000950:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000954:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000956:	2340      	movs	r3, #64	@ 0x40
 8000958:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	2104      	movs	r1, #4
 800095e:	4618      	mov	r0, r3
 8000960:	f002 f8a4 	bl	8002aac <HAL_RCC_ClockConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800096a:	f000 f98b 	bl	8000c84 <Error_Handler>
  }
}
 800096e:	bf00      	nop
 8000970:	3770      	adds	r7, #112	@ 0x70
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	58024800 	.word	0x58024800
 800097c:	58000400 	.word	0x58000400

08000980 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000986:	4b54      	ldr	r3, [pc, #336]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000988:	4a54      	ldr	r2, [pc, #336]	@ (8000adc <MX_FDCAN1_Init+0x15c>)
 800098a:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800098c:	4b52      	ldr	r3, [pc, #328]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000992:	4b51      	ldr	r3, [pc, #324]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000994:	2200      	movs	r2, #0
 8000996:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000998:	4b4f      	ldr	r3, [pc, #316]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 800099a:	2200      	movs	r2, #0
 800099c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800099e:	4b4e      	ldr	r3, [pc, #312]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 80009a4:	4b4c      	ldr	r3, [pc, #304]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 80009aa:	4b4b      	ldr	r3, [pc, #300]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009ac:	2202      	movs	r2, #2
 80009ae:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 80009b0:	4b49      	ldr	r3, [pc, #292]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009b2:	2208      	movs	r2, #8
 80009b4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 80009b6:	4b48      	ldr	r3, [pc, #288]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009b8:	221f      	movs	r2, #31
 80009ba:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 80009bc:	4b46      	ldr	r3, [pc, #280]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009be:	2208      	movs	r2, #8
 80009c0:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80009c2:	4b45      	ldr	r3, [pc, #276]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009c4:	2201      	movs	r2, #1
 80009c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80009c8:	4b43      	ldr	r3, [pc, #268]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80009ce:	4b42      	ldr	r3, [pc, #264]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80009d4:	4b40      	ldr	r3, [pc, #256]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009da:	4b3f      	ldr	r3, [pc, #252]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009dc:	2200      	movs	r2, #0
 80009de:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80009e0:	4b3d      	ldr	r3, [pc, #244]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80009e6:	4b3c      	ldr	r3, [pc, #240]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 80009ec:	4b3a      	ldr	r3, [pc, #232]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80009f2:	4b39      	ldr	r3, [pc, #228]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009f4:	2204      	movs	r2, #4
 80009f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80009f8:	4b37      	ldr	r3, [pc, #220]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009fe:	4b36      	ldr	r3, [pc, #216]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a00:	2204      	movs	r2, #4
 8000a02:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000a04:	4b34      	ldr	r3, [pc, #208]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000a0a:	4b33      	ldr	r3, [pc, #204]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a0c:	2204      	movs	r2, #4
 8000a0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000a10:	4b31      	ldr	r3, [pc, #196]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000a16:	4b30      	ldr	r3, [pc, #192]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000a1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a22:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000a28:	4b2b      	ldr	r3, [pc, #172]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a2a:	2204      	movs	r2, #4
 8000a2c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a2e:	482a      	ldr	r0, [pc, #168]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a30:	f000 fce4 	bl	80013fc <HAL_FDCAN_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000a3a:	f000 f923 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000a3e:	4b28      	ldr	r3, [pc, #160]	@ (8000ae0 <MX_FDCAN1_Init+0x160>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIndex = 0;
 8000a44:	4b26      	ldr	r3, [pc, #152]	@ (8000ae0 <MX_FDCAN1_Init+0x160>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000a4a:	4b25      	ldr	r3, [pc, #148]	@ (8000ae0 <MX_FDCAN1_Init+0x160>)
 8000a4c:	2202      	movs	r2, #2
 8000a4e:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000a50:	4b23      	ldr	r3, [pc, #140]	@ (8000ae0 <MX_FDCAN1_Init+0x160>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterID1 = 0x000;
 8000a56:	4b22      	ldr	r3, [pc, #136]	@ (8000ae0 <MX_FDCAN1_Init+0x160>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterID2 = 0x000;
 8000a5c:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <MX_FDCAN1_Init+0x160>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	615a      	str	r2, [r3, #20]

  /* Configure global filter to reject all non-matching frames */
  HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 8000a62:	2301      	movs	r3, #1
 8000a64:	9300      	str	r3, [sp, #0]
 8000a66:	2301      	movs	r3, #1
 8000a68:	2202      	movs	r2, #2
 8000a6a:	2102      	movs	r1, #2
 8000a6c:	481a      	ldr	r0, [pc, #104]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a6e:	f000 ff19 	bl	80018a4 <HAL_FDCAN_ConfigGlobalFilter>

  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000a72:	491b      	ldr	r1, [pc, #108]	@ (8000ae0 <MX_FDCAN1_Init+0x160>)
 8000a74:	4818      	ldr	r0, [pc, #96]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a76:	f000 fe9f 	bl	80017b8 <HAL_FDCAN_ConfigFilter>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_FDCAN1_Init+0x104>
    {
       /* Filter configuration Error */
       Error_Handler();
 8000a80:	f000 f900 	bl	8000c84 <Error_Handler>
    }
   /* Start the FDCAN module */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000a84:	4814      	ldr	r0, [pc, #80]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a86:	f000 ff3a 	bl	80018fe <HAL_FDCAN_Start>
    }
       /* Start Error */
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	4812      	ldr	r0, [pc, #72]	@ (8000ad8 <MX_FDCAN1_Init+0x158>)
 8000a90:	f000 ff60 	bl	8001954 <HAL_FDCAN_ActivateNotification>
    }
       /* Notification Error */

   /* Configure Tx buffer message */
  TxHeader.Identifier = 0x111;
 8000a94:	4b13      	ldr	r3, [pc, #76]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000a96:	f240 1211 	movw	r2, #273	@ 0x111
 8000a9a:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000aa2:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000aaa:	2209      	movs	r2, #9
 8000aac:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000aae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000ab6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000aba:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_FD_CAN;
 8000abc:	4b09      	ldr	r3, [pc, #36]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000abe:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000ac2:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000ac4:	4b07      	ldr	r3, [pc, #28]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0x00;
 8000aca:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <MX_FDCAN1_Init+0x164>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	621a      	str	r2, [r3, #32]


  /* USER CODE END FDCAN1_Init 2 */

}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	240001f4 	.word	0x240001f4
 8000adc:	4000a000 	.word	0x4000a000
 8000ae0:	24000328 	.word	0x24000328
 8000ae4:	24000348 	.word	0x24000348

08000ae8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000aec:	4b22      	ldr	r3, [pc, #136]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000aee:	4a23      	ldr	r2, [pc, #140]	@ (8000b7c <MX_USART3_UART_Init+0x94>)
 8000af0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000af2:	4b21      	ldr	r3, [pc, #132]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000af4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000af8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000afa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b00:	4b1d      	ldr	r3, [pc, #116]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b06:	4b1c      	ldr	r3, [pc, #112]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b0e:	220c      	movs	r2, #12
 8000b10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b12:	4b19      	ldr	r3, [pc, #100]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b18:	4b17      	ldr	r3, [pc, #92]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1e:	4b16      	ldr	r3, [pc, #88]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b24:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b2a:	4b13      	ldr	r3, [pc, #76]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b30:	4811      	ldr	r0, [pc, #68]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b32:	f004 f973 	bl	8004e1c <HAL_UART_Init>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b3c:	f000 f8a2 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b40:	2100      	movs	r1, #0
 8000b42:	480d      	ldr	r0, [pc, #52]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b44:	f005 fa09 	bl	8005f5a <HAL_UARTEx_SetTxFifoThreshold>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000b4e:	f000 f899 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b52:	2100      	movs	r1, #0
 8000b54:	4808      	ldr	r0, [pc, #32]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b56:	f005 fa3e 	bl	8005fd6 <HAL_UARTEx_SetRxFifoThreshold>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b60:	f000 f890 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b64:	4804      	ldr	r0, [pc, #16]	@ (8000b78 <MX_USART3_UART_Init+0x90>)
 8000b66:	f005 f9bf 	bl	8005ee8 <HAL_UARTEx_DisableFifoMode>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b70:	f000 f888 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b74:	bf00      	nop
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	24000294 	.word	0x24000294
 8000b7c:	40004800 	.word	0x40004800

08000b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	@ 0x28
 8000b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b86:	f107 0314 	add.w	r3, r7, #20
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]
 8000b90:	609a      	str	r2, [r3, #8]
 8000b92:	60da      	str	r2, [r3, #12]
 8000b94:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b96:	4b38      	ldr	r3, [pc, #224]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9c:	4a36      	ldr	r2, [pc, #216]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000b9e:	f043 0304 	orr.w	r3, r3, #4
 8000ba2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba6:	4b34      	ldr	r3, [pc, #208]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bb4:	4b30      	ldr	r3, [pc, #192]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bba:	4a2f      	ldr	r2, [pc, #188]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd2:	4b29      	ldr	r3, [pc, #164]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd8:	4a27      	ldr	r2, [pc, #156]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000bda:	f043 0302 	orr.w	r3, r3, #2
 8000bde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be2:	4b25      	ldr	r3, [pc, #148]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be8:	f003 0302 	and.w	r3, r3, #2
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf0:	4b21      	ldr	r3, [pc, #132]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf6:	4a20      	ldr	r2, [pc, #128]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000bf8:	f043 0308 	orr.w	r3, r3, #8
 8000bfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c00:	4b1d      	ldr	r3, [pc, #116]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c06:	f003 0308 	and.w	r3, r3, #8
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c14:	4a18      	ldr	r2, [pc, #96]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000c16:	f043 0301 	orr.w	r3, r3, #1
 8000c1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c1e:	4b16      	ldr	r3, [pc, #88]	@ (8000c78 <MX_GPIO_Init+0xf8>)
 8000c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c24:	f003 0301 	and.w	r3, r3, #1
 8000c28:	603b      	str	r3, [r7, #0]
 8000c2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000c32:	4812      	ldr	r0, [pc, #72]	@ (8000c7c <MX_GPIO_Init+0xfc>)
 8000c34:	f001 fa3e 	bl	80020b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c46:	f107 0314 	add.w	r3, r7, #20
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	480c      	ldr	r0, [pc, #48]	@ (8000c80 <MX_GPIO_Init+0x100>)
 8000c4e:	f001 f881 	bl	8001d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8000c52:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000c56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c60:	2300      	movs	r3, #0
 8000c62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4804      	ldr	r0, [pc, #16]	@ (8000c7c <MX_GPIO_Init+0xfc>)
 8000c6c:	f001 f872 	bl	8001d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c70:	bf00      	nop
 8000c72:	3728      	adds	r7, #40	@ 0x28
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	58024400 	.word	0x58024400
 8000c7c:	58020400 	.word	0x58020400
 8000c80:	58020800 	.word	0x58020800

08000c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c88:	b672      	cpsid	i
}
 8000c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <Error_Handler+0x8>

08000c90 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000c98:	1d39      	adds	r1, r7, #4
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	4803      	ldr	r0, [pc, #12]	@ (8000cb0 <__io_putchar+0x20>)
 8000ca2:	f004 f90b 	bl	8004ebc <HAL_UART_Transmit>
  return ch;
 8000ca6:	687b      	ldr	r3, [r7, #4]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	24000294 	.word	0x24000294

08000cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce4 <HAL_MspInit+0x30>)
 8000cbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cc0:	4a08      	ldr	r2, [pc, #32]	@ (8000ce4 <HAL_MspInit+0x30>)
 8000cc2:	f043 0302 	orr.w	r3, r3, #2
 8000cc6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000cca:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <HAL_MspInit+0x30>)
 8000ccc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000cd0:	f003 0302 	and.w	r3, r3, #2
 8000cd4:	607b      	str	r3, [r7, #4]
 8000cd6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	58024400 	.word	0x58024400

08000ce8 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b0ba      	sub	sp, #232	@ 0xe8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
 8000cfc:	60da      	str	r2, [r3, #12]
 8000cfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d00:	f107 0310 	add.w	r3, r7, #16
 8000d04:	22c0      	movs	r2, #192	@ 0xc0
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f005 ff2c 	bl	8006b66 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a31      	ldr	r2, [pc, #196]	@ (8000dd8 <HAL_FDCAN_MspInit+0xf0>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d15b      	bne.n	8000dd0 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000d18:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000d24:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d2c:	f107 0310 	add.w	r3, r7, #16
 8000d30:	4618      	mov	r0, r3
 8000d32:	f002 fa47 	bl	80031c4 <HAL_RCCEx_PeriphCLKConfig>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000d3c:	f7ff ffa2 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d40:	4b26      	ldr	r3, [pc, #152]	@ (8000ddc <HAL_FDCAN_MspInit+0xf4>)
 8000d42:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d46:	4a25      	ldr	r2, [pc, #148]	@ (8000ddc <HAL_FDCAN_MspInit+0xf4>)
 8000d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000d50:	4b22      	ldr	r3, [pc, #136]	@ (8000ddc <HAL_FDCAN_MspInit+0xf4>)
 8000d52:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <HAL_FDCAN_MspInit+0xf4>)
 8000d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d64:	4a1d      	ldr	r2, [pc, #116]	@ (8000ddc <HAL_FDCAN_MspInit+0xf4>)
 8000d66:	f043 0308 	orr.w	r3, r3, #8
 8000d6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ddc <HAL_FDCAN_MspInit+0xf4>)
 8000d70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d74:	f003 0308 	and.w	r3, r3, #8
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d82:	2302      	movs	r3, #2
 8000d84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000d94:	2309      	movs	r3, #9
 8000d96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8000d9a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d9e:	4619      	mov	r1, r3
 8000da0:	480f      	ldr	r0, [pc, #60]	@ (8000de0 <HAL_FDCAN_MspInit+0xf8>)
 8000da2:	f000 ffd7 	bl	8001d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8000da6:	2302      	movs	r3, #2
 8000da8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	2302      	movs	r3, #2
 8000dae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000dbe:	2309      	movs	r3, #9
 8000dc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8000dc4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4805      	ldr	r0, [pc, #20]	@ (8000de0 <HAL_FDCAN_MspInit+0xf8>)
 8000dcc:	f000 ffc2 	bl	8001d54 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000dd0:	bf00      	nop
 8000dd2:	37e8      	adds	r7, #232	@ 0xe8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	4000a000 	.word	0x4000a000
 8000ddc:	58024400 	.word	0x58024400
 8000de0:	58020c00 	.word	0x58020c00

08000de4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b0ba      	sub	sp, #232	@ 0xe8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dfc:	f107 0310 	add.w	r3, r7, #16
 8000e00:	22c0      	movs	r2, #192	@ 0xc0
 8000e02:	2100      	movs	r1, #0
 8000e04:	4618      	mov	r0, r3
 8000e06:	f005 feae 	bl	8006b66 <memset>
  if(huart->Instance==USART3)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a27      	ldr	r2, [pc, #156]	@ (8000eac <HAL_UART_MspInit+0xc8>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d146      	bne.n	8000ea2 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e14:	f04f 0202 	mov.w	r2, #2
 8000e18:	f04f 0300 	mov.w	r3, #0
 8000e1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e26:	f107 0310 	add.w	r3, r7, #16
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f002 f9ca 	bl	80031c4 <HAL_RCCEx_PeriphCLKConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e36:	f7ff ff25 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e40:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e46:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e4a:	4b19      	ldr	r3, [pc, #100]	@ (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e58:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5e:	4a14      	ldr	r2, [pc, #80]	@ (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e60:	f043 0308 	orr.w	r3, r3, #8
 8000e64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e68:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <HAL_UART_MspInit+0xcc>)
 8000e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6e:	f003 0308 	and.w	r3, r3, #8
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000e76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e90:	2307      	movs	r3, #7
 8000e92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e96:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <HAL_UART_MspInit+0xd0>)
 8000e9e:	f000 ff59 	bl	8001d54 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000ea2:	bf00      	nop
 8000ea4:	37e8      	adds	r7, #232	@ 0xe8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40004800 	.word	0x40004800
 8000eb0:	58024400 	.word	0x58024400
 8000eb4:	58020c00 	.word	0x58020c00

08000eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <NMI_Handler+0x4>

08000ec0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <HardFault_Handler+0x4>

08000ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <MemManage_Handler+0x4>

08000ed0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <BusFault_Handler+0x4>

08000ed8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <UsageFault_Handler+0x4>

08000ee0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr

08000eee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eee:	b480      	push	{r7}
 8000ef0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f0e:	f000 f965 	bl	80011dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0
	return 1;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <_kill>:

int _kill(int pid, int sig)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
 8000f2e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f30:	f005 fe6c 	bl	8006c0c <__errno>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2216      	movs	r2, #22
 8000f38:	601a      	str	r2, [r3, #0]
	return -1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <_exit>:

void _exit (int status)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b082      	sub	sp, #8
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f4e:	f04f 31ff 	mov.w	r1, #4294967295
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff ffe7 	bl	8000f26 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <_exit+0x12>

08000f5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
 8000f6c:	e00a      	b.n	8000f84 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f6e:	f3af 8000 	nop.w
 8000f72:	4601      	mov	r1, r0
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	60ba      	str	r2, [r7, #8]
 8000f7a:	b2ca      	uxtb	r2, r1
 8000f7c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	3301      	adds	r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	dbf0      	blt.n	8000f6e <_read+0x12>
	}

return len;
 8000f8c:	687b      	ldr	r3, [r7, #4]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3718      	adds	r7, #24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b086      	sub	sp, #24
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
 8000fa6:	e009      	b.n	8000fbc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	1c5a      	adds	r2, r3, #1
 8000fac:	60ba      	str	r2, [r7, #8]
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fe6d 	bl	8000c90 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	697a      	ldr	r2, [r7, #20]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	dbf1      	blt.n	8000fa8 <_write+0x12>
	}
	return len;
 8000fc4:	687b      	ldr	r3, [r7, #4]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <_close>:

int _close(int file)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	b083      	sub	sp, #12
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
	return -1;
 8000fd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ff6:	605a      	str	r2, [r3, #4]
	return 0;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <_isatty>:

int _isatty(int file)
{
 8001006:	b480      	push	{r7}
 8001008:	b083      	sub	sp, #12
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
	return 1;
 800100e:	2301      	movs	r3, #1
}
 8001010:	4618      	mov	r0, r3
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr

0800101c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
	return 0;
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3714      	adds	r7, #20
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
	...

08001038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001040:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <_sbrk+0x5c>)
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <_sbrk+0x60>)
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800104c:	4b13      	ldr	r3, [pc, #76]	@ (800109c <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <_sbrk+0x64>)
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <_sbrk+0x68>)
 8001058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	429a      	cmp	r2, r3
 8001066:	d207      	bcs.n	8001078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001068:	f005 fdd0 	bl	8006c0c <__errno>
 800106c:	4603      	mov	r3, r0
 800106e:	220c      	movs	r2, #12
 8001070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001072:	f04f 33ff 	mov.w	r3, #4294967295
 8001076:	e009      	b.n	800108c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107e:	4b07      	ldr	r3, [pc, #28]	@ (800109c <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	4a05      	ldr	r2, [pc, #20]	@ (800109c <_sbrk+0x64>)
 8001088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	24080000 	.word	0x24080000
 8001098:	00000400 	.word	0x00000400
 800109c:	2400036c 	.word	0x2400036c
 80010a0:	240004c0 	.word	0x240004c0

080010a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010a8:	f7ff fb08 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010ac:	480c      	ldr	r0, [pc, #48]	@ (80010e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ae:	490d      	ldr	r1, [pc, #52]	@ (80010e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010b0:	4a0d      	ldr	r2, [pc, #52]	@ (80010e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010b4:	e002      	b.n	80010bc <LoopCopyDataInit>

080010b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ba:	3304      	adds	r3, #4

080010bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c0:	d3f9      	bcc.n	80010b6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010c2:	4a0a      	ldr	r2, [pc, #40]	@ (80010ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010c4:	4c0a      	ldr	r4, [pc, #40]	@ (80010f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010c8:	e001      	b.n	80010ce <LoopFillZerobss>

080010ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010cc:	3204      	adds	r2, #4

080010ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d0:	d3fb      	bcc.n	80010ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010d2:	f005 fda1 	bl	8006c18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010d6:	f7ff fb87 	bl	80007e8 <main>
  bx  lr
 80010da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010dc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80010e0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80010e4:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 80010e8:	08008cf4 	.word	0x08008cf4
  ldr r2, =_sbss
 80010ec:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 80010f0:	240004c0 	.word	0x240004c0

080010f4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010f4:	e7fe      	b.n	80010f4 <ADC3_IRQHandler>
	...

080010f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010fe:	2003      	movs	r0, #3
 8001100:	f000 f94a 	bl	8001398 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001104:	f001 fe88 	bl	8002e18 <HAL_RCC_GetSysClockFreq>
 8001108:	4602      	mov	r2, r0
 800110a:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <HAL_Init+0x68>)
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	0a1b      	lsrs	r3, r3, #8
 8001110:	f003 030f 	and.w	r3, r3, #15
 8001114:	4913      	ldr	r1, [pc, #76]	@ (8001164 <HAL_Init+0x6c>)
 8001116:	5ccb      	ldrb	r3, [r1, r3]
 8001118:	f003 031f 	and.w	r3, r3, #31
 800111c:	fa22 f303 	lsr.w	r3, r2, r3
 8001120:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001122:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <HAL_Init+0x68>)
 8001124:	699b      	ldr	r3, [r3, #24]
 8001126:	f003 030f 	and.w	r3, r3, #15
 800112a:	4a0e      	ldr	r2, [pc, #56]	@ (8001164 <HAL_Init+0x6c>)
 800112c:	5cd3      	ldrb	r3, [r2, r3]
 800112e:	f003 031f 	and.w	r3, r3, #31
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	fa22 f303 	lsr.w	r3, r2, r3
 8001138:	4a0b      	ldr	r2, [pc, #44]	@ (8001168 <HAL_Init+0x70>)
 800113a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800113c:	4a0b      	ldr	r2, [pc, #44]	@ (800116c <HAL_Init+0x74>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001142:	200f      	movs	r0, #15
 8001144:	f000 f814 	bl	8001170 <HAL_InitTick>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e002      	b.n	8001158 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001152:	f7ff fdaf 	bl	8000cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	58024400 	.word	0x58024400
 8001164:	08008934 	.word	0x08008934
 8001168:	24000004 	.word	0x24000004
 800116c:	24000000 	.word	0x24000000

08001170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001178:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <HAL_InitTick+0x60>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d101      	bne.n	8001184 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e021      	b.n	80011c8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001184:	4b13      	ldr	r3, [pc, #76]	@ (80011d4 <HAL_InitTick+0x64>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <HAL_InitTick+0x60>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4619      	mov	r1, r3
 800118e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001192:	fbb3 f3f1 	udiv	r3, r3, r1
 8001196:	fbb2 f3f3 	udiv	r3, r2, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f000 f921 	bl	80013e2 <HAL_SYSTICK_Config>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e00e      	b.n	80011c8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b0f      	cmp	r3, #15
 80011ae:	d80a      	bhi.n	80011c6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011b0:	2200      	movs	r2, #0
 80011b2:	6879      	ldr	r1, [r7, #4]
 80011b4:	f04f 30ff 	mov.w	r0, #4294967295
 80011b8:	f000 f8f9 	bl	80013ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011bc:	4a06      	ldr	r2, [pc, #24]	@ (80011d8 <HAL_InitTick+0x68>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011c2:	2300      	movs	r3, #0
 80011c4:	e000      	b.n	80011c8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	2400000c 	.word	0x2400000c
 80011d4:	24000000 	.word	0x24000000
 80011d8:	24000008 	.word	0x24000008

080011dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <HAL_IncTick+0x20>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <HAL_IncTick+0x24>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	4a04      	ldr	r2, [pc, #16]	@ (8001200 <HAL_IncTick+0x24>)
 80011ee:	6013      	str	r3, [r2, #0]
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	2400000c 	.word	0x2400000c
 8001200:	24000370 	.word	0x24000370

08001204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return uwTick;
 8001208:	4b03      	ldr	r3, [pc, #12]	@ (8001218 <HAL_GetTick+0x14>)
 800120a:	681b      	ldr	r3, [r3, #0]
}
 800120c:	4618      	mov	r0, r3
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	24000370 	.word	0x24000370

0800121c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001220:	4b03      	ldr	r3, [pc, #12]	@ (8001230 <HAL_GetREVID+0x14>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	0c1b      	lsrs	r3, r3, #16
}
 8001226:	4618      	mov	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	5c001000 	.word	0x5c001000

08001234 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <__NVIC_SetPriorityGrouping+0x40>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001250:	4013      	ands	r3, r2
 8001252:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <__NVIC_SetPriorityGrouping+0x44>)
 800125e:	4313      	orrs	r3, r2
 8001260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001262:	4a04      	ldr	r2, [pc, #16]	@ (8001274 <__NVIC_SetPriorityGrouping+0x40>)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	60d3      	str	r3, [r2, #12]
}
 8001268:	bf00      	nop
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	e000ed00 	.word	0xe000ed00
 8001278:	05fa0000 	.word	0x05fa0000

0800127c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001280:	4b04      	ldr	r3, [pc, #16]	@ (8001294 <__NVIC_GetPriorityGrouping+0x18>)
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	0a1b      	lsrs	r3, r3, #8
 8001286:	f003 0307 	and.w	r3, r3, #7
}
 800128a:	4618      	mov	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	db0a      	blt.n	80012c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	490c      	ldr	r1, [pc, #48]	@ (80012e4 <__NVIC_SetPriority+0x4c>)
 80012b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012b6:	0112      	lsls	r2, r2, #4
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	440b      	add	r3, r1
 80012bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c0:	e00a      	b.n	80012d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4908      	ldr	r1, [pc, #32]	@ (80012e8 <__NVIC_SetPriority+0x50>)
 80012c8:	88fb      	ldrh	r3, [r7, #6]
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	3b04      	subs	r3, #4
 80012d0:	0112      	lsls	r2, r2, #4
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	440b      	add	r3, r1
 80012d6:	761a      	strb	r2, [r3, #24]
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	e000e100 	.word	0xe000e100
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	@ 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	f1c3 0307 	rsb	r3, r3, #7
 8001306:	2b04      	cmp	r3, #4
 8001308:	bf28      	it	cs
 800130a:	2304      	movcs	r3, #4
 800130c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3304      	adds	r3, #4
 8001312:	2b06      	cmp	r3, #6
 8001314:	d902      	bls.n	800131c <NVIC_EncodePriority+0x30>
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	3b03      	subs	r3, #3
 800131a:	e000      	b.n	800131e <NVIC_EncodePriority+0x32>
 800131c:	2300      	movs	r3, #0
 800131e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001320:	f04f 32ff 	mov.w	r2, #4294967295
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43da      	mvns	r2, r3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	401a      	ands	r2, r3
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001334:	f04f 31ff 	mov.w	r1, #4294967295
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	fa01 f303 	lsl.w	r3, r1, r3
 800133e:	43d9      	mvns	r1, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001344:	4313      	orrs	r3, r2
         );
}
 8001346:	4618      	mov	r0, r3
 8001348:	3724      	adds	r7, #36	@ 0x24
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
	...

08001354 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3b01      	subs	r3, #1
 8001360:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001364:	d301      	bcc.n	800136a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001366:	2301      	movs	r3, #1
 8001368:	e00f      	b.n	800138a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <SysTick_Config+0x40>)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3b01      	subs	r3, #1
 8001370:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001372:	210f      	movs	r1, #15
 8001374:	f04f 30ff 	mov.w	r0, #4294967295
 8001378:	f7ff ff8e 	bl	8001298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800137c:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <SysTick_Config+0x40>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001382:	4b04      	ldr	r3, [pc, #16]	@ (8001394 <SysTick_Config+0x40>)
 8001384:	2207      	movs	r2, #7
 8001386:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	e000e010 	.word	0xe000e010

08001398 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ff47 	bl	8001234 <__NVIC_SetPriorityGrouping>
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b086      	sub	sp, #24
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	4603      	mov	r3, r0
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	607a      	str	r2, [r7, #4]
 80013ba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013bc:	f7ff ff5e 	bl	800127c <__NVIC_GetPriorityGrouping>
 80013c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f7ff ff90 	bl	80012ec <NVIC_EncodePriority>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff5f 	bl	8001298 <__NVIC_SetPriority>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ffb2 	bl	8001354 <SysTick_Config>
 80013f0:	4603      	mov	r3, r0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b098      	sub	sp, #96	@ 0x60
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001404:	4a84      	ldr	r2, [pc, #528]	@ (8001618 <HAL_FDCAN_Init+0x21c>)
 8001406:	f107 030c 	add.w	r3, r7, #12
 800140a:	4611      	mov	r1, r2
 800140c:	224c      	movs	r2, #76	@ 0x4c
 800140e:	4618      	mov	r0, r3
 8001410:	f005 fc29 	bl	8006c66 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e1c6      	b.n	80017ac <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a7e      	ldr	r2, [pc, #504]	@ (800161c <HAL_FDCAN_Init+0x220>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d106      	bne.n	8001436 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001430:	461a      	mov	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d106      	bne.n	8001450 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff fc4c 	bl	8000ce8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	699a      	ldr	r2, [r3, #24]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f022 0210 	bic.w	r2, r2, #16
 800145e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001460:	f7ff fed0 	bl	8001204 <HAL_GetTick>
 8001464:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001466:	e014      	b.n	8001492 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001468:	f7ff fecc 	bl	8001204 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b0a      	cmp	r3, #10
 8001474:	d90d      	bls.n	8001492 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800147c:	f043 0201 	orr.w	r2, r3, #1
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2203      	movs	r2, #3
 800148a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e18c      	b.n	80017ac <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	f003 0308 	and.w	r3, r3, #8
 800149c:	2b08      	cmp	r3, #8
 800149e:	d0e3      	beq.n	8001468 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	699a      	ldr	r2, [r3, #24]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f042 0201 	orr.w	r2, r2, #1
 80014ae:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014b0:	f7ff fea8 	bl	8001204 <HAL_GetTick>
 80014b4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80014b6:	e014      	b.n	80014e2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80014b8:	f7ff fea4 	bl	8001204 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b0a      	cmp	r3, #10
 80014c4:	d90d      	bls.n	80014e2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014cc:	f043 0201 	orr.w	r2, r3, #1
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2203      	movs	r2, #3
 80014da:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e164      	b.n	80017ac <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0e3      	beq.n	80014b8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	699a      	ldr	r2, [r3, #24]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f042 0202 	orr.w	r2, r2, #2
 80014fe:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	7c1b      	ldrb	r3, [r3, #16]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d108      	bne.n	800151a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	699a      	ldr	r2, [r3, #24]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001516:	619a      	str	r2, [r3, #24]
 8001518:	e007      	b.n	800152a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	699a      	ldr	r2, [r3, #24]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001528:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	7c5b      	ldrb	r3, [r3, #17]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d108      	bne.n	8001544 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	699a      	ldr	r2, [r3, #24]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001540:	619a      	str	r2, [r3, #24]
 8001542:	e007      	b.n	8001554 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	699a      	ldr	r2, [r3, #24]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001552:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	7c9b      	ldrb	r3, [r3, #18]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d108      	bne.n	800156e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	699a      	ldr	r2, [r3, #24]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800156a:	619a      	str	r2, [r3, #24]
 800156c:	e007      	b.n	800157e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	699a      	ldr	r2, [r3, #24]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800157c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689a      	ldr	r2, [r3, #8]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	430a      	orrs	r2, r1
 8001592:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	699a      	ldr	r2, [r3, #24]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80015a2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f022 0210 	bic.w	r2, r2, #16
 80015b2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d108      	bne.n	80015ce <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	699a      	ldr	r2, [r3, #24]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0204 	orr.w	r2, r2, #4
 80015ca:	619a      	str	r2, [r3, #24]
 80015cc:	e030      	b.n	8001630 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d02c      	beq.n	8001630 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d020      	beq.n	8001620 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	699a      	ldr	r2, [r3, #24]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015ec:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	691a      	ldr	r2, [r3, #16]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f042 0210 	orr.w	r2, r2, #16
 80015fc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	2b03      	cmp	r3, #3
 8001604:	d114      	bne.n	8001630 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	699a      	ldr	r2, [r3, #24]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f042 0220 	orr.w	r2, r2, #32
 8001614:	619a      	str	r2, [r3, #24]
 8001616:	e00b      	b.n	8001630 <HAL_FDCAN_Init+0x234>
 8001618:	080088e8 	.word	0x080088e8
 800161c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	699a      	ldr	r2, [r3, #24]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f042 0220 	orr.w	r2, r2, #32
 800162e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	3b01      	subs	r3, #1
 8001636:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69db      	ldr	r3, [r3, #28]
 800163c:	3b01      	subs	r3, #1
 800163e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001640:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a1b      	ldr	r3, [r3, #32]
 8001646:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001648:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	695b      	ldr	r3, [r3, #20]
 8001650:	3b01      	subs	r3, #1
 8001652:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001658:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800165a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001664:	d115      	bne.n	8001692 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001670:	3b01      	subs	r3, #1
 8001672:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001674:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	3b01      	subs	r3, #1
 800167c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800167e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001686:	3b01      	subs	r3, #1
 8001688:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800168e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001690:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001696:	2b00      	cmp	r3, #0
 8001698:	d00a      	beq.n	80016b0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b8:	4413      	add	r3, r2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d011      	beq.n	80016e2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80016c6:	f023 0107 	bic.w	r1, r3, #7
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	3360      	adds	r3, #96	@ 0x60
 80016d2:	443b      	add	r3, r7
 80016d4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	430a      	orrs	r2, r1
 80016de:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d011      	beq.n	800170e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80016f2:	f023 0107 	bic.w	r1, r3, #7
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	3360      	adds	r3, #96	@ 0x60
 80016fe:	443b      	add	r3, r7
 8001700:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001712:	2b00      	cmp	r3, #0
 8001714:	d012      	beq.n	800173c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800171e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	3360      	adds	r3, #96	@ 0x60
 800172a:	443b      	add	r3, r7
 800172c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001730:	011a      	lsls	r2, r3, #4
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	430a      	orrs	r2, r1
 8001738:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001740:	2b00      	cmp	r3, #0
 8001742:	d012      	beq.n	800176a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800174c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	3360      	adds	r3, #96	@ 0x60
 8001758:	443b      	add	r3, r7
 800175a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800175e:	021a      	lsls	r2, r3, #8
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	430a      	orrs	r2, r1
 8001766:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a11      	ldr	r2, [pc, #68]	@ (80017b4 <HAL_FDCAN_Init+0x3b8>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d107      	bne.n	8001784 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	689a      	ldr	r2, [r3, #8]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f022 0203 	bic.w	r2, r2, #3
 8001782:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f000 f953 	bl	8001a48 <FDCAN_CalcultateRamBlockAddresses>
 80017a2:	4603      	mov	r3, r0
 80017a4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80017a8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3760      	adds	r7, #96	@ 0x60
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	4000a000 	.word	0x4000a000

080017b8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b087      	sub	sp, #28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80017c8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d002      	beq.n	80017d6 <HAL_FDCAN_ConfigFilter+0x1e>
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d157      	bne.n	8001886 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d12b      	bne.n	8001836 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	2b07      	cmp	r3, #7
 80017e4:	d10d      	bne.n	8001802 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	691b      	ldr	r3, [r3, #16]
 80017ea:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80017f2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80017f8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80017fa:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	e00e      	b.n	8001820 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800180e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001816:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800181c:	4313      	orrs	r3, r2
 800181e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	e025      	b.n	8001882 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	075a      	lsls	r2, r3, #29
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	691b      	ldr	r3, [r3, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	2b07      	cmp	r3, #7
 800184a:	d103      	bne.n	8001854 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	e006      	b.n	8001862 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	079a      	lsls	r2, r3, #30
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	4313      	orrs	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	00db      	lsls	r3, r3, #3
 800186c:	4413      	add	r3, r2
 800186e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	697a      	ldr	r2, [r7, #20]
 8001874:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	3304      	adds	r3, #4
 800187a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e008      	b.n	8001898 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800188c:	f043 0202 	orr.w	r2, r3, #2
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
  }
}
 8001898:	4618      	mov	r0, r3
 800189a:	371c      	adds	r7, #28
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
 80018b0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d110      	bne.n	80018e0 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80018c6:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80018cc:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80018d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80018dc:	2300      	movs	r3, #0
 80018de:	e008      	b.n	80018f2 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80018e6:	f043 0204 	orr.w	r2, r3, #4
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
  }
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b01      	cmp	r3, #1
 8001910:	d111      	bne.n	8001936 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2202      	movs	r2, #2
 8001916:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	699a      	ldr	r2, [r3, #24]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f022 0201 	bic.w	r2, r2, #1
 8001928:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8001932:	2300      	movs	r3, #0
 8001934:	e008      	b.n	8001948 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800193c:	f043 0204 	orr.w	r2, r3, #4
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
  }
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001954:	b480      	push	{r7}
 8001956:	b087      	sub	sp, #28
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001966:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001968:	7dfb      	ldrb	r3, [r7, #23]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d002      	beq.n	8001974 <HAL_FDCAN_ActivateNotification+0x20>
 800196e:	7dfb      	ldrb	r3, [r7, #23]
 8001970:	2b02      	cmp	r3, #2
 8001972:	d155      	bne.n	8001a20 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	4013      	ands	r3, r2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d108      	bne.n	8001994 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f042 0201 	orr.w	r2, r2, #1
 8001990:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001992:	e014      	b.n	80019be <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	4013      	ands	r3, r2
 800199e:	68ba      	ldr	r2, [r7, #8]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d108      	bne.n	80019b6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f042 0202 	orr.w	r2, r2, #2
 80019b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019b4:	e003      	b.n	80019be <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2203      	movs	r2, #3
 80019bc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d009      	beq.n	80019dc <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d009      	beq.n	80019fa <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	430a      	orrs	r2, r1
 80019f6:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001a00:	68ba      	ldr	r2, [r7, #8]
 8001a02:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <HAL_FDCAN_ActivateNotification+0xec>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	430b      	orrs	r3, r1
 8001a0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a44 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001a10:	695a      	ldr	r2, [r3, #20]
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	0f9b      	lsrs	r3, r3, #30
 8001a16:	490b      	ldr	r1, [pc, #44]	@ (8001a44 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	e008      	b.n	8001a32 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a26:	f043 0202 	orr.w	r2, r3, #2
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
  }
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	371c      	adds	r7, #28
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	3fcfffff 	.word	0x3fcfffff
 8001a44:	4000a800 	.word	0x4000a800

08001a48 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a54:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001a5e:	4ba7      	ldr	r3, [pc, #668]	@ (8001cfc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001a60:	4013      	ands	r3, r2
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	0091      	lsls	r1, r2, #2
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	6812      	ldr	r2, [r2, #0]
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a78:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a80:	041a      	lsls	r2, r3, #16
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a90:	68ba      	ldr	r2, [r7, #8]
 8001a92:	4413      	add	r3, r2
 8001a94:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001a9e:	4b97      	ldr	r3, [pc, #604]	@ (8001cfc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	68ba      	ldr	r2, [r7, #8]
 8001aa4:	0091      	lsls	r1, r2, #2
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	430b      	orrs	r3, r1
 8001aac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ab8:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ac0:	041a      	lsls	r2, r3, #16
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	68ba      	ldr	r2, [r7, #8]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001ae0:	4b86      	ldr	r3, [pc, #536]	@ (8001cfc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	68ba      	ldr	r2, [r7, #8]
 8001ae6:	0091      	lsls	r1, r2, #2
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6812      	ldr	r2, [r2, #0]
 8001aec:	430b      	orrs	r3, r1
 8001aee:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001afa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	041a      	lsls	r2, r3, #16
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b16:	fb02 f303 	mul.w	r3, r2, r3
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001b28:	4b74      	ldr	r3, [pc, #464]	@ (8001cfc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	0091      	lsls	r1, r2, #2
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	430b      	orrs	r3, r1
 8001b36:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001b42:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b4a:	041a      	lsls	r2, r3, #16
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	430a      	orrs	r2, r1
 8001b52:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001b5e:	fb02 f303 	mul.w	r3, r2, r3
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	4413      	add	r3, r2
 8001b66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001b70:	4b62      	ldr	r3, [pc, #392]	@ (8001cfc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	68ba      	ldr	r2, [r7, #8]
 8001b76:	0091      	lsls	r1, r2, #2
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	6812      	ldr	r2, [r2, #0]
 8001b7c:	430b      	orrs	r3, r1
 8001b7e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001b8a:	fb02 f303 	mul.w	r3, r2, r3
 8001b8e:	68ba      	ldr	r2, [r7, #8]
 8001b90:	4413      	add	r3, r2
 8001b92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001b9c:	4b57      	ldr	r3, [pc, #348]	@ (8001cfc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	0091      	lsls	r1, r2, #2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6812      	ldr	r2, [r2, #0]
 8001ba8:	430b      	orrs	r3, r1
 8001baa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bb6:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbe:	041a      	lsls	r2, r3, #16
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	68ba      	ldr	r2, [r7, #8]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001bde:	4b47      	ldr	r3, [pc, #284]	@ (8001cfc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	0091      	lsls	r1, r2, #2
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	6812      	ldr	r2, [r2, #0]
 8001bea:	430b      	orrs	r3, r1
 8001bec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001bf8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c00:	041a      	lsls	r2, r3, #16
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c14:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1c:	061a      	lsls	r2, r3, #24
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	430a      	orrs	r2, r1
 8001c24:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c2c:	4b34      	ldr	r3, [pc, #208]	@ (8001d00 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8001c2e:	4413      	add	r3, r2
 8001c30:	009a      	lsls	r2, r3, #2
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	441a      	add	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	441a      	add	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8001c62:	fb01 f303 	mul.w	r3, r1, r3
 8001c66:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001c68:	441a      	add	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c76:	6879      	ldr	r1, [r7, #4]
 8001c78:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8001c7a:	fb01 f303 	mul.w	r3, r1, r3
 8001c7e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001c80:	441a      	add	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8001c92:	fb01 f303 	mul.w	r3, r1, r3
 8001c96:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8001c98:	441a      	add	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	441a      	add	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	441a      	add	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cda:	6879      	ldr	r1, [r7, #4]
 8001cdc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001cde:	fb01 f303 	mul.w	r3, r1, r3
 8001ce2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001ce4:	441a      	add	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cf2:	4a04      	ldr	r2, [pc, #16]	@ (8001d04 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d915      	bls.n	8001d24 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8001cf8:	e006      	b.n	8001d08 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8001cfa:	bf00      	nop
 8001cfc:	ffff0003 	.word	0xffff0003
 8001d00:	10002b00 	.word	0x10002b00
 8001d04:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d0e:	f043 0220 	orr.w	r2, r3, #32
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2203      	movs	r2, #3
 8001d1c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e010      	b.n	8001d46 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	e005      	b.n	8001d38 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	3304      	adds	r3, #4
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d3f3      	bcc.n	8001d2c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop

08001d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b089      	sub	sp, #36	@ 0x24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001d62:	4b89      	ldr	r3, [pc, #548]	@ (8001f88 <HAL_GPIO_Init+0x234>)
 8001d64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001d66:	e194      	b.n	8002092 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fa01 f303 	lsl.w	r3, r1, r3
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 8186 	beq.w	800208c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d005      	beq.n	8001d98 <HAL_GPIO_Init+0x44>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d130      	bne.n	8001dfa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	2203      	movs	r2, #3
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4013      	ands	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dce:	2201      	movs	r2, #1
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	091b      	lsrs	r3, r3, #4
 8001de4:	f003 0201 	and.w	r2, r3, #1
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b03      	cmp	r3, #3
 8001e04:	d017      	beq.n	8001e36 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	2203      	movs	r2, #3
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	689a      	ldr	r2, [r3, #8]
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d123      	bne.n	8001e8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	08da      	lsrs	r2, r3, #3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3208      	adds	r2, #8
 8001e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	220f      	movs	r2, #15
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4013      	ands	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	691a      	ldr	r2, [r3, #16]
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	08da      	lsrs	r2, r3, #3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3208      	adds	r2, #8
 8001e84:	69b9      	ldr	r1, [r7, #24]
 8001e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	2203      	movs	r2, #3
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	43db      	mvns	r3, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f003 0203 	and.w	r2, r3, #3
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69ba      	ldr	r2, [r7, #24]
 8001ebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 80e0 	beq.w	800208c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ecc:	4b2f      	ldr	r3, [pc, #188]	@ (8001f8c <HAL_GPIO_Init+0x238>)
 8001ece:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ed2:	4a2e      	ldr	r2, [pc, #184]	@ (8001f8c <HAL_GPIO_Init+0x238>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001edc:	4b2b      	ldr	r3, [pc, #172]	@ (8001f8c <HAL_GPIO_Init+0x238>)
 8001ede:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eea:	4a29      	ldr	r2, [pc, #164]	@ (8001f90 <HAL_GPIO_Init+0x23c>)
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	3302      	adds	r3, #2
 8001ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	220f      	movs	r2, #15
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	43db      	mvns	r3, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a20      	ldr	r2, [pc, #128]	@ (8001f94 <HAL_GPIO_Init+0x240>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d052      	beq.n	8001fbc <HAL_GPIO_Init+0x268>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a1f      	ldr	r2, [pc, #124]	@ (8001f98 <HAL_GPIO_Init+0x244>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d031      	beq.n	8001f82 <HAL_GPIO_Init+0x22e>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a1e      	ldr	r2, [pc, #120]	@ (8001f9c <HAL_GPIO_Init+0x248>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d02b      	beq.n	8001f7e <HAL_GPIO_Init+0x22a>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa0 <HAL_GPIO_Init+0x24c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d025      	beq.n	8001f7a <HAL_GPIO_Init+0x226>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa4 <HAL_GPIO_Init+0x250>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d01f      	beq.n	8001f76 <HAL_GPIO_Init+0x222>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa8 <HAL_GPIO_Init+0x254>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d019      	beq.n	8001f72 <HAL_GPIO_Init+0x21e>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a1a      	ldr	r2, [pc, #104]	@ (8001fac <HAL_GPIO_Init+0x258>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d013      	beq.n	8001f6e <HAL_GPIO_Init+0x21a>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a19      	ldr	r2, [pc, #100]	@ (8001fb0 <HAL_GPIO_Init+0x25c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d00d      	beq.n	8001f6a <HAL_GPIO_Init+0x216>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a18      	ldr	r2, [pc, #96]	@ (8001fb4 <HAL_GPIO_Init+0x260>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d007      	beq.n	8001f66 <HAL_GPIO_Init+0x212>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a17      	ldr	r2, [pc, #92]	@ (8001fb8 <HAL_GPIO_Init+0x264>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d101      	bne.n	8001f62 <HAL_GPIO_Init+0x20e>
 8001f5e:	2309      	movs	r3, #9
 8001f60:	e02d      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f62:	230a      	movs	r3, #10
 8001f64:	e02b      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f66:	2308      	movs	r3, #8
 8001f68:	e029      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f6a:	2307      	movs	r3, #7
 8001f6c:	e027      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f6e:	2306      	movs	r3, #6
 8001f70:	e025      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f72:	2305      	movs	r3, #5
 8001f74:	e023      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f76:	2304      	movs	r3, #4
 8001f78:	e021      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e01f      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f7e:	2302      	movs	r3, #2
 8001f80:	e01d      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f82:	2301      	movs	r3, #1
 8001f84:	e01b      	b.n	8001fbe <HAL_GPIO_Init+0x26a>
 8001f86:	bf00      	nop
 8001f88:	58000080 	.word	0x58000080
 8001f8c:	58024400 	.word	0x58024400
 8001f90:	58000400 	.word	0x58000400
 8001f94:	58020000 	.word	0x58020000
 8001f98:	58020400 	.word	0x58020400
 8001f9c:	58020800 	.word	0x58020800
 8001fa0:	58020c00 	.word	0x58020c00
 8001fa4:	58021000 	.word	0x58021000
 8001fa8:	58021400 	.word	0x58021400
 8001fac:	58021800 	.word	0x58021800
 8001fb0:	58021c00 	.word	0x58021c00
 8001fb4:	58022000 	.word	0x58022000
 8001fb8:	58022400 	.word	0x58022400
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	69fa      	ldr	r2, [r7, #28]
 8001fc0:	f002 0203 	and.w	r2, r2, #3
 8001fc4:	0092      	lsls	r2, r2, #2
 8001fc6:	4093      	lsls	r3, r2
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fce:	4938      	ldr	r1, [pc, #224]	@ (80020b0 <HAL_GPIO_Init+0x35c>)
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	089b      	lsrs	r3, r3, #2
 8001fd4:	3302      	adds	r3, #2
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001fdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002002:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800200a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	43db      	mvns	r3, r3
 8002016:	69ba      	ldr	r2, [r7, #24]
 8002018:	4013      	ands	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d003      	beq.n	8002030 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	4313      	orrs	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002030:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	43db      	mvns	r3, r3
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4013      	ands	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	43db      	mvns	r3, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4013      	ands	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	3301      	adds	r3, #1
 8002090:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	fa22 f303 	lsr.w	r3, r2, r3
 800209c:	2b00      	cmp	r3, #0
 800209e:	f47f ae63 	bne.w	8001d68 <HAL_GPIO_Init+0x14>
  }
}
 80020a2:	bf00      	nop
 80020a4:	bf00      	nop
 80020a6:	3724      	adds	r7, #36	@ 0x24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr
 80020b0:	58000400 	.word	0x58000400

080020b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	807b      	strh	r3, [r7, #2]
 80020c0:	4613      	mov	r3, r2
 80020c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020c4:	787b      	ldrb	r3, [r7, #1]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020ca:	887a      	ldrh	r2, [r7, #2]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80020d0:	e003      	b.n	80020da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80020d2:	887b      	ldrh	r3, [r7, #2]
 80020d4:	041a      	lsls	r2, r3, #16
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	619a      	str	r2, [r3, #24]
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
	...

080020e8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80020f0:	4a08      	ldr	r2, [pc, #32]	@ (8002114 <HAL_HSEM_FastTake+0x2c>)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3320      	adds	r3, #32
 80020f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fa:	4a07      	ldr	r2, [pc, #28]	@ (8002118 <HAL_HSEM_FastTake+0x30>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d101      	bne.n	8002104 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002100:	2300      	movs	r3, #0
 8002102:	e000      	b.n	8002106 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	58026400 	.word	0x58026400
 8002118:	80000300 	.word	0x80000300

0800211c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002126:	4906      	ldr	r1, [pc, #24]	@ (8002140 <HAL_HSEM_Release+0x24>)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	58026400 	.word	0x58026400

08002144 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800214c:	4b29      	ldr	r3, [pc, #164]	@ (80021f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	f003 0307 	and.w	r3, r3, #7
 8002154:	2b06      	cmp	r3, #6
 8002156:	d00a      	beq.n	800216e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002158:	4b26      	ldr	r3, [pc, #152]	@ (80021f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	429a      	cmp	r2, r3
 8002164:	d001      	beq.n	800216a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e040      	b.n	80021ec <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800216a:	2300      	movs	r3, #0
 800216c:	e03e      	b.n	80021ec <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800216e:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002176:	491f      	ldr	r1, [pc, #124]	@ (80021f4 <HAL_PWREx_ConfigSupply+0xb0>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4313      	orrs	r3, r2
 800217c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800217e:	f7ff f841 	bl	8001204 <HAL_GetTick>
 8002182:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002184:	e009      	b.n	800219a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002186:	f7ff f83d 	bl	8001204 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002194:	d901      	bls.n	800219a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e028      	b.n	80021ec <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800219a:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021a6:	d1ee      	bne.n	8002186 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b1e      	cmp	r3, #30
 80021ac:	d008      	beq.n	80021c0 <HAL_PWREx_ConfigSupply+0x7c>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80021b2:	d005      	beq.n	80021c0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b1d      	cmp	r3, #29
 80021b8:	d002      	beq.n	80021c0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b2d      	cmp	r3, #45	@ 0x2d
 80021be:	d114      	bne.n	80021ea <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80021c0:	f7ff f820 	bl	8001204 <HAL_GetTick>
 80021c4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80021c6:	e009      	b.n	80021dc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80021c8:	f7ff f81c 	bl	8001204 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021d6:	d901      	bls.n	80021dc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e007      	b.n	80021ec <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80021dc:	4b05      	ldr	r3, [pc, #20]	@ (80021f4 <HAL_PWREx_ConfigSupply+0xb0>)
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e8:	d1ee      	bne.n	80021c8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	58024800 	.word	0x58024800

080021f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08c      	sub	sp, #48	@ 0x30
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d102      	bne.n	800220c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	f000 bc48 	b.w	8002a9c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b00      	cmp	r3, #0
 8002216:	f000 8088 	beq.w	800232a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800221a:	4b99      	ldr	r3, [pc, #612]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002222:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002224:	4b96      	ldr	r3, [pc, #600]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002228:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800222a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222c:	2b10      	cmp	r3, #16
 800222e:	d007      	beq.n	8002240 <HAL_RCC_OscConfig+0x48>
 8002230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002232:	2b18      	cmp	r3, #24
 8002234:	d111      	bne.n	800225a <HAL_RCC_OscConfig+0x62>
 8002236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d10c      	bne.n	800225a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002240:	4b8f      	ldr	r3, [pc, #572]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d06d      	beq.n	8002328 <HAL_RCC_OscConfig+0x130>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d169      	bne.n	8002328 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	f000 bc21 	b.w	8002a9c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002262:	d106      	bne.n	8002272 <HAL_RCC_OscConfig+0x7a>
 8002264:	4b86      	ldr	r3, [pc, #536]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a85      	ldr	r2, [pc, #532]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800226a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800226e:	6013      	str	r3, [r2, #0]
 8002270:	e02e      	b.n	80022d0 <HAL_RCC_OscConfig+0xd8>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10c      	bne.n	8002294 <HAL_RCC_OscConfig+0x9c>
 800227a:	4b81      	ldr	r3, [pc, #516]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a80      	ldr	r2, [pc, #512]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002280:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4b7e      	ldr	r3, [pc, #504]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a7d      	ldr	r2, [pc, #500]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800228c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	e01d      	b.n	80022d0 <HAL_RCC_OscConfig+0xd8>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800229c:	d10c      	bne.n	80022b8 <HAL_RCC_OscConfig+0xc0>
 800229e:	4b78      	ldr	r3, [pc, #480]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a77      	ldr	r2, [pc, #476]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	4b75      	ldr	r3, [pc, #468]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a74      	ldr	r2, [pc, #464]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	e00b      	b.n	80022d0 <HAL_RCC_OscConfig+0xd8>
 80022b8:	4b71      	ldr	r3, [pc, #452]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a70      	ldr	r2, [pc, #448]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022c2:	6013      	str	r3, [r2, #0]
 80022c4:	4b6e      	ldr	r3, [pc, #440]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a6d      	ldr	r2, [pc, #436]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d013      	beq.n	8002300 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d8:	f7fe ff94 	bl	8001204 <HAL_GetTick>
 80022dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022de:	e008      	b.n	80022f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e0:	f7fe ff90 	bl	8001204 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b64      	cmp	r3, #100	@ 0x64
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e3d4      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022f2:	4b63      	ldr	r3, [pc, #396]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0f0      	beq.n	80022e0 <HAL_RCC_OscConfig+0xe8>
 80022fe:	e014      	b.n	800232a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002300:	f7fe ff80 	bl	8001204 <HAL_GetTick>
 8002304:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002308:	f7fe ff7c 	bl	8001204 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b64      	cmp	r3, #100	@ 0x64
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e3c0      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800231a:	4b59      	ldr	r3, [pc, #356]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f0      	bne.n	8002308 <HAL_RCC_OscConfig+0x110>
 8002326:	e000      	b.n	800232a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002328:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	f000 80ca 	beq.w	80024cc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002338:	4b51      	ldr	r3, [pc, #324]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002340:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002342:	4b4f      	ldr	r3, [pc, #316]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002346:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d007      	beq.n	800235e <HAL_RCC_OscConfig+0x166>
 800234e:	6a3b      	ldr	r3, [r7, #32]
 8002350:	2b18      	cmp	r3, #24
 8002352:	d156      	bne.n	8002402 <HAL_RCC_OscConfig+0x20a>
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f003 0303 	and.w	r3, r3, #3
 800235a:	2b00      	cmp	r3, #0
 800235c:	d151      	bne.n	8002402 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800235e:	4b48      	ldr	r3, [pc, #288]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	d005      	beq.n	8002376 <HAL_RCC_OscConfig+0x17e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e392      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002376:	4b42      	ldr	r3, [pc, #264]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 0219 	bic.w	r2, r3, #25
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	493f      	ldr	r1, [pc, #252]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002384:	4313      	orrs	r3, r2
 8002386:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7fe ff3c 	bl	8001204 <HAL_GetTick>
 800238c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002390:	f7fe ff38 	bl	8001204 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e37c      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023a2:	4b37      	ldr	r3, [pc, #220]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ae:	f7fe ff35 	bl	800121c <HAL_GetREVID>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d817      	bhi.n	80023ec <HAL_RCC_OscConfig+0x1f4>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	2b40      	cmp	r3, #64	@ 0x40
 80023c2:	d108      	bne.n	80023d6 <HAL_RCC_OscConfig+0x1de>
 80023c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80023cc:	4a2c      	ldr	r2, [pc, #176]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80023ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023d2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023d4:	e07a      	b.n	80024cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	031b      	lsls	r3, r3, #12
 80023e4:	4926      	ldr	r1, [pc, #152]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023ea:	e06f      	b.n	80024cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ec:	4b24      	ldr	r3, [pc, #144]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	061b      	lsls	r3, r3, #24
 80023fa:	4921      	ldr	r1, [pc, #132]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002400:	e064      	b.n	80024cc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d047      	beq.n	800249a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800240a:	4b1d      	ldr	r3, [pc, #116]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f023 0219 	bic.w	r2, r3, #25
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	491a      	ldr	r1, [pc, #104]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002418:	4313      	orrs	r3, r2
 800241a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241c:	f7fe fef2 	bl	8001204 <HAL_GetTick>
 8002420:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002424:	f7fe feee 	bl	8001204 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e332      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002436:	4b12      	ldr	r3, [pc, #72]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0f0      	beq.n	8002424 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002442:	f7fe feeb 	bl	800121c <HAL_GetREVID>
 8002446:	4603      	mov	r3, r0
 8002448:	f241 0203 	movw	r2, #4099	@ 0x1003
 800244c:	4293      	cmp	r3, r2
 800244e:	d819      	bhi.n	8002484 <HAL_RCC_OscConfig+0x28c>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	691b      	ldr	r3, [r3, #16]
 8002454:	2b40      	cmp	r3, #64	@ 0x40
 8002456:	d108      	bne.n	800246a <HAL_RCC_OscConfig+0x272>
 8002458:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002460:	4a07      	ldr	r2, [pc, #28]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 8002462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002466:	6053      	str	r3, [r2, #4]
 8002468:	e030      	b.n	80024cc <HAL_RCC_OscConfig+0x2d4>
 800246a:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	031b      	lsls	r3, r3, #12
 8002478:	4901      	ldr	r1, [pc, #4]	@ (8002480 <HAL_RCC_OscConfig+0x288>)
 800247a:	4313      	orrs	r3, r2
 800247c:	604b      	str	r3, [r1, #4]
 800247e:	e025      	b.n	80024cc <HAL_RCC_OscConfig+0x2d4>
 8002480:	58024400 	.word	0x58024400
 8002484:	4b9a      	ldr	r3, [pc, #616]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	691b      	ldr	r3, [r3, #16]
 8002490:	061b      	lsls	r3, r3, #24
 8002492:	4997      	ldr	r1, [pc, #604]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
 8002498:	e018      	b.n	80024cc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800249a:	4b95      	ldr	r3, [pc, #596]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a94      	ldr	r2, [pc, #592]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80024a0:	f023 0301 	bic.w	r3, r3, #1
 80024a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a6:	f7fe fead 	bl	8001204 <HAL_GetTick>
 80024aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024ac:	e008      	b.n	80024c0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ae:	f7fe fea9 	bl	8001204 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e2ed      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024c0:	4b8b      	ldr	r3, [pc, #556]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1f0      	bne.n	80024ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0310 	and.w	r3, r3, #16
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80a9 	beq.w	800262c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024da:	4b85      	ldr	r3, [pc, #532]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80024dc:	691b      	ldr	r3, [r3, #16]
 80024de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024e2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024e4:	4b82      	ldr	r3, [pc, #520]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80024e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d007      	beq.n	8002500 <HAL_RCC_OscConfig+0x308>
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b18      	cmp	r3, #24
 80024f4:	d13a      	bne.n	800256c <HAL_RCC_OscConfig+0x374>
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d135      	bne.n	800256c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002500:	4b7b      	ldr	r3, [pc, #492]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002508:	2b00      	cmp	r3, #0
 800250a:	d005      	beq.n	8002518 <HAL_RCC_OscConfig+0x320>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	2b80      	cmp	r3, #128	@ 0x80
 8002512:	d001      	beq.n	8002518 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e2c1      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002518:	f7fe fe80 	bl	800121c <HAL_GetREVID>
 800251c:	4603      	mov	r3, r0
 800251e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002522:	4293      	cmp	r3, r2
 8002524:	d817      	bhi.n	8002556 <HAL_RCC_OscConfig+0x35e>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	2b20      	cmp	r3, #32
 800252c:	d108      	bne.n	8002540 <HAL_RCC_OscConfig+0x348>
 800252e:	4b70      	ldr	r3, [pc, #448]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002536:	4a6e      	ldr	r2, [pc, #440]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002538:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800253c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800253e:	e075      	b.n	800262c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002540:	4b6b      	ldr	r3, [pc, #428]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a1b      	ldr	r3, [r3, #32]
 800254c:	069b      	lsls	r3, r3, #26
 800254e:	4968      	ldr	r1, [pc, #416]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002550:	4313      	orrs	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002554:	e06a      	b.n	800262c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002556:	4b66      	ldr	r3, [pc, #408]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a1b      	ldr	r3, [r3, #32]
 8002562:	061b      	lsls	r3, r3, #24
 8002564:	4962      	ldr	r1, [pc, #392]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002566:	4313      	orrs	r3, r2
 8002568:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800256a:	e05f      	b.n	800262c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d042      	beq.n	80025fa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002574:	4b5e      	ldr	r3, [pc, #376]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a5d      	ldr	r2, [pc, #372]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 800257a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800257e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7fe fe40 	bl	8001204 <HAL_GetTick>
 8002584:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002588:	f7fe fe3c 	bl	8001204 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e280      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800259a:	4b55      	ldr	r3, [pc, #340]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0f0      	beq.n	8002588 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025a6:	f7fe fe39 	bl	800121c <HAL_GetREVID>
 80025aa:	4603      	mov	r3, r0
 80025ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d817      	bhi.n	80025e4 <HAL_RCC_OscConfig+0x3ec>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	2b20      	cmp	r3, #32
 80025ba:	d108      	bne.n	80025ce <HAL_RCC_OscConfig+0x3d6>
 80025bc:	4b4c      	ldr	r3, [pc, #304]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80025c4:	4a4a      	ldr	r2, [pc, #296]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80025c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80025ca:	6053      	str	r3, [r2, #4]
 80025cc:	e02e      	b.n	800262c <HAL_RCC_OscConfig+0x434>
 80025ce:	4b48      	ldr	r3, [pc, #288]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	069b      	lsls	r3, r3, #26
 80025dc:	4944      	ldr	r1, [pc, #272]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	604b      	str	r3, [r1, #4]
 80025e2:	e023      	b.n	800262c <HAL_RCC_OscConfig+0x434>
 80025e4:	4b42      	ldr	r3, [pc, #264]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	061b      	lsls	r3, r3, #24
 80025f2:	493f      	ldr	r1, [pc, #252]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60cb      	str	r3, [r1, #12]
 80025f8:	e018      	b.n	800262c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80025fa:	4b3d      	ldr	r3, [pc, #244]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a3c      	ldr	r2, [pc, #240]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002600:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002604:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002606:	f7fe fdfd 	bl	8001204 <HAL_GetTick>
 800260a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800260e:	f7fe fdf9 	bl	8001204 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e23d      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002620:	4b33      	ldr	r3, [pc, #204]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1f0      	bne.n	800260e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0308 	and.w	r3, r3, #8
 8002634:	2b00      	cmp	r3, #0
 8002636:	d036      	beq.n	80026a6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d019      	beq.n	8002674 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002640:	4b2b      	ldr	r3, [pc, #172]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002642:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002644:	4a2a      	ldr	r2, [pc, #168]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800264c:	f7fe fdda 	bl	8001204 <HAL_GetTick>
 8002650:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002654:	f7fe fdd6 	bl	8001204 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e21a      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002666:	4b22      	ldr	r3, [pc, #136]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x45c>
 8002672:	e018      	b.n	80026a6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002674:	4b1e      	ldr	r3, [pc, #120]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 8002676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002678:	4a1d      	ldr	r2, [pc, #116]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 800267a:	f023 0301 	bic.w	r3, r3, #1
 800267e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002680:	f7fe fdc0 	bl	8001204 <HAL_GetTick>
 8002684:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002688:	f7fe fdbc 	bl	8001204 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e200      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800269a:	4b15      	ldr	r3, [pc, #84]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 800269c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f0      	bne.n	8002688 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0320 	and.w	r3, r3, #32
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d039      	beq.n	8002726 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d01c      	beq.n	80026f4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026ba:	4b0d      	ldr	r3, [pc, #52]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a0c      	ldr	r2, [pc, #48]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80026c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026c4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80026c6:	f7fe fd9d 	bl	8001204 <HAL_GetTick>
 80026ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026ce:	f7fe fd99 	bl	8001204 <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e1dd      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026e0:	4b03      	ldr	r3, [pc, #12]	@ (80026f0 <HAL_RCC_OscConfig+0x4f8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d0f0      	beq.n	80026ce <HAL_RCC_OscConfig+0x4d6>
 80026ec:	e01b      	b.n	8002726 <HAL_RCC_OscConfig+0x52e>
 80026ee:	bf00      	nop
 80026f0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026f4:	4b9b      	ldr	r3, [pc, #620]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a9a      	ldr	r2, [pc, #616]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80026fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80026fe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002700:	f7fe fd80 	bl	8001204 <HAL_GetTick>
 8002704:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002708:	f7fe fd7c 	bl	8001204 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e1c0      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800271a:	4b92      	ldr	r3, [pc, #584]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0304 	and.w	r3, r3, #4
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 8081 	beq.w	8002836 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002734:	4b8c      	ldr	r3, [pc, #560]	@ (8002968 <HAL_RCC_OscConfig+0x770>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a8b      	ldr	r2, [pc, #556]	@ (8002968 <HAL_RCC_OscConfig+0x770>)
 800273a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800273e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002740:	f7fe fd60 	bl	8001204 <HAL_GetTick>
 8002744:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002748:	f7fe fd5c 	bl	8001204 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b64      	cmp	r3, #100	@ 0x64
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e1a0      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800275a:	4b83      	ldr	r3, [pc, #524]	@ (8002968 <HAL_RCC_OscConfig+0x770>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d106      	bne.n	800277c <HAL_RCC_OscConfig+0x584>
 800276e:	4b7d      	ldr	r3, [pc, #500]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002772:	4a7c      	ldr	r2, [pc, #496]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6713      	str	r3, [r2, #112]	@ 0x70
 800277a:	e02d      	b.n	80027d8 <HAL_RCC_OscConfig+0x5e0>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10c      	bne.n	800279e <HAL_RCC_OscConfig+0x5a6>
 8002784:	4b77      	ldr	r3, [pc, #476]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002788:	4a76      	ldr	r2, [pc, #472]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800278a:	f023 0301 	bic.w	r3, r3, #1
 800278e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002790:	4b74      	ldr	r3, [pc, #464]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002792:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002794:	4a73      	ldr	r2, [pc, #460]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002796:	f023 0304 	bic.w	r3, r3, #4
 800279a:	6713      	str	r3, [r2, #112]	@ 0x70
 800279c:	e01c      	b.n	80027d8 <HAL_RCC_OscConfig+0x5e0>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	2b05      	cmp	r3, #5
 80027a4:	d10c      	bne.n	80027c0 <HAL_RCC_OscConfig+0x5c8>
 80027a6:	4b6f      	ldr	r3, [pc, #444]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027aa:	4a6e      	ldr	r2, [pc, #440]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027ac:	f043 0304 	orr.w	r3, r3, #4
 80027b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b2:	4b6c      	ldr	r3, [pc, #432]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b6:	4a6b      	ldr	r2, [pc, #428]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027be:	e00b      	b.n	80027d8 <HAL_RCC_OscConfig+0x5e0>
 80027c0:	4b68      	ldr	r3, [pc, #416]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c4:	4a67      	ldr	r2, [pc, #412]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027c6:	f023 0301 	bic.w	r3, r3, #1
 80027ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80027cc:	4b65      	ldr	r3, [pc, #404]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d0:	4a64      	ldr	r2, [pc, #400]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80027d2:	f023 0304 	bic.w	r3, r3, #4
 80027d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d015      	beq.n	800280c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e0:	f7fe fd10 	bl	8001204 <HAL_GetTick>
 80027e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027e6:	e00a      	b.n	80027fe <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e8:	f7fe fd0c 	bl	8001204 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e14e      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027fe:	4b59      	ldr	r3, [pc, #356]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d0ee      	beq.n	80027e8 <HAL_RCC_OscConfig+0x5f0>
 800280a:	e014      	b.n	8002836 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280c:	f7fe fcfa 	bl	8001204 <HAL_GetTick>
 8002810:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002812:	e00a      	b.n	800282a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002814:	f7fe fcf6 	bl	8001204 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002822:	4293      	cmp	r3, r2
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e138      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800282a:	4b4e      	ldr	r3, [pc, #312]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800282c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1ee      	bne.n	8002814 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 812d 	beq.w	8002a9a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002840:	4b48      	ldr	r3, [pc, #288]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002848:	2b18      	cmp	r3, #24
 800284a:	f000 80bd 	beq.w	80029c8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002852:	2b02      	cmp	r3, #2
 8002854:	f040 809e 	bne.w	8002994 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002858:	4b42      	ldr	r3, [pc, #264]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a41      	ldr	r2, [pc, #260]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800285e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002862:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7fe fcce 	bl	8001204 <HAL_GetTick>
 8002868:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286c:	f7fe fcca 	bl	8001204 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e10e      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800287e:	4b39      	ldr	r3, [pc, #228]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1f0      	bne.n	800286c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800288a:	4b36      	ldr	r3, [pc, #216]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800288c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800288e:	4b37      	ldr	r3, [pc, #220]	@ (800296c <HAL_RCC_OscConfig+0x774>)
 8002890:	4013      	ands	r3, r2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800289a:	0112      	lsls	r2, r2, #4
 800289c:	430a      	orrs	r2, r1
 800289e:	4931      	ldr	r1, [pc, #196]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80028a0:	4313      	orrs	r3, r2
 80028a2:	628b      	str	r3, [r1, #40]	@ 0x28
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a8:	3b01      	subs	r3, #1
 80028aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b2:	3b01      	subs	r3, #1
 80028b4:	025b      	lsls	r3, r3, #9
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028be:	3b01      	subs	r3, #1
 80028c0:	041b      	lsls	r3, r3, #16
 80028c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80028c6:	431a      	orrs	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028cc:	3b01      	subs	r3, #1
 80028ce:	061b      	lsls	r3, r3, #24
 80028d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80028d4:	4923      	ldr	r1, [pc, #140]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80028da:	4b22      	ldr	r3, [pc, #136]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80028dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028de:	4a21      	ldr	r2, [pc, #132]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80028e0:	f023 0301 	bic.w	r3, r3, #1
 80028e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80028e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80028e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028ea:	4b21      	ldr	r3, [pc, #132]	@ (8002970 <HAL_RCC_OscConfig+0x778>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80028f2:	00d2      	lsls	r2, r2, #3
 80028f4:	491b      	ldr	r1, [pc, #108]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80028fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 80028fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fe:	f023 020c 	bic.w	r2, r3, #12
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	4917      	ldr	r1, [pc, #92]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002908:	4313      	orrs	r3, r2
 800290a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800290c:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800290e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002910:	f023 0202 	bic.w	r2, r3, #2
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002918:	4912      	ldr	r1, [pc, #72]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800291a:	4313      	orrs	r3, r2
 800291c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800291e:	4b11      	ldr	r3, [pc, #68]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002922:	4a10      	ldr	r2, [pc, #64]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002924:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002928:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800292a:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800292c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292e:	4a0d      	ldr	r2, [pc, #52]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002934:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002936:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293a:	4a0a      	ldr	r2, [pc, #40]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 800293c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002940:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002942:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002946:	4a07      	ldr	r2, [pc, #28]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800294e:	4b05      	ldr	r3, [pc, #20]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a04      	ldr	r2, [pc, #16]	@ (8002964 <HAL_RCC_OscConfig+0x76c>)
 8002954:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295a:	f7fe fc53 	bl	8001204 <HAL_GetTick>
 800295e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002960:	e011      	b.n	8002986 <HAL_RCC_OscConfig+0x78e>
 8002962:	bf00      	nop
 8002964:	58024400 	.word	0x58024400
 8002968:	58024800 	.word	0x58024800
 800296c:	fffffc0c 	.word	0xfffffc0c
 8002970:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002974:	f7fe fc46 	bl	8001204 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e08a      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002986:	4b47      	ldr	r3, [pc, #284]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d0f0      	beq.n	8002974 <HAL_RCC_OscConfig+0x77c>
 8002992:	e082      	b.n	8002a9a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002994:	4b43      	ldr	r3, [pc, #268]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a42      	ldr	r2, [pc, #264]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 800299a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800299e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a0:	f7fe fc30 	bl	8001204 <HAL_GetTick>
 80029a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a8:	f7fe fc2c 	bl	8001204 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e070      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029ba:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1f0      	bne.n	80029a8 <HAL_RCC_OscConfig+0x7b0>
 80029c6:	e068      	b.n	8002a9a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80029c8:	4b36      	ldr	r3, [pc, #216]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 80029ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80029ce:	4b35      	ldr	r3, [pc, #212]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d031      	beq.n	8002a40 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	f003 0203 	and.w	r2, r3, #3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d12a      	bne.n	8002a40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	091b      	lsrs	r3, r3, #4
 80029ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d122      	bne.n	8002a40 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a04:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d11a      	bne.n	8002a40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	0a5b      	lsrs	r3, r3, #9
 8002a0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a16:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d111      	bne.n	8002a40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	0c1b      	lsrs	r3, r3, #16
 8002a20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a28:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d108      	bne.n	8002a40 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	0e1b      	lsrs	r3, r3, #24
 8002a32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a3a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e02b      	b.n	8002a9c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002a44:	4b17      	ldr	r3, [pc, #92]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002a46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a48:	08db      	lsrs	r3, r3, #3
 8002a4a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a4e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d01f      	beq.n	8002a9a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002a5a:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a5e:	4a11      	ldr	r2, [pc, #68]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002a60:	f023 0301 	bic.w	r3, r3, #1
 8002a64:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a66:	f7fe fbcd 	bl	8001204 <HAL_GetTick>
 8002a6a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002a6c:	bf00      	nop
 8002a6e:	f7fe fbc9 	bl	8001204 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d0f9      	beq.n	8002a6e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002a7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <HAL_RCC_OscConfig+0x8b0>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a86:	00d2      	lsls	r2, r2, #3
 8002a88:	4906      	ldr	r1, [pc, #24]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002a8e:	4b05      	ldr	r3, [pc, #20]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a92:	4a04      	ldr	r2, [pc, #16]	@ (8002aa4 <HAL_RCC_OscConfig+0x8ac>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3730      	adds	r7, #48	@ 0x30
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	58024400 	.word	0x58024400
 8002aa8:	ffff0007 	.word	0xffff0007

08002aac <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e19c      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ac0:	4b8a      	ldr	r3, [pc, #552]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 030f 	and.w	r3, r3, #15
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d910      	bls.n	8002af0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ace:	4b87      	ldr	r3, [pc, #540]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 020f 	bic.w	r2, r3, #15
 8002ad6:	4985      	ldr	r1, [pc, #532]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ade:	4b83      	ldr	r3, [pc, #524]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 030f 	and.w	r3, r3, #15
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e184      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d010      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691a      	ldr	r2, [r3, #16]
 8002b00:	4b7b      	ldr	r3, [pc, #492]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d908      	bls.n	8002b1e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b0c:	4b78      	ldr	r3, [pc, #480]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	4975      	ldr	r1, [pc, #468]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d010      	beq.n	8002b4c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	695a      	ldr	r2, [r3, #20]
 8002b2e:	4b70      	ldr	r3, [pc, #448]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d908      	bls.n	8002b4c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b3a:	4b6d      	ldr	r3, [pc, #436]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	496a      	ldr	r1, [pc, #424]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0310 	and.w	r3, r3, #16
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d010      	beq.n	8002b7a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699a      	ldr	r2, [r3, #24]
 8002b5c:	4b64      	ldr	r3, [pc, #400]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d908      	bls.n	8002b7a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b68:	4b61      	ldr	r3, [pc, #388]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	495e      	ldr	r1, [pc, #376]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0320 	and.w	r3, r3, #32
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d010      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69da      	ldr	r2, [r3, #28]
 8002b8a:	4b59      	ldr	r3, [pc, #356]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d908      	bls.n	8002ba8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002b96:	4b56      	ldr	r3, [pc, #344]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	4953      	ldr	r1, [pc, #332]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d010      	beq.n	8002bd6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68da      	ldr	r2, [r3, #12]
 8002bb8:	4b4d      	ldr	r3, [pc, #308]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	f003 030f 	and.w	r3, r3, #15
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d908      	bls.n	8002bd6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bc4:	4b4a      	ldr	r3, [pc, #296]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	f023 020f 	bic.w	r2, r3, #15
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	4947      	ldr	r1, [pc, #284]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d055      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002be2:	4b43      	ldr	r3, [pc, #268]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	4940      	ldr	r1, [pc, #256]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d107      	bne.n	8002c0c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bfc:	4b3c      	ldr	r3, [pc, #240]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d121      	bne.n	8002c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e0f6      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b03      	cmp	r3, #3
 8002c12:	d107      	bne.n	8002c24 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c14:	4b36      	ldr	r3, [pc, #216]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d115      	bne.n	8002c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e0ea      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d107      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c2c:	4b30      	ldr	r3, [pc, #192]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d109      	bne.n	8002c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e0de      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0d6      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c4c:	4b28      	ldr	r3, [pc, #160]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	f023 0207 	bic.w	r2, r3, #7
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	4925      	ldr	r1, [pc, #148]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c5e:	f7fe fad1 	bl	8001204 <HAL_GetTick>
 8002c62:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c64:	e00a      	b.n	8002c7c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c66:	f7fe facd 	bl	8001204 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e0be      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d1eb      	bne.n	8002c66 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d010      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	68da      	ldr	r2, [r3, #12]
 8002c9e:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d208      	bcs.n	8002cbc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002caa:	4b11      	ldr	r3, [pc, #68]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f023 020f 	bic.w	r2, r3, #15
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	490e      	ldr	r1, [pc, #56]	@ (8002cf0 <HAL_RCC_ClockConfig+0x244>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 030f 	and.w	r3, r3, #15
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d214      	bcs.n	8002cf4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cca:	4b08      	ldr	r3, [pc, #32]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f023 020f 	bic.w	r2, r3, #15
 8002cd2:	4906      	ldr	r1, [pc, #24]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cda:	4b04      	ldr	r3, [pc, #16]	@ (8002cec <HAL_RCC_ClockConfig+0x240>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d005      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e086      	b.n	8002dfa <HAL_RCC_ClockConfig+0x34e>
 8002cec:	52002000 	.word	0x52002000
 8002cf0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d010      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	4b3f      	ldr	r3, [pc, #252]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d208      	bcs.n	8002d22 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d10:	4b3c      	ldr	r3, [pc, #240]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	4939      	ldr	r1, [pc, #228]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d010      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	695a      	ldr	r2, [r3, #20]
 8002d32:	4b34      	ldr	r3, [pc, #208]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d208      	bcs.n	8002d50 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d3e:	4b31      	ldr	r3, [pc, #196]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	492e      	ldr	r1, [pc, #184]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d010      	beq.n	8002d7e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	699a      	ldr	r2, [r3, #24]
 8002d60:	4b28      	ldr	r3, [pc, #160]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d208      	bcs.n	8002d7e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d6c:	4b25      	ldr	r3, [pc, #148]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d6e:	69db      	ldr	r3, [r3, #28]
 8002d70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	4922      	ldr	r1, [pc, #136]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d010      	beq.n	8002dac <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69da      	ldr	r2, [r3, #28]
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d208      	bcs.n	8002dac <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	4917      	ldr	r1, [pc, #92]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002dac:	f000 f834 	bl	8002e18 <HAL_RCC_GetSysClockFreq>
 8002db0:	4602      	mov	r2, r0
 8002db2:	4b14      	ldr	r3, [pc, #80]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	0a1b      	lsrs	r3, r3, #8
 8002db8:	f003 030f 	and.w	r3, r3, #15
 8002dbc:	4912      	ldr	r1, [pc, #72]	@ (8002e08 <HAL_RCC_ClockConfig+0x35c>)
 8002dbe:	5ccb      	ldrb	r3, [r1, r3]
 8002dc0:	f003 031f 	and.w	r3, r3, #31
 8002dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002dca:	4b0e      	ldr	r3, [pc, #56]	@ (8002e04 <HAL_RCC_ClockConfig+0x358>)
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f003 030f 	and.w	r3, r3, #15
 8002dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e08 <HAL_RCC_ClockConfig+0x35c>)
 8002dd4:	5cd3      	ldrb	r3, [r2, r3]
 8002dd6:	f003 031f 	and.w	r3, r3, #31
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8002de0:	4a0a      	ldr	r2, [pc, #40]	@ (8002e0c <HAL_RCC_ClockConfig+0x360>)
 8002de2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002de4:	4a0a      	ldr	r2, [pc, #40]	@ (8002e10 <HAL_RCC_ClockConfig+0x364>)
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002dea:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <HAL_RCC_ClockConfig+0x368>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fe f9be 	bl	8001170 <HAL_InitTick>
 8002df4:	4603      	mov	r3, r0
 8002df6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	58024400 	.word	0x58024400
 8002e08:	08008934 	.word	0x08008934
 8002e0c:	24000004 	.word	0x24000004
 8002e10:	24000000 	.word	0x24000000
 8002e14:	24000008 	.word	0x24000008

08002e18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b089      	sub	sp, #36	@ 0x24
 8002e1c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e1e:	4bb3      	ldr	r3, [pc, #716]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e26:	2b18      	cmp	r3, #24
 8002e28:	f200 8155 	bhi.w	80030d6 <HAL_RCC_GetSysClockFreq+0x2be>
 8002e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e34 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e32:	bf00      	nop
 8002e34:	08002e99 	.word	0x08002e99
 8002e38:	080030d7 	.word	0x080030d7
 8002e3c:	080030d7 	.word	0x080030d7
 8002e40:	080030d7 	.word	0x080030d7
 8002e44:	080030d7 	.word	0x080030d7
 8002e48:	080030d7 	.word	0x080030d7
 8002e4c:	080030d7 	.word	0x080030d7
 8002e50:	080030d7 	.word	0x080030d7
 8002e54:	08002ebf 	.word	0x08002ebf
 8002e58:	080030d7 	.word	0x080030d7
 8002e5c:	080030d7 	.word	0x080030d7
 8002e60:	080030d7 	.word	0x080030d7
 8002e64:	080030d7 	.word	0x080030d7
 8002e68:	080030d7 	.word	0x080030d7
 8002e6c:	080030d7 	.word	0x080030d7
 8002e70:	080030d7 	.word	0x080030d7
 8002e74:	08002ec5 	.word	0x08002ec5
 8002e78:	080030d7 	.word	0x080030d7
 8002e7c:	080030d7 	.word	0x080030d7
 8002e80:	080030d7 	.word	0x080030d7
 8002e84:	080030d7 	.word	0x080030d7
 8002e88:	080030d7 	.word	0x080030d7
 8002e8c:	080030d7 	.word	0x080030d7
 8002e90:	080030d7 	.word	0x080030d7
 8002e94:	08002ecb 	.word	0x08002ecb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e98:	4b94      	ldr	r3, [pc, #592]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0320 	and.w	r3, r3, #32
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d009      	beq.n	8002eb8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ea4:	4b91      	ldr	r3, [pc, #580]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	08db      	lsrs	r3, r3, #3
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	4a90      	ldr	r2, [pc, #576]	@ (80030f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002eb6:	e111      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002eb8:	4b8d      	ldr	r3, [pc, #564]	@ (80030f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002eba:	61bb      	str	r3, [r7, #24]
      break;
 8002ebc:	e10e      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002ebe:	4b8d      	ldr	r3, [pc, #564]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002ec0:	61bb      	str	r3, [r7, #24]
      break;
 8002ec2:	e10b      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002ec4:	4b8c      	ldr	r3, [pc, #560]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002ec6:	61bb      	str	r3, [r7, #24]
      break;
 8002ec8:	e108      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002eca:	4b88      	ldr	r3, [pc, #544]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ece:	f003 0303 	and.w	r3, r3, #3
 8002ed2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002ed4:	4b85      	ldr	r3, [pc, #532]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed8:	091b      	lsrs	r3, r3, #4
 8002eda:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ede:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002ee0:	4b82      	ldr	r3, [pc, #520]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002eea:	4b80      	ldr	r3, [pc, #512]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eee:	08db      	lsrs	r3, r3, #3
 8002ef0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	fb02 f303 	mul.w	r3, r2, r3
 8002efa:	ee07 3a90 	vmov	s15, r3
 8002efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f02:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80e1 	beq.w	80030d0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	f000 8083 	beq.w	800301c <HAL_RCC_GetSysClockFreq+0x204>
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	f200 80a1 	bhi.w	8003060 <HAL_RCC_GetSysClockFreq+0x248>
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d003      	beq.n	8002f2c <HAL_RCC_GetSysClockFreq+0x114>
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d056      	beq.n	8002fd8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002f2a:	e099      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f2c:	4b6f      	ldr	r3, [pc, #444]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0320 	and.w	r3, r3, #32
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d02d      	beq.n	8002f94 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f38:	4b6c      	ldr	r3, [pc, #432]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	08db      	lsrs	r3, r3, #3
 8002f3e:	f003 0303 	and.w	r3, r3, #3
 8002f42:	4a6b      	ldr	r2, [pc, #428]	@ (80030f0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
 8002f48:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	ee07 3a90 	vmov	s15, r3
 8002f50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	ee07 3a90 	vmov	s15, r3
 8002f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f62:	4b62      	ldr	r3, [pc, #392]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f6a:	ee07 3a90 	vmov	s15, r3
 8002f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f72:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f76:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80030fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f8e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002f92:	e087      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	ee07 3a90 	vmov	s15, r3
 8002f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f9e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003100 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002fa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fa6:	4b51      	ldr	r3, [pc, #324]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fae:	ee07 3a90 	vmov	s15, r3
 8002fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fba:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80030fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fd2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002fd6:	e065      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	ee07 3a90 	vmov	s15, r3
 8002fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fe2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003104 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fea:	4b40      	ldr	r3, [pc, #256]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ff2:	ee07 3a90 	vmov	s15, r3
 8002ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ffa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ffe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80030fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800300a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800300e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003016:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800301a:	e043      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	ee07 3a90 	vmov	s15, r3
 8003022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003026:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003108 <HAL_RCC_GetSysClockFreq+0x2f0>
 800302a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800302e:	4b2f      	ldr	r3, [pc, #188]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003036:	ee07 3a90 	vmov	s15, r3
 800303a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800303e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003042:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80030fc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800304a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800304e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800305e:	e021      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	ee07 3a90 	vmov	s15, r3
 8003066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800306a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003104 <HAL_RCC_GetSysClockFreq+0x2ec>
 800306e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003072:	4b1e      	ldr	r3, [pc, #120]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800307a:	ee07 3a90 	vmov	s15, r3
 800307e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003082:	ed97 6a02 	vldr	s12, [r7, #8]
 8003086:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80030fc <HAL_RCC_GetSysClockFreq+0x2e4>
 800308a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800308e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800309a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80030a2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80030a4:	4b11      	ldr	r3, [pc, #68]	@ (80030ec <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030a8:	0a5b      	lsrs	r3, r3, #9
 80030aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030ae:	3301      	adds	r3, #1
 80030b0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	ee07 3a90 	vmov	s15, r3
 80030b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80030c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030c8:	ee17 3a90 	vmov	r3, s15
 80030cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80030ce:	e005      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	61bb      	str	r3, [r7, #24]
      break;
 80030d4:	e002      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80030d6:	4b07      	ldr	r3, [pc, #28]	@ (80030f4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80030d8:	61bb      	str	r3, [r7, #24]
      break;
 80030da:	bf00      	nop
  }

  return sysclockfreq;
 80030dc:	69bb      	ldr	r3, [r7, #24]
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3724      	adds	r7, #36	@ 0x24
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	58024400 	.word	0x58024400
 80030f0:	03d09000 	.word	0x03d09000
 80030f4:	003d0900 	.word	0x003d0900
 80030f8:	007a1200 	.word	0x007a1200
 80030fc:	46000000 	.word	0x46000000
 8003100:	4c742400 	.word	0x4c742400
 8003104:	4a742400 	.word	0x4a742400
 8003108:	4af42400 	.word	0x4af42400

0800310c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003112:	f7ff fe81 	bl	8002e18 <HAL_RCC_GetSysClockFreq>
 8003116:	4602      	mov	r2, r0
 8003118:	4b10      	ldr	r3, [pc, #64]	@ (800315c <HAL_RCC_GetHCLKFreq+0x50>)
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	0a1b      	lsrs	r3, r3, #8
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	490f      	ldr	r1, [pc, #60]	@ (8003160 <HAL_RCC_GetHCLKFreq+0x54>)
 8003124:	5ccb      	ldrb	r3, [r1, r3]
 8003126:	f003 031f 	and.w	r3, r3, #31
 800312a:	fa22 f303 	lsr.w	r3, r2, r3
 800312e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003130:	4b0a      	ldr	r3, [pc, #40]	@ (800315c <HAL_RCC_GetHCLKFreq+0x50>)
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	f003 030f 	and.w	r3, r3, #15
 8003138:	4a09      	ldr	r2, [pc, #36]	@ (8003160 <HAL_RCC_GetHCLKFreq+0x54>)
 800313a:	5cd3      	ldrb	r3, [r2, r3]
 800313c:	f003 031f 	and.w	r3, r3, #31
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	fa22 f303 	lsr.w	r3, r2, r3
 8003146:	4a07      	ldr	r2, [pc, #28]	@ (8003164 <HAL_RCC_GetHCLKFreq+0x58>)
 8003148:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800314a:	4a07      	ldr	r2, [pc, #28]	@ (8003168 <HAL_RCC_GetHCLKFreq+0x5c>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003150:	4b04      	ldr	r3, [pc, #16]	@ (8003164 <HAL_RCC_GetHCLKFreq+0x58>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	58024400 	.word	0x58024400
 8003160:	08008934 	.word	0x08008934
 8003164:	24000004 	.word	0x24000004
 8003168:	24000000 	.word	0x24000000

0800316c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003170:	f7ff ffcc 	bl	800310c <HAL_RCC_GetHCLKFreq>
 8003174:	4602      	mov	r2, r0
 8003176:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003178:	69db      	ldr	r3, [r3, #28]
 800317a:	091b      	lsrs	r3, r3, #4
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	4904      	ldr	r1, [pc, #16]	@ (8003194 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003182:	5ccb      	ldrb	r3, [r1, r3]
 8003184:	f003 031f 	and.w	r3, r3, #31
 8003188:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800318c:	4618      	mov	r0, r3
 800318e:	bd80      	pop	{r7, pc}
 8003190:	58024400 	.word	0x58024400
 8003194:	08008934 	.word	0x08008934

08003198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800319c:	f7ff ffb6 	bl	800310c <HAL_RCC_GetHCLKFreq>
 80031a0:	4602      	mov	r2, r0
 80031a2:	4b06      	ldr	r3, [pc, #24]	@ (80031bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	0a1b      	lsrs	r3, r3, #8
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	4904      	ldr	r1, [pc, #16]	@ (80031c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80031ae:	5ccb      	ldrb	r3, [r1, r3]
 80031b0:	f003 031f 	and.w	r3, r3, #31
 80031b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	58024400 	.word	0x58024400
 80031c0:	08008934 	.word	0x08008934

080031c4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031c8:	b0ca      	sub	sp, #296	@ 0x128
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031d0:	2300      	movs	r3, #0
 80031d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031d6:	2300      	movs	r3, #0
 80031d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80031e8:	2500      	movs	r5, #0
 80031ea:	ea54 0305 	orrs.w	r3, r4, r5
 80031ee:	d049      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80031f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80031fa:	d02f      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80031fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003200:	d828      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003202:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003206:	d01a      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003208:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800320c:	d822      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003212:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003216:	d007      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003218:	e01c      	b.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800321a:	4bb8      	ldr	r3, [pc, #736]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800321c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321e:	4ab7      	ldr	r2, [pc, #732]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003220:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003224:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003226:	e01a      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800322c:	3308      	adds	r3, #8
 800322e:	2102      	movs	r1, #2
 8003230:	4618      	mov	r0, r3
 8003232:	f001 fc8f 	bl	8004b54 <RCCEx_PLL2_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800323c:	e00f      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800323e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003242:	3328      	adds	r3, #40	@ 0x28
 8003244:	2102      	movs	r1, #2
 8003246:	4618      	mov	r0, r3
 8003248:	f001 fd36 	bl	8004cb8 <RCCEx_PLL3_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003252:	e004      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800325a:	e000      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800325c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800325e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10a      	bne.n	800327c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003266:	4ba5      	ldr	r3, [pc, #660]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800326a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800326e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003272:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003274:	4aa1      	ldr	r2, [pc, #644]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003276:	430b      	orrs	r3, r1
 8003278:	6513      	str	r3, [r2, #80]	@ 0x50
 800327a:	e003      	b.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800327c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003280:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003284:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003290:	f04f 0900 	mov.w	r9, #0
 8003294:	ea58 0309 	orrs.w	r3, r8, r9
 8003298:	d047      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800329a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800329e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d82a      	bhi.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x136>
 80032a4:	a201      	add	r2, pc, #4	@ (adr r2, 80032ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80032a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032aa:	bf00      	nop
 80032ac:	080032c1 	.word	0x080032c1
 80032b0:	080032cf 	.word	0x080032cf
 80032b4:	080032e5 	.word	0x080032e5
 80032b8:	08003303 	.word	0x08003303
 80032bc:	08003303 	.word	0x08003303
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032c0:	4b8e      	ldr	r3, [pc, #568]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c4:	4a8d      	ldr	r2, [pc, #564]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032cc:	e01a      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032d2:	3308      	adds	r3, #8
 80032d4:	2100      	movs	r1, #0
 80032d6:	4618      	mov	r0, r3
 80032d8:	f001 fc3c 	bl	8004b54 <RCCEx_PLL2_Config>
 80032dc:	4603      	mov	r3, r0
 80032de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032e2:	e00f      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e8:	3328      	adds	r3, #40	@ 0x28
 80032ea:	2100      	movs	r1, #0
 80032ec:	4618      	mov	r0, r3
 80032ee:	f001 fce3 	bl	8004cb8 <RCCEx_PLL3_Config>
 80032f2:	4603      	mov	r3, r0
 80032f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032f8:	e004      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003300:	e000      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003302:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10a      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800330c:	4b7b      	ldr	r3, [pc, #492]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800330e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003310:	f023 0107 	bic.w	r1, r3, #7
 8003314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331a:	4a78      	ldr	r2, [pc, #480]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800331c:	430b      	orrs	r3, r1
 800331e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003320:	e003      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003322:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003326:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800332a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800332e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003332:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003336:	f04f 0b00 	mov.w	fp, #0
 800333a:	ea5a 030b 	orrs.w	r3, sl, fp
 800333e:	d04c      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800334a:	d030      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800334c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003350:	d829      	bhi.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003352:	2bc0      	cmp	r3, #192	@ 0xc0
 8003354:	d02d      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003356:	2bc0      	cmp	r3, #192	@ 0xc0
 8003358:	d825      	bhi.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800335a:	2b80      	cmp	r3, #128	@ 0x80
 800335c:	d018      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800335e:	2b80      	cmp	r3, #128	@ 0x80
 8003360:	d821      	bhi.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003362:	2b00      	cmp	r3, #0
 8003364:	d002      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003366:	2b40      	cmp	r3, #64	@ 0x40
 8003368:	d007      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800336a:	e01c      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800336c:	4b63      	ldr	r3, [pc, #396]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800336e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003370:	4a62      	ldr	r2, [pc, #392]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003376:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003378:	e01c      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800337a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800337e:	3308      	adds	r3, #8
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f001 fbe6 	bl	8004b54 <RCCEx_PLL2_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800338e:	e011      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003394:	3328      	adds	r3, #40	@ 0x28
 8003396:	2100      	movs	r1, #0
 8003398:	4618      	mov	r0, r3
 800339a:	f001 fc8d 	bl	8004cb8 <RCCEx_PLL3_Config>
 800339e:	4603      	mov	r3, r0
 80033a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80033a4:	e006      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033ac:	e002      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80033ae:	bf00      	nop
 80033b0:	e000      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80033b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10a      	bne.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80033bc:	4b4f      	ldr	r3, [pc, #316]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033c0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80033c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ca:	4a4c      	ldr	r2, [pc, #304]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033cc:	430b      	orrs	r3, r1
 80033ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80033d0:	e003      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80033da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80033e6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80033ea:	2300      	movs	r3, #0
 80033ec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80033f0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80033f4:	460b      	mov	r3, r1
 80033f6:	4313      	orrs	r3, r2
 80033f8:	d053      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80033fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003402:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003406:	d035      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003408:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800340c:	d82e      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800340e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003412:	d031      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003414:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003418:	d828      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800341a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800341e:	d01a      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003420:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003424:	d822      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800342a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800342e:	d007      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003430:	e01c      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003432:	4b32      	ldr	r3, [pc, #200]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003436:	4a31      	ldr	r2, [pc, #196]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003438:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800343c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800343e:	e01c      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003444:	3308      	adds	r3, #8
 8003446:	2100      	movs	r1, #0
 8003448:	4618      	mov	r0, r3
 800344a:	f001 fb83 	bl	8004b54 <RCCEx_PLL2_Config>
 800344e:	4603      	mov	r3, r0
 8003450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003454:	e011      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800345a:	3328      	adds	r3, #40	@ 0x28
 800345c:	2100      	movs	r1, #0
 800345e:	4618      	mov	r0, r3
 8003460:	f001 fc2a 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003464:	4603      	mov	r3, r0
 8003466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800346a:	e006      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003472:	e002      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003474:	bf00      	nop
 8003476:	e000      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003478:	bf00      	nop
    }

    if (ret == HAL_OK)
 800347a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10b      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003482:	4b1e      	ldr	r3, [pc, #120]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800348a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800348e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003492:	4a1a      	ldr	r2, [pc, #104]	@ (80034fc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003494:	430b      	orrs	r3, r1
 8003496:	6593      	str	r3, [r2, #88]	@ 0x58
 8003498:	e003      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800349a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800349e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80034a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034aa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80034ae:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80034b2:	2300      	movs	r3, #0
 80034b4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80034b8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80034bc:	460b      	mov	r3, r1
 80034be:	4313      	orrs	r3, r2
 80034c0:	d056      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80034c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80034ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034ce:	d038      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80034d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034d4:	d831      	bhi.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034da:	d034      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80034dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034e0:	d82b      	bhi.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034e6:	d01d      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80034e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034ec:	d825      	bhi.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d006      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80034f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034f6:	d00a      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80034f8:	e01f      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034fa:	bf00      	nop
 80034fc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003500:	4ba2      	ldr	r3, [pc, #648]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	4aa1      	ldr	r2, [pc, #644]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003506:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800350a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800350c:	e01c      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800350e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003512:	3308      	adds	r3, #8
 8003514:	2100      	movs	r1, #0
 8003516:	4618      	mov	r0, r3
 8003518:	f001 fb1c 	bl	8004b54 <RCCEx_PLL2_Config>
 800351c:	4603      	mov	r3, r0
 800351e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003522:	e011      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003528:	3328      	adds	r3, #40	@ 0x28
 800352a:	2100      	movs	r1, #0
 800352c:	4618      	mov	r0, r3
 800352e:	f001 fbc3 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003532:	4603      	mov	r3, r0
 8003534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003538:	e006      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003540:	e002      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003542:	bf00      	nop
 8003544:	e000      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003546:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10b      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003550:	4b8e      	ldr	r3, [pc, #568]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003554:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003560:	4a8a      	ldr	r2, [pc, #552]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003562:	430b      	orrs	r3, r1
 8003564:	6593      	str	r3, [r2, #88]	@ 0x58
 8003566:	e003      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003568:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800356c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003578:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800357c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003580:	2300      	movs	r3, #0
 8003582:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003586:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800358a:	460b      	mov	r3, r1
 800358c:	4313      	orrs	r3, r2
 800358e:	d03a      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003596:	2b30      	cmp	r3, #48	@ 0x30
 8003598:	d01f      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x416>
 800359a:	2b30      	cmp	r3, #48	@ 0x30
 800359c:	d819      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800359e:	2b20      	cmp	r3, #32
 80035a0:	d00c      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80035a2:	2b20      	cmp	r3, #32
 80035a4:	d815      	bhi.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d019      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80035aa:	2b10      	cmp	r3, #16
 80035ac:	d111      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035ae:	4b77      	ldr	r3, [pc, #476]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b2:	4a76      	ldr	r2, [pc, #472]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80035ba:	e011      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c0:	3308      	adds	r3, #8
 80035c2:	2102      	movs	r1, #2
 80035c4:	4618      	mov	r0, r3
 80035c6:	f001 fac5 	bl	8004b54 <RCCEx_PLL2_Config>
 80035ca:	4603      	mov	r3, r0
 80035cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80035d0:	e006      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035d8:	e002      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80035da:	bf00      	nop
 80035dc:	e000      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80035de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10a      	bne.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80035e8:	4b68      	ldr	r3, [pc, #416]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80035f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f6:	4a65      	ldr	r2, [pc, #404]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035f8:	430b      	orrs	r3, r1
 80035fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035fc:	e003      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003602:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800360a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003612:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003616:	2300      	movs	r3, #0
 8003618:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800361c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003620:	460b      	mov	r3, r1
 8003622:	4313      	orrs	r3, r2
 8003624:	d051      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800362c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003630:	d035      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003632:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003636:	d82e      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003638:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800363c:	d031      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800363e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003642:	d828      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003644:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003648:	d01a      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800364a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800364e:	d822      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003658:	d007      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800365a:	e01c      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800365c:	4b4b      	ldr	r3, [pc, #300]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003660:	4a4a      	ldr	r2, [pc, #296]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003666:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003668:	e01c      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800366a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800366e:	3308      	adds	r3, #8
 8003670:	2100      	movs	r1, #0
 8003672:	4618      	mov	r0, r3
 8003674:	f001 fa6e 	bl	8004b54 <RCCEx_PLL2_Config>
 8003678:	4603      	mov	r3, r0
 800367a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800367e:	e011      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003684:	3328      	adds	r3, #40	@ 0x28
 8003686:	2100      	movs	r1, #0
 8003688:	4618      	mov	r0, r3
 800368a:	f001 fb15 	bl	8004cb8 <RCCEx_PLL3_Config>
 800368e:	4603      	mov	r3, r0
 8003690:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003694:	e006      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800369c:	e002      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800369e:	bf00      	nop
 80036a0:	e000      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80036a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10a      	bne.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80036ac:	4b37      	ldr	r3, [pc, #220]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036b0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80036b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ba:	4a34      	ldr	r2, [pc, #208]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036bc:	430b      	orrs	r3, r1
 80036be:	6513      	str	r3, [r2, #80]	@ 0x50
 80036c0:	e003      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80036ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80036d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80036da:	2300      	movs	r3, #0
 80036dc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80036e0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80036e4:	460b      	mov	r3, r1
 80036e6:	4313      	orrs	r3, r2
 80036e8:	d056      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80036ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036f4:	d033      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80036f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036fa:	d82c      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80036fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003700:	d02f      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003702:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003706:	d826      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003708:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800370c:	d02b      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800370e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003712:	d820      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003714:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003718:	d012      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800371a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800371e:	d81a      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003720:	2b00      	cmp	r3, #0
 8003722:	d022      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003728:	d115      	bne.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800372a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372e:	3308      	adds	r3, #8
 8003730:	2101      	movs	r1, #1
 8003732:	4618      	mov	r0, r3
 8003734:	f001 fa0e 	bl	8004b54 <RCCEx_PLL2_Config>
 8003738:	4603      	mov	r3, r0
 800373a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800373e:	e015      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003744:	3328      	adds	r3, #40	@ 0x28
 8003746:	2101      	movs	r1, #1
 8003748:	4618      	mov	r0, r3
 800374a:	f001 fab5 	bl	8004cb8 <RCCEx_PLL3_Config>
 800374e:	4603      	mov	r3, r0
 8003750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003754:	e00a      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800375c:	e006      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800375e:	bf00      	nop
 8003760:	e004      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003762:	bf00      	nop
 8003764:	e002      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003766:	bf00      	nop
 8003768:	e000      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800376a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800376c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10d      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003774:	4b05      	ldr	r3, [pc, #20]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003778:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800377c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003780:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003782:	4a02      	ldr	r2, [pc, #8]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003784:	430b      	orrs	r3, r1
 8003786:	6513      	str	r3, [r2, #80]	@ 0x50
 8003788:	e006      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800378a:	bf00      	nop
 800378c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003790:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003794:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80037a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80037a8:	2300      	movs	r3, #0
 80037aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80037ae:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80037b2:	460b      	mov	r3, r1
 80037b4:	4313      	orrs	r3, r2
 80037b6:	d055      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80037b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80037c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037c4:	d033      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80037c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037ca:	d82c      	bhi.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037d0:	d02f      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80037d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037d6:	d826      	bhi.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037dc:	d02b      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80037de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037e2:	d820      	bhi.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037e8:	d012      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80037ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037ee:	d81a      	bhi.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d022      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x676>
 80037f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037f8:	d115      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80037fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037fe:	3308      	adds	r3, #8
 8003800:	2101      	movs	r1, #1
 8003802:	4618      	mov	r0, r3
 8003804:	f001 f9a6 	bl	8004b54 <RCCEx_PLL2_Config>
 8003808:	4603      	mov	r3, r0
 800380a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800380e:	e015      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003814:	3328      	adds	r3, #40	@ 0x28
 8003816:	2101      	movs	r1, #1
 8003818:	4618      	mov	r0, r3
 800381a:	f001 fa4d 	bl	8004cb8 <RCCEx_PLL3_Config>
 800381e:	4603      	mov	r3, r0
 8003820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003824:	e00a      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800382c:	e006      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800382e:	bf00      	nop
 8003830:	e004      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003832:	bf00      	nop
 8003834:	e002      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003836:	bf00      	nop
 8003838:	e000      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800383a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800383c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10b      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003844:	4ba3      	ldr	r3, [pc, #652]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003848:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800384c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003850:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003854:	4a9f      	ldr	r2, [pc, #636]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003856:	430b      	orrs	r3, r1
 8003858:	6593      	str	r3, [r2, #88]	@ 0x58
 800385a:	e003      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800385c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003860:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003870:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003874:	2300      	movs	r3, #0
 8003876:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800387a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800387e:	460b      	mov	r3, r1
 8003880:	4313      	orrs	r3, r2
 8003882:	d037      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800388e:	d00e      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003890:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003894:	d816      	bhi.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d018      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x708>
 800389a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800389e:	d111      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a0:	4b8c      	ldr	r3, [pc, #560]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a4:	4a8b      	ldr	r2, [pc, #556]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80038ac:	e00f      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b2:	3308      	adds	r3, #8
 80038b4:	2101      	movs	r1, #1
 80038b6:	4618      	mov	r0, r3
 80038b8:	f001 f94c 	bl	8004b54 <RCCEx_PLL2_Config>
 80038bc:	4603      	mov	r3, r0
 80038be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80038c2:	e004      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038ca:	e000      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80038cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d10a      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80038d6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038da:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80038de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e4:	4a7b      	ldr	r2, [pc, #492]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038e6:	430b      	orrs	r3, r1
 80038e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80038ea:	e003      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80038f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003900:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003904:	2300      	movs	r3, #0
 8003906:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800390a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800390e:	460b      	mov	r3, r1
 8003910:	4313      	orrs	r3, r2
 8003912:	d039      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800391a:	2b03      	cmp	r3, #3
 800391c:	d81c      	bhi.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800391e:	a201      	add	r2, pc, #4	@ (adr r2, 8003924 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003924:	08003961 	.word	0x08003961
 8003928:	08003935 	.word	0x08003935
 800392c:	08003943 	.word	0x08003943
 8003930:	08003961 	.word	0x08003961
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003934:	4b67      	ldr	r3, [pc, #412]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003938:	4a66      	ldr	r2, [pc, #408]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800393a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800393e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003940:	e00f      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003946:	3308      	adds	r3, #8
 8003948:	2102      	movs	r1, #2
 800394a:	4618      	mov	r0, r3
 800394c:	f001 f902 	bl	8004b54 <RCCEx_PLL2_Config>
 8003950:	4603      	mov	r3, r0
 8003952:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003956:	e004      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800395e:	e000      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10a      	bne.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800396a:	4b5a      	ldr	r3, [pc, #360]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800396c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800396e:	f023 0103 	bic.w	r1, r3, #3
 8003972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003976:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003978:	4a56      	ldr	r2, [pc, #344]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800397a:	430b      	orrs	r3, r1
 800397c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800397e:	e003      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003980:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003984:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800398c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003990:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003994:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003998:	2300      	movs	r3, #0
 800399a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800399e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80039a2:	460b      	mov	r3, r1
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f000 809f 	beq.w	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039aa:	4b4b      	ldr	r3, [pc, #300]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a4a      	ldr	r2, [pc, #296]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80039b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039b6:	f7fd fc25 	bl	8001204 <HAL_GetTick>
 80039ba:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039be:	e00b      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039c0:	f7fd fc20 	bl	8001204 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b64      	cmp	r3, #100	@ 0x64
 80039ce:	d903      	bls.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039d6:	e005      	b.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039d8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0ed      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80039e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d179      	bne.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80039ec:	4b39      	ldr	r3, [pc, #228]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80039f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80039f8:	4053      	eors	r3, r2
 80039fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d015      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a02:	4b34      	ldr	r3, [pc, #208]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a0a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a0e:	4b31      	ldr	r3, [pc, #196]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a12:	4a30      	ldr	r2, [pc, #192]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a18:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a24:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003a26:	4a2b      	ldr	r2, [pc, #172]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a2c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a32:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a3a:	d118      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a3c:	f7fd fbe2 	bl	8001204 <HAL_GetTick>
 8003a40:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a44:	e00d      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a46:	f7fd fbdd 	bl	8001204 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a50:	1ad2      	subs	r2, r2, r3
 8003a52:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d903      	bls.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003a60:	e005      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a62:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0eb      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d129      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a86:	d10e      	bne.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003a88:	4b12      	ldr	r3, [pc, #72]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a94:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a98:	091a      	lsrs	r2, r3, #4
 8003a9a:	4b10      	ldr	r3, [pc, #64]	@ (8003adc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	4a0d      	ldr	r2, [pc, #52]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	6113      	str	r3, [r2, #16]
 8003aa4:	e005      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ab0:	6113      	str	r3, [r2, #16]
 8003ab2:	4b08      	ldr	r3, [pc, #32]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ab4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003abe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac2:	4a04      	ldr	r2, [pc, #16]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ac4:	430b      	orrs	r3, r1
 8003ac6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ac8:	e00e      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003ad2:	e009      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003ad4:	58024400 	.word	0x58024400
 8003ad8:	58024800 	.word	0x58024800
 8003adc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ae4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af0:	f002 0301 	and.w	r3, r2, #1
 8003af4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003af8:	2300      	movs	r3, #0
 8003afa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003afe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b02:	460b      	mov	r3, r1
 8003b04:	4313      	orrs	r3, r2
 8003b06:	f000 8089 	beq.w	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b10:	2b28      	cmp	r3, #40	@ 0x28
 8003b12:	d86b      	bhi.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003b14:	a201      	add	r2, pc, #4	@ (adr r2, 8003b1c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1a:	bf00      	nop
 8003b1c:	08003bf5 	.word	0x08003bf5
 8003b20:	08003bed 	.word	0x08003bed
 8003b24:	08003bed 	.word	0x08003bed
 8003b28:	08003bed 	.word	0x08003bed
 8003b2c:	08003bed 	.word	0x08003bed
 8003b30:	08003bed 	.word	0x08003bed
 8003b34:	08003bed 	.word	0x08003bed
 8003b38:	08003bed 	.word	0x08003bed
 8003b3c:	08003bc1 	.word	0x08003bc1
 8003b40:	08003bed 	.word	0x08003bed
 8003b44:	08003bed 	.word	0x08003bed
 8003b48:	08003bed 	.word	0x08003bed
 8003b4c:	08003bed 	.word	0x08003bed
 8003b50:	08003bed 	.word	0x08003bed
 8003b54:	08003bed 	.word	0x08003bed
 8003b58:	08003bed 	.word	0x08003bed
 8003b5c:	08003bd7 	.word	0x08003bd7
 8003b60:	08003bed 	.word	0x08003bed
 8003b64:	08003bed 	.word	0x08003bed
 8003b68:	08003bed 	.word	0x08003bed
 8003b6c:	08003bed 	.word	0x08003bed
 8003b70:	08003bed 	.word	0x08003bed
 8003b74:	08003bed 	.word	0x08003bed
 8003b78:	08003bed 	.word	0x08003bed
 8003b7c:	08003bf5 	.word	0x08003bf5
 8003b80:	08003bed 	.word	0x08003bed
 8003b84:	08003bed 	.word	0x08003bed
 8003b88:	08003bed 	.word	0x08003bed
 8003b8c:	08003bed 	.word	0x08003bed
 8003b90:	08003bed 	.word	0x08003bed
 8003b94:	08003bed 	.word	0x08003bed
 8003b98:	08003bed 	.word	0x08003bed
 8003b9c:	08003bf5 	.word	0x08003bf5
 8003ba0:	08003bed 	.word	0x08003bed
 8003ba4:	08003bed 	.word	0x08003bed
 8003ba8:	08003bed 	.word	0x08003bed
 8003bac:	08003bed 	.word	0x08003bed
 8003bb0:	08003bed 	.word	0x08003bed
 8003bb4:	08003bed 	.word	0x08003bed
 8003bb8:	08003bed 	.word	0x08003bed
 8003bbc:	08003bf5 	.word	0x08003bf5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc4:	3308      	adds	r3, #8
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 ffc3 	bl	8004b54 <RCCEx_PLL2_Config>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003bd4:	e00f      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bda:	3328      	adds	r3, #40	@ 0x28
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4618      	mov	r0, r3
 8003be0:	f001 f86a 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003be4:	4603      	mov	r3, r0
 8003be6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003bea:	e004      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003bf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003bfe:	4bbf      	ldr	r3, [pc, #764]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c02:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c0c:	4abb      	ldr	r2, [pc, #748]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c12:	e003      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c24:	f002 0302 	and.w	r3, r2, #2
 8003c28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003c32:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003c36:	460b      	mov	r3, r1
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	d041      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c42:	2b05      	cmp	r3, #5
 8003c44:	d824      	bhi.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003c46:	a201      	add	r2, pc, #4	@ (adr r2, 8003c4c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4c:	08003c99 	.word	0x08003c99
 8003c50:	08003c65 	.word	0x08003c65
 8003c54:	08003c7b 	.word	0x08003c7b
 8003c58:	08003c99 	.word	0x08003c99
 8003c5c:	08003c99 	.word	0x08003c99
 8003c60:	08003c99 	.word	0x08003c99
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c68:	3308      	adds	r3, #8
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 ff71 	bl	8004b54 <RCCEx_PLL2_Config>
 8003c72:	4603      	mov	r3, r0
 8003c74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003c78:	e00f      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c7e:	3328      	adds	r3, #40	@ 0x28
 8003c80:	2101      	movs	r1, #1
 8003c82:	4618      	mov	r0, r3
 8003c84:	f001 f818 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003c8e:	e004      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c96:	e000      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003ca2:	4b96      	ldr	r3, [pc, #600]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca6:	f023 0107 	bic.w	r1, r3, #7
 8003caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cb0:	4a92      	ldr	r2, [pc, #584]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003cb2:	430b      	orrs	r3, r1
 8003cb4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003cb6:	e003      	b.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc8:	f002 0304 	and.w	r3, r2, #4
 8003ccc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cd6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	d044      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce8:	2b05      	cmp	r3, #5
 8003cea:	d825      	bhi.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003cec:	a201      	add	r2, pc, #4	@ (adr r2, 8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf2:	bf00      	nop
 8003cf4:	08003d41 	.word	0x08003d41
 8003cf8:	08003d0d 	.word	0x08003d0d
 8003cfc:	08003d23 	.word	0x08003d23
 8003d00:	08003d41 	.word	0x08003d41
 8003d04:	08003d41 	.word	0x08003d41
 8003d08:	08003d41 	.word	0x08003d41
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d10:	3308      	adds	r3, #8
 8003d12:	2101      	movs	r1, #1
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 ff1d 	bl	8004b54 <RCCEx_PLL2_Config>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003d20:	e00f      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d26:	3328      	adds	r3, #40	@ 0x28
 8003d28:	2101      	movs	r1, #1
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 ffc4 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003d30:	4603      	mov	r3, r0
 8003d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003d36:	e004      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d3e:	e000      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10b      	bne.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d4a:	4b6c      	ldr	r3, [pc, #432]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4e:	f023 0107 	bic.w	r1, r3, #7
 8003d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d5a:	4a68      	ldr	r2, [pc, #416]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d5c:	430b      	orrs	r3, r1
 8003d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d60:	e003      	b.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d72:	f002 0320 	and.w	r3, r2, #32
 8003d76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d84:	460b      	mov	r3, r1
 8003d86:	4313      	orrs	r3, r2
 8003d88:	d055      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d96:	d033      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003d98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d9c:	d82c      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003da2:	d02f      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003da8:	d826      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003daa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003dae:	d02b      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003db0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003db4:	d820      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003db6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dba:	d012      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003dbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dc0:	d81a      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d022      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003dc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dca:	d115      	bne.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd0:	3308      	adds	r3, #8
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f000 febd 	bl	8004b54 <RCCEx_PLL2_Config>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003de0:	e015      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de6:	3328      	adds	r3, #40	@ 0x28
 8003de8:	2102      	movs	r1, #2
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 ff64 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003df0:	4603      	mov	r3, r0
 8003df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003df6:	e00a      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dfe:	e006      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e00:	bf00      	nop
 8003e02:	e004      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e04:	bf00      	nop
 8003e06:	e002      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e08:	bf00      	nop
 8003e0a:	e000      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10b      	bne.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e16:	4b39      	ldr	r3, [pc, #228]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e26:	4a35      	ldr	r2, [pc, #212]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e2c:	e003      	b.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003e42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e46:	2300      	movs	r3, #0
 8003e48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003e4c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4313      	orrs	r3, r2
 8003e54:	d058      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e5e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e62:	d033      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003e64:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e68:	d82c      	bhi.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e6e:	d02f      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003e70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e74:	d826      	bhi.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e7a:	d02b      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003e7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e80:	d820      	bhi.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e86:	d012      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e8c:	d81a      	bhi.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d022      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e96:	d115      	bne.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9c:	3308      	adds	r3, #8
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f000 fe57 	bl	8004b54 <RCCEx_PLL2_Config>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003eac:	e015      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb2:	3328      	adds	r3, #40	@ 0x28
 8003eb4:	2102      	movs	r1, #2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 fefe 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003ec2:	e00a      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003eca:	e006      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ecc:	bf00      	nop
 8003ece:	e004      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ed0:	bf00      	nop
 8003ed2:	e002      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ed4:	bf00      	nop
 8003ed6:	e000      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ed8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10e      	bne.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ee2:	4b06      	ldr	r3, [pc, #24]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ef2:	4a02      	ldr	r2, [pc, #8]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ef4:	430b      	orrs	r3, r1
 8003ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ef8:	e006      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003efa:	bf00      	nop
 8003efc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f10:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003f14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f18:	2300      	movs	r3, #0
 8003f1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f1e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003f22:	460b      	mov	r3, r1
 8003f24:	4313      	orrs	r3, r2
 8003f26:	d055      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f30:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003f34:	d033      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003f36:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003f3a:	d82c      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f40:	d02f      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003f42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f46:	d826      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f48:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f4c:	d02b      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003f4e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f52:	d820      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f58:	d012      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003f5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f5e:	d81a      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d022      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003f64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f68:	d115      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f6e:	3308      	adds	r3, #8
 8003f70:	2100      	movs	r1, #0
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 fdee 	bl	8004b54 <RCCEx_PLL2_Config>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003f7e:	e015      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f84:	3328      	adds	r3, #40	@ 0x28
 8003f86:	2102      	movs	r1, #2
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f000 fe95 	bl	8004cb8 <RCCEx_PLL3_Config>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003f94:	e00a      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f9c:	e006      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003f9e:	bf00      	nop
 8003fa0:	e004      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003fa2:	bf00      	nop
 8003fa4:	e002      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003fa6:	bf00      	nop
 8003fa8:	e000      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003faa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10b      	bne.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003fb4:	4ba1      	ldr	r3, [pc, #644]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003fc4:	4a9d      	ldr	r2, [pc, #628]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fc6:	430b      	orrs	r3, r1
 8003fc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fca:	e003      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fdc:	f002 0308 	and.w	r3, r2, #8
 8003fe0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003fea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003fee:	460b      	mov	r3, r1
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	d01e      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ffc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004000:	d10c      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004006:	3328      	adds	r3, #40	@ 0x28
 8004008:	2102      	movs	r1, #2
 800400a:	4618      	mov	r0, r3
 800400c:	f000 fe54 	bl	8004cb8 <RCCEx_PLL3_Config>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d002      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800401c:	4b87      	ldr	r3, [pc, #540]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800401e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004020:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800402c:	4a83      	ldr	r2, [pc, #524]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800402e:	430b      	orrs	r3, r1
 8004030:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403a:	f002 0310 	and.w	r3, r2, #16
 800403e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004042:	2300      	movs	r3, #0
 8004044:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004048:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800404c:	460b      	mov	r3, r1
 800404e:	4313      	orrs	r3, r2
 8004050:	d01e      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004056:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800405a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800405e:	d10c      	bne.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004064:	3328      	adds	r3, #40	@ 0x28
 8004066:	2102      	movs	r1, #2
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fe25 	bl	8004cb8 <RCCEx_PLL3_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d002      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800407a:	4b70      	ldr	r3, [pc, #448]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800407c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004086:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800408a:	4a6c      	ldr	r2, [pc, #432]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800408c:	430b      	orrs	r3, r1
 800408e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004098:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800409c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040a0:	2300      	movs	r3, #0
 80040a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80040a6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80040aa:	460b      	mov	r3, r1
 80040ac:	4313      	orrs	r3, r2
 80040ae:	d03e      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80040b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80040b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040bc:	d022      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80040be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040c2:	d81b      	bhi.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d003      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80040c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040cc:	d00b      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80040ce:	e015      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d4:	3308      	adds	r3, #8
 80040d6:	2100      	movs	r1, #0
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fd3b 	bl	8004b54 <RCCEx_PLL2_Config>
 80040de:	4603      	mov	r3, r0
 80040e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80040e4:	e00f      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ea:	3328      	adds	r3, #40	@ 0x28
 80040ec:	2102      	movs	r1, #2
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 fde2 	bl	8004cb8 <RCCEx_PLL3_Config>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80040fa:	e004      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004102:	e000      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004104:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800410a:	2b00      	cmp	r3, #0
 800410c:	d10b      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800410e:	4b4b      	ldr	r3, [pc, #300]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004112:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800411e:	4a47      	ldr	r2, [pc, #284]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004120:	430b      	orrs	r3, r1
 8004122:	6593      	str	r3, [r2, #88]	@ 0x58
 8004124:	e003      	b.n	800412e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800412a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800412e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004136:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800413a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800413c:	2300      	movs	r3, #0
 800413e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004140:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004144:	460b      	mov	r3, r1
 8004146:	4313      	orrs	r3, r2
 8004148:	d03b      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800414a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004152:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004156:	d01f      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004158:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800415c:	d818      	bhi.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800415e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004162:	d003      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004164:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004168:	d007      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800416a:	e011      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800416c:	4b33      	ldr	r3, [pc, #204]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800416e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004170:	4a32      	ldr	r2, [pc, #200]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004176:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004178:	e00f      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800417a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800417e:	3328      	adds	r3, #40	@ 0x28
 8004180:	2101      	movs	r1, #1
 8004182:	4618      	mov	r0, r3
 8004184:	f000 fd98 	bl	8004cb8 <RCCEx_PLL3_Config>
 8004188:	4603      	mov	r3, r0
 800418a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800418e:	e004      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004196:	e000      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800419a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10b      	bne.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041a2:	4b26      	ldr	r3, [pc, #152]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80041aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b2:	4a22      	ldr	r2, [pc, #136]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041b4:	430b      	orrs	r3, r1
 80041b6:	6553      	str	r3, [r2, #84]	@ 0x54
 80041b8:	e003      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80041c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ca:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80041ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80041d0:	2300      	movs	r3, #0
 80041d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80041d4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80041d8:	460b      	mov	r3, r1
 80041da:	4313      	orrs	r3, r2
 80041dc:	d034      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80041de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80041e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ec:	d007      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80041ee:	e011      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041f0:	4b12      	ldr	r3, [pc, #72]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f4:	4a11      	ldr	r2, [pc, #68]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80041fc:	e00e      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	3308      	adds	r3, #8
 8004204:	2102      	movs	r1, #2
 8004206:	4618      	mov	r0, r3
 8004208:	f000 fca4 	bl	8004b54 <RCCEx_PLL2_Config>
 800420c:	4603      	mov	r3, r0
 800420e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004212:	e003      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800421a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800421c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10d      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004224:	4b05      	ldr	r3, [pc, #20]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004228:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004232:	4a02      	ldr	r2, [pc, #8]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004234:	430b      	orrs	r3, r1
 8004236:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004238:	e006      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800423a:	bf00      	nop
 800423c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004240:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004244:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004250:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004254:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004256:	2300      	movs	r3, #0
 8004258:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800425a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800425e:	460b      	mov	r3, r1
 8004260:	4313      	orrs	r3, r2
 8004262:	d00c      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	3328      	adds	r3, #40	@ 0x28
 800426a:	2102      	movs	r1, #2
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fd23 	bl	8004cb8 <RCCEx_PLL3_Config>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d002      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800427e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004286:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800428a:	663b      	str	r3, [r7, #96]	@ 0x60
 800428c:	2300      	movs	r3, #0
 800428e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004290:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004294:	460b      	mov	r3, r1
 8004296:	4313      	orrs	r3, r2
 8004298:	d038      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800429a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042a6:	d018      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80042a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042ac:	d811      	bhi.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80042ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042b2:	d014      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80042b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042b8:	d80b      	bhi.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d011      	beq.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80042be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042c2:	d106      	bne.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042c4:	4bc3      	ldr	r3, [pc, #780]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c8:	4ac2      	ldr	r2, [pc, #776]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80042d0:	e008      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042d8:	e004      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042da:	bf00      	nop
 80042dc:	e002      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042de:	bf00      	nop
 80042e0:	e000      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d10b      	bne.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042ec:	4bb9      	ldr	r3, [pc, #740]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042fc:	4ab5      	ldr	r2, [pc, #724]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042fe:	430b      	orrs	r3, r1
 8004300:	6553      	str	r3, [r2, #84]	@ 0x54
 8004302:	e003      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004308:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800430c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004314:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004318:	65bb      	str	r3, [r7, #88]	@ 0x58
 800431a:	2300      	movs	r3, #0
 800431c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800431e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004322:	460b      	mov	r3, r1
 8004324:	4313      	orrs	r3, r2
 8004326:	d009      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004328:	4baa      	ldr	r3, [pc, #680]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800432a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800432c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004336:	4aa7      	ldr	r2, [pc, #668]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004338:	430b      	orrs	r3, r1
 800433a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800433c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004344:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004348:	653b      	str	r3, [r7, #80]	@ 0x50
 800434a:	2300      	movs	r3, #0
 800434c:	657b      	str	r3, [r7, #84]	@ 0x54
 800434e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004352:	460b      	mov	r3, r1
 8004354:	4313      	orrs	r3, r2
 8004356:	d00a      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004358:	4b9e      	ldr	r3, [pc, #632]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004364:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004368:	4a9a      	ldr	r2, [pc, #616]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800436a:	430b      	orrs	r3, r1
 800436c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800436e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004376:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800437a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800437c:	2300      	movs	r3, #0
 800437e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004380:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004384:	460b      	mov	r3, r1
 8004386:	4313      	orrs	r3, r2
 8004388:	d009      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800438a:	4b92      	ldr	r3, [pc, #584]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800438c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800438e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004396:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004398:	4a8e      	ldr	r2, [pc, #568]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800439a:	430b      	orrs	r3, r1
 800439c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800439e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80043aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ac:	2300      	movs	r3, #0
 80043ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80043b0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80043b4:	460b      	mov	r3, r1
 80043b6:	4313      	orrs	r3, r2
 80043b8:	d00e      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043ba:	4b86      	ldr	r3, [pc, #536]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	4a85      	ldr	r2, [pc, #532]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043c0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80043c4:	6113      	str	r3, [r2, #16]
 80043c6:	4b83      	ldr	r3, [pc, #524]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043c8:	6919      	ldr	r1, [r3, #16]
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80043d2:	4a80      	ldr	r2, [pc, #512]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043d4:	430b      	orrs	r3, r1
 80043d6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80043d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80043e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043e6:	2300      	movs	r3, #0
 80043e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043ea:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80043ee:	460b      	mov	r3, r1
 80043f0:	4313      	orrs	r3, r2
 80043f2:	d009      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80043f4:	4b77      	ldr	r3, [pc, #476]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043f8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80043fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004402:	4a74      	ldr	r2, [pc, #464]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004404:	430b      	orrs	r3, r1
 8004406:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004414:	633b      	str	r3, [r7, #48]	@ 0x30
 8004416:	2300      	movs	r3, #0
 8004418:	637b      	str	r3, [r7, #52]	@ 0x34
 800441a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800441e:	460b      	mov	r3, r1
 8004420:	4313      	orrs	r3, r2
 8004422:	d00a      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004424:	4b6b      	ldr	r3, [pc, #428]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004428:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800442c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004430:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004434:	4a67      	ldr	r2, [pc, #412]	@ (80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004436:	430b      	orrs	r3, r1
 8004438:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800443a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004442:	2100      	movs	r1, #0
 8004444:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004446:	f003 0301 	and.w	r3, r3, #1
 800444a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800444c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004450:	460b      	mov	r3, r1
 8004452:	4313      	orrs	r3, r2
 8004454:	d011      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445a:	3308      	adds	r3, #8
 800445c:	2100      	movs	r1, #0
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fb78 	bl	8004b54 <RCCEx_PLL2_Config>
 8004464:	4603      	mov	r3, r0
 8004466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800446a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004476:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800447a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004482:	2100      	movs	r1, #0
 8004484:	6239      	str	r1, [r7, #32]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	627b      	str	r3, [r7, #36]	@ 0x24
 800448c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004490:	460b      	mov	r3, r1
 8004492:	4313      	orrs	r3, r2
 8004494:	d011      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449a:	3308      	adds	r3, #8
 800449c:	2101      	movs	r1, #1
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 fb58 	bl	8004b54 <RCCEx_PLL2_Config>
 80044a4:	4603      	mov	r3, r0
 80044a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80044aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80044ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	2100      	movs	r1, #0
 80044c4:	61b9      	str	r1, [r7, #24]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	61fb      	str	r3, [r7, #28]
 80044cc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80044d0:	460b      	mov	r3, r1
 80044d2:	4313      	orrs	r3, r2
 80044d4:	d011      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044da:	3308      	adds	r3, #8
 80044dc:	2102      	movs	r1, #2
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fb38 	bl	8004b54 <RCCEx_PLL2_Config>
 80044e4:	4603      	mov	r3, r0
 80044e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80044ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80044fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004502:	2100      	movs	r1, #0
 8004504:	6139      	str	r1, [r7, #16]
 8004506:	f003 0308 	and.w	r3, r3, #8
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004510:	460b      	mov	r3, r1
 8004512:	4313      	orrs	r3, r2
 8004514:	d011      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451a:	3328      	adds	r3, #40	@ 0x28
 800451c:	2100      	movs	r1, #0
 800451e:	4618      	mov	r0, r3
 8004520:	f000 fbca 	bl	8004cb8 <RCCEx_PLL3_Config>
 8004524:	4603      	mov	r3, r0
 8004526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800452a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800453a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004542:	2100      	movs	r1, #0
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	f003 0310 	and.w	r3, r3, #16
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004550:	460b      	mov	r3, r1
 8004552:	4313      	orrs	r3, r2
 8004554:	d011      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455a:	3328      	adds	r3, #40	@ 0x28
 800455c:	2101      	movs	r1, #1
 800455e:	4618      	mov	r0, r3
 8004560:	f000 fbaa 	bl	8004cb8 <RCCEx_PLL3_Config>
 8004564:	4603      	mov	r3, r0
 8004566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800456a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800457a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004582:	2100      	movs	r1, #0
 8004584:	6039      	str	r1, [r7, #0]
 8004586:	f003 0320 	and.w	r3, r3, #32
 800458a:	607b      	str	r3, [r7, #4]
 800458c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004590:	460b      	mov	r3, r1
 8004592:	4313      	orrs	r3, r2
 8004594:	d011      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	3328      	adds	r3, #40	@ 0x28
 800459c:	2102      	movs	r1, #2
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 fb8a 	bl	8004cb8 <RCCEx_PLL3_Config>
 80045a4:	4603      	mov	r3, r0
 80045a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80045aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80045ba:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	e000      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80045ce:	46bd      	mov	sp, r7
 80045d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045d4:	58024400 	.word	0x58024400

080045d8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80045dc:	f7fe fd96 	bl	800310c <HAL_RCC_GetHCLKFreq>
 80045e0:	4602      	mov	r2, r0
 80045e2:	4b06      	ldr	r3, [pc, #24]	@ (80045fc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	091b      	lsrs	r3, r3, #4
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	4904      	ldr	r1, [pc, #16]	@ (8004600 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80045ee:	5ccb      	ldrb	r3, [r1, r3]
 80045f0:	f003 031f 	and.w	r3, r3, #31
 80045f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	58024400 	.word	0x58024400
 8004600:	08008934 	.word	0x08008934

08004604 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004604:	b480      	push	{r7}
 8004606:	b089      	sub	sp, #36	@ 0x24
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800460c:	4ba1      	ldr	r3, [pc, #644]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800460e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004610:	f003 0303 	and.w	r3, r3, #3
 8004614:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004616:	4b9f      	ldr	r3, [pc, #636]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461a:	0b1b      	lsrs	r3, r3, #12
 800461c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004620:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004622:	4b9c      	ldr	r3, [pc, #624]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004626:	091b      	lsrs	r3, r3, #4
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800462e:	4b99      	ldr	r3, [pc, #612]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004632:	08db      	lsrs	r3, r3, #3
 8004634:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	fb02 f303 	mul.w	r3, r2, r3
 800463e:	ee07 3a90 	vmov	s15, r3
 8004642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004646:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 8111 	beq.w	8004874 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	2b02      	cmp	r3, #2
 8004656:	f000 8083 	beq.w	8004760 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	2b02      	cmp	r3, #2
 800465e:	f200 80a1 	bhi.w	80047a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d056      	beq.n	800471c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800466e:	e099      	b.n	80047a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004670:	4b88      	ldr	r3, [pc, #544]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d02d      	beq.n	80046d8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800467c:	4b85      	ldr	r3, [pc, #532]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	08db      	lsrs	r3, r3, #3
 8004682:	f003 0303 	and.w	r3, r3, #3
 8004686:	4a84      	ldr	r2, [pc, #528]	@ (8004898 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004688:	fa22 f303 	lsr.w	r3, r2, r3
 800468c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	ee07 3a90 	vmov	s15, r3
 8004694:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	ee07 3a90 	vmov	s15, r3
 800469e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046a6:	4b7b      	ldr	r3, [pc, #492]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ae:	ee07 3a90 	vmov	s15, r3
 80046b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80046ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800489c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80046d6:	e087      	b.n	80047e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	ee07 3a90 	vmov	s15, r3
 80046de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046e2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80046e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046ea:	4b6a      	ldr	r3, [pc, #424]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046f2:	ee07 3a90 	vmov	s15, r3
 80046f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80046fe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800489c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004702:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004706:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800470a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800470e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004716:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800471a:	e065      	b.n	80047e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	ee07 3a90 	vmov	s15, r3
 8004722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004726:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800472a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800472e:	4b59      	ldr	r3, [pc, #356]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004736:	ee07 3a90 	vmov	s15, r3
 800473a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800473e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004742:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800489c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004746:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800474a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800474e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004752:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800475a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800475e:	e043      	b.n	80047e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800476a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80048a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800476e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004772:	4b48      	ldr	r3, [pc, #288]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800477a:	ee07 3a90 	vmov	s15, r3
 800477e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004782:	ed97 6a03 	vldr	s12, [r7, #12]
 8004786:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800489c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800478a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800478e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004792:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004796:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800479a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800479e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047a2:	e021      	b.n	80047e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	ee07 3a90 	vmov	s15, r3
 80047aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80047b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047b6:	4b37      	ldr	r3, [pc, #220]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047be:	ee07 3a90 	vmov	s15, r3
 80047c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80047ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800489c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047e6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80047e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ec:	0a5b      	lsrs	r3, r3, #9
 80047ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047f2:	ee07 3a90 	vmov	s15, r3
 80047f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004802:	edd7 6a07 	vldr	s13, [r7, #28]
 8004806:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800480a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800480e:	ee17 2a90 	vmov	r2, s15
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004816:	4b1f      	ldr	r3, [pc, #124]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481a:	0c1b      	lsrs	r3, r3, #16
 800481c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004820:	ee07 3a90 	vmov	s15, r3
 8004824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004828:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800482c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004830:	edd7 6a07 	vldr	s13, [r7, #28]
 8004834:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004838:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800483c:	ee17 2a90 	vmov	r2, s15
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004844:	4b13      	ldr	r3, [pc, #76]	@ (8004894 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004848:	0e1b      	lsrs	r3, r3, #24
 800484a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800484e:	ee07 3a90 	vmov	s15, r3
 8004852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004856:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800485a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800485e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800486a:	ee17 2a90 	vmov	r2, s15
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004872:	e008      	b.n	8004886 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	609a      	str	r2, [r3, #8]
}
 8004886:	bf00      	nop
 8004888:	3724      	adds	r7, #36	@ 0x24
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	58024400 	.word	0x58024400
 8004898:	03d09000 	.word	0x03d09000
 800489c:	46000000 	.word	0x46000000
 80048a0:	4c742400 	.word	0x4c742400
 80048a4:	4a742400 	.word	0x4a742400
 80048a8:	4af42400 	.word	0x4af42400

080048ac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b089      	sub	sp, #36	@ 0x24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80048b4:	4ba1      	ldr	r3, [pc, #644]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b8:	f003 0303 	and.w	r3, r3, #3
 80048bc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80048be:	4b9f      	ldr	r3, [pc, #636]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c2:	0d1b      	lsrs	r3, r3, #20
 80048c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048c8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80048ca:	4b9c      	ldr	r3, [pc, #624]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ce:	0a1b      	lsrs	r3, r3, #8
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80048d6:	4b99      	ldr	r3, [pc, #612]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048da:	08db      	lsrs	r3, r3, #3
 80048dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	fb02 f303 	mul.w	r3, r2, r3
 80048e6:	ee07 3a90 	vmov	s15, r3
 80048ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 8111 	beq.w	8004b1c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	f000 8083 	beq.w	8004a08 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	2b02      	cmp	r3, #2
 8004906:	f200 80a1 	bhi.w	8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d003      	beq.n	8004918 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d056      	beq.n	80049c4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004916:	e099      	b.n	8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004918:	4b88      	ldr	r3, [pc, #544]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0320 	and.w	r3, r3, #32
 8004920:	2b00      	cmp	r3, #0
 8004922:	d02d      	beq.n	8004980 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004924:	4b85      	ldr	r3, [pc, #532]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	08db      	lsrs	r3, r3, #3
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	4a84      	ldr	r2, [pc, #528]	@ (8004b40 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004930:	fa22 f303 	lsr.w	r3, r2, r3
 8004934:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	ee07 3a90 	vmov	s15, r3
 800493c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	ee07 3a90 	vmov	s15, r3
 8004946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800494a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800494e:	4b7b      	ldr	r3, [pc, #492]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004956:	ee07 3a90 	vmov	s15, r3
 800495a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800495e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004962:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004b44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800496a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800496e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004972:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800497a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800497e:	e087      	b.n	8004a90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	ee07 3a90 	vmov	s15, r3
 8004986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800498a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800498e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004992:	4b6a      	ldr	r3, [pc, #424]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800499a:	ee07 3a90 	vmov	s15, r3
 800499e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80049a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004b44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049c2:	e065      	b.n	8004a90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	ee07 3a90 	vmov	s15, r3
 80049ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80049d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049d6:	4b59      	ldr	r3, [pc, #356]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049de:	ee07 3a90 	vmov	s15, r3
 80049e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80049ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004b44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a06:	e043      	b.n	8004a90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	ee07 3a90 	vmov	s15, r3
 8004a0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a12:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004a16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a1a:	4b48      	ldr	r3, [pc, #288]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a22:	ee07 3a90 	vmov	s15, r3
 8004a26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a2e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004b44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a4a:	e021      	b.n	8004a90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	ee07 3a90 	vmov	s15, r3
 8004a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a56:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a5e:	4b37      	ldr	r3, [pc, #220]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a66:	ee07 3a90 	vmov	s15, r3
 8004a6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a72:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004b44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a8e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004a90:	4b2a      	ldr	r3, [pc, #168]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a94:	0a5b      	lsrs	r3, r3, #9
 8004a96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a9a:	ee07 3a90 	vmov	s15, r3
 8004a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aa2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004aa6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004aaa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ab2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ab6:	ee17 2a90 	vmov	r2, s15
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004abe:	4b1f      	ldr	r3, [pc, #124]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	0c1b      	lsrs	r3, r3, #16
 8004ac4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ac8:	ee07 3a90 	vmov	s15, r3
 8004acc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ad4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ad8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004adc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ae0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ae4:	ee17 2a90 	vmov	r2, s15
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004aec:	4b13      	ldr	r3, [pc, #76]	@ (8004b3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af0:	0e1b      	lsrs	r3, r3, #24
 8004af2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004af6:	ee07 3a90 	vmov	s15, r3
 8004afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004afe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b06:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b12:	ee17 2a90 	vmov	r2, s15
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004b1a:	e008      	b.n	8004b2e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	609a      	str	r2, [r3, #8]
}
 8004b2e:	bf00      	nop
 8004b30:	3724      	adds	r7, #36	@ 0x24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	58024400 	.word	0x58024400
 8004b40:	03d09000 	.word	0x03d09000
 8004b44:	46000000 	.word	0x46000000
 8004b48:	4c742400 	.word	0x4c742400
 8004b4c:	4a742400 	.word	0x4a742400
 8004b50:	4af42400 	.word	0x4af42400

08004b54 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b62:	4b53      	ldr	r3, [pc, #332]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	2b03      	cmp	r3, #3
 8004b6c:	d101      	bne.n	8004b72 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e099      	b.n	8004ca6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b72:	4b4f      	ldr	r3, [pc, #316]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a4e      	ldr	r2, [pc, #312]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004b78:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b7e:	f7fc fb41 	bl	8001204 <HAL_GetTick>
 8004b82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b84:	e008      	b.n	8004b98 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b86:	f7fc fb3d 	bl	8001204 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d901      	bls.n	8004b98 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e086      	b.n	8004ca6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b98:	4b45      	ldr	r3, [pc, #276]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1f0      	bne.n	8004b86 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004ba4:	4b42      	ldr	r3, [pc, #264]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	031b      	lsls	r3, r3, #12
 8004bb2:	493f      	ldr	r1, [pc, #252]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	628b      	str	r3, [r1, #40]	@ 0x28
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	025b      	lsls	r3, r3, #9
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	041b      	lsls	r3, r3, #16
 8004bd6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	691b      	ldr	r3, [r3, #16]
 8004be0:	3b01      	subs	r3, #1
 8004be2:	061b      	lsls	r3, r3, #24
 8004be4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004be8:	4931      	ldr	r1, [pc, #196]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004bee:	4b30      	ldr	r3, [pc, #192]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	492d      	ldr	r1, [pc, #180]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c00:	4b2b      	ldr	r3, [pc, #172]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c04:	f023 0220 	bic.w	r2, r3, #32
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	4928      	ldr	r1, [pc, #160]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c12:	4b27      	ldr	r3, [pc, #156]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c16:	4a26      	ldr	r2, [pc, #152]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c18:	f023 0310 	bic.w	r3, r3, #16
 8004c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c1e:	4b24      	ldr	r3, [pc, #144]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c22:	4b24      	ldr	r3, [pc, #144]	@ (8004cb4 <RCCEx_PLL2_Config+0x160>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	69d2      	ldr	r2, [r2, #28]
 8004c2a:	00d2      	lsls	r2, r2, #3
 8004c2c:	4920      	ldr	r1, [pc, #128]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004c32:	4b1f      	ldr	r3, [pc, #124]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c36:	4a1e      	ldr	r2, [pc, #120]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c38:	f043 0310 	orr.w	r3, r3, #16
 8004c3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d106      	bne.n	8004c52 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c44:	4b1a      	ldr	r3, [pc, #104]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c48:	4a19      	ldr	r2, [pc, #100]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c4a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c50:	e00f      	b.n	8004c72 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d106      	bne.n	8004c66 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c58:	4b15      	ldr	r3, [pc, #84]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5c:	4a14      	ldr	r2, [pc, #80]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c64:	e005      	b.n	8004c72 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c66:	4b12      	ldr	r3, [pc, #72]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6a:	4a11      	ldr	r2, [pc, #68]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c70:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c72:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a0e      	ldr	r2, [pc, #56]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c78:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c7e:	f7fc fac1 	bl	8001204 <HAL_GetTick>
 8004c82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c84:	e008      	b.n	8004c98 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c86:	f7fc fabd 	bl	8001204 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d901      	bls.n	8004c98 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e006      	b.n	8004ca6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c98:	4b05      	ldr	r3, [pc, #20]	@ (8004cb0 <RCCEx_PLL2_Config+0x15c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0f0      	beq.n	8004c86 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	58024400 	.word	0x58024400
 8004cb4:	ffff0007 	.word	0xffff0007

08004cb8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004cc6:	4b53      	ldr	r3, [pc, #332]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d101      	bne.n	8004cd6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e099      	b.n	8004e0a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004cd6:	4b4f      	ldr	r3, [pc, #316]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a4e      	ldr	r2, [pc, #312]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004cdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ce0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce2:	f7fc fa8f 	bl	8001204 <HAL_GetTick>
 8004ce6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ce8:	e008      	b.n	8004cfc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004cea:	f7fc fa8b 	bl	8001204 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d901      	bls.n	8004cfc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e086      	b.n	8004e0a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004cfc:	4b45      	ldr	r3, [pc, #276]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1f0      	bne.n	8004cea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004d08:	4b42      	ldr	r3, [pc, #264]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	051b      	lsls	r3, r3, #20
 8004d16:	493f      	ldr	r1, [pc, #252]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	3b01      	subs	r3, #1
 8004d22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	025b      	lsls	r3, r3, #9
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	431a      	orrs	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	041b      	lsls	r3, r3, #16
 8004d3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	061b      	lsls	r3, r3, #24
 8004d48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d4c:	4931      	ldr	r1, [pc, #196]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d52:	4b30      	ldr	r3, [pc, #192]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d56:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	492d      	ldr	r1, [pc, #180]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d64:	4b2b      	ldr	r3, [pc, #172]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d68:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	4928      	ldr	r1, [pc, #160]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d76:	4b27      	ldr	r3, [pc, #156]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d7a:	4a26      	ldr	r2, [pc, #152]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d82:	4b24      	ldr	r3, [pc, #144]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d86:	4b24      	ldr	r3, [pc, #144]	@ (8004e18 <RCCEx_PLL3_Config+0x160>)
 8004d88:	4013      	ands	r3, r2
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	69d2      	ldr	r2, [r2, #28]
 8004d8e:	00d2      	lsls	r2, r2, #3
 8004d90:	4920      	ldr	r1, [pc, #128]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004d96:	4b1f      	ldr	r3, [pc, #124]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004da8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dac:	4a19      	ldr	r2, [pc, #100]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004dae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004db2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004db4:	e00f      	b.n	8004dd6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d106      	bne.n	8004dca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004dbc:	4b15      	ldr	r3, [pc, #84]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc0:	4a14      	ldr	r2, [pc, #80]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004dc2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004dc6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004dc8:	e005      	b.n	8004dd6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004dca:	4b12      	ldr	r3, [pc, #72]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dce:	4a11      	ldr	r2, [pc, #68]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004dd0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a0e      	ldr	r2, [pc, #56]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004de0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004de2:	f7fc fa0f 	bl	8001204 <HAL_GetTick>
 8004de6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004de8:	e008      	b.n	8004dfc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004dea:	f7fc fa0b 	bl	8001204 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d901      	bls.n	8004dfc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e006      	b.n	8004e0a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004dfc:	4b05      	ldr	r3, [pc, #20]	@ (8004e14 <RCCEx_PLL3_Config+0x15c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0f0      	beq.n	8004dea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	58024400 	.word	0x58024400
 8004e18:	ffff0007 	.word	0xffff0007

08004e1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e042      	b.n	8004eb4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d106      	bne.n	8004e46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f7fb ffcf 	bl	8000de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2224      	movs	r2, #36	@ 0x24
 8004e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0201 	bic.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d002      	beq.n	8004e6c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fe1e 	bl	8005aa8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 f8b3 	bl	8004fd8 <UART_SetConfig>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e01b      	b.n	8004eb4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0201 	orr.w	r2, r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 fe9d 	bl	8005bec <UART_CheckIdleState>
 8004eb2:	4603      	mov	r3, r0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3708      	adds	r7, #8
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b08a      	sub	sp, #40	@ 0x28
 8004ec0:	af02      	add	r7, sp, #8
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	603b      	str	r3, [r7, #0]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d17b      	bne.n	8004fce <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d002      	beq.n	8004ee2 <HAL_UART_Transmit+0x26>
 8004edc:	88fb      	ldrh	r3, [r7, #6]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e074      	b.n	8004fd0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2221      	movs	r2, #33	@ 0x21
 8004ef2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ef6:	f7fc f985 	bl	8001204 <HAL_GetTick>
 8004efa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	88fa      	ldrh	r2, [r7, #6]
 8004f00:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	88fa      	ldrh	r2, [r7, #6]
 8004f08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f14:	d108      	bne.n	8004f28 <HAL_UART_Transmit+0x6c>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d104      	bne.n	8004f28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	61bb      	str	r3, [r7, #24]
 8004f26:	e003      	b.n	8004f30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f30:	e030      	b.n	8004f94 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	2180      	movs	r1, #128	@ 0x80
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f000 feff 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d005      	beq.n	8004f54 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e03d      	b.n	8004fd0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10b      	bne.n	8004f72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	881b      	ldrh	r3, [r3, #0]
 8004f5e:	461a      	mov	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f68:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	3302      	adds	r3, #2
 8004f6e:	61bb      	str	r3, [r7, #24]
 8004f70:	e007      	b.n	8004f82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	781a      	ldrb	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	3301      	adds	r3, #1
 8004f80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	b29a      	uxth	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1c8      	bne.n	8004f32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	2140      	movs	r1, #64	@ 0x40
 8004faa:	68f8      	ldr	r0, [r7, #12]
 8004fac:	f000 fec8 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d005      	beq.n	8004fc2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2220      	movs	r2, #32
 8004fba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e006      	b.n	8004fd0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2220      	movs	r2, #32
 8004fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	e000      	b.n	8004fd0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004fce:	2302      	movs	r3, #2
  }
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3720      	adds	r7, #32
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fdc:	b092      	sub	sp, #72	@ 0x48
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	431a      	orrs	r2, r3
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	69db      	ldr	r3, [r3, #28]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	4bbe      	ldr	r3, [pc, #760]	@ (8005300 <UART_SetConfig+0x328>)
 8005008:	4013      	ands	r3, r2
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	6812      	ldr	r2, [r2, #0]
 800500e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005010:	430b      	orrs	r3, r1
 8005012:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	68da      	ldr	r2, [r3, #12]
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	699b      	ldr	r3, [r3, #24]
 800502e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4ab3      	ldr	r2, [pc, #716]	@ (8005304 <UART_SetConfig+0x32c>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d004      	beq.n	8005044 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	6a1b      	ldr	r3, [r3, #32]
 800503e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005040:	4313      	orrs	r3, r2
 8005042:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	4baf      	ldr	r3, [pc, #700]	@ (8005308 <UART_SetConfig+0x330>)
 800504c:	4013      	ands	r3, r2
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	6812      	ldr	r2, [r2, #0]
 8005052:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005054:	430b      	orrs	r3, r1
 8005056:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505e:	f023 010f 	bic.w	r1, r3, #15
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4aa6      	ldr	r2, [pc, #664]	@ (800530c <UART_SetConfig+0x334>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d177      	bne.n	8005168 <UART_SetConfig+0x190>
 8005078:	4ba5      	ldr	r3, [pc, #660]	@ (8005310 <UART_SetConfig+0x338>)
 800507a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800507c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005080:	2b28      	cmp	r3, #40	@ 0x28
 8005082:	d86d      	bhi.n	8005160 <UART_SetConfig+0x188>
 8005084:	a201      	add	r2, pc, #4	@ (adr r2, 800508c <UART_SetConfig+0xb4>)
 8005086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508a:	bf00      	nop
 800508c:	08005131 	.word	0x08005131
 8005090:	08005161 	.word	0x08005161
 8005094:	08005161 	.word	0x08005161
 8005098:	08005161 	.word	0x08005161
 800509c:	08005161 	.word	0x08005161
 80050a0:	08005161 	.word	0x08005161
 80050a4:	08005161 	.word	0x08005161
 80050a8:	08005161 	.word	0x08005161
 80050ac:	08005139 	.word	0x08005139
 80050b0:	08005161 	.word	0x08005161
 80050b4:	08005161 	.word	0x08005161
 80050b8:	08005161 	.word	0x08005161
 80050bc:	08005161 	.word	0x08005161
 80050c0:	08005161 	.word	0x08005161
 80050c4:	08005161 	.word	0x08005161
 80050c8:	08005161 	.word	0x08005161
 80050cc:	08005141 	.word	0x08005141
 80050d0:	08005161 	.word	0x08005161
 80050d4:	08005161 	.word	0x08005161
 80050d8:	08005161 	.word	0x08005161
 80050dc:	08005161 	.word	0x08005161
 80050e0:	08005161 	.word	0x08005161
 80050e4:	08005161 	.word	0x08005161
 80050e8:	08005161 	.word	0x08005161
 80050ec:	08005149 	.word	0x08005149
 80050f0:	08005161 	.word	0x08005161
 80050f4:	08005161 	.word	0x08005161
 80050f8:	08005161 	.word	0x08005161
 80050fc:	08005161 	.word	0x08005161
 8005100:	08005161 	.word	0x08005161
 8005104:	08005161 	.word	0x08005161
 8005108:	08005161 	.word	0x08005161
 800510c:	08005151 	.word	0x08005151
 8005110:	08005161 	.word	0x08005161
 8005114:	08005161 	.word	0x08005161
 8005118:	08005161 	.word	0x08005161
 800511c:	08005161 	.word	0x08005161
 8005120:	08005161 	.word	0x08005161
 8005124:	08005161 	.word	0x08005161
 8005128:	08005161 	.word	0x08005161
 800512c:	08005159 	.word	0x08005159
 8005130:	2301      	movs	r3, #1
 8005132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005136:	e222      	b.n	800557e <UART_SetConfig+0x5a6>
 8005138:	2304      	movs	r3, #4
 800513a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800513e:	e21e      	b.n	800557e <UART_SetConfig+0x5a6>
 8005140:	2308      	movs	r3, #8
 8005142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005146:	e21a      	b.n	800557e <UART_SetConfig+0x5a6>
 8005148:	2310      	movs	r3, #16
 800514a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800514e:	e216      	b.n	800557e <UART_SetConfig+0x5a6>
 8005150:	2320      	movs	r3, #32
 8005152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005156:	e212      	b.n	800557e <UART_SetConfig+0x5a6>
 8005158:	2340      	movs	r3, #64	@ 0x40
 800515a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800515e:	e20e      	b.n	800557e <UART_SetConfig+0x5a6>
 8005160:	2380      	movs	r3, #128	@ 0x80
 8005162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005166:	e20a      	b.n	800557e <UART_SetConfig+0x5a6>
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a69      	ldr	r2, [pc, #420]	@ (8005314 <UART_SetConfig+0x33c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d130      	bne.n	80051d4 <UART_SetConfig+0x1fc>
 8005172:	4b67      	ldr	r3, [pc, #412]	@ (8005310 <UART_SetConfig+0x338>)
 8005174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	2b05      	cmp	r3, #5
 800517c:	d826      	bhi.n	80051cc <UART_SetConfig+0x1f4>
 800517e:	a201      	add	r2, pc, #4	@ (adr r2, 8005184 <UART_SetConfig+0x1ac>)
 8005180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005184:	0800519d 	.word	0x0800519d
 8005188:	080051a5 	.word	0x080051a5
 800518c:	080051ad 	.word	0x080051ad
 8005190:	080051b5 	.word	0x080051b5
 8005194:	080051bd 	.word	0x080051bd
 8005198:	080051c5 	.word	0x080051c5
 800519c:	2300      	movs	r3, #0
 800519e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051a2:	e1ec      	b.n	800557e <UART_SetConfig+0x5a6>
 80051a4:	2304      	movs	r3, #4
 80051a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051aa:	e1e8      	b.n	800557e <UART_SetConfig+0x5a6>
 80051ac:	2308      	movs	r3, #8
 80051ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051b2:	e1e4      	b.n	800557e <UART_SetConfig+0x5a6>
 80051b4:	2310      	movs	r3, #16
 80051b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ba:	e1e0      	b.n	800557e <UART_SetConfig+0x5a6>
 80051bc:	2320      	movs	r3, #32
 80051be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051c2:	e1dc      	b.n	800557e <UART_SetConfig+0x5a6>
 80051c4:	2340      	movs	r3, #64	@ 0x40
 80051c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ca:	e1d8      	b.n	800557e <UART_SetConfig+0x5a6>
 80051cc:	2380      	movs	r3, #128	@ 0x80
 80051ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051d2:	e1d4      	b.n	800557e <UART_SetConfig+0x5a6>
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a4f      	ldr	r2, [pc, #316]	@ (8005318 <UART_SetConfig+0x340>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d130      	bne.n	8005240 <UART_SetConfig+0x268>
 80051de:	4b4c      	ldr	r3, [pc, #304]	@ (8005310 <UART_SetConfig+0x338>)
 80051e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051e2:	f003 0307 	and.w	r3, r3, #7
 80051e6:	2b05      	cmp	r3, #5
 80051e8:	d826      	bhi.n	8005238 <UART_SetConfig+0x260>
 80051ea:	a201      	add	r2, pc, #4	@ (adr r2, 80051f0 <UART_SetConfig+0x218>)
 80051ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f0:	08005209 	.word	0x08005209
 80051f4:	08005211 	.word	0x08005211
 80051f8:	08005219 	.word	0x08005219
 80051fc:	08005221 	.word	0x08005221
 8005200:	08005229 	.word	0x08005229
 8005204:	08005231 	.word	0x08005231
 8005208:	2300      	movs	r3, #0
 800520a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800520e:	e1b6      	b.n	800557e <UART_SetConfig+0x5a6>
 8005210:	2304      	movs	r3, #4
 8005212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005216:	e1b2      	b.n	800557e <UART_SetConfig+0x5a6>
 8005218:	2308      	movs	r3, #8
 800521a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800521e:	e1ae      	b.n	800557e <UART_SetConfig+0x5a6>
 8005220:	2310      	movs	r3, #16
 8005222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005226:	e1aa      	b.n	800557e <UART_SetConfig+0x5a6>
 8005228:	2320      	movs	r3, #32
 800522a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800522e:	e1a6      	b.n	800557e <UART_SetConfig+0x5a6>
 8005230:	2340      	movs	r3, #64	@ 0x40
 8005232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005236:	e1a2      	b.n	800557e <UART_SetConfig+0x5a6>
 8005238:	2380      	movs	r3, #128	@ 0x80
 800523a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800523e:	e19e      	b.n	800557e <UART_SetConfig+0x5a6>
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a35      	ldr	r2, [pc, #212]	@ (800531c <UART_SetConfig+0x344>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d130      	bne.n	80052ac <UART_SetConfig+0x2d4>
 800524a:	4b31      	ldr	r3, [pc, #196]	@ (8005310 <UART_SetConfig+0x338>)
 800524c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524e:	f003 0307 	and.w	r3, r3, #7
 8005252:	2b05      	cmp	r3, #5
 8005254:	d826      	bhi.n	80052a4 <UART_SetConfig+0x2cc>
 8005256:	a201      	add	r2, pc, #4	@ (adr r2, 800525c <UART_SetConfig+0x284>)
 8005258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800525c:	08005275 	.word	0x08005275
 8005260:	0800527d 	.word	0x0800527d
 8005264:	08005285 	.word	0x08005285
 8005268:	0800528d 	.word	0x0800528d
 800526c:	08005295 	.word	0x08005295
 8005270:	0800529d 	.word	0x0800529d
 8005274:	2300      	movs	r3, #0
 8005276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800527a:	e180      	b.n	800557e <UART_SetConfig+0x5a6>
 800527c:	2304      	movs	r3, #4
 800527e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005282:	e17c      	b.n	800557e <UART_SetConfig+0x5a6>
 8005284:	2308      	movs	r3, #8
 8005286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800528a:	e178      	b.n	800557e <UART_SetConfig+0x5a6>
 800528c:	2310      	movs	r3, #16
 800528e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005292:	e174      	b.n	800557e <UART_SetConfig+0x5a6>
 8005294:	2320      	movs	r3, #32
 8005296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800529a:	e170      	b.n	800557e <UART_SetConfig+0x5a6>
 800529c:	2340      	movs	r3, #64	@ 0x40
 800529e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052a2:	e16c      	b.n	800557e <UART_SetConfig+0x5a6>
 80052a4:	2380      	movs	r3, #128	@ 0x80
 80052a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052aa:	e168      	b.n	800557e <UART_SetConfig+0x5a6>
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005320 <UART_SetConfig+0x348>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d142      	bne.n	800533c <UART_SetConfig+0x364>
 80052b6:	4b16      	ldr	r3, [pc, #88]	@ (8005310 <UART_SetConfig+0x338>)
 80052b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ba:	f003 0307 	and.w	r3, r3, #7
 80052be:	2b05      	cmp	r3, #5
 80052c0:	d838      	bhi.n	8005334 <UART_SetConfig+0x35c>
 80052c2:	a201      	add	r2, pc, #4	@ (adr r2, 80052c8 <UART_SetConfig+0x2f0>)
 80052c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c8:	080052e1 	.word	0x080052e1
 80052cc:	080052e9 	.word	0x080052e9
 80052d0:	080052f1 	.word	0x080052f1
 80052d4:	080052f9 	.word	0x080052f9
 80052d8:	08005325 	.word	0x08005325
 80052dc:	0800532d 	.word	0x0800532d
 80052e0:	2300      	movs	r3, #0
 80052e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052e6:	e14a      	b.n	800557e <UART_SetConfig+0x5a6>
 80052e8:	2304      	movs	r3, #4
 80052ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ee:	e146      	b.n	800557e <UART_SetConfig+0x5a6>
 80052f0:	2308      	movs	r3, #8
 80052f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052f6:	e142      	b.n	800557e <UART_SetConfig+0x5a6>
 80052f8:	2310      	movs	r3, #16
 80052fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052fe:	e13e      	b.n	800557e <UART_SetConfig+0x5a6>
 8005300:	cfff69f3 	.word	0xcfff69f3
 8005304:	58000c00 	.word	0x58000c00
 8005308:	11fff4ff 	.word	0x11fff4ff
 800530c:	40011000 	.word	0x40011000
 8005310:	58024400 	.word	0x58024400
 8005314:	40004400 	.word	0x40004400
 8005318:	40004800 	.word	0x40004800
 800531c:	40004c00 	.word	0x40004c00
 8005320:	40005000 	.word	0x40005000
 8005324:	2320      	movs	r3, #32
 8005326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800532a:	e128      	b.n	800557e <UART_SetConfig+0x5a6>
 800532c:	2340      	movs	r3, #64	@ 0x40
 800532e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005332:	e124      	b.n	800557e <UART_SetConfig+0x5a6>
 8005334:	2380      	movs	r3, #128	@ 0x80
 8005336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800533a:	e120      	b.n	800557e <UART_SetConfig+0x5a6>
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4acb      	ldr	r2, [pc, #812]	@ (8005670 <UART_SetConfig+0x698>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d176      	bne.n	8005434 <UART_SetConfig+0x45c>
 8005346:	4bcb      	ldr	r3, [pc, #812]	@ (8005674 <UART_SetConfig+0x69c>)
 8005348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800534a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800534e:	2b28      	cmp	r3, #40	@ 0x28
 8005350:	d86c      	bhi.n	800542c <UART_SetConfig+0x454>
 8005352:	a201      	add	r2, pc, #4	@ (adr r2, 8005358 <UART_SetConfig+0x380>)
 8005354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005358:	080053fd 	.word	0x080053fd
 800535c:	0800542d 	.word	0x0800542d
 8005360:	0800542d 	.word	0x0800542d
 8005364:	0800542d 	.word	0x0800542d
 8005368:	0800542d 	.word	0x0800542d
 800536c:	0800542d 	.word	0x0800542d
 8005370:	0800542d 	.word	0x0800542d
 8005374:	0800542d 	.word	0x0800542d
 8005378:	08005405 	.word	0x08005405
 800537c:	0800542d 	.word	0x0800542d
 8005380:	0800542d 	.word	0x0800542d
 8005384:	0800542d 	.word	0x0800542d
 8005388:	0800542d 	.word	0x0800542d
 800538c:	0800542d 	.word	0x0800542d
 8005390:	0800542d 	.word	0x0800542d
 8005394:	0800542d 	.word	0x0800542d
 8005398:	0800540d 	.word	0x0800540d
 800539c:	0800542d 	.word	0x0800542d
 80053a0:	0800542d 	.word	0x0800542d
 80053a4:	0800542d 	.word	0x0800542d
 80053a8:	0800542d 	.word	0x0800542d
 80053ac:	0800542d 	.word	0x0800542d
 80053b0:	0800542d 	.word	0x0800542d
 80053b4:	0800542d 	.word	0x0800542d
 80053b8:	08005415 	.word	0x08005415
 80053bc:	0800542d 	.word	0x0800542d
 80053c0:	0800542d 	.word	0x0800542d
 80053c4:	0800542d 	.word	0x0800542d
 80053c8:	0800542d 	.word	0x0800542d
 80053cc:	0800542d 	.word	0x0800542d
 80053d0:	0800542d 	.word	0x0800542d
 80053d4:	0800542d 	.word	0x0800542d
 80053d8:	0800541d 	.word	0x0800541d
 80053dc:	0800542d 	.word	0x0800542d
 80053e0:	0800542d 	.word	0x0800542d
 80053e4:	0800542d 	.word	0x0800542d
 80053e8:	0800542d 	.word	0x0800542d
 80053ec:	0800542d 	.word	0x0800542d
 80053f0:	0800542d 	.word	0x0800542d
 80053f4:	0800542d 	.word	0x0800542d
 80053f8:	08005425 	.word	0x08005425
 80053fc:	2301      	movs	r3, #1
 80053fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005402:	e0bc      	b.n	800557e <UART_SetConfig+0x5a6>
 8005404:	2304      	movs	r3, #4
 8005406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800540a:	e0b8      	b.n	800557e <UART_SetConfig+0x5a6>
 800540c:	2308      	movs	r3, #8
 800540e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005412:	e0b4      	b.n	800557e <UART_SetConfig+0x5a6>
 8005414:	2310      	movs	r3, #16
 8005416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800541a:	e0b0      	b.n	800557e <UART_SetConfig+0x5a6>
 800541c:	2320      	movs	r3, #32
 800541e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005422:	e0ac      	b.n	800557e <UART_SetConfig+0x5a6>
 8005424:	2340      	movs	r3, #64	@ 0x40
 8005426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800542a:	e0a8      	b.n	800557e <UART_SetConfig+0x5a6>
 800542c:	2380      	movs	r3, #128	@ 0x80
 800542e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005432:	e0a4      	b.n	800557e <UART_SetConfig+0x5a6>
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a8f      	ldr	r2, [pc, #572]	@ (8005678 <UART_SetConfig+0x6a0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d130      	bne.n	80054a0 <UART_SetConfig+0x4c8>
 800543e:	4b8d      	ldr	r3, [pc, #564]	@ (8005674 <UART_SetConfig+0x69c>)
 8005440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005442:	f003 0307 	and.w	r3, r3, #7
 8005446:	2b05      	cmp	r3, #5
 8005448:	d826      	bhi.n	8005498 <UART_SetConfig+0x4c0>
 800544a:	a201      	add	r2, pc, #4	@ (adr r2, 8005450 <UART_SetConfig+0x478>)
 800544c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005450:	08005469 	.word	0x08005469
 8005454:	08005471 	.word	0x08005471
 8005458:	08005479 	.word	0x08005479
 800545c:	08005481 	.word	0x08005481
 8005460:	08005489 	.word	0x08005489
 8005464:	08005491 	.word	0x08005491
 8005468:	2300      	movs	r3, #0
 800546a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546e:	e086      	b.n	800557e <UART_SetConfig+0x5a6>
 8005470:	2304      	movs	r3, #4
 8005472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005476:	e082      	b.n	800557e <UART_SetConfig+0x5a6>
 8005478:	2308      	movs	r3, #8
 800547a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800547e:	e07e      	b.n	800557e <UART_SetConfig+0x5a6>
 8005480:	2310      	movs	r3, #16
 8005482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005486:	e07a      	b.n	800557e <UART_SetConfig+0x5a6>
 8005488:	2320      	movs	r3, #32
 800548a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800548e:	e076      	b.n	800557e <UART_SetConfig+0x5a6>
 8005490:	2340      	movs	r3, #64	@ 0x40
 8005492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005496:	e072      	b.n	800557e <UART_SetConfig+0x5a6>
 8005498:	2380      	movs	r3, #128	@ 0x80
 800549a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800549e:	e06e      	b.n	800557e <UART_SetConfig+0x5a6>
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a75      	ldr	r2, [pc, #468]	@ (800567c <UART_SetConfig+0x6a4>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d130      	bne.n	800550c <UART_SetConfig+0x534>
 80054aa:	4b72      	ldr	r3, [pc, #456]	@ (8005674 <UART_SetConfig+0x69c>)
 80054ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ae:	f003 0307 	and.w	r3, r3, #7
 80054b2:	2b05      	cmp	r3, #5
 80054b4:	d826      	bhi.n	8005504 <UART_SetConfig+0x52c>
 80054b6:	a201      	add	r2, pc, #4	@ (adr r2, 80054bc <UART_SetConfig+0x4e4>)
 80054b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054bc:	080054d5 	.word	0x080054d5
 80054c0:	080054dd 	.word	0x080054dd
 80054c4:	080054e5 	.word	0x080054e5
 80054c8:	080054ed 	.word	0x080054ed
 80054cc:	080054f5 	.word	0x080054f5
 80054d0:	080054fd 	.word	0x080054fd
 80054d4:	2300      	movs	r3, #0
 80054d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054da:	e050      	b.n	800557e <UART_SetConfig+0x5a6>
 80054dc:	2304      	movs	r3, #4
 80054de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054e2:	e04c      	b.n	800557e <UART_SetConfig+0x5a6>
 80054e4:	2308      	movs	r3, #8
 80054e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ea:	e048      	b.n	800557e <UART_SetConfig+0x5a6>
 80054ec:	2310      	movs	r3, #16
 80054ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054f2:	e044      	b.n	800557e <UART_SetConfig+0x5a6>
 80054f4:	2320      	movs	r3, #32
 80054f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054fa:	e040      	b.n	800557e <UART_SetConfig+0x5a6>
 80054fc:	2340      	movs	r3, #64	@ 0x40
 80054fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005502:	e03c      	b.n	800557e <UART_SetConfig+0x5a6>
 8005504:	2380      	movs	r3, #128	@ 0x80
 8005506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800550a:	e038      	b.n	800557e <UART_SetConfig+0x5a6>
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a5b      	ldr	r2, [pc, #364]	@ (8005680 <UART_SetConfig+0x6a8>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d130      	bne.n	8005578 <UART_SetConfig+0x5a0>
 8005516:	4b57      	ldr	r3, [pc, #348]	@ (8005674 <UART_SetConfig+0x69c>)
 8005518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551a:	f003 0307 	and.w	r3, r3, #7
 800551e:	2b05      	cmp	r3, #5
 8005520:	d826      	bhi.n	8005570 <UART_SetConfig+0x598>
 8005522:	a201      	add	r2, pc, #4	@ (adr r2, 8005528 <UART_SetConfig+0x550>)
 8005524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005528:	08005541 	.word	0x08005541
 800552c:	08005549 	.word	0x08005549
 8005530:	08005551 	.word	0x08005551
 8005534:	08005559 	.word	0x08005559
 8005538:	08005561 	.word	0x08005561
 800553c:	08005569 	.word	0x08005569
 8005540:	2302      	movs	r3, #2
 8005542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005546:	e01a      	b.n	800557e <UART_SetConfig+0x5a6>
 8005548:	2304      	movs	r3, #4
 800554a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800554e:	e016      	b.n	800557e <UART_SetConfig+0x5a6>
 8005550:	2308      	movs	r3, #8
 8005552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005556:	e012      	b.n	800557e <UART_SetConfig+0x5a6>
 8005558:	2310      	movs	r3, #16
 800555a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800555e:	e00e      	b.n	800557e <UART_SetConfig+0x5a6>
 8005560:	2320      	movs	r3, #32
 8005562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005566:	e00a      	b.n	800557e <UART_SetConfig+0x5a6>
 8005568:	2340      	movs	r3, #64	@ 0x40
 800556a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800556e:	e006      	b.n	800557e <UART_SetConfig+0x5a6>
 8005570:	2380      	movs	r3, #128	@ 0x80
 8005572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005576:	e002      	b.n	800557e <UART_SetConfig+0x5a6>
 8005578:	2380      	movs	r3, #128	@ 0x80
 800557a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a3f      	ldr	r2, [pc, #252]	@ (8005680 <UART_SetConfig+0x6a8>)
 8005584:	4293      	cmp	r3, r2
 8005586:	f040 80f8 	bne.w	800577a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800558a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800558e:	2b20      	cmp	r3, #32
 8005590:	dc46      	bgt.n	8005620 <UART_SetConfig+0x648>
 8005592:	2b02      	cmp	r3, #2
 8005594:	f2c0 8082 	blt.w	800569c <UART_SetConfig+0x6c4>
 8005598:	3b02      	subs	r3, #2
 800559a:	2b1e      	cmp	r3, #30
 800559c:	d87e      	bhi.n	800569c <UART_SetConfig+0x6c4>
 800559e:	a201      	add	r2, pc, #4	@ (adr r2, 80055a4 <UART_SetConfig+0x5cc>)
 80055a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a4:	08005627 	.word	0x08005627
 80055a8:	0800569d 	.word	0x0800569d
 80055ac:	0800562f 	.word	0x0800562f
 80055b0:	0800569d 	.word	0x0800569d
 80055b4:	0800569d 	.word	0x0800569d
 80055b8:	0800569d 	.word	0x0800569d
 80055bc:	0800563f 	.word	0x0800563f
 80055c0:	0800569d 	.word	0x0800569d
 80055c4:	0800569d 	.word	0x0800569d
 80055c8:	0800569d 	.word	0x0800569d
 80055cc:	0800569d 	.word	0x0800569d
 80055d0:	0800569d 	.word	0x0800569d
 80055d4:	0800569d 	.word	0x0800569d
 80055d8:	0800569d 	.word	0x0800569d
 80055dc:	0800564f 	.word	0x0800564f
 80055e0:	0800569d 	.word	0x0800569d
 80055e4:	0800569d 	.word	0x0800569d
 80055e8:	0800569d 	.word	0x0800569d
 80055ec:	0800569d 	.word	0x0800569d
 80055f0:	0800569d 	.word	0x0800569d
 80055f4:	0800569d 	.word	0x0800569d
 80055f8:	0800569d 	.word	0x0800569d
 80055fc:	0800569d 	.word	0x0800569d
 8005600:	0800569d 	.word	0x0800569d
 8005604:	0800569d 	.word	0x0800569d
 8005608:	0800569d 	.word	0x0800569d
 800560c:	0800569d 	.word	0x0800569d
 8005610:	0800569d 	.word	0x0800569d
 8005614:	0800569d 	.word	0x0800569d
 8005618:	0800569d 	.word	0x0800569d
 800561c:	0800568f 	.word	0x0800568f
 8005620:	2b40      	cmp	r3, #64	@ 0x40
 8005622:	d037      	beq.n	8005694 <UART_SetConfig+0x6bc>
 8005624:	e03a      	b.n	800569c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005626:	f7fe ffd7 	bl	80045d8 <HAL_RCCEx_GetD3PCLK1Freq>
 800562a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800562c:	e03c      	b.n	80056a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800562e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005632:	4618      	mov	r0, r3
 8005634:	f7fe ffe6 	bl	8004604 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800563c:	e034      	b.n	80056a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800563e:	f107 0318 	add.w	r3, r7, #24
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff f932 	bl	80048ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800564c:	e02c      	b.n	80056a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800564e:	4b09      	ldr	r3, [pc, #36]	@ (8005674 <UART_SetConfig+0x69c>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0320 	and.w	r3, r3, #32
 8005656:	2b00      	cmp	r3, #0
 8005658:	d016      	beq.n	8005688 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800565a:	4b06      	ldr	r3, [pc, #24]	@ (8005674 <UART_SetConfig+0x69c>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	08db      	lsrs	r3, r3, #3
 8005660:	f003 0303 	and.w	r3, r3, #3
 8005664:	4a07      	ldr	r2, [pc, #28]	@ (8005684 <UART_SetConfig+0x6ac>)
 8005666:	fa22 f303 	lsr.w	r3, r2, r3
 800566a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800566c:	e01c      	b.n	80056a8 <UART_SetConfig+0x6d0>
 800566e:	bf00      	nop
 8005670:	40011400 	.word	0x40011400
 8005674:	58024400 	.word	0x58024400
 8005678:	40007800 	.word	0x40007800
 800567c:	40007c00 	.word	0x40007c00
 8005680:	58000c00 	.word	0x58000c00
 8005684:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005688:	4b9d      	ldr	r3, [pc, #628]	@ (8005900 <UART_SetConfig+0x928>)
 800568a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800568c:	e00c      	b.n	80056a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800568e:	4b9d      	ldr	r3, [pc, #628]	@ (8005904 <UART_SetConfig+0x92c>)
 8005690:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005692:	e009      	b.n	80056a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005694:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800569a:	e005      	b.n	80056a8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800569c:	2300      	movs	r3, #0
 800569e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80056a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f000 81de 	beq.w	8005a6c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b4:	4a94      	ldr	r2, [pc, #592]	@ (8005908 <UART_SetConfig+0x930>)
 80056b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056ba:	461a      	mov	r2, r3
 80056bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056be:	fbb3 f3f2 	udiv	r3, r3, r2
 80056c2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	4613      	mov	r3, r2
 80056ca:	005b      	lsls	r3, r3, #1
 80056cc:	4413      	add	r3, r2
 80056ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d305      	bcc.n	80056e0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056dc:	429a      	cmp	r2, r3
 80056de:	d903      	bls.n	80056e8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80056e6:	e1c1      	b.n	8005a6c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ea:	2200      	movs	r2, #0
 80056ec:	60bb      	str	r3, [r7, #8]
 80056ee:	60fa      	str	r2, [r7, #12]
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f4:	4a84      	ldr	r2, [pc, #528]	@ (8005908 <UART_SetConfig+0x930>)
 80056f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	2200      	movs	r2, #0
 80056fe:	603b      	str	r3, [r7, #0]
 8005700:	607a      	str	r2, [r7, #4]
 8005702:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005706:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800570a:	f7fa fe41 	bl	8000390 <__aeabi_uldivmod>
 800570e:	4602      	mov	r2, r0
 8005710:	460b      	mov	r3, r1
 8005712:	4610      	mov	r0, r2
 8005714:	4619      	mov	r1, r3
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	020b      	lsls	r3, r1, #8
 8005720:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005724:	0202      	lsls	r2, r0, #8
 8005726:	6979      	ldr	r1, [r7, #20]
 8005728:	6849      	ldr	r1, [r1, #4]
 800572a:	0849      	lsrs	r1, r1, #1
 800572c:	2000      	movs	r0, #0
 800572e:	460c      	mov	r4, r1
 8005730:	4605      	mov	r5, r0
 8005732:	eb12 0804 	adds.w	r8, r2, r4
 8005736:	eb43 0905 	adc.w	r9, r3, r5
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	469a      	mov	sl, r3
 8005742:	4693      	mov	fp, r2
 8005744:	4652      	mov	r2, sl
 8005746:	465b      	mov	r3, fp
 8005748:	4640      	mov	r0, r8
 800574a:	4649      	mov	r1, r9
 800574c:	f7fa fe20 	bl	8000390 <__aeabi_uldivmod>
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4613      	mov	r3, r2
 8005756:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800575e:	d308      	bcc.n	8005772 <UART_SetConfig+0x79a>
 8005760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005762:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005766:	d204      	bcs.n	8005772 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800576e:	60da      	str	r2, [r3, #12]
 8005770:	e17c      	b.n	8005a6c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005778:	e178      	b.n	8005a6c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005782:	f040 80c5 	bne.w	8005910 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005786:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800578a:	2b20      	cmp	r3, #32
 800578c:	dc48      	bgt.n	8005820 <UART_SetConfig+0x848>
 800578e:	2b00      	cmp	r3, #0
 8005790:	db7b      	blt.n	800588a <UART_SetConfig+0x8b2>
 8005792:	2b20      	cmp	r3, #32
 8005794:	d879      	bhi.n	800588a <UART_SetConfig+0x8b2>
 8005796:	a201      	add	r2, pc, #4	@ (adr r2, 800579c <UART_SetConfig+0x7c4>)
 8005798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579c:	08005827 	.word	0x08005827
 80057a0:	0800582f 	.word	0x0800582f
 80057a4:	0800588b 	.word	0x0800588b
 80057a8:	0800588b 	.word	0x0800588b
 80057ac:	08005837 	.word	0x08005837
 80057b0:	0800588b 	.word	0x0800588b
 80057b4:	0800588b 	.word	0x0800588b
 80057b8:	0800588b 	.word	0x0800588b
 80057bc:	08005847 	.word	0x08005847
 80057c0:	0800588b 	.word	0x0800588b
 80057c4:	0800588b 	.word	0x0800588b
 80057c8:	0800588b 	.word	0x0800588b
 80057cc:	0800588b 	.word	0x0800588b
 80057d0:	0800588b 	.word	0x0800588b
 80057d4:	0800588b 	.word	0x0800588b
 80057d8:	0800588b 	.word	0x0800588b
 80057dc:	08005857 	.word	0x08005857
 80057e0:	0800588b 	.word	0x0800588b
 80057e4:	0800588b 	.word	0x0800588b
 80057e8:	0800588b 	.word	0x0800588b
 80057ec:	0800588b 	.word	0x0800588b
 80057f0:	0800588b 	.word	0x0800588b
 80057f4:	0800588b 	.word	0x0800588b
 80057f8:	0800588b 	.word	0x0800588b
 80057fc:	0800588b 	.word	0x0800588b
 8005800:	0800588b 	.word	0x0800588b
 8005804:	0800588b 	.word	0x0800588b
 8005808:	0800588b 	.word	0x0800588b
 800580c:	0800588b 	.word	0x0800588b
 8005810:	0800588b 	.word	0x0800588b
 8005814:	0800588b 	.word	0x0800588b
 8005818:	0800588b 	.word	0x0800588b
 800581c:	0800587d 	.word	0x0800587d
 8005820:	2b40      	cmp	r3, #64	@ 0x40
 8005822:	d02e      	beq.n	8005882 <UART_SetConfig+0x8aa>
 8005824:	e031      	b.n	800588a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005826:	f7fd fca1 	bl	800316c <HAL_RCC_GetPCLK1Freq>
 800582a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800582c:	e033      	b.n	8005896 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800582e:	f7fd fcb3 	bl	8003198 <HAL_RCC_GetPCLK2Freq>
 8005832:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005834:	e02f      	b.n	8005896 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005836:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800583a:	4618      	mov	r0, r3
 800583c:	f7fe fee2 	bl	8004604 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005844:	e027      	b.n	8005896 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005846:	f107 0318 	add.w	r3, r7, #24
 800584a:	4618      	mov	r0, r3
 800584c:	f7ff f82e 	bl	80048ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005854:	e01f      	b.n	8005896 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005856:	4b2d      	ldr	r3, [pc, #180]	@ (800590c <UART_SetConfig+0x934>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0320 	and.w	r3, r3, #32
 800585e:	2b00      	cmp	r3, #0
 8005860:	d009      	beq.n	8005876 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005862:	4b2a      	ldr	r3, [pc, #168]	@ (800590c <UART_SetConfig+0x934>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	08db      	lsrs	r3, r3, #3
 8005868:	f003 0303 	and.w	r3, r3, #3
 800586c:	4a24      	ldr	r2, [pc, #144]	@ (8005900 <UART_SetConfig+0x928>)
 800586e:	fa22 f303 	lsr.w	r3, r2, r3
 8005872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005874:	e00f      	b.n	8005896 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005876:	4b22      	ldr	r3, [pc, #136]	@ (8005900 <UART_SetConfig+0x928>)
 8005878:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800587a:	e00c      	b.n	8005896 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800587c:	4b21      	ldr	r3, [pc, #132]	@ (8005904 <UART_SetConfig+0x92c>)
 800587e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005880:	e009      	b.n	8005896 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005888:	e005      	b.n	8005896 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800588a:	2300      	movs	r3, #0
 800588c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005894:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 80e7 	beq.w	8005a6c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a2:	4a19      	ldr	r2, [pc, #100]	@ (8005908 <UART_SetConfig+0x930>)
 80058a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058a8:	461a      	mov	r2, r3
 80058aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80058b0:	005a      	lsls	r2, r3, #1
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	085b      	lsrs	r3, r3, #1
 80058b8:	441a      	add	r2, r3
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058c6:	2b0f      	cmp	r3, #15
 80058c8:	d916      	bls.n	80058f8 <UART_SetConfig+0x920>
 80058ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058d0:	d212      	bcs.n	80058f8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	f023 030f 	bic.w	r3, r3, #15
 80058da:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058de:	085b      	lsrs	r3, r3, #1
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	f003 0307 	and.w	r3, r3, #7
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80058ea:	4313      	orrs	r3, r2
 80058ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80058f4:	60da      	str	r2, [r3, #12]
 80058f6:	e0b9      	b.n	8005a6c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80058fe:	e0b5      	b.n	8005a6c <UART_SetConfig+0xa94>
 8005900:	03d09000 	.word	0x03d09000
 8005904:	003d0900 	.word	0x003d0900
 8005908:	08008944 	.word	0x08008944
 800590c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005910:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005914:	2b20      	cmp	r3, #32
 8005916:	dc49      	bgt.n	80059ac <UART_SetConfig+0x9d4>
 8005918:	2b00      	cmp	r3, #0
 800591a:	db7c      	blt.n	8005a16 <UART_SetConfig+0xa3e>
 800591c:	2b20      	cmp	r3, #32
 800591e:	d87a      	bhi.n	8005a16 <UART_SetConfig+0xa3e>
 8005920:	a201      	add	r2, pc, #4	@ (adr r2, 8005928 <UART_SetConfig+0x950>)
 8005922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005926:	bf00      	nop
 8005928:	080059b3 	.word	0x080059b3
 800592c:	080059bb 	.word	0x080059bb
 8005930:	08005a17 	.word	0x08005a17
 8005934:	08005a17 	.word	0x08005a17
 8005938:	080059c3 	.word	0x080059c3
 800593c:	08005a17 	.word	0x08005a17
 8005940:	08005a17 	.word	0x08005a17
 8005944:	08005a17 	.word	0x08005a17
 8005948:	080059d3 	.word	0x080059d3
 800594c:	08005a17 	.word	0x08005a17
 8005950:	08005a17 	.word	0x08005a17
 8005954:	08005a17 	.word	0x08005a17
 8005958:	08005a17 	.word	0x08005a17
 800595c:	08005a17 	.word	0x08005a17
 8005960:	08005a17 	.word	0x08005a17
 8005964:	08005a17 	.word	0x08005a17
 8005968:	080059e3 	.word	0x080059e3
 800596c:	08005a17 	.word	0x08005a17
 8005970:	08005a17 	.word	0x08005a17
 8005974:	08005a17 	.word	0x08005a17
 8005978:	08005a17 	.word	0x08005a17
 800597c:	08005a17 	.word	0x08005a17
 8005980:	08005a17 	.word	0x08005a17
 8005984:	08005a17 	.word	0x08005a17
 8005988:	08005a17 	.word	0x08005a17
 800598c:	08005a17 	.word	0x08005a17
 8005990:	08005a17 	.word	0x08005a17
 8005994:	08005a17 	.word	0x08005a17
 8005998:	08005a17 	.word	0x08005a17
 800599c:	08005a17 	.word	0x08005a17
 80059a0:	08005a17 	.word	0x08005a17
 80059a4:	08005a17 	.word	0x08005a17
 80059a8:	08005a09 	.word	0x08005a09
 80059ac:	2b40      	cmp	r3, #64	@ 0x40
 80059ae:	d02e      	beq.n	8005a0e <UART_SetConfig+0xa36>
 80059b0:	e031      	b.n	8005a16 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059b2:	f7fd fbdb 	bl	800316c <HAL_RCC_GetPCLK1Freq>
 80059b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80059b8:	e033      	b.n	8005a22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059ba:	f7fd fbed 	bl	8003198 <HAL_RCC_GetPCLK2Freq>
 80059be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80059c0:	e02f      	b.n	8005a22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7fe fe1c 	bl	8004604 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80059cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059d0:	e027      	b.n	8005a22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80059d2:	f107 0318 	add.w	r3, r7, #24
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7fe ff68 	bl	80048ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059e0:	e01f      	b.n	8005a22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059e2:	4b2d      	ldr	r3, [pc, #180]	@ (8005a98 <UART_SetConfig+0xac0>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 0320 	and.w	r3, r3, #32
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d009      	beq.n	8005a02 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80059ee:	4b2a      	ldr	r3, [pc, #168]	@ (8005a98 <UART_SetConfig+0xac0>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	08db      	lsrs	r3, r3, #3
 80059f4:	f003 0303 	and.w	r3, r3, #3
 80059f8:	4a28      	ldr	r2, [pc, #160]	@ (8005a9c <UART_SetConfig+0xac4>)
 80059fa:	fa22 f303 	lsr.w	r3, r2, r3
 80059fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a00:	e00f      	b.n	8005a22 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005a02:	4b26      	ldr	r3, [pc, #152]	@ (8005a9c <UART_SetConfig+0xac4>)
 8005a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a06:	e00c      	b.n	8005a22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005a08:	4b25      	ldr	r3, [pc, #148]	@ (8005aa0 <UART_SetConfig+0xac8>)
 8005a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a0c:	e009      	b.n	8005a22 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a14:	e005      	b.n	8005a22 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005a16:	2300      	movs	r3, #0
 8005a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005a20:	bf00      	nop
    }

    if (pclk != 0U)
 8005a22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d021      	beq.n	8005a6c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa4 <UART_SetConfig+0xacc>)
 8005a2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a32:	461a      	mov	r2, r3
 8005a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a36:	fbb3 f2f2 	udiv	r2, r3, r2
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	085b      	lsrs	r3, r3, #1
 8005a40:	441a      	add	r2, r3
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a4e:	2b0f      	cmp	r3, #15
 8005a50:	d909      	bls.n	8005a66 <UART_SetConfig+0xa8e>
 8005a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a58:	d205      	bcs.n	8005a66 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	60da      	str	r2, [r3, #12]
 8005a64:	e002      	b.n	8005a6c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	2200      	movs	r2, #0
 8005a86:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005a88:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3748      	adds	r7, #72	@ 0x48
 8005a90:	46bd      	mov	sp, r7
 8005a92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a96:	bf00      	nop
 8005a98:	58024400 	.word	0x58024400
 8005a9c:	03d09000 	.word	0x03d09000
 8005aa0:	003d0900 	.word	0x003d0900
 8005aa4:	08008944 	.word	0x08008944

08005aa8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00a      	beq.n	8005ad2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00a      	beq.n	8005af4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00a      	beq.n	8005b16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1a:	f003 0304 	and.w	r3, r3, #4
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00a      	beq.n	8005b38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	430a      	orrs	r2, r1
 8005b36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3c:	f003 0310 	and.w	r3, r3, #16
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00a      	beq.n	8005b5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5e:	f003 0320 	and.w	r3, r3, #32
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00a      	beq.n	8005b7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d01a      	beq.n	8005bbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ba6:	d10a      	bne.n	8005bbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	605a      	str	r2, [r3, #4]
  }
}
 8005be0:	bf00      	nop
 8005be2:	370c      	adds	r7, #12
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b098      	sub	sp, #96	@ 0x60
 8005bf0:	af02      	add	r7, sp, #8
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005bfc:	f7fb fb02 	bl	8001204 <HAL_GetTick>
 8005c00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b08      	cmp	r3, #8
 8005c0e:	d12f      	bne.n	8005c70 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 f88e 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d022      	beq.n	8005c70 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c32:	e853 3f00 	ldrex	r3, [r3]
 8005c36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	461a      	mov	r2, r3
 8005c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005c4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c50:	e841 2300 	strex	r3, r2, [r1]
 8005c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1e6      	bne.n	8005c2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e063      	b.n	8005d38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0304 	and.w	r3, r3, #4
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	d149      	bne.n	8005d12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c7e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c86:	2200      	movs	r2, #0
 8005c88:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f857 	bl	8005d40 <UART_WaitOnFlagUntilTimeout>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d03c      	beq.n	8005d12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	e853 3f00 	ldrex	r3, [r3]
 8005ca4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
 8005ca8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cbe:	e841 2300 	strex	r3, r2, [r1]
 8005cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1e6      	bne.n	8005c98 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	3308      	adds	r3, #8
 8005cd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	e853 3f00 	ldrex	r3, [r3]
 8005cd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f023 0301 	bic.w	r3, r3, #1
 8005ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3308      	adds	r3, #8
 8005ce8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cea:	61fa      	str	r2, [r7, #28]
 8005cec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	69b9      	ldr	r1, [r7, #24]
 8005cf0:	69fa      	ldr	r2, [r7, #28]
 8005cf2:	e841 2300 	strex	r3, r2, [r1]
 8005cf6:	617b      	str	r3, [r7, #20]
   return(result);
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1e5      	bne.n	8005cca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2220      	movs	r2, #32
 8005d02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e012      	b.n	8005d38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2220      	movs	r2, #32
 8005d16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3758      	adds	r7, #88	@ 0x58
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	603b      	str	r3, [r7, #0]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d50:	e04f      	b.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d58:	d04b      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d5a:	f7fb fa53 	bl	8001204 <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	69ba      	ldr	r2, [r7, #24]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d302      	bcc.n	8005d70 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d101      	bne.n	8005d74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e04e      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0304 	and.w	r3, r3, #4
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d037      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b80      	cmp	r3, #128	@ 0x80
 8005d86:	d034      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2b40      	cmp	r3, #64	@ 0x40
 8005d8c:	d031      	beq.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b08      	cmp	r3, #8
 8005d9a:	d110      	bne.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2208      	movs	r2, #8
 8005da2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 f839 	bl	8005e1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2208      	movs	r2, #8
 8005dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e029      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	69db      	ldr	r3, [r3, #28]
 8005dc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005dc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005dcc:	d111      	bne.n	8005df2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005dd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f000 f81f 	bl	8005e1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2220      	movs	r2, #32
 8005de2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e00f      	b.n	8005e12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	69da      	ldr	r2, [r3, #28]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	bf0c      	ite	eq
 8005e02:	2301      	moveq	r3, #1
 8005e04:	2300      	movne	r3, #0
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	461a      	mov	r2, r3
 8005e0a:	79fb      	ldrb	r3, [r7, #7]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d0a0      	beq.n	8005d52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
	...

08005e1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b095      	sub	sp, #84	@ 0x54
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e2c:	e853 3f00 	ldrex	r3, [r3]
 8005e30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	461a      	mov	r2, r3
 8005e40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e42:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e4a:	e841 2300 	strex	r3, r2, [r1]
 8005e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1e6      	bne.n	8005e24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3308      	adds	r3, #8
 8005e5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5e:	6a3b      	ldr	r3, [r7, #32]
 8005e60:	e853 3f00 	ldrex	r3, [r3]
 8005e64:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e66:	69fa      	ldr	r2, [r7, #28]
 8005e68:	4b1e      	ldr	r3, [pc, #120]	@ (8005ee4 <UART_EndRxTransfer+0xc8>)
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	3308      	adds	r3, #8
 8005e74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e7e:	e841 2300 	strex	r3, r2, [r1]
 8005e82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1e5      	bne.n	8005e56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d118      	bne.n	8005ec4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	e853 3f00 	ldrex	r3, [r3]
 8005e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f023 0310 	bic.w	r3, r3, #16
 8005ea6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	461a      	mov	r2, r3
 8005eae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eb0:	61bb      	str	r3, [r7, #24]
 8005eb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb4:	6979      	ldr	r1, [r7, #20]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	e841 2300 	strex	r3, r2, [r1]
 8005ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1e6      	bne.n	8005e92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005ed8:	bf00      	nop
 8005eda:	3754      	adds	r7, #84	@ 0x54
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr
 8005ee4:	effffffe 	.word	0xeffffffe

08005ee8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d101      	bne.n	8005efe <HAL_UARTEx_DisableFifoMode+0x16>
 8005efa:	2302      	movs	r3, #2
 8005efc:	e027      	b.n	8005f4e <HAL_UARTEx_DisableFifoMode+0x66>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2224      	movs	r2, #36	@ 0x24
 8005f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f022 0201 	bic.w	r2, r2, #1
 8005f24:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005f2c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2220      	movs	r2, #32
 8005f40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3714      	adds	r7, #20
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr

08005f5a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d101      	bne.n	8005f72 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005f6e:	2302      	movs	r3, #2
 8005f70:	e02d      	b.n	8005fce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2224      	movs	r2, #36	@ 0x24
 8005f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 0201 	bic.w	r2, r2, #1
 8005f98:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	430a      	orrs	r2, r1
 8005fac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 f850 	bl	8006054 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2220      	movs	r2, #32
 8005fc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}

08005fd6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005fd6:	b580      	push	{r7, lr}
 8005fd8:	b084      	sub	sp, #16
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
 8005fde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e02d      	b.n	800604a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2224      	movs	r2, #36	@ 0x24
 8005ffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0201 	bic.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 f812 	bl	8006054 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2220      	movs	r2, #32
 800603c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
	...

08006054 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006060:	2b00      	cmp	r3, #0
 8006062:	d108      	bne.n	8006076 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006074:	e031      	b.n	80060da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006076:	2310      	movs	r3, #16
 8006078:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800607a:	2310      	movs	r3, #16
 800607c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	0e5b      	lsrs	r3, r3, #25
 8006086:	b2db      	uxtb	r3, r3
 8006088:	f003 0307 	and.w	r3, r3, #7
 800608c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	0f5b      	lsrs	r3, r3, #29
 8006096:	b2db      	uxtb	r3, r3
 8006098:	f003 0307 	and.w	r3, r3, #7
 800609c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800609e:	7bbb      	ldrb	r3, [r7, #14]
 80060a0:	7b3a      	ldrb	r2, [r7, #12]
 80060a2:	4911      	ldr	r1, [pc, #68]	@ (80060e8 <UARTEx_SetNbDataToProcess+0x94>)
 80060a4:	5c8a      	ldrb	r2, [r1, r2]
 80060a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80060aa:	7b3a      	ldrb	r2, [r7, #12]
 80060ac:	490f      	ldr	r1, [pc, #60]	@ (80060ec <UARTEx_SetNbDataToProcess+0x98>)
 80060ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80060b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80060bc:	7bfb      	ldrb	r3, [r7, #15]
 80060be:	7b7a      	ldrb	r2, [r7, #13]
 80060c0:	4909      	ldr	r1, [pc, #36]	@ (80060e8 <UARTEx_SetNbDataToProcess+0x94>)
 80060c2:	5c8a      	ldrb	r2, [r1, r2]
 80060c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80060c8:	7b7a      	ldrb	r2, [r7, #13]
 80060ca:	4908      	ldr	r1, [pc, #32]	@ (80060ec <UARTEx_SetNbDataToProcess+0x98>)
 80060cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80060ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80060da:	bf00      	nop
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	0800895c 	.word	0x0800895c
 80060ec:	08008964 	.word	0x08008964

080060f0 <__cvt>:
 80060f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060f2:	ed2d 8b02 	vpush	{d8}
 80060f6:	eeb0 8b40 	vmov.f64	d8, d0
 80060fa:	b085      	sub	sp, #20
 80060fc:	4617      	mov	r7, r2
 80060fe:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8006100:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006102:	ee18 2a90 	vmov	r2, s17
 8006106:	f025 0520 	bic.w	r5, r5, #32
 800610a:	2a00      	cmp	r2, #0
 800610c:	bfb6      	itet	lt
 800610e:	222d      	movlt	r2, #45	@ 0x2d
 8006110:	2200      	movge	r2, #0
 8006112:	eeb1 8b40 	vneglt.f64	d8, d0
 8006116:	2d46      	cmp	r5, #70	@ 0x46
 8006118:	460c      	mov	r4, r1
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	d004      	beq.n	8006128 <__cvt+0x38>
 800611e:	2d45      	cmp	r5, #69	@ 0x45
 8006120:	d100      	bne.n	8006124 <__cvt+0x34>
 8006122:	3401      	adds	r4, #1
 8006124:	2102      	movs	r1, #2
 8006126:	e000      	b.n	800612a <__cvt+0x3a>
 8006128:	2103      	movs	r1, #3
 800612a:	ab03      	add	r3, sp, #12
 800612c:	9301      	str	r3, [sp, #4]
 800612e:	ab02      	add	r3, sp, #8
 8006130:	9300      	str	r3, [sp, #0]
 8006132:	4622      	mov	r2, r4
 8006134:	4633      	mov	r3, r6
 8006136:	eeb0 0b48 	vmov.f64	d0, d8
 800613a:	f000 fe2d 	bl	8006d98 <_dtoa_r>
 800613e:	2d47      	cmp	r5, #71	@ 0x47
 8006140:	d114      	bne.n	800616c <__cvt+0x7c>
 8006142:	07fb      	lsls	r3, r7, #31
 8006144:	d50a      	bpl.n	800615c <__cvt+0x6c>
 8006146:	1902      	adds	r2, r0, r4
 8006148:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800614c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006150:	bf08      	it	eq
 8006152:	9203      	streq	r2, [sp, #12]
 8006154:	2130      	movs	r1, #48	@ 0x30
 8006156:	9b03      	ldr	r3, [sp, #12]
 8006158:	4293      	cmp	r3, r2
 800615a:	d319      	bcc.n	8006190 <__cvt+0xa0>
 800615c:	9b03      	ldr	r3, [sp, #12]
 800615e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006160:	1a1b      	subs	r3, r3, r0
 8006162:	6013      	str	r3, [r2, #0]
 8006164:	b005      	add	sp, #20
 8006166:	ecbd 8b02 	vpop	{d8}
 800616a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800616c:	2d46      	cmp	r5, #70	@ 0x46
 800616e:	eb00 0204 	add.w	r2, r0, r4
 8006172:	d1e9      	bne.n	8006148 <__cvt+0x58>
 8006174:	7803      	ldrb	r3, [r0, #0]
 8006176:	2b30      	cmp	r3, #48	@ 0x30
 8006178:	d107      	bne.n	800618a <__cvt+0x9a>
 800617a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800617e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006182:	bf1c      	itt	ne
 8006184:	f1c4 0401 	rsbne	r4, r4, #1
 8006188:	6034      	strne	r4, [r6, #0]
 800618a:	6833      	ldr	r3, [r6, #0]
 800618c:	441a      	add	r2, r3
 800618e:	e7db      	b.n	8006148 <__cvt+0x58>
 8006190:	1c5c      	adds	r4, r3, #1
 8006192:	9403      	str	r4, [sp, #12]
 8006194:	7019      	strb	r1, [r3, #0]
 8006196:	e7de      	b.n	8006156 <__cvt+0x66>

08006198 <__exponent>:
 8006198:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800619a:	2900      	cmp	r1, #0
 800619c:	bfba      	itte	lt
 800619e:	4249      	neglt	r1, r1
 80061a0:	232d      	movlt	r3, #45	@ 0x2d
 80061a2:	232b      	movge	r3, #43	@ 0x2b
 80061a4:	2909      	cmp	r1, #9
 80061a6:	7002      	strb	r2, [r0, #0]
 80061a8:	7043      	strb	r3, [r0, #1]
 80061aa:	dd29      	ble.n	8006200 <__exponent+0x68>
 80061ac:	f10d 0307 	add.w	r3, sp, #7
 80061b0:	461d      	mov	r5, r3
 80061b2:	270a      	movs	r7, #10
 80061b4:	461a      	mov	r2, r3
 80061b6:	fbb1 f6f7 	udiv	r6, r1, r7
 80061ba:	fb07 1416 	mls	r4, r7, r6, r1
 80061be:	3430      	adds	r4, #48	@ 0x30
 80061c0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80061c4:	460c      	mov	r4, r1
 80061c6:	2c63      	cmp	r4, #99	@ 0x63
 80061c8:	f103 33ff 	add.w	r3, r3, #4294967295
 80061cc:	4631      	mov	r1, r6
 80061ce:	dcf1      	bgt.n	80061b4 <__exponent+0x1c>
 80061d0:	3130      	adds	r1, #48	@ 0x30
 80061d2:	1e94      	subs	r4, r2, #2
 80061d4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80061d8:	1c41      	adds	r1, r0, #1
 80061da:	4623      	mov	r3, r4
 80061dc:	42ab      	cmp	r3, r5
 80061de:	d30a      	bcc.n	80061f6 <__exponent+0x5e>
 80061e0:	f10d 0309 	add.w	r3, sp, #9
 80061e4:	1a9b      	subs	r3, r3, r2
 80061e6:	42ac      	cmp	r4, r5
 80061e8:	bf88      	it	hi
 80061ea:	2300      	movhi	r3, #0
 80061ec:	3302      	adds	r3, #2
 80061ee:	4403      	add	r3, r0
 80061f0:	1a18      	subs	r0, r3, r0
 80061f2:	b003      	add	sp, #12
 80061f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061f6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80061fa:	f801 6f01 	strb.w	r6, [r1, #1]!
 80061fe:	e7ed      	b.n	80061dc <__exponent+0x44>
 8006200:	2330      	movs	r3, #48	@ 0x30
 8006202:	3130      	adds	r1, #48	@ 0x30
 8006204:	7083      	strb	r3, [r0, #2]
 8006206:	70c1      	strb	r1, [r0, #3]
 8006208:	1d03      	adds	r3, r0, #4
 800620a:	e7f1      	b.n	80061f0 <__exponent+0x58>
 800620c:	0000      	movs	r0, r0
	...

08006210 <_printf_float>:
 8006210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006214:	b08d      	sub	sp, #52	@ 0x34
 8006216:	460c      	mov	r4, r1
 8006218:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800621c:	4616      	mov	r6, r2
 800621e:	461f      	mov	r7, r3
 8006220:	4605      	mov	r5, r0
 8006222:	f000 fca9 	bl	8006b78 <_localeconv_r>
 8006226:	f8d0 b000 	ldr.w	fp, [r0]
 800622a:	4658      	mov	r0, fp
 800622c:	f7fa f8a8 	bl	8000380 <strlen>
 8006230:	2300      	movs	r3, #0
 8006232:	930a      	str	r3, [sp, #40]	@ 0x28
 8006234:	f8d8 3000 	ldr.w	r3, [r8]
 8006238:	f894 9018 	ldrb.w	r9, [r4, #24]
 800623c:	6822      	ldr	r2, [r4, #0]
 800623e:	9005      	str	r0, [sp, #20]
 8006240:	3307      	adds	r3, #7
 8006242:	f023 0307 	bic.w	r3, r3, #7
 8006246:	f103 0108 	add.w	r1, r3, #8
 800624a:	f8c8 1000 	str.w	r1, [r8]
 800624e:	ed93 0b00 	vldr	d0, [r3]
 8006252:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80064b0 <_printf_float+0x2a0>
 8006256:	eeb0 7bc0 	vabs.f64	d7, d0
 800625a:	eeb4 7b46 	vcmp.f64	d7, d6
 800625e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006262:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8006266:	dd24      	ble.n	80062b2 <_printf_float+0xa2>
 8006268:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800626c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006270:	d502      	bpl.n	8006278 <_printf_float+0x68>
 8006272:	232d      	movs	r3, #45	@ 0x2d
 8006274:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006278:	498f      	ldr	r1, [pc, #572]	@ (80064b8 <_printf_float+0x2a8>)
 800627a:	4b90      	ldr	r3, [pc, #576]	@ (80064bc <_printf_float+0x2ac>)
 800627c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8006280:	bf8c      	ite	hi
 8006282:	4688      	movhi	r8, r1
 8006284:	4698      	movls	r8, r3
 8006286:	f022 0204 	bic.w	r2, r2, #4
 800628a:	2303      	movs	r3, #3
 800628c:	6123      	str	r3, [r4, #16]
 800628e:	6022      	str	r2, [r4, #0]
 8006290:	f04f 0a00 	mov.w	sl, #0
 8006294:	9700      	str	r7, [sp, #0]
 8006296:	4633      	mov	r3, r6
 8006298:	aa0b      	add	r2, sp, #44	@ 0x2c
 800629a:	4621      	mov	r1, r4
 800629c:	4628      	mov	r0, r5
 800629e:	f000 f9d1 	bl	8006644 <_printf_common>
 80062a2:	3001      	adds	r0, #1
 80062a4:	f040 8089 	bne.w	80063ba <_printf_float+0x1aa>
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ac:	b00d      	add	sp, #52	@ 0x34
 80062ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b2:	eeb4 0b40 	vcmp.f64	d0, d0
 80062b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ba:	d709      	bvc.n	80062d0 <_printf_float+0xc0>
 80062bc:	ee10 3a90 	vmov	r3, s1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	bfbc      	itt	lt
 80062c4:	232d      	movlt	r3, #45	@ 0x2d
 80062c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80062ca:	497d      	ldr	r1, [pc, #500]	@ (80064c0 <_printf_float+0x2b0>)
 80062cc:	4b7d      	ldr	r3, [pc, #500]	@ (80064c4 <_printf_float+0x2b4>)
 80062ce:	e7d5      	b.n	800627c <_printf_float+0x6c>
 80062d0:	6863      	ldr	r3, [r4, #4]
 80062d2:	1c59      	adds	r1, r3, #1
 80062d4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80062d8:	d139      	bne.n	800634e <_printf_float+0x13e>
 80062da:	2306      	movs	r3, #6
 80062dc:	6063      	str	r3, [r4, #4]
 80062de:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80062e2:	2300      	movs	r3, #0
 80062e4:	6022      	str	r2, [r4, #0]
 80062e6:	9303      	str	r3, [sp, #12]
 80062e8:	ab0a      	add	r3, sp, #40	@ 0x28
 80062ea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80062ee:	ab09      	add	r3, sp, #36	@ 0x24
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	6861      	ldr	r1, [r4, #4]
 80062f4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80062f8:	4628      	mov	r0, r5
 80062fa:	f7ff fef9 	bl	80060f0 <__cvt>
 80062fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006302:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006304:	4680      	mov	r8, r0
 8006306:	d129      	bne.n	800635c <_printf_float+0x14c>
 8006308:	1cc8      	adds	r0, r1, #3
 800630a:	db02      	blt.n	8006312 <_printf_float+0x102>
 800630c:	6863      	ldr	r3, [r4, #4]
 800630e:	4299      	cmp	r1, r3
 8006310:	dd41      	ble.n	8006396 <_printf_float+0x186>
 8006312:	f1a9 0902 	sub.w	r9, r9, #2
 8006316:	fa5f f989 	uxtb.w	r9, r9
 800631a:	3901      	subs	r1, #1
 800631c:	464a      	mov	r2, r9
 800631e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006322:	9109      	str	r1, [sp, #36]	@ 0x24
 8006324:	f7ff ff38 	bl	8006198 <__exponent>
 8006328:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800632a:	1813      	adds	r3, r2, r0
 800632c:	2a01      	cmp	r2, #1
 800632e:	4682      	mov	sl, r0
 8006330:	6123      	str	r3, [r4, #16]
 8006332:	dc02      	bgt.n	800633a <_printf_float+0x12a>
 8006334:	6822      	ldr	r2, [r4, #0]
 8006336:	07d2      	lsls	r2, r2, #31
 8006338:	d501      	bpl.n	800633e <_printf_float+0x12e>
 800633a:	3301      	adds	r3, #1
 800633c:	6123      	str	r3, [r4, #16]
 800633e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006342:	2b00      	cmp	r3, #0
 8006344:	d0a6      	beq.n	8006294 <_printf_float+0x84>
 8006346:	232d      	movs	r3, #45	@ 0x2d
 8006348:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800634c:	e7a2      	b.n	8006294 <_printf_float+0x84>
 800634e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006352:	d1c4      	bne.n	80062de <_printf_float+0xce>
 8006354:	2b00      	cmp	r3, #0
 8006356:	d1c2      	bne.n	80062de <_printf_float+0xce>
 8006358:	2301      	movs	r3, #1
 800635a:	e7bf      	b.n	80062dc <_printf_float+0xcc>
 800635c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006360:	d9db      	bls.n	800631a <_printf_float+0x10a>
 8006362:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8006366:	d118      	bne.n	800639a <_printf_float+0x18a>
 8006368:	2900      	cmp	r1, #0
 800636a:	6863      	ldr	r3, [r4, #4]
 800636c:	dd0b      	ble.n	8006386 <_printf_float+0x176>
 800636e:	6121      	str	r1, [r4, #16]
 8006370:	b913      	cbnz	r3, 8006378 <_printf_float+0x168>
 8006372:	6822      	ldr	r2, [r4, #0]
 8006374:	07d0      	lsls	r0, r2, #31
 8006376:	d502      	bpl.n	800637e <_printf_float+0x16e>
 8006378:	3301      	adds	r3, #1
 800637a:	440b      	add	r3, r1
 800637c:	6123      	str	r3, [r4, #16]
 800637e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006380:	f04f 0a00 	mov.w	sl, #0
 8006384:	e7db      	b.n	800633e <_printf_float+0x12e>
 8006386:	b913      	cbnz	r3, 800638e <_printf_float+0x17e>
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	07d2      	lsls	r2, r2, #31
 800638c:	d501      	bpl.n	8006392 <_printf_float+0x182>
 800638e:	3302      	adds	r3, #2
 8006390:	e7f4      	b.n	800637c <_printf_float+0x16c>
 8006392:	2301      	movs	r3, #1
 8006394:	e7f2      	b.n	800637c <_printf_float+0x16c>
 8006396:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800639a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800639c:	4299      	cmp	r1, r3
 800639e:	db05      	blt.n	80063ac <_printf_float+0x19c>
 80063a0:	6823      	ldr	r3, [r4, #0]
 80063a2:	6121      	str	r1, [r4, #16]
 80063a4:	07d8      	lsls	r0, r3, #31
 80063a6:	d5ea      	bpl.n	800637e <_printf_float+0x16e>
 80063a8:	1c4b      	adds	r3, r1, #1
 80063aa:	e7e7      	b.n	800637c <_printf_float+0x16c>
 80063ac:	2900      	cmp	r1, #0
 80063ae:	bfd4      	ite	le
 80063b0:	f1c1 0202 	rsble	r2, r1, #2
 80063b4:	2201      	movgt	r2, #1
 80063b6:	4413      	add	r3, r2
 80063b8:	e7e0      	b.n	800637c <_printf_float+0x16c>
 80063ba:	6823      	ldr	r3, [r4, #0]
 80063bc:	055a      	lsls	r2, r3, #21
 80063be:	d407      	bmi.n	80063d0 <_printf_float+0x1c0>
 80063c0:	6923      	ldr	r3, [r4, #16]
 80063c2:	4642      	mov	r2, r8
 80063c4:	4631      	mov	r1, r6
 80063c6:	4628      	mov	r0, r5
 80063c8:	47b8      	blx	r7
 80063ca:	3001      	adds	r0, #1
 80063cc:	d12a      	bne.n	8006424 <_printf_float+0x214>
 80063ce:	e76b      	b.n	80062a8 <_printf_float+0x98>
 80063d0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80063d4:	f240 80e0 	bls.w	8006598 <_printf_float+0x388>
 80063d8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80063dc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80063e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063e4:	d133      	bne.n	800644e <_printf_float+0x23e>
 80063e6:	4a38      	ldr	r2, [pc, #224]	@ (80064c8 <_printf_float+0x2b8>)
 80063e8:	2301      	movs	r3, #1
 80063ea:	4631      	mov	r1, r6
 80063ec:	4628      	mov	r0, r5
 80063ee:	47b8      	blx	r7
 80063f0:	3001      	adds	r0, #1
 80063f2:	f43f af59 	beq.w	80062a8 <_printf_float+0x98>
 80063f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80063fa:	4543      	cmp	r3, r8
 80063fc:	db02      	blt.n	8006404 <_printf_float+0x1f4>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	07d8      	lsls	r0, r3, #31
 8006402:	d50f      	bpl.n	8006424 <_printf_float+0x214>
 8006404:	9b05      	ldr	r3, [sp, #20]
 8006406:	465a      	mov	r2, fp
 8006408:	4631      	mov	r1, r6
 800640a:	4628      	mov	r0, r5
 800640c:	47b8      	blx	r7
 800640e:	3001      	adds	r0, #1
 8006410:	f43f af4a 	beq.w	80062a8 <_printf_float+0x98>
 8006414:	f04f 0900 	mov.w	r9, #0
 8006418:	f108 38ff 	add.w	r8, r8, #4294967295
 800641c:	f104 0a1a 	add.w	sl, r4, #26
 8006420:	45c8      	cmp	r8, r9
 8006422:	dc09      	bgt.n	8006438 <_printf_float+0x228>
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	079b      	lsls	r3, r3, #30
 8006428:	f100 8107 	bmi.w	800663a <_printf_float+0x42a>
 800642c:	68e0      	ldr	r0, [r4, #12]
 800642e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006430:	4298      	cmp	r0, r3
 8006432:	bfb8      	it	lt
 8006434:	4618      	movlt	r0, r3
 8006436:	e739      	b.n	80062ac <_printf_float+0x9c>
 8006438:	2301      	movs	r3, #1
 800643a:	4652      	mov	r2, sl
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	f43f af30 	beq.w	80062a8 <_printf_float+0x98>
 8006448:	f109 0901 	add.w	r9, r9, #1
 800644c:	e7e8      	b.n	8006420 <_printf_float+0x210>
 800644e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006450:	2b00      	cmp	r3, #0
 8006452:	dc3b      	bgt.n	80064cc <_printf_float+0x2bc>
 8006454:	4a1c      	ldr	r2, [pc, #112]	@ (80064c8 <_printf_float+0x2b8>)
 8006456:	2301      	movs	r3, #1
 8006458:	4631      	mov	r1, r6
 800645a:	4628      	mov	r0, r5
 800645c:	47b8      	blx	r7
 800645e:	3001      	adds	r0, #1
 8006460:	f43f af22 	beq.w	80062a8 <_printf_float+0x98>
 8006464:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006468:	ea59 0303 	orrs.w	r3, r9, r3
 800646c:	d102      	bne.n	8006474 <_printf_float+0x264>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	07d9      	lsls	r1, r3, #31
 8006472:	d5d7      	bpl.n	8006424 <_printf_float+0x214>
 8006474:	9b05      	ldr	r3, [sp, #20]
 8006476:	465a      	mov	r2, fp
 8006478:	4631      	mov	r1, r6
 800647a:	4628      	mov	r0, r5
 800647c:	47b8      	blx	r7
 800647e:	3001      	adds	r0, #1
 8006480:	f43f af12 	beq.w	80062a8 <_printf_float+0x98>
 8006484:	f04f 0a00 	mov.w	sl, #0
 8006488:	f104 0b1a 	add.w	fp, r4, #26
 800648c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800648e:	425b      	negs	r3, r3
 8006490:	4553      	cmp	r3, sl
 8006492:	dc01      	bgt.n	8006498 <_printf_float+0x288>
 8006494:	464b      	mov	r3, r9
 8006496:	e794      	b.n	80063c2 <_printf_float+0x1b2>
 8006498:	2301      	movs	r3, #1
 800649a:	465a      	mov	r2, fp
 800649c:	4631      	mov	r1, r6
 800649e:	4628      	mov	r0, r5
 80064a0:	47b8      	blx	r7
 80064a2:	3001      	adds	r0, #1
 80064a4:	f43f af00 	beq.w	80062a8 <_printf_float+0x98>
 80064a8:	f10a 0a01 	add.w	sl, sl, #1
 80064ac:	e7ee      	b.n	800648c <_printf_float+0x27c>
 80064ae:	bf00      	nop
 80064b0:	ffffffff 	.word	0xffffffff
 80064b4:	7fefffff 	.word	0x7fefffff
 80064b8:	08008970 	.word	0x08008970
 80064bc:	0800896c 	.word	0x0800896c
 80064c0:	08008978 	.word	0x08008978
 80064c4:	08008974 	.word	0x08008974
 80064c8:	0800897c 	.word	0x0800897c
 80064cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80064d2:	4553      	cmp	r3, sl
 80064d4:	bfa8      	it	ge
 80064d6:	4653      	movge	r3, sl
 80064d8:	2b00      	cmp	r3, #0
 80064da:	4699      	mov	r9, r3
 80064dc:	dc37      	bgt.n	800654e <_printf_float+0x33e>
 80064de:	2300      	movs	r3, #0
 80064e0:	9307      	str	r3, [sp, #28]
 80064e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064e6:	f104 021a 	add.w	r2, r4, #26
 80064ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064ec:	9907      	ldr	r1, [sp, #28]
 80064ee:	9306      	str	r3, [sp, #24]
 80064f0:	eba3 0309 	sub.w	r3, r3, r9
 80064f4:	428b      	cmp	r3, r1
 80064f6:	dc31      	bgt.n	800655c <_printf_float+0x34c>
 80064f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064fa:	459a      	cmp	sl, r3
 80064fc:	dc3b      	bgt.n	8006576 <_printf_float+0x366>
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	07da      	lsls	r2, r3, #31
 8006502:	d438      	bmi.n	8006576 <_printf_float+0x366>
 8006504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006506:	ebaa 0903 	sub.w	r9, sl, r3
 800650a:	9b06      	ldr	r3, [sp, #24]
 800650c:	ebaa 0303 	sub.w	r3, sl, r3
 8006510:	4599      	cmp	r9, r3
 8006512:	bfa8      	it	ge
 8006514:	4699      	movge	r9, r3
 8006516:	f1b9 0f00 	cmp.w	r9, #0
 800651a:	dc34      	bgt.n	8006586 <_printf_float+0x376>
 800651c:	f04f 0800 	mov.w	r8, #0
 8006520:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006524:	f104 0b1a 	add.w	fp, r4, #26
 8006528:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800652a:	ebaa 0303 	sub.w	r3, sl, r3
 800652e:	eba3 0309 	sub.w	r3, r3, r9
 8006532:	4543      	cmp	r3, r8
 8006534:	f77f af76 	ble.w	8006424 <_printf_float+0x214>
 8006538:	2301      	movs	r3, #1
 800653a:	465a      	mov	r2, fp
 800653c:	4631      	mov	r1, r6
 800653e:	4628      	mov	r0, r5
 8006540:	47b8      	blx	r7
 8006542:	3001      	adds	r0, #1
 8006544:	f43f aeb0 	beq.w	80062a8 <_printf_float+0x98>
 8006548:	f108 0801 	add.w	r8, r8, #1
 800654c:	e7ec      	b.n	8006528 <_printf_float+0x318>
 800654e:	4642      	mov	r2, r8
 8006550:	4631      	mov	r1, r6
 8006552:	4628      	mov	r0, r5
 8006554:	47b8      	blx	r7
 8006556:	3001      	adds	r0, #1
 8006558:	d1c1      	bne.n	80064de <_printf_float+0x2ce>
 800655a:	e6a5      	b.n	80062a8 <_printf_float+0x98>
 800655c:	2301      	movs	r3, #1
 800655e:	4631      	mov	r1, r6
 8006560:	4628      	mov	r0, r5
 8006562:	9206      	str	r2, [sp, #24]
 8006564:	47b8      	blx	r7
 8006566:	3001      	adds	r0, #1
 8006568:	f43f ae9e 	beq.w	80062a8 <_printf_float+0x98>
 800656c:	9b07      	ldr	r3, [sp, #28]
 800656e:	9a06      	ldr	r2, [sp, #24]
 8006570:	3301      	adds	r3, #1
 8006572:	9307      	str	r3, [sp, #28]
 8006574:	e7b9      	b.n	80064ea <_printf_float+0x2da>
 8006576:	9b05      	ldr	r3, [sp, #20]
 8006578:	465a      	mov	r2, fp
 800657a:	4631      	mov	r1, r6
 800657c:	4628      	mov	r0, r5
 800657e:	47b8      	blx	r7
 8006580:	3001      	adds	r0, #1
 8006582:	d1bf      	bne.n	8006504 <_printf_float+0x2f4>
 8006584:	e690      	b.n	80062a8 <_printf_float+0x98>
 8006586:	9a06      	ldr	r2, [sp, #24]
 8006588:	464b      	mov	r3, r9
 800658a:	4442      	add	r2, r8
 800658c:	4631      	mov	r1, r6
 800658e:	4628      	mov	r0, r5
 8006590:	47b8      	blx	r7
 8006592:	3001      	adds	r0, #1
 8006594:	d1c2      	bne.n	800651c <_printf_float+0x30c>
 8006596:	e687      	b.n	80062a8 <_printf_float+0x98>
 8006598:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800659c:	f1b9 0f01 	cmp.w	r9, #1
 80065a0:	dc01      	bgt.n	80065a6 <_printf_float+0x396>
 80065a2:	07db      	lsls	r3, r3, #31
 80065a4:	d536      	bpl.n	8006614 <_printf_float+0x404>
 80065a6:	2301      	movs	r3, #1
 80065a8:	4642      	mov	r2, r8
 80065aa:	4631      	mov	r1, r6
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b8      	blx	r7
 80065b0:	3001      	adds	r0, #1
 80065b2:	f43f ae79 	beq.w	80062a8 <_printf_float+0x98>
 80065b6:	9b05      	ldr	r3, [sp, #20]
 80065b8:	465a      	mov	r2, fp
 80065ba:	4631      	mov	r1, r6
 80065bc:	4628      	mov	r0, r5
 80065be:	47b8      	blx	r7
 80065c0:	3001      	adds	r0, #1
 80065c2:	f43f ae71 	beq.w	80062a8 <_printf_float+0x98>
 80065c6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80065ca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80065ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065d2:	f109 39ff 	add.w	r9, r9, #4294967295
 80065d6:	d018      	beq.n	800660a <_printf_float+0x3fa>
 80065d8:	464b      	mov	r3, r9
 80065da:	f108 0201 	add.w	r2, r8, #1
 80065de:	4631      	mov	r1, r6
 80065e0:	4628      	mov	r0, r5
 80065e2:	47b8      	blx	r7
 80065e4:	3001      	adds	r0, #1
 80065e6:	d10c      	bne.n	8006602 <_printf_float+0x3f2>
 80065e8:	e65e      	b.n	80062a8 <_printf_float+0x98>
 80065ea:	2301      	movs	r3, #1
 80065ec:	465a      	mov	r2, fp
 80065ee:	4631      	mov	r1, r6
 80065f0:	4628      	mov	r0, r5
 80065f2:	47b8      	blx	r7
 80065f4:	3001      	adds	r0, #1
 80065f6:	f43f ae57 	beq.w	80062a8 <_printf_float+0x98>
 80065fa:	f108 0801 	add.w	r8, r8, #1
 80065fe:	45c8      	cmp	r8, r9
 8006600:	dbf3      	blt.n	80065ea <_printf_float+0x3da>
 8006602:	4653      	mov	r3, sl
 8006604:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006608:	e6dc      	b.n	80063c4 <_printf_float+0x1b4>
 800660a:	f04f 0800 	mov.w	r8, #0
 800660e:	f104 0b1a 	add.w	fp, r4, #26
 8006612:	e7f4      	b.n	80065fe <_printf_float+0x3ee>
 8006614:	2301      	movs	r3, #1
 8006616:	4642      	mov	r2, r8
 8006618:	e7e1      	b.n	80065de <_printf_float+0x3ce>
 800661a:	2301      	movs	r3, #1
 800661c:	464a      	mov	r2, r9
 800661e:	4631      	mov	r1, r6
 8006620:	4628      	mov	r0, r5
 8006622:	47b8      	blx	r7
 8006624:	3001      	adds	r0, #1
 8006626:	f43f ae3f 	beq.w	80062a8 <_printf_float+0x98>
 800662a:	f108 0801 	add.w	r8, r8, #1
 800662e:	68e3      	ldr	r3, [r4, #12]
 8006630:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006632:	1a5b      	subs	r3, r3, r1
 8006634:	4543      	cmp	r3, r8
 8006636:	dcf0      	bgt.n	800661a <_printf_float+0x40a>
 8006638:	e6f8      	b.n	800642c <_printf_float+0x21c>
 800663a:	f04f 0800 	mov.w	r8, #0
 800663e:	f104 0919 	add.w	r9, r4, #25
 8006642:	e7f4      	b.n	800662e <_printf_float+0x41e>

08006644 <_printf_common>:
 8006644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006648:	4616      	mov	r6, r2
 800664a:	4698      	mov	r8, r3
 800664c:	688a      	ldr	r2, [r1, #8]
 800664e:	690b      	ldr	r3, [r1, #16]
 8006650:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006654:	4293      	cmp	r3, r2
 8006656:	bfb8      	it	lt
 8006658:	4613      	movlt	r3, r2
 800665a:	6033      	str	r3, [r6, #0]
 800665c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006660:	4607      	mov	r7, r0
 8006662:	460c      	mov	r4, r1
 8006664:	b10a      	cbz	r2, 800666a <_printf_common+0x26>
 8006666:	3301      	adds	r3, #1
 8006668:	6033      	str	r3, [r6, #0]
 800666a:	6823      	ldr	r3, [r4, #0]
 800666c:	0699      	lsls	r1, r3, #26
 800666e:	bf42      	ittt	mi
 8006670:	6833      	ldrmi	r3, [r6, #0]
 8006672:	3302      	addmi	r3, #2
 8006674:	6033      	strmi	r3, [r6, #0]
 8006676:	6825      	ldr	r5, [r4, #0]
 8006678:	f015 0506 	ands.w	r5, r5, #6
 800667c:	d106      	bne.n	800668c <_printf_common+0x48>
 800667e:	f104 0a19 	add.w	sl, r4, #25
 8006682:	68e3      	ldr	r3, [r4, #12]
 8006684:	6832      	ldr	r2, [r6, #0]
 8006686:	1a9b      	subs	r3, r3, r2
 8006688:	42ab      	cmp	r3, r5
 800668a:	dc26      	bgt.n	80066da <_printf_common+0x96>
 800668c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006690:	6822      	ldr	r2, [r4, #0]
 8006692:	3b00      	subs	r3, #0
 8006694:	bf18      	it	ne
 8006696:	2301      	movne	r3, #1
 8006698:	0692      	lsls	r2, r2, #26
 800669a:	d42b      	bmi.n	80066f4 <_printf_common+0xb0>
 800669c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80066a0:	4641      	mov	r1, r8
 80066a2:	4638      	mov	r0, r7
 80066a4:	47c8      	blx	r9
 80066a6:	3001      	adds	r0, #1
 80066a8:	d01e      	beq.n	80066e8 <_printf_common+0xa4>
 80066aa:	6823      	ldr	r3, [r4, #0]
 80066ac:	6922      	ldr	r2, [r4, #16]
 80066ae:	f003 0306 	and.w	r3, r3, #6
 80066b2:	2b04      	cmp	r3, #4
 80066b4:	bf02      	ittt	eq
 80066b6:	68e5      	ldreq	r5, [r4, #12]
 80066b8:	6833      	ldreq	r3, [r6, #0]
 80066ba:	1aed      	subeq	r5, r5, r3
 80066bc:	68a3      	ldr	r3, [r4, #8]
 80066be:	bf0c      	ite	eq
 80066c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066c4:	2500      	movne	r5, #0
 80066c6:	4293      	cmp	r3, r2
 80066c8:	bfc4      	itt	gt
 80066ca:	1a9b      	subgt	r3, r3, r2
 80066cc:	18ed      	addgt	r5, r5, r3
 80066ce:	2600      	movs	r6, #0
 80066d0:	341a      	adds	r4, #26
 80066d2:	42b5      	cmp	r5, r6
 80066d4:	d11a      	bne.n	800670c <_printf_common+0xc8>
 80066d6:	2000      	movs	r0, #0
 80066d8:	e008      	b.n	80066ec <_printf_common+0xa8>
 80066da:	2301      	movs	r3, #1
 80066dc:	4652      	mov	r2, sl
 80066de:	4641      	mov	r1, r8
 80066e0:	4638      	mov	r0, r7
 80066e2:	47c8      	blx	r9
 80066e4:	3001      	adds	r0, #1
 80066e6:	d103      	bne.n	80066f0 <_printf_common+0xac>
 80066e8:	f04f 30ff 	mov.w	r0, #4294967295
 80066ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066f0:	3501      	adds	r5, #1
 80066f2:	e7c6      	b.n	8006682 <_printf_common+0x3e>
 80066f4:	18e1      	adds	r1, r4, r3
 80066f6:	1c5a      	adds	r2, r3, #1
 80066f8:	2030      	movs	r0, #48	@ 0x30
 80066fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066fe:	4422      	add	r2, r4
 8006700:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006704:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006708:	3302      	adds	r3, #2
 800670a:	e7c7      	b.n	800669c <_printf_common+0x58>
 800670c:	2301      	movs	r3, #1
 800670e:	4622      	mov	r2, r4
 8006710:	4641      	mov	r1, r8
 8006712:	4638      	mov	r0, r7
 8006714:	47c8      	blx	r9
 8006716:	3001      	adds	r0, #1
 8006718:	d0e6      	beq.n	80066e8 <_printf_common+0xa4>
 800671a:	3601      	adds	r6, #1
 800671c:	e7d9      	b.n	80066d2 <_printf_common+0x8e>
	...

08006720 <_printf_i>:
 8006720:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006724:	7e0f      	ldrb	r7, [r1, #24]
 8006726:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006728:	2f78      	cmp	r7, #120	@ 0x78
 800672a:	4691      	mov	r9, r2
 800672c:	4680      	mov	r8, r0
 800672e:	460c      	mov	r4, r1
 8006730:	469a      	mov	sl, r3
 8006732:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006736:	d807      	bhi.n	8006748 <_printf_i+0x28>
 8006738:	2f62      	cmp	r7, #98	@ 0x62
 800673a:	d80a      	bhi.n	8006752 <_printf_i+0x32>
 800673c:	2f00      	cmp	r7, #0
 800673e:	f000 80d1 	beq.w	80068e4 <_printf_i+0x1c4>
 8006742:	2f58      	cmp	r7, #88	@ 0x58
 8006744:	f000 80b8 	beq.w	80068b8 <_printf_i+0x198>
 8006748:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800674c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006750:	e03a      	b.n	80067c8 <_printf_i+0xa8>
 8006752:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006756:	2b15      	cmp	r3, #21
 8006758:	d8f6      	bhi.n	8006748 <_printf_i+0x28>
 800675a:	a101      	add	r1, pc, #4	@ (adr r1, 8006760 <_printf_i+0x40>)
 800675c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006760:	080067b9 	.word	0x080067b9
 8006764:	080067cd 	.word	0x080067cd
 8006768:	08006749 	.word	0x08006749
 800676c:	08006749 	.word	0x08006749
 8006770:	08006749 	.word	0x08006749
 8006774:	08006749 	.word	0x08006749
 8006778:	080067cd 	.word	0x080067cd
 800677c:	08006749 	.word	0x08006749
 8006780:	08006749 	.word	0x08006749
 8006784:	08006749 	.word	0x08006749
 8006788:	08006749 	.word	0x08006749
 800678c:	080068cb 	.word	0x080068cb
 8006790:	080067f7 	.word	0x080067f7
 8006794:	08006885 	.word	0x08006885
 8006798:	08006749 	.word	0x08006749
 800679c:	08006749 	.word	0x08006749
 80067a0:	080068ed 	.word	0x080068ed
 80067a4:	08006749 	.word	0x08006749
 80067a8:	080067f7 	.word	0x080067f7
 80067ac:	08006749 	.word	0x08006749
 80067b0:	08006749 	.word	0x08006749
 80067b4:	0800688d 	.word	0x0800688d
 80067b8:	6833      	ldr	r3, [r6, #0]
 80067ba:	1d1a      	adds	r2, r3, #4
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	6032      	str	r2, [r6, #0]
 80067c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80067c8:	2301      	movs	r3, #1
 80067ca:	e09c      	b.n	8006906 <_printf_i+0x1e6>
 80067cc:	6833      	ldr	r3, [r6, #0]
 80067ce:	6820      	ldr	r0, [r4, #0]
 80067d0:	1d19      	adds	r1, r3, #4
 80067d2:	6031      	str	r1, [r6, #0]
 80067d4:	0606      	lsls	r6, r0, #24
 80067d6:	d501      	bpl.n	80067dc <_printf_i+0xbc>
 80067d8:	681d      	ldr	r5, [r3, #0]
 80067da:	e003      	b.n	80067e4 <_printf_i+0xc4>
 80067dc:	0645      	lsls	r5, r0, #25
 80067de:	d5fb      	bpl.n	80067d8 <_printf_i+0xb8>
 80067e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80067e4:	2d00      	cmp	r5, #0
 80067e6:	da03      	bge.n	80067f0 <_printf_i+0xd0>
 80067e8:	232d      	movs	r3, #45	@ 0x2d
 80067ea:	426d      	negs	r5, r5
 80067ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067f0:	4858      	ldr	r0, [pc, #352]	@ (8006954 <_printf_i+0x234>)
 80067f2:	230a      	movs	r3, #10
 80067f4:	e011      	b.n	800681a <_printf_i+0xfa>
 80067f6:	6821      	ldr	r1, [r4, #0]
 80067f8:	6833      	ldr	r3, [r6, #0]
 80067fa:	0608      	lsls	r0, r1, #24
 80067fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006800:	d402      	bmi.n	8006808 <_printf_i+0xe8>
 8006802:	0649      	lsls	r1, r1, #25
 8006804:	bf48      	it	mi
 8006806:	b2ad      	uxthmi	r5, r5
 8006808:	2f6f      	cmp	r7, #111	@ 0x6f
 800680a:	4852      	ldr	r0, [pc, #328]	@ (8006954 <_printf_i+0x234>)
 800680c:	6033      	str	r3, [r6, #0]
 800680e:	bf14      	ite	ne
 8006810:	230a      	movne	r3, #10
 8006812:	2308      	moveq	r3, #8
 8006814:	2100      	movs	r1, #0
 8006816:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800681a:	6866      	ldr	r6, [r4, #4]
 800681c:	60a6      	str	r6, [r4, #8]
 800681e:	2e00      	cmp	r6, #0
 8006820:	db05      	blt.n	800682e <_printf_i+0x10e>
 8006822:	6821      	ldr	r1, [r4, #0]
 8006824:	432e      	orrs	r6, r5
 8006826:	f021 0104 	bic.w	r1, r1, #4
 800682a:	6021      	str	r1, [r4, #0]
 800682c:	d04b      	beq.n	80068c6 <_printf_i+0x1a6>
 800682e:	4616      	mov	r6, r2
 8006830:	fbb5 f1f3 	udiv	r1, r5, r3
 8006834:	fb03 5711 	mls	r7, r3, r1, r5
 8006838:	5dc7      	ldrb	r7, [r0, r7]
 800683a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800683e:	462f      	mov	r7, r5
 8006840:	42bb      	cmp	r3, r7
 8006842:	460d      	mov	r5, r1
 8006844:	d9f4      	bls.n	8006830 <_printf_i+0x110>
 8006846:	2b08      	cmp	r3, #8
 8006848:	d10b      	bne.n	8006862 <_printf_i+0x142>
 800684a:	6823      	ldr	r3, [r4, #0]
 800684c:	07df      	lsls	r7, r3, #31
 800684e:	d508      	bpl.n	8006862 <_printf_i+0x142>
 8006850:	6923      	ldr	r3, [r4, #16]
 8006852:	6861      	ldr	r1, [r4, #4]
 8006854:	4299      	cmp	r1, r3
 8006856:	bfde      	ittt	le
 8006858:	2330      	movle	r3, #48	@ 0x30
 800685a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800685e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006862:	1b92      	subs	r2, r2, r6
 8006864:	6122      	str	r2, [r4, #16]
 8006866:	f8cd a000 	str.w	sl, [sp]
 800686a:	464b      	mov	r3, r9
 800686c:	aa03      	add	r2, sp, #12
 800686e:	4621      	mov	r1, r4
 8006870:	4640      	mov	r0, r8
 8006872:	f7ff fee7 	bl	8006644 <_printf_common>
 8006876:	3001      	adds	r0, #1
 8006878:	d14a      	bne.n	8006910 <_printf_i+0x1f0>
 800687a:	f04f 30ff 	mov.w	r0, #4294967295
 800687e:	b004      	add	sp, #16
 8006880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	f043 0320 	orr.w	r3, r3, #32
 800688a:	6023      	str	r3, [r4, #0]
 800688c:	4832      	ldr	r0, [pc, #200]	@ (8006958 <_printf_i+0x238>)
 800688e:	2778      	movs	r7, #120	@ 0x78
 8006890:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006894:	6823      	ldr	r3, [r4, #0]
 8006896:	6831      	ldr	r1, [r6, #0]
 8006898:	061f      	lsls	r7, r3, #24
 800689a:	f851 5b04 	ldr.w	r5, [r1], #4
 800689e:	d402      	bmi.n	80068a6 <_printf_i+0x186>
 80068a0:	065f      	lsls	r7, r3, #25
 80068a2:	bf48      	it	mi
 80068a4:	b2ad      	uxthmi	r5, r5
 80068a6:	6031      	str	r1, [r6, #0]
 80068a8:	07d9      	lsls	r1, r3, #31
 80068aa:	bf44      	itt	mi
 80068ac:	f043 0320 	orrmi.w	r3, r3, #32
 80068b0:	6023      	strmi	r3, [r4, #0]
 80068b2:	b11d      	cbz	r5, 80068bc <_printf_i+0x19c>
 80068b4:	2310      	movs	r3, #16
 80068b6:	e7ad      	b.n	8006814 <_printf_i+0xf4>
 80068b8:	4826      	ldr	r0, [pc, #152]	@ (8006954 <_printf_i+0x234>)
 80068ba:	e7e9      	b.n	8006890 <_printf_i+0x170>
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	f023 0320 	bic.w	r3, r3, #32
 80068c2:	6023      	str	r3, [r4, #0]
 80068c4:	e7f6      	b.n	80068b4 <_printf_i+0x194>
 80068c6:	4616      	mov	r6, r2
 80068c8:	e7bd      	b.n	8006846 <_printf_i+0x126>
 80068ca:	6833      	ldr	r3, [r6, #0]
 80068cc:	6825      	ldr	r5, [r4, #0]
 80068ce:	6961      	ldr	r1, [r4, #20]
 80068d0:	1d18      	adds	r0, r3, #4
 80068d2:	6030      	str	r0, [r6, #0]
 80068d4:	062e      	lsls	r6, r5, #24
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	d501      	bpl.n	80068de <_printf_i+0x1be>
 80068da:	6019      	str	r1, [r3, #0]
 80068dc:	e002      	b.n	80068e4 <_printf_i+0x1c4>
 80068de:	0668      	lsls	r0, r5, #25
 80068e0:	d5fb      	bpl.n	80068da <_printf_i+0x1ba>
 80068e2:	8019      	strh	r1, [r3, #0]
 80068e4:	2300      	movs	r3, #0
 80068e6:	6123      	str	r3, [r4, #16]
 80068e8:	4616      	mov	r6, r2
 80068ea:	e7bc      	b.n	8006866 <_printf_i+0x146>
 80068ec:	6833      	ldr	r3, [r6, #0]
 80068ee:	1d1a      	adds	r2, r3, #4
 80068f0:	6032      	str	r2, [r6, #0]
 80068f2:	681e      	ldr	r6, [r3, #0]
 80068f4:	6862      	ldr	r2, [r4, #4]
 80068f6:	2100      	movs	r1, #0
 80068f8:	4630      	mov	r0, r6
 80068fa:	f7f9 fcf1 	bl	80002e0 <memchr>
 80068fe:	b108      	cbz	r0, 8006904 <_printf_i+0x1e4>
 8006900:	1b80      	subs	r0, r0, r6
 8006902:	6060      	str	r0, [r4, #4]
 8006904:	6863      	ldr	r3, [r4, #4]
 8006906:	6123      	str	r3, [r4, #16]
 8006908:	2300      	movs	r3, #0
 800690a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800690e:	e7aa      	b.n	8006866 <_printf_i+0x146>
 8006910:	6923      	ldr	r3, [r4, #16]
 8006912:	4632      	mov	r2, r6
 8006914:	4649      	mov	r1, r9
 8006916:	4640      	mov	r0, r8
 8006918:	47d0      	blx	sl
 800691a:	3001      	adds	r0, #1
 800691c:	d0ad      	beq.n	800687a <_printf_i+0x15a>
 800691e:	6823      	ldr	r3, [r4, #0]
 8006920:	079b      	lsls	r3, r3, #30
 8006922:	d413      	bmi.n	800694c <_printf_i+0x22c>
 8006924:	68e0      	ldr	r0, [r4, #12]
 8006926:	9b03      	ldr	r3, [sp, #12]
 8006928:	4298      	cmp	r0, r3
 800692a:	bfb8      	it	lt
 800692c:	4618      	movlt	r0, r3
 800692e:	e7a6      	b.n	800687e <_printf_i+0x15e>
 8006930:	2301      	movs	r3, #1
 8006932:	4632      	mov	r2, r6
 8006934:	4649      	mov	r1, r9
 8006936:	4640      	mov	r0, r8
 8006938:	47d0      	blx	sl
 800693a:	3001      	adds	r0, #1
 800693c:	d09d      	beq.n	800687a <_printf_i+0x15a>
 800693e:	3501      	adds	r5, #1
 8006940:	68e3      	ldr	r3, [r4, #12]
 8006942:	9903      	ldr	r1, [sp, #12]
 8006944:	1a5b      	subs	r3, r3, r1
 8006946:	42ab      	cmp	r3, r5
 8006948:	dcf2      	bgt.n	8006930 <_printf_i+0x210>
 800694a:	e7eb      	b.n	8006924 <_printf_i+0x204>
 800694c:	2500      	movs	r5, #0
 800694e:	f104 0619 	add.w	r6, r4, #25
 8006952:	e7f5      	b.n	8006940 <_printf_i+0x220>
 8006954:	0800897e 	.word	0x0800897e
 8006958:	0800898f 	.word	0x0800898f

0800695c <std>:
 800695c:	2300      	movs	r3, #0
 800695e:	b510      	push	{r4, lr}
 8006960:	4604      	mov	r4, r0
 8006962:	e9c0 3300 	strd	r3, r3, [r0]
 8006966:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800696a:	6083      	str	r3, [r0, #8]
 800696c:	8181      	strh	r1, [r0, #12]
 800696e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006970:	81c2      	strh	r2, [r0, #14]
 8006972:	6183      	str	r3, [r0, #24]
 8006974:	4619      	mov	r1, r3
 8006976:	2208      	movs	r2, #8
 8006978:	305c      	adds	r0, #92	@ 0x5c
 800697a:	f000 f8f4 	bl	8006b66 <memset>
 800697e:	4b0d      	ldr	r3, [pc, #52]	@ (80069b4 <std+0x58>)
 8006980:	6263      	str	r3, [r4, #36]	@ 0x24
 8006982:	4b0d      	ldr	r3, [pc, #52]	@ (80069b8 <std+0x5c>)
 8006984:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006986:	4b0d      	ldr	r3, [pc, #52]	@ (80069bc <std+0x60>)
 8006988:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800698a:	4b0d      	ldr	r3, [pc, #52]	@ (80069c0 <std+0x64>)
 800698c:	6323      	str	r3, [r4, #48]	@ 0x30
 800698e:	4b0d      	ldr	r3, [pc, #52]	@ (80069c4 <std+0x68>)
 8006990:	6224      	str	r4, [r4, #32]
 8006992:	429c      	cmp	r4, r3
 8006994:	d006      	beq.n	80069a4 <std+0x48>
 8006996:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800699a:	4294      	cmp	r4, r2
 800699c:	d002      	beq.n	80069a4 <std+0x48>
 800699e:	33d0      	adds	r3, #208	@ 0xd0
 80069a0:	429c      	cmp	r4, r3
 80069a2:	d105      	bne.n	80069b0 <std+0x54>
 80069a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80069a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ac:	f000 b958 	b.w	8006c60 <__retarget_lock_init_recursive>
 80069b0:	bd10      	pop	{r4, pc}
 80069b2:	bf00      	nop
 80069b4:	08006ae1 	.word	0x08006ae1
 80069b8:	08006b03 	.word	0x08006b03
 80069bc:	08006b3b 	.word	0x08006b3b
 80069c0:	08006b5f 	.word	0x08006b5f
 80069c4:	24000374 	.word	0x24000374

080069c8 <stdio_exit_handler>:
 80069c8:	4a02      	ldr	r2, [pc, #8]	@ (80069d4 <stdio_exit_handler+0xc>)
 80069ca:	4903      	ldr	r1, [pc, #12]	@ (80069d8 <stdio_exit_handler+0x10>)
 80069cc:	4803      	ldr	r0, [pc, #12]	@ (80069dc <stdio_exit_handler+0x14>)
 80069ce:	f000 b869 	b.w	8006aa4 <_fwalk_sglue>
 80069d2:	bf00      	nop
 80069d4:	24000010 	.word	0x24000010
 80069d8:	08008251 	.word	0x08008251
 80069dc:	24000020 	.word	0x24000020

080069e0 <cleanup_stdio>:
 80069e0:	6841      	ldr	r1, [r0, #4]
 80069e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a14 <cleanup_stdio+0x34>)
 80069e4:	4299      	cmp	r1, r3
 80069e6:	b510      	push	{r4, lr}
 80069e8:	4604      	mov	r4, r0
 80069ea:	d001      	beq.n	80069f0 <cleanup_stdio+0x10>
 80069ec:	f001 fc30 	bl	8008250 <_fflush_r>
 80069f0:	68a1      	ldr	r1, [r4, #8]
 80069f2:	4b09      	ldr	r3, [pc, #36]	@ (8006a18 <cleanup_stdio+0x38>)
 80069f4:	4299      	cmp	r1, r3
 80069f6:	d002      	beq.n	80069fe <cleanup_stdio+0x1e>
 80069f8:	4620      	mov	r0, r4
 80069fa:	f001 fc29 	bl	8008250 <_fflush_r>
 80069fe:	68e1      	ldr	r1, [r4, #12]
 8006a00:	4b06      	ldr	r3, [pc, #24]	@ (8006a1c <cleanup_stdio+0x3c>)
 8006a02:	4299      	cmp	r1, r3
 8006a04:	d004      	beq.n	8006a10 <cleanup_stdio+0x30>
 8006a06:	4620      	mov	r0, r4
 8006a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a0c:	f001 bc20 	b.w	8008250 <_fflush_r>
 8006a10:	bd10      	pop	{r4, pc}
 8006a12:	bf00      	nop
 8006a14:	24000374 	.word	0x24000374
 8006a18:	240003dc 	.word	0x240003dc
 8006a1c:	24000444 	.word	0x24000444

08006a20 <global_stdio_init.part.0>:
 8006a20:	b510      	push	{r4, lr}
 8006a22:	4b0b      	ldr	r3, [pc, #44]	@ (8006a50 <global_stdio_init.part.0+0x30>)
 8006a24:	4c0b      	ldr	r4, [pc, #44]	@ (8006a54 <global_stdio_init.part.0+0x34>)
 8006a26:	4a0c      	ldr	r2, [pc, #48]	@ (8006a58 <global_stdio_init.part.0+0x38>)
 8006a28:	601a      	str	r2, [r3, #0]
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	2104      	movs	r1, #4
 8006a30:	f7ff ff94 	bl	800695c <std>
 8006a34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a38:	2201      	movs	r2, #1
 8006a3a:	2109      	movs	r1, #9
 8006a3c:	f7ff ff8e 	bl	800695c <std>
 8006a40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a44:	2202      	movs	r2, #2
 8006a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a4a:	2112      	movs	r1, #18
 8006a4c:	f7ff bf86 	b.w	800695c <std>
 8006a50:	240004ac 	.word	0x240004ac
 8006a54:	24000374 	.word	0x24000374
 8006a58:	080069c9 	.word	0x080069c9

08006a5c <__sfp_lock_acquire>:
 8006a5c:	4801      	ldr	r0, [pc, #4]	@ (8006a64 <__sfp_lock_acquire+0x8>)
 8006a5e:	f000 b900 	b.w	8006c62 <__retarget_lock_acquire_recursive>
 8006a62:	bf00      	nop
 8006a64:	240004b5 	.word	0x240004b5

08006a68 <__sfp_lock_release>:
 8006a68:	4801      	ldr	r0, [pc, #4]	@ (8006a70 <__sfp_lock_release+0x8>)
 8006a6a:	f000 b8fb 	b.w	8006c64 <__retarget_lock_release_recursive>
 8006a6e:	bf00      	nop
 8006a70:	240004b5 	.word	0x240004b5

08006a74 <__sinit>:
 8006a74:	b510      	push	{r4, lr}
 8006a76:	4604      	mov	r4, r0
 8006a78:	f7ff fff0 	bl	8006a5c <__sfp_lock_acquire>
 8006a7c:	6a23      	ldr	r3, [r4, #32]
 8006a7e:	b11b      	cbz	r3, 8006a88 <__sinit+0x14>
 8006a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a84:	f7ff bff0 	b.w	8006a68 <__sfp_lock_release>
 8006a88:	4b04      	ldr	r3, [pc, #16]	@ (8006a9c <__sinit+0x28>)
 8006a8a:	6223      	str	r3, [r4, #32]
 8006a8c:	4b04      	ldr	r3, [pc, #16]	@ (8006aa0 <__sinit+0x2c>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d1f5      	bne.n	8006a80 <__sinit+0xc>
 8006a94:	f7ff ffc4 	bl	8006a20 <global_stdio_init.part.0>
 8006a98:	e7f2      	b.n	8006a80 <__sinit+0xc>
 8006a9a:	bf00      	nop
 8006a9c:	080069e1 	.word	0x080069e1
 8006aa0:	240004ac 	.word	0x240004ac

08006aa4 <_fwalk_sglue>:
 8006aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	4688      	mov	r8, r1
 8006aac:	4614      	mov	r4, r2
 8006aae:	2600      	movs	r6, #0
 8006ab0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ab4:	f1b9 0901 	subs.w	r9, r9, #1
 8006ab8:	d505      	bpl.n	8006ac6 <_fwalk_sglue+0x22>
 8006aba:	6824      	ldr	r4, [r4, #0]
 8006abc:	2c00      	cmp	r4, #0
 8006abe:	d1f7      	bne.n	8006ab0 <_fwalk_sglue+0xc>
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ac6:	89ab      	ldrh	r3, [r5, #12]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d907      	bls.n	8006adc <_fwalk_sglue+0x38>
 8006acc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	d003      	beq.n	8006adc <_fwalk_sglue+0x38>
 8006ad4:	4629      	mov	r1, r5
 8006ad6:	4638      	mov	r0, r7
 8006ad8:	47c0      	blx	r8
 8006ada:	4306      	orrs	r6, r0
 8006adc:	3568      	adds	r5, #104	@ 0x68
 8006ade:	e7e9      	b.n	8006ab4 <_fwalk_sglue+0x10>

08006ae0 <__sread>:
 8006ae0:	b510      	push	{r4, lr}
 8006ae2:	460c      	mov	r4, r1
 8006ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ae8:	f000 f86c 	bl	8006bc4 <_read_r>
 8006aec:	2800      	cmp	r0, #0
 8006aee:	bfab      	itete	ge
 8006af0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006af2:	89a3      	ldrhlt	r3, [r4, #12]
 8006af4:	181b      	addge	r3, r3, r0
 8006af6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006afa:	bfac      	ite	ge
 8006afc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006afe:	81a3      	strhlt	r3, [r4, #12]
 8006b00:	bd10      	pop	{r4, pc}

08006b02 <__swrite>:
 8006b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b06:	461f      	mov	r7, r3
 8006b08:	898b      	ldrh	r3, [r1, #12]
 8006b0a:	05db      	lsls	r3, r3, #23
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	460c      	mov	r4, r1
 8006b10:	4616      	mov	r6, r2
 8006b12:	d505      	bpl.n	8006b20 <__swrite+0x1e>
 8006b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b18:	2302      	movs	r3, #2
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f000 f840 	bl	8006ba0 <_lseek_r>
 8006b20:	89a3      	ldrh	r3, [r4, #12]
 8006b22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b2a:	81a3      	strh	r3, [r4, #12]
 8006b2c:	4632      	mov	r2, r6
 8006b2e:	463b      	mov	r3, r7
 8006b30:	4628      	mov	r0, r5
 8006b32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b36:	f000 b857 	b.w	8006be8 <_write_r>

08006b3a <__sseek>:
 8006b3a:	b510      	push	{r4, lr}
 8006b3c:	460c      	mov	r4, r1
 8006b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b42:	f000 f82d 	bl	8006ba0 <_lseek_r>
 8006b46:	1c43      	adds	r3, r0, #1
 8006b48:	89a3      	ldrh	r3, [r4, #12]
 8006b4a:	bf15      	itete	ne
 8006b4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006b4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006b52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006b56:	81a3      	strheq	r3, [r4, #12]
 8006b58:	bf18      	it	ne
 8006b5a:	81a3      	strhne	r3, [r4, #12]
 8006b5c:	bd10      	pop	{r4, pc}

08006b5e <__sclose>:
 8006b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b62:	f000 b80d 	b.w	8006b80 <_close_r>

08006b66 <memset>:
 8006b66:	4402      	add	r2, r0
 8006b68:	4603      	mov	r3, r0
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d100      	bne.n	8006b70 <memset+0xa>
 8006b6e:	4770      	bx	lr
 8006b70:	f803 1b01 	strb.w	r1, [r3], #1
 8006b74:	e7f9      	b.n	8006b6a <memset+0x4>
	...

08006b78 <_localeconv_r>:
 8006b78:	4800      	ldr	r0, [pc, #0]	@ (8006b7c <_localeconv_r+0x4>)
 8006b7a:	4770      	bx	lr
 8006b7c:	2400015c 	.word	0x2400015c

08006b80 <_close_r>:
 8006b80:	b538      	push	{r3, r4, r5, lr}
 8006b82:	4d06      	ldr	r5, [pc, #24]	@ (8006b9c <_close_r+0x1c>)
 8006b84:	2300      	movs	r3, #0
 8006b86:	4604      	mov	r4, r0
 8006b88:	4608      	mov	r0, r1
 8006b8a:	602b      	str	r3, [r5, #0]
 8006b8c:	f7fa fa1f 	bl	8000fce <_close>
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d102      	bne.n	8006b9a <_close_r+0x1a>
 8006b94:	682b      	ldr	r3, [r5, #0]
 8006b96:	b103      	cbz	r3, 8006b9a <_close_r+0x1a>
 8006b98:	6023      	str	r3, [r4, #0]
 8006b9a:	bd38      	pop	{r3, r4, r5, pc}
 8006b9c:	240004b0 	.word	0x240004b0

08006ba0 <_lseek_r>:
 8006ba0:	b538      	push	{r3, r4, r5, lr}
 8006ba2:	4d07      	ldr	r5, [pc, #28]	@ (8006bc0 <_lseek_r+0x20>)
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	4608      	mov	r0, r1
 8006ba8:	4611      	mov	r1, r2
 8006baa:	2200      	movs	r2, #0
 8006bac:	602a      	str	r2, [r5, #0]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	f7fa fa34 	bl	800101c <_lseek>
 8006bb4:	1c43      	adds	r3, r0, #1
 8006bb6:	d102      	bne.n	8006bbe <_lseek_r+0x1e>
 8006bb8:	682b      	ldr	r3, [r5, #0]
 8006bba:	b103      	cbz	r3, 8006bbe <_lseek_r+0x1e>
 8006bbc:	6023      	str	r3, [r4, #0]
 8006bbe:	bd38      	pop	{r3, r4, r5, pc}
 8006bc0:	240004b0 	.word	0x240004b0

08006bc4 <_read_r>:
 8006bc4:	b538      	push	{r3, r4, r5, lr}
 8006bc6:	4d07      	ldr	r5, [pc, #28]	@ (8006be4 <_read_r+0x20>)
 8006bc8:	4604      	mov	r4, r0
 8006bca:	4608      	mov	r0, r1
 8006bcc:	4611      	mov	r1, r2
 8006bce:	2200      	movs	r2, #0
 8006bd0:	602a      	str	r2, [r5, #0]
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	f7fa f9c2 	bl	8000f5c <_read>
 8006bd8:	1c43      	adds	r3, r0, #1
 8006bda:	d102      	bne.n	8006be2 <_read_r+0x1e>
 8006bdc:	682b      	ldr	r3, [r5, #0]
 8006bde:	b103      	cbz	r3, 8006be2 <_read_r+0x1e>
 8006be0:	6023      	str	r3, [r4, #0]
 8006be2:	bd38      	pop	{r3, r4, r5, pc}
 8006be4:	240004b0 	.word	0x240004b0

08006be8 <_write_r>:
 8006be8:	b538      	push	{r3, r4, r5, lr}
 8006bea:	4d07      	ldr	r5, [pc, #28]	@ (8006c08 <_write_r+0x20>)
 8006bec:	4604      	mov	r4, r0
 8006bee:	4608      	mov	r0, r1
 8006bf0:	4611      	mov	r1, r2
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	602a      	str	r2, [r5, #0]
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	f7fa f9cd 	bl	8000f96 <_write>
 8006bfc:	1c43      	adds	r3, r0, #1
 8006bfe:	d102      	bne.n	8006c06 <_write_r+0x1e>
 8006c00:	682b      	ldr	r3, [r5, #0]
 8006c02:	b103      	cbz	r3, 8006c06 <_write_r+0x1e>
 8006c04:	6023      	str	r3, [r4, #0]
 8006c06:	bd38      	pop	{r3, r4, r5, pc}
 8006c08:	240004b0 	.word	0x240004b0

08006c0c <__errno>:
 8006c0c:	4b01      	ldr	r3, [pc, #4]	@ (8006c14 <__errno+0x8>)
 8006c0e:	6818      	ldr	r0, [r3, #0]
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	2400001c 	.word	0x2400001c

08006c18 <__libc_init_array>:
 8006c18:	b570      	push	{r4, r5, r6, lr}
 8006c1a:	4d0d      	ldr	r5, [pc, #52]	@ (8006c50 <__libc_init_array+0x38>)
 8006c1c:	4c0d      	ldr	r4, [pc, #52]	@ (8006c54 <__libc_init_array+0x3c>)
 8006c1e:	1b64      	subs	r4, r4, r5
 8006c20:	10a4      	asrs	r4, r4, #2
 8006c22:	2600      	movs	r6, #0
 8006c24:	42a6      	cmp	r6, r4
 8006c26:	d109      	bne.n	8006c3c <__libc_init_array+0x24>
 8006c28:	4d0b      	ldr	r5, [pc, #44]	@ (8006c58 <__libc_init_array+0x40>)
 8006c2a:	4c0c      	ldr	r4, [pc, #48]	@ (8006c5c <__libc_init_array+0x44>)
 8006c2c:	f001 fe50 	bl	80088d0 <_init>
 8006c30:	1b64      	subs	r4, r4, r5
 8006c32:	10a4      	asrs	r4, r4, #2
 8006c34:	2600      	movs	r6, #0
 8006c36:	42a6      	cmp	r6, r4
 8006c38:	d105      	bne.n	8006c46 <__libc_init_array+0x2e>
 8006c3a:	bd70      	pop	{r4, r5, r6, pc}
 8006c3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c40:	4798      	blx	r3
 8006c42:	3601      	adds	r6, #1
 8006c44:	e7ee      	b.n	8006c24 <__libc_init_array+0xc>
 8006c46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c4a:	4798      	blx	r3
 8006c4c:	3601      	adds	r6, #1
 8006c4e:	e7f2      	b.n	8006c36 <__libc_init_array+0x1e>
 8006c50:	08008cec 	.word	0x08008cec
 8006c54:	08008cec 	.word	0x08008cec
 8006c58:	08008cec 	.word	0x08008cec
 8006c5c:	08008cf0 	.word	0x08008cf0

08006c60 <__retarget_lock_init_recursive>:
 8006c60:	4770      	bx	lr

08006c62 <__retarget_lock_acquire_recursive>:
 8006c62:	4770      	bx	lr

08006c64 <__retarget_lock_release_recursive>:
 8006c64:	4770      	bx	lr

08006c66 <memcpy>:
 8006c66:	440a      	add	r2, r1
 8006c68:	4291      	cmp	r1, r2
 8006c6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c6e:	d100      	bne.n	8006c72 <memcpy+0xc>
 8006c70:	4770      	bx	lr
 8006c72:	b510      	push	{r4, lr}
 8006c74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c7c:	4291      	cmp	r1, r2
 8006c7e:	d1f9      	bne.n	8006c74 <memcpy+0xe>
 8006c80:	bd10      	pop	{r4, pc}

08006c82 <quorem>:
 8006c82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c86:	6903      	ldr	r3, [r0, #16]
 8006c88:	690c      	ldr	r4, [r1, #16]
 8006c8a:	42a3      	cmp	r3, r4
 8006c8c:	4607      	mov	r7, r0
 8006c8e:	db7e      	blt.n	8006d8e <quorem+0x10c>
 8006c90:	3c01      	subs	r4, #1
 8006c92:	f101 0814 	add.w	r8, r1, #20
 8006c96:	00a3      	lsls	r3, r4, #2
 8006c98:	f100 0514 	add.w	r5, r0, #20
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ca2:	9301      	str	r3, [sp, #4]
 8006ca4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ca8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cac:	3301      	adds	r3, #1
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006cb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cb8:	d32e      	bcc.n	8006d18 <quorem+0x96>
 8006cba:	f04f 0a00 	mov.w	sl, #0
 8006cbe:	46c4      	mov	ip, r8
 8006cc0:	46ae      	mov	lr, r5
 8006cc2:	46d3      	mov	fp, sl
 8006cc4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006cc8:	b298      	uxth	r0, r3
 8006cca:	fb06 a000 	mla	r0, r6, r0, sl
 8006cce:	0c02      	lsrs	r2, r0, #16
 8006cd0:	0c1b      	lsrs	r3, r3, #16
 8006cd2:	fb06 2303 	mla	r3, r6, r3, r2
 8006cd6:	f8de 2000 	ldr.w	r2, [lr]
 8006cda:	b280      	uxth	r0, r0
 8006cdc:	b292      	uxth	r2, r2
 8006cde:	1a12      	subs	r2, r2, r0
 8006ce0:	445a      	add	r2, fp
 8006ce2:	f8de 0000 	ldr.w	r0, [lr]
 8006ce6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006cf0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006cf4:	b292      	uxth	r2, r2
 8006cf6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006cfa:	45e1      	cmp	r9, ip
 8006cfc:	f84e 2b04 	str.w	r2, [lr], #4
 8006d00:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006d04:	d2de      	bcs.n	8006cc4 <quorem+0x42>
 8006d06:	9b00      	ldr	r3, [sp, #0]
 8006d08:	58eb      	ldr	r3, [r5, r3]
 8006d0a:	b92b      	cbnz	r3, 8006d18 <quorem+0x96>
 8006d0c:	9b01      	ldr	r3, [sp, #4]
 8006d0e:	3b04      	subs	r3, #4
 8006d10:	429d      	cmp	r5, r3
 8006d12:	461a      	mov	r2, r3
 8006d14:	d32f      	bcc.n	8006d76 <quorem+0xf4>
 8006d16:	613c      	str	r4, [r7, #16]
 8006d18:	4638      	mov	r0, r7
 8006d1a:	f001 f90d 	bl	8007f38 <__mcmp>
 8006d1e:	2800      	cmp	r0, #0
 8006d20:	db25      	blt.n	8006d6e <quorem+0xec>
 8006d22:	4629      	mov	r1, r5
 8006d24:	2000      	movs	r0, #0
 8006d26:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d2a:	f8d1 c000 	ldr.w	ip, [r1]
 8006d2e:	fa1f fe82 	uxth.w	lr, r2
 8006d32:	fa1f f38c 	uxth.w	r3, ip
 8006d36:	eba3 030e 	sub.w	r3, r3, lr
 8006d3a:	4403      	add	r3, r0
 8006d3c:	0c12      	lsrs	r2, r2, #16
 8006d3e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006d42:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d4c:	45c1      	cmp	r9, r8
 8006d4e:	f841 3b04 	str.w	r3, [r1], #4
 8006d52:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006d56:	d2e6      	bcs.n	8006d26 <quorem+0xa4>
 8006d58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d60:	b922      	cbnz	r2, 8006d6c <quorem+0xea>
 8006d62:	3b04      	subs	r3, #4
 8006d64:	429d      	cmp	r5, r3
 8006d66:	461a      	mov	r2, r3
 8006d68:	d30b      	bcc.n	8006d82 <quorem+0x100>
 8006d6a:	613c      	str	r4, [r7, #16]
 8006d6c:	3601      	adds	r6, #1
 8006d6e:	4630      	mov	r0, r6
 8006d70:	b003      	add	sp, #12
 8006d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d76:	6812      	ldr	r2, [r2, #0]
 8006d78:	3b04      	subs	r3, #4
 8006d7a:	2a00      	cmp	r2, #0
 8006d7c:	d1cb      	bne.n	8006d16 <quorem+0x94>
 8006d7e:	3c01      	subs	r4, #1
 8006d80:	e7c6      	b.n	8006d10 <quorem+0x8e>
 8006d82:	6812      	ldr	r2, [r2, #0]
 8006d84:	3b04      	subs	r3, #4
 8006d86:	2a00      	cmp	r2, #0
 8006d88:	d1ef      	bne.n	8006d6a <quorem+0xe8>
 8006d8a:	3c01      	subs	r4, #1
 8006d8c:	e7ea      	b.n	8006d64 <quorem+0xe2>
 8006d8e:	2000      	movs	r0, #0
 8006d90:	e7ee      	b.n	8006d70 <quorem+0xee>
 8006d92:	0000      	movs	r0, r0
 8006d94:	0000      	movs	r0, r0
	...

08006d98 <_dtoa_r>:
 8006d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d9c:	ed2d 8b02 	vpush	{d8}
 8006da0:	69c7      	ldr	r7, [r0, #28]
 8006da2:	b091      	sub	sp, #68	@ 0x44
 8006da4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006da8:	ec55 4b10 	vmov	r4, r5, d0
 8006dac:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8006dae:	9107      	str	r1, [sp, #28]
 8006db0:	4681      	mov	r9, r0
 8006db2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006db4:	930d      	str	r3, [sp, #52]	@ 0x34
 8006db6:	b97f      	cbnz	r7, 8006dd8 <_dtoa_r+0x40>
 8006db8:	2010      	movs	r0, #16
 8006dba:	f000 fd95 	bl	80078e8 <malloc>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	f8c9 001c 	str.w	r0, [r9, #28]
 8006dc4:	b920      	cbnz	r0, 8006dd0 <_dtoa_r+0x38>
 8006dc6:	4ba0      	ldr	r3, [pc, #640]	@ (8007048 <_dtoa_r+0x2b0>)
 8006dc8:	21ef      	movs	r1, #239	@ 0xef
 8006dca:	48a0      	ldr	r0, [pc, #640]	@ (800704c <_dtoa_r+0x2b4>)
 8006dcc:	f001 fa78 	bl	80082c0 <__assert_func>
 8006dd0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006dd4:	6007      	str	r7, [r0, #0]
 8006dd6:	60c7      	str	r7, [r0, #12]
 8006dd8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ddc:	6819      	ldr	r1, [r3, #0]
 8006dde:	b159      	cbz	r1, 8006df8 <_dtoa_r+0x60>
 8006de0:	685a      	ldr	r2, [r3, #4]
 8006de2:	604a      	str	r2, [r1, #4]
 8006de4:	2301      	movs	r3, #1
 8006de6:	4093      	lsls	r3, r2
 8006de8:	608b      	str	r3, [r1, #8]
 8006dea:	4648      	mov	r0, r9
 8006dec:	f000 fe72 	bl	8007ad4 <_Bfree>
 8006df0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006df4:	2200      	movs	r2, #0
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	1e2b      	subs	r3, r5, #0
 8006dfa:	bfbb      	ittet	lt
 8006dfc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006e00:	9303      	strlt	r3, [sp, #12]
 8006e02:	2300      	movge	r3, #0
 8006e04:	2201      	movlt	r2, #1
 8006e06:	bfac      	ite	ge
 8006e08:	6033      	strge	r3, [r6, #0]
 8006e0a:	6032      	strlt	r2, [r6, #0]
 8006e0c:	4b90      	ldr	r3, [pc, #576]	@ (8007050 <_dtoa_r+0x2b8>)
 8006e0e:	9e03      	ldr	r6, [sp, #12]
 8006e10:	43b3      	bics	r3, r6
 8006e12:	d110      	bne.n	8006e36 <_dtoa_r+0x9e>
 8006e14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e16:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006e1a:	6013      	str	r3, [r2, #0]
 8006e1c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006e20:	4323      	orrs	r3, r4
 8006e22:	f000 84e6 	beq.w	80077f2 <_dtoa_r+0xa5a>
 8006e26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006e28:	4f8a      	ldr	r7, [pc, #552]	@ (8007054 <_dtoa_r+0x2bc>)
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	f000 84e8 	beq.w	8007800 <_dtoa_r+0xa68>
 8006e30:	1cfb      	adds	r3, r7, #3
 8006e32:	f000 bce3 	b.w	80077fc <_dtoa_r+0xa64>
 8006e36:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006e3a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e42:	d10a      	bne.n	8006e5a <_dtoa_r+0xc2>
 8006e44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e46:	2301      	movs	r3, #1
 8006e48:	6013      	str	r3, [r2, #0]
 8006e4a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006e4c:	b113      	cbz	r3, 8006e54 <_dtoa_r+0xbc>
 8006e4e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006e50:	4b81      	ldr	r3, [pc, #516]	@ (8007058 <_dtoa_r+0x2c0>)
 8006e52:	6013      	str	r3, [r2, #0]
 8006e54:	4f81      	ldr	r7, [pc, #516]	@ (800705c <_dtoa_r+0x2c4>)
 8006e56:	f000 bcd3 	b.w	8007800 <_dtoa_r+0xa68>
 8006e5a:	aa0e      	add	r2, sp, #56	@ 0x38
 8006e5c:	a90f      	add	r1, sp, #60	@ 0x3c
 8006e5e:	4648      	mov	r0, r9
 8006e60:	eeb0 0b48 	vmov.f64	d0, d8
 8006e64:	f001 f918 	bl	8008098 <__d2b>
 8006e68:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006e6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e6e:	9001      	str	r0, [sp, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d045      	beq.n	8006f00 <_dtoa_r+0x168>
 8006e74:	eeb0 7b48 	vmov.f64	d7, d8
 8006e78:	ee18 1a90 	vmov	r1, s17
 8006e7c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006e80:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8006e84:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006e88:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006e8c:	2500      	movs	r5, #0
 8006e8e:	ee07 1a90 	vmov	s15, r1
 8006e92:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8006e96:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007030 <_dtoa_r+0x298>
 8006e9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006e9e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8007038 <_dtoa_r+0x2a0>
 8006ea2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006ea6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8007040 <_dtoa_r+0x2a8>
 8006eaa:	ee07 3a90 	vmov	s15, r3
 8006eae:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006eb2:	eeb0 7b46 	vmov.f64	d7, d6
 8006eb6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006eba:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006ebe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ec6:	ee16 8a90 	vmov	r8, s13
 8006eca:	d508      	bpl.n	8006ede <_dtoa_r+0x146>
 8006ecc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006ed0:	eeb4 6b47 	vcmp.f64	d6, d7
 8006ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ed8:	bf18      	it	ne
 8006eda:	f108 38ff 	addne.w	r8, r8, #4294967295
 8006ede:	f1b8 0f16 	cmp.w	r8, #22
 8006ee2:	d82b      	bhi.n	8006f3c <_dtoa_r+0x1a4>
 8006ee4:	495e      	ldr	r1, [pc, #376]	@ (8007060 <_dtoa_r+0x2c8>)
 8006ee6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006eea:	ed91 7b00 	vldr	d7, [r1]
 8006eee:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ef6:	d501      	bpl.n	8006efc <_dtoa_r+0x164>
 8006ef8:	f108 38ff 	add.w	r8, r8, #4294967295
 8006efc:	2100      	movs	r1, #0
 8006efe:	e01e      	b.n	8006f3e <_dtoa_r+0x1a6>
 8006f00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f02:	4413      	add	r3, r2
 8006f04:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006f08:	2920      	cmp	r1, #32
 8006f0a:	bfc1      	itttt	gt
 8006f0c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006f10:	408e      	lslgt	r6, r1
 8006f12:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8006f16:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006f1a:	bfd6      	itet	le
 8006f1c:	f1c1 0120 	rsble	r1, r1, #32
 8006f20:	4331      	orrgt	r1, r6
 8006f22:	fa04 f101 	lslle.w	r1, r4, r1
 8006f26:	ee07 1a90 	vmov	s15, r1
 8006f2a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	ee17 1a90 	vmov	r1, s15
 8006f34:	2501      	movs	r5, #1
 8006f36:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006f3a:	e7a8      	b.n	8006e8e <_dtoa_r+0xf6>
 8006f3c:	2101      	movs	r1, #1
 8006f3e:	1ad2      	subs	r2, r2, r3
 8006f40:	1e53      	subs	r3, r2, #1
 8006f42:	9306      	str	r3, [sp, #24]
 8006f44:	bf45      	ittet	mi
 8006f46:	f1c2 0301 	rsbmi	r3, r2, #1
 8006f4a:	9304      	strmi	r3, [sp, #16]
 8006f4c:	2300      	movpl	r3, #0
 8006f4e:	2300      	movmi	r3, #0
 8006f50:	bf4c      	ite	mi
 8006f52:	9306      	strmi	r3, [sp, #24]
 8006f54:	9304      	strpl	r3, [sp, #16]
 8006f56:	f1b8 0f00 	cmp.w	r8, #0
 8006f5a:	910c      	str	r1, [sp, #48]	@ 0x30
 8006f5c:	db18      	blt.n	8006f90 <_dtoa_r+0x1f8>
 8006f5e:	9b06      	ldr	r3, [sp, #24]
 8006f60:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006f64:	4443      	add	r3, r8
 8006f66:	9306      	str	r3, [sp, #24]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	9a07      	ldr	r2, [sp, #28]
 8006f6c:	2a09      	cmp	r2, #9
 8006f6e:	d845      	bhi.n	8006ffc <_dtoa_r+0x264>
 8006f70:	2a05      	cmp	r2, #5
 8006f72:	bfc4      	itt	gt
 8006f74:	3a04      	subgt	r2, #4
 8006f76:	9207      	strgt	r2, [sp, #28]
 8006f78:	9a07      	ldr	r2, [sp, #28]
 8006f7a:	f1a2 0202 	sub.w	r2, r2, #2
 8006f7e:	bfcc      	ite	gt
 8006f80:	2400      	movgt	r4, #0
 8006f82:	2401      	movle	r4, #1
 8006f84:	2a03      	cmp	r2, #3
 8006f86:	d844      	bhi.n	8007012 <_dtoa_r+0x27a>
 8006f88:	e8df f002 	tbb	[pc, r2]
 8006f8c:	0b173634 	.word	0x0b173634
 8006f90:	9b04      	ldr	r3, [sp, #16]
 8006f92:	2200      	movs	r2, #0
 8006f94:	eba3 0308 	sub.w	r3, r3, r8
 8006f98:	9304      	str	r3, [sp, #16]
 8006f9a:	920a      	str	r2, [sp, #40]	@ 0x28
 8006f9c:	f1c8 0300 	rsb	r3, r8, #0
 8006fa0:	e7e3      	b.n	8006f6a <_dtoa_r+0x1d2>
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	9208      	str	r2, [sp, #32]
 8006fa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fa8:	eb08 0b02 	add.w	fp, r8, r2
 8006fac:	f10b 0a01 	add.w	sl, fp, #1
 8006fb0:	4652      	mov	r2, sl
 8006fb2:	2a01      	cmp	r2, #1
 8006fb4:	bfb8      	it	lt
 8006fb6:	2201      	movlt	r2, #1
 8006fb8:	e006      	b.n	8006fc8 <_dtoa_r+0x230>
 8006fba:	2201      	movs	r2, #1
 8006fbc:	9208      	str	r2, [sp, #32]
 8006fbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fc0:	2a00      	cmp	r2, #0
 8006fc2:	dd29      	ble.n	8007018 <_dtoa_r+0x280>
 8006fc4:	4693      	mov	fp, r2
 8006fc6:	4692      	mov	sl, r2
 8006fc8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8006fcc:	2100      	movs	r1, #0
 8006fce:	2004      	movs	r0, #4
 8006fd0:	f100 0614 	add.w	r6, r0, #20
 8006fd4:	4296      	cmp	r6, r2
 8006fd6:	d926      	bls.n	8007026 <_dtoa_r+0x28e>
 8006fd8:	6079      	str	r1, [r7, #4]
 8006fda:	4648      	mov	r0, r9
 8006fdc:	9305      	str	r3, [sp, #20]
 8006fde:	f000 fd39 	bl	8007a54 <_Balloc>
 8006fe2:	9b05      	ldr	r3, [sp, #20]
 8006fe4:	4607      	mov	r7, r0
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	d13e      	bne.n	8007068 <_dtoa_r+0x2d0>
 8006fea:	4b1e      	ldr	r3, [pc, #120]	@ (8007064 <_dtoa_r+0x2cc>)
 8006fec:	4602      	mov	r2, r0
 8006fee:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ff2:	e6ea      	b.n	8006dca <_dtoa_r+0x32>
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	e7e1      	b.n	8006fbc <_dtoa_r+0x224>
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	e7d3      	b.n	8006fa4 <_dtoa_r+0x20c>
 8006ffc:	2401      	movs	r4, #1
 8006ffe:	2200      	movs	r2, #0
 8007000:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8007004:	f04f 3bff 	mov.w	fp, #4294967295
 8007008:	2100      	movs	r1, #0
 800700a:	46da      	mov	sl, fp
 800700c:	2212      	movs	r2, #18
 800700e:	9109      	str	r1, [sp, #36]	@ 0x24
 8007010:	e7da      	b.n	8006fc8 <_dtoa_r+0x230>
 8007012:	2201      	movs	r2, #1
 8007014:	9208      	str	r2, [sp, #32]
 8007016:	e7f5      	b.n	8007004 <_dtoa_r+0x26c>
 8007018:	f04f 0b01 	mov.w	fp, #1
 800701c:	46da      	mov	sl, fp
 800701e:	465a      	mov	r2, fp
 8007020:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8007024:	e7d0      	b.n	8006fc8 <_dtoa_r+0x230>
 8007026:	3101      	adds	r1, #1
 8007028:	0040      	lsls	r0, r0, #1
 800702a:	e7d1      	b.n	8006fd0 <_dtoa_r+0x238>
 800702c:	f3af 8000 	nop.w
 8007030:	636f4361 	.word	0x636f4361
 8007034:	3fd287a7 	.word	0x3fd287a7
 8007038:	8b60c8b3 	.word	0x8b60c8b3
 800703c:	3fc68a28 	.word	0x3fc68a28
 8007040:	509f79fb 	.word	0x509f79fb
 8007044:	3fd34413 	.word	0x3fd34413
 8007048:	080089ad 	.word	0x080089ad
 800704c:	080089c4 	.word	0x080089c4
 8007050:	7ff00000 	.word	0x7ff00000
 8007054:	080089a9 	.word	0x080089a9
 8007058:	0800897d 	.word	0x0800897d
 800705c:	0800897c 	.word	0x0800897c
 8007060:	08008b18 	.word	0x08008b18
 8007064:	08008a1c 	.word	0x08008a1c
 8007068:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800706c:	f1ba 0f0e 	cmp.w	sl, #14
 8007070:	6010      	str	r0, [r2, #0]
 8007072:	d86e      	bhi.n	8007152 <_dtoa_r+0x3ba>
 8007074:	2c00      	cmp	r4, #0
 8007076:	d06c      	beq.n	8007152 <_dtoa_r+0x3ba>
 8007078:	f1b8 0f00 	cmp.w	r8, #0
 800707c:	f340 80b4 	ble.w	80071e8 <_dtoa_r+0x450>
 8007080:	4ac8      	ldr	r2, [pc, #800]	@ (80073a4 <_dtoa_r+0x60c>)
 8007082:	f008 010f 	and.w	r1, r8, #15
 8007086:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800708a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800708e:	ed92 7b00 	vldr	d7, [r2]
 8007092:	ea4f 1128 	mov.w	r1, r8, asr #4
 8007096:	f000 809b 	beq.w	80071d0 <_dtoa_r+0x438>
 800709a:	4ac3      	ldr	r2, [pc, #780]	@ (80073a8 <_dtoa_r+0x610>)
 800709c:	ed92 6b08 	vldr	d6, [r2, #32]
 80070a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80070a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80070a8:	f001 010f 	and.w	r1, r1, #15
 80070ac:	2203      	movs	r2, #3
 80070ae:	48be      	ldr	r0, [pc, #760]	@ (80073a8 <_dtoa_r+0x610>)
 80070b0:	2900      	cmp	r1, #0
 80070b2:	f040 808f 	bne.w	80071d4 <_dtoa_r+0x43c>
 80070b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80070ba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80070be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80070c2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80070c8:	2900      	cmp	r1, #0
 80070ca:	f000 80b3 	beq.w	8007234 <_dtoa_r+0x49c>
 80070ce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80070d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80070d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070da:	f140 80ab 	bpl.w	8007234 <_dtoa_r+0x49c>
 80070de:	f1ba 0f00 	cmp.w	sl, #0
 80070e2:	f000 80a7 	beq.w	8007234 <_dtoa_r+0x49c>
 80070e6:	f1bb 0f00 	cmp.w	fp, #0
 80070ea:	dd30      	ble.n	800714e <_dtoa_r+0x3b6>
 80070ec:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80070f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80070f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80070f8:	f108 31ff 	add.w	r1, r8, #4294967295
 80070fc:	9105      	str	r1, [sp, #20]
 80070fe:	3201      	adds	r2, #1
 8007100:	465c      	mov	r4, fp
 8007102:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007106:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800710a:	ee07 2a90 	vmov	s15, r2
 800710e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007112:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007116:	ee15 2a90 	vmov	r2, s11
 800711a:	ec51 0b15 	vmov	r0, r1, d5
 800711e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8007122:	2c00      	cmp	r4, #0
 8007124:	f040 808a 	bne.w	800723c <_dtoa_r+0x4a4>
 8007128:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800712c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007130:	ec41 0b17 	vmov	d7, r0, r1
 8007134:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800713c:	f300 826a 	bgt.w	8007614 <_dtoa_r+0x87c>
 8007140:	eeb1 7b47 	vneg.f64	d7, d7
 8007144:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800714c:	d423      	bmi.n	8007196 <_dtoa_r+0x3fe>
 800714e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007152:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007154:	2a00      	cmp	r2, #0
 8007156:	f2c0 8129 	blt.w	80073ac <_dtoa_r+0x614>
 800715a:	f1b8 0f0e 	cmp.w	r8, #14
 800715e:	f300 8125 	bgt.w	80073ac <_dtoa_r+0x614>
 8007162:	4b90      	ldr	r3, [pc, #576]	@ (80073a4 <_dtoa_r+0x60c>)
 8007164:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007168:	ed93 6b00 	vldr	d6, [r3]
 800716c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800716e:	2b00      	cmp	r3, #0
 8007170:	f280 80c8 	bge.w	8007304 <_dtoa_r+0x56c>
 8007174:	f1ba 0f00 	cmp.w	sl, #0
 8007178:	f300 80c4 	bgt.w	8007304 <_dtoa_r+0x56c>
 800717c:	d10b      	bne.n	8007196 <_dtoa_r+0x3fe>
 800717e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007182:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007186:	ed9d 7b02 	vldr	d7, [sp, #8]
 800718a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800718e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007192:	f2c0 823c 	blt.w	800760e <_dtoa_r+0x876>
 8007196:	2400      	movs	r4, #0
 8007198:	4625      	mov	r5, r4
 800719a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800719c:	43db      	mvns	r3, r3
 800719e:	9305      	str	r3, [sp, #20]
 80071a0:	463e      	mov	r6, r7
 80071a2:	f04f 0800 	mov.w	r8, #0
 80071a6:	4621      	mov	r1, r4
 80071a8:	4648      	mov	r0, r9
 80071aa:	f000 fc93 	bl	8007ad4 <_Bfree>
 80071ae:	2d00      	cmp	r5, #0
 80071b0:	f000 80a2 	beq.w	80072f8 <_dtoa_r+0x560>
 80071b4:	f1b8 0f00 	cmp.w	r8, #0
 80071b8:	d005      	beq.n	80071c6 <_dtoa_r+0x42e>
 80071ba:	45a8      	cmp	r8, r5
 80071bc:	d003      	beq.n	80071c6 <_dtoa_r+0x42e>
 80071be:	4641      	mov	r1, r8
 80071c0:	4648      	mov	r0, r9
 80071c2:	f000 fc87 	bl	8007ad4 <_Bfree>
 80071c6:	4629      	mov	r1, r5
 80071c8:	4648      	mov	r0, r9
 80071ca:	f000 fc83 	bl	8007ad4 <_Bfree>
 80071ce:	e093      	b.n	80072f8 <_dtoa_r+0x560>
 80071d0:	2202      	movs	r2, #2
 80071d2:	e76c      	b.n	80070ae <_dtoa_r+0x316>
 80071d4:	07cc      	lsls	r4, r1, #31
 80071d6:	d504      	bpl.n	80071e2 <_dtoa_r+0x44a>
 80071d8:	ed90 6b00 	vldr	d6, [r0]
 80071dc:	3201      	adds	r2, #1
 80071de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80071e2:	1049      	asrs	r1, r1, #1
 80071e4:	3008      	adds	r0, #8
 80071e6:	e763      	b.n	80070b0 <_dtoa_r+0x318>
 80071e8:	d022      	beq.n	8007230 <_dtoa_r+0x498>
 80071ea:	f1c8 0100 	rsb	r1, r8, #0
 80071ee:	4a6d      	ldr	r2, [pc, #436]	@ (80073a4 <_dtoa_r+0x60c>)
 80071f0:	f001 000f 	and.w	r0, r1, #15
 80071f4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80071f8:	ed92 7b00 	vldr	d7, [r2]
 80071fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007200:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007204:	4868      	ldr	r0, [pc, #416]	@ (80073a8 <_dtoa_r+0x610>)
 8007206:	1109      	asrs	r1, r1, #4
 8007208:	2400      	movs	r4, #0
 800720a:	2202      	movs	r2, #2
 800720c:	b929      	cbnz	r1, 800721a <_dtoa_r+0x482>
 800720e:	2c00      	cmp	r4, #0
 8007210:	f43f af57 	beq.w	80070c2 <_dtoa_r+0x32a>
 8007214:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007218:	e753      	b.n	80070c2 <_dtoa_r+0x32a>
 800721a:	07ce      	lsls	r6, r1, #31
 800721c:	d505      	bpl.n	800722a <_dtoa_r+0x492>
 800721e:	ed90 6b00 	vldr	d6, [r0]
 8007222:	3201      	adds	r2, #1
 8007224:	2401      	movs	r4, #1
 8007226:	ee27 7b06 	vmul.f64	d7, d7, d6
 800722a:	1049      	asrs	r1, r1, #1
 800722c:	3008      	adds	r0, #8
 800722e:	e7ed      	b.n	800720c <_dtoa_r+0x474>
 8007230:	2202      	movs	r2, #2
 8007232:	e746      	b.n	80070c2 <_dtoa_r+0x32a>
 8007234:	f8cd 8014 	str.w	r8, [sp, #20]
 8007238:	4654      	mov	r4, sl
 800723a:	e762      	b.n	8007102 <_dtoa_r+0x36a>
 800723c:	4a59      	ldr	r2, [pc, #356]	@ (80073a4 <_dtoa_r+0x60c>)
 800723e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8007242:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007246:	9a08      	ldr	r2, [sp, #32]
 8007248:	ec41 0b17 	vmov	d7, r0, r1
 800724c:	443c      	add	r4, r7
 800724e:	b34a      	cbz	r2, 80072a4 <_dtoa_r+0x50c>
 8007250:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8007254:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007258:	463e      	mov	r6, r7
 800725a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800725e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007262:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007266:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800726a:	ee14 2a90 	vmov	r2, s9
 800726e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007272:	3230      	adds	r2, #48	@ 0x30
 8007274:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007278:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800727c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007280:	f806 2b01 	strb.w	r2, [r6], #1
 8007284:	d438      	bmi.n	80072f8 <_dtoa_r+0x560>
 8007286:	ee32 5b46 	vsub.f64	d5, d2, d6
 800728a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800728e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007292:	d46e      	bmi.n	8007372 <_dtoa_r+0x5da>
 8007294:	42a6      	cmp	r6, r4
 8007296:	f43f af5a 	beq.w	800714e <_dtoa_r+0x3b6>
 800729a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800729e:	ee26 6b03 	vmul.f64	d6, d6, d3
 80072a2:	e7e0      	b.n	8007266 <_dtoa_r+0x4ce>
 80072a4:	4621      	mov	r1, r4
 80072a6:	463e      	mov	r6, r7
 80072a8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80072ac:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80072b0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80072b4:	ee14 2a90 	vmov	r2, s9
 80072b8:	3230      	adds	r2, #48	@ 0x30
 80072ba:	f806 2b01 	strb.w	r2, [r6], #1
 80072be:	42a6      	cmp	r6, r4
 80072c0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80072c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80072c8:	d119      	bne.n	80072fe <_dtoa_r+0x566>
 80072ca:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80072ce:	ee37 4b05 	vadd.f64	d4, d7, d5
 80072d2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80072d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072da:	dc4a      	bgt.n	8007372 <_dtoa_r+0x5da>
 80072dc:	ee35 5b47 	vsub.f64	d5, d5, d7
 80072e0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80072e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072e8:	f57f af31 	bpl.w	800714e <_dtoa_r+0x3b6>
 80072ec:	460e      	mov	r6, r1
 80072ee:	3901      	subs	r1, #1
 80072f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072f4:	2b30      	cmp	r3, #48	@ 0x30
 80072f6:	d0f9      	beq.n	80072ec <_dtoa_r+0x554>
 80072f8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80072fc:	e027      	b.n	800734e <_dtoa_r+0x5b6>
 80072fe:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007302:	e7d5      	b.n	80072b0 <_dtoa_r+0x518>
 8007304:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007308:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800730c:	463e      	mov	r6, r7
 800730e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007312:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007316:	ee15 3a10 	vmov	r3, s10
 800731a:	3330      	adds	r3, #48	@ 0x30
 800731c:	f806 3b01 	strb.w	r3, [r6], #1
 8007320:	1bf3      	subs	r3, r6, r7
 8007322:	459a      	cmp	sl, r3
 8007324:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007328:	eea3 7b46 	vfms.f64	d7, d3, d6
 800732c:	d132      	bne.n	8007394 <_dtoa_r+0x5fc>
 800732e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007332:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800733a:	dc18      	bgt.n	800736e <_dtoa_r+0x5d6>
 800733c:	eeb4 7b46 	vcmp.f64	d7, d6
 8007340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007344:	d103      	bne.n	800734e <_dtoa_r+0x5b6>
 8007346:	ee15 3a10 	vmov	r3, s10
 800734a:	07db      	lsls	r3, r3, #31
 800734c:	d40f      	bmi.n	800736e <_dtoa_r+0x5d6>
 800734e:	9901      	ldr	r1, [sp, #4]
 8007350:	4648      	mov	r0, r9
 8007352:	f000 fbbf 	bl	8007ad4 <_Bfree>
 8007356:	2300      	movs	r3, #0
 8007358:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800735a:	7033      	strb	r3, [r6, #0]
 800735c:	f108 0301 	add.w	r3, r8, #1
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 824b 	beq.w	8007800 <_dtoa_r+0xa68>
 800736a:	601e      	str	r6, [r3, #0]
 800736c:	e248      	b.n	8007800 <_dtoa_r+0xa68>
 800736e:	f8cd 8014 	str.w	r8, [sp, #20]
 8007372:	4633      	mov	r3, r6
 8007374:	461e      	mov	r6, r3
 8007376:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800737a:	2a39      	cmp	r2, #57	@ 0x39
 800737c:	d106      	bne.n	800738c <_dtoa_r+0x5f4>
 800737e:	429f      	cmp	r7, r3
 8007380:	d1f8      	bne.n	8007374 <_dtoa_r+0x5dc>
 8007382:	9a05      	ldr	r2, [sp, #20]
 8007384:	3201      	adds	r2, #1
 8007386:	9205      	str	r2, [sp, #20]
 8007388:	2230      	movs	r2, #48	@ 0x30
 800738a:	703a      	strb	r2, [r7, #0]
 800738c:	781a      	ldrb	r2, [r3, #0]
 800738e:	3201      	adds	r2, #1
 8007390:	701a      	strb	r2, [r3, #0]
 8007392:	e7b1      	b.n	80072f8 <_dtoa_r+0x560>
 8007394:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007398:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800739c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073a0:	d1b5      	bne.n	800730e <_dtoa_r+0x576>
 80073a2:	e7d4      	b.n	800734e <_dtoa_r+0x5b6>
 80073a4:	08008b18 	.word	0x08008b18
 80073a8:	08008af0 	.word	0x08008af0
 80073ac:	9908      	ldr	r1, [sp, #32]
 80073ae:	2900      	cmp	r1, #0
 80073b0:	f000 80e9 	beq.w	8007586 <_dtoa_r+0x7ee>
 80073b4:	9907      	ldr	r1, [sp, #28]
 80073b6:	2901      	cmp	r1, #1
 80073b8:	f300 80cb 	bgt.w	8007552 <_dtoa_r+0x7ba>
 80073bc:	2d00      	cmp	r5, #0
 80073be:	f000 80c4 	beq.w	800754a <_dtoa_r+0x7b2>
 80073c2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80073c6:	9e04      	ldr	r6, [sp, #16]
 80073c8:	461c      	mov	r4, r3
 80073ca:	9305      	str	r3, [sp, #20]
 80073cc:	9b04      	ldr	r3, [sp, #16]
 80073ce:	4413      	add	r3, r2
 80073d0:	9304      	str	r3, [sp, #16]
 80073d2:	9b06      	ldr	r3, [sp, #24]
 80073d4:	2101      	movs	r1, #1
 80073d6:	4413      	add	r3, r2
 80073d8:	4648      	mov	r0, r9
 80073da:	9306      	str	r3, [sp, #24]
 80073dc:	f000 fc2e 	bl	8007c3c <__i2b>
 80073e0:	9b05      	ldr	r3, [sp, #20]
 80073e2:	4605      	mov	r5, r0
 80073e4:	b166      	cbz	r6, 8007400 <_dtoa_r+0x668>
 80073e6:	9a06      	ldr	r2, [sp, #24]
 80073e8:	2a00      	cmp	r2, #0
 80073ea:	dd09      	ble.n	8007400 <_dtoa_r+0x668>
 80073ec:	42b2      	cmp	r2, r6
 80073ee:	9904      	ldr	r1, [sp, #16]
 80073f0:	bfa8      	it	ge
 80073f2:	4632      	movge	r2, r6
 80073f4:	1a89      	subs	r1, r1, r2
 80073f6:	9104      	str	r1, [sp, #16]
 80073f8:	9906      	ldr	r1, [sp, #24]
 80073fa:	1ab6      	subs	r6, r6, r2
 80073fc:	1a8a      	subs	r2, r1, r2
 80073fe:	9206      	str	r2, [sp, #24]
 8007400:	b30b      	cbz	r3, 8007446 <_dtoa_r+0x6ae>
 8007402:	9a08      	ldr	r2, [sp, #32]
 8007404:	2a00      	cmp	r2, #0
 8007406:	f000 80c5 	beq.w	8007594 <_dtoa_r+0x7fc>
 800740a:	2c00      	cmp	r4, #0
 800740c:	f000 80bf 	beq.w	800758e <_dtoa_r+0x7f6>
 8007410:	4629      	mov	r1, r5
 8007412:	4622      	mov	r2, r4
 8007414:	4648      	mov	r0, r9
 8007416:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007418:	f000 fcc8 	bl	8007dac <__pow5mult>
 800741c:	9a01      	ldr	r2, [sp, #4]
 800741e:	4601      	mov	r1, r0
 8007420:	4605      	mov	r5, r0
 8007422:	4648      	mov	r0, r9
 8007424:	f000 fc20 	bl	8007c68 <__multiply>
 8007428:	9901      	ldr	r1, [sp, #4]
 800742a:	9005      	str	r0, [sp, #20]
 800742c:	4648      	mov	r0, r9
 800742e:	f000 fb51 	bl	8007ad4 <_Bfree>
 8007432:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007434:	1b1b      	subs	r3, r3, r4
 8007436:	f000 80b0 	beq.w	800759a <_dtoa_r+0x802>
 800743a:	9905      	ldr	r1, [sp, #20]
 800743c:	461a      	mov	r2, r3
 800743e:	4648      	mov	r0, r9
 8007440:	f000 fcb4 	bl	8007dac <__pow5mult>
 8007444:	9001      	str	r0, [sp, #4]
 8007446:	2101      	movs	r1, #1
 8007448:	4648      	mov	r0, r9
 800744a:	f000 fbf7 	bl	8007c3c <__i2b>
 800744e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007450:	4604      	mov	r4, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	f000 81da 	beq.w	800780c <_dtoa_r+0xa74>
 8007458:	461a      	mov	r2, r3
 800745a:	4601      	mov	r1, r0
 800745c:	4648      	mov	r0, r9
 800745e:	f000 fca5 	bl	8007dac <__pow5mult>
 8007462:	9b07      	ldr	r3, [sp, #28]
 8007464:	2b01      	cmp	r3, #1
 8007466:	4604      	mov	r4, r0
 8007468:	f300 80a0 	bgt.w	80075ac <_dtoa_r+0x814>
 800746c:	9b02      	ldr	r3, [sp, #8]
 800746e:	2b00      	cmp	r3, #0
 8007470:	f040 8096 	bne.w	80075a0 <_dtoa_r+0x808>
 8007474:	9b03      	ldr	r3, [sp, #12]
 8007476:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800747a:	2a00      	cmp	r2, #0
 800747c:	f040 8092 	bne.w	80075a4 <_dtoa_r+0x80c>
 8007480:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007484:	0d12      	lsrs	r2, r2, #20
 8007486:	0512      	lsls	r2, r2, #20
 8007488:	2a00      	cmp	r2, #0
 800748a:	f000 808d 	beq.w	80075a8 <_dtoa_r+0x810>
 800748e:	9b04      	ldr	r3, [sp, #16]
 8007490:	3301      	adds	r3, #1
 8007492:	9304      	str	r3, [sp, #16]
 8007494:	9b06      	ldr	r3, [sp, #24]
 8007496:	3301      	adds	r3, #1
 8007498:	9306      	str	r3, [sp, #24]
 800749a:	2301      	movs	r3, #1
 800749c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800749e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f000 81b9 	beq.w	8007818 <_dtoa_r+0xa80>
 80074a6:	6922      	ldr	r2, [r4, #16]
 80074a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80074ac:	6910      	ldr	r0, [r2, #16]
 80074ae:	f000 fb79 	bl	8007ba4 <__hi0bits>
 80074b2:	f1c0 0020 	rsb	r0, r0, #32
 80074b6:	9b06      	ldr	r3, [sp, #24]
 80074b8:	4418      	add	r0, r3
 80074ba:	f010 001f 	ands.w	r0, r0, #31
 80074be:	f000 8081 	beq.w	80075c4 <_dtoa_r+0x82c>
 80074c2:	f1c0 0220 	rsb	r2, r0, #32
 80074c6:	2a04      	cmp	r2, #4
 80074c8:	dd73      	ble.n	80075b2 <_dtoa_r+0x81a>
 80074ca:	9b04      	ldr	r3, [sp, #16]
 80074cc:	f1c0 001c 	rsb	r0, r0, #28
 80074d0:	4403      	add	r3, r0
 80074d2:	9304      	str	r3, [sp, #16]
 80074d4:	9b06      	ldr	r3, [sp, #24]
 80074d6:	4406      	add	r6, r0
 80074d8:	4403      	add	r3, r0
 80074da:	9306      	str	r3, [sp, #24]
 80074dc:	9b04      	ldr	r3, [sp, #16]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	dd05      	ble.n	80074ee <_dtoa_r+0x756>
 80074e2:	9901      	ldr	r1, [sp, #4]
 80074e4:	461a      	mov	r2, r3
 80074e6:	4648      	mov	r0, r9
 80074e8:	f000 fcba 	bl	8007e60 <__lshift>
 80074ec:	9001      	str	r0, [sp, #4]
 80074ee:	9b06      	ldr	r3, [sp, #24]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	dd05      	ble.n	8007500 <_dtoa_r+0x768>
 80074f4:	4621      	mov	r1, r4
 80074f6:	461a      	mov	r2, r3
 80074f8:	4648      	mov	r0, r9
 80074fa:	f000 fcb1 	bl	8007e60 <__lshift>
 80074fe:	4604      	mov	r4, r0
 8007500:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007502:	2b00      	cmp	r3, #0
 8007504:	d060      	beq.n	80075c8 <_dtoa_r+0x830>
 8007506:	9801      	ldr	r0, [sp, #4]
 8007508:	4621      	mov	r1, r4
 800750a:	f000 fd15 	bl	8007f38 <__mcmp>
 800750e:	2800      	cmp	r0, #0
 8007510:	da5a      	bge.n	80075c8 <_dtoa_r+0x830>
 8007512:	f108 33ff 	add.w	r3, r8, #4294967295
 8007516:	9305      	str	r3, [sp, #20]
 8007518:	9901      	ldr	r1, [sp, #4]
 800751a:	2300      	movs	r3, #0
 800751c:	220a      	movs	r2, #10
 800751e:	4648      	mov	r0, r9
 8007520:	f000 fafa 	bl	8007b18 <__multadd>
 8007524:	9b08      	ldr	r3, [sp, #32]
 8007526:	9001      	str	r0, [sp, #4]
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 8177 	beq.w	800781c <_dtoa_r+0xa84>
 800752e:	4629      	mov	r1, r5
 8007530:	2300      	movs	r3, #0
 8007532:	220a      	movs	r2, #10
 8007534:	4648      	mov	r0, r9
 8007536:	f000 faef 	bl	8007b18 <__multadd>
 800753a:	f1bb 0f00 	cmp.w	fp, #0
 800753e:	4605      	mov	r5, r0
 8007540:	dc6e      	bgt.n	8007620 <_dtoa_r+0x888>
 8007542:	9b07      	ldr	r3, [sp, #28]
 8007544:	2b02      	cmp	r3, #2
 8007546:	dc48      	bgt.n	80075da <_dtoa_r+0x842>
 8007548:	e06a      	b.n	8007620 <_dtoa_r+0x888>
 800754a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800754c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007550:	e739      	b.n	80073c6 <_dtoa_r+0x62e>
 8007552:	f10a 34ff 	add.w	r4, sl, #4294967295
 8007556:	42a3      	cmp	r3, r4
 8007558:	db07      	blt.n	800756a <_dtoa_r+0x7d2>
 800755a:	f1ba 0f00 	cmp.w	sl, #0
 800755e:	eba3 0404 	sub.w	r4, r3, r4
 8007562:	db0b      	blt.n	800757c <_dtoa_r+0x7e4>
 8007564:	9e04      	ldr	r6, [sp, #16]
 8007566:	4652      	mov	r2, sl
 8007568:	e72f      	b.n	80073ca <_dtoa_r+0x632>
 800756a:	1ae2      	subs	r2, r4, r3
 800756c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800756e:	9e04      	ldr	r6, [sp, #16]
 8007570:	4413      	add	r3, r2
 8007572:	930a      	str	r3, [sp, #40]	@ 0x28
 8007574:	4652      	mov	r2, sl
 8007576:	4623      	mov	r3, r4
 8007578:	2400      	movs	r4, #0
 800757a:	e726      	b.n	80073ca <_dtoa_r+0x632>
 800757c:	9a04      	ldr	r2, [sp, #16]
 800757e:	eba2 060a 	sub.w	r6, r2, sl
 8007582:	2200      	movs	r2, #0
 8007584:	e721      	b.n	80073ca <_dtoa_r+0x632>
 8007586:	9e04      	ldr	r6, [sp, #16]
 8007588:	9d08      	ldr	r5, [sp, #32]
 800758a:	461c      	mov	r4, r3
 800758c:	e72a      	b.n	80073e4 <_dtoa_r+0x64c>
 800758e:	9a01      	ldr	r2, [sp, #4]
 8007590:	9205      	str	r2, [sp, #20]
 8007592:	e752      	b.n	800743a <_dtoa_r+0x6a2>
 8007594:	9901      	ldr	r1, [sp, #4]
 8007596:	461a      	mov	r2, r3
 8007598:	e751      	b.n	800743e <_dtoa_r+0x6a6>
 800759a:	9b05      	ldr	r3, [sp, #20]
 800759c:	9301      	str	r3, [sp, #4]
 800759e:	e752      	b.n	8007446 <_dtoa_r+0x6ae>
 80075a0:	2300      	movs	r3, #0
 80075a2:	e77b      	b.n	800749c <_dtoa_r+0x704>
 80075a4:	9b02      	ldr	r3, [sp, #8]
 80075a6:	e779      	b.n	800749c <_dtoa_r+0x704>
 80075a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80075aa:	e778      	b.n	800749e <_dtoa_r+0x706>
 80075ac:	2300      	movs	r3, #0
 80075ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075b0:	e779      	b.n	80074a6 <_dtoa_r+0x70e>
 80075b2:	d093      	beq.n	80074dc <_dtoa_r+0x744>
 80075b4:	9b04      	ldr	r3, [sp, #16]
 80075b6:	321c      	adds	r2, #28
 80075b8:	4413      	add	r3, r2
 80075ba:	9304      	str	r3, [sp, #16]
 80075bc:	9b06      	ldr	r3, [sp, #24]
 80075be:	4416      	add	r6, r2
 80075c0:	4413      	add	r3, r2
 80075c2:	e78a      	b.n	80074da <_dtoa_r+0x742>
 80075c4:	4602      	mov	r2, r0
 80075c6:	e7f5      	b.n	80075b4 <_dtoa_r+0x81c>
 80075c8:	f1ba 0f00 	cmp.w	sl, #0
 80075cc:	f8cd 8014 	str.w	r8, [sp, #20]
 80075d0:	46d3      	mov	fp, sl
 80075d2:	dc21      	bgt.n	8007618 <_dtoa_r+0x880>
 80075d4:	9b07      	ldr	r3, [sp, #28]
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	dd1e      	ble.n	8007618 <_dtoa_r+0x880>
 80075da:	f1bb 0f00 	cmp.w	fp, #0
 80075de:	f47f addc 	bne.w	800719a <_dtoa_r+0x402>
 80075e2:	4621      	mov	r1, r4
 80075e4:	465b      	mov	r3, fp
 80075e6:	2205      	movs	r2, #5
 80075e8:	4648      	mov	r0, r9
 80075ea:	f000 fa95 	bl	8007b18 <__multadd>
 80075ee:	4601      	mov	r1, r0
 80075f0:	4604      	mov	r4, r0
 80075f2:	9801      	ldr	r0, [sp, #4]
 80075f4:	f000 fca0 	bl	8007f38 <__mcmp>
 80075f8:	2800      	cmp	r0, #0
 80075fa:	f77f adce 	ble.w	800719a <_dtoa_r+0x402>
 80075fe:	463e      	mov	r6, r7
 8007600:	2331      	movs	r3, #49	@ 0x31
 8007602:	f806 3b01 	strb.w	r3, [r6], #1
 8007606:	9b05      	ldr	r3, [sp, #20]
 8007608:	3301      	adds	r3, #1
 800760a:	9305      	str	r3, [sp, #20]
 800760c:	e5c9      	b.n	80071a2 <_dtoa_r+0x40a>
 800760e:	f8cd 8014 	str.w	r8, [sp, #20]
 8007612:	4654      	mov	r4, sl
 8007614:	4625      	mov	r5, r4
 8007616:	e7f2      	b.n	80075fe <_dtoa_r+0x866>
 8007618:	9b08      	ldr	r3, [sp, #32]
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 8102 	beq.w	8007824 <_dtoa_r+0xa8c>
 8007620:	2e00      	cmp	r6, #0
 8007622:	dd05      	ble.n	8007630 <_dtoa_r+0x898>
 8007624:	4629      	mov	r1, r5
 8007626:	4632      	mov	r2, r6
 8007628:	4648      	mov	r0, r9
 800762a:	f000 fc19 	bl	8007e60 <__lshift>
 800762e:	4605      	mov	r5, r0
 8007630:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007632:	2b00      	cmp	r3, #0
 8007634:	d058      	beq.n	80076e8 <_dtoa_r+0x950>
 8007636:	6869      	ldr	r1, [r5, #4]
 8007638:	4648      	mov	r0, r9
 800763a:	f000 fa0b 	bl	8007a54 <_Balloc>
 800763e:	4606      	mov	r6, r0
 8007640:	b928      	cbnz	r0, 800764e <_dtoa_r+0x8b6>
 8007642:	4b82      	ldr	r3, [pc, #520]	@ (800784c <_dtoa_r+0xab4>)
 8007644:	4602      	mov	r2, r0
 8007646:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800764a:	f7ff bbbe 	b.w	8006dca <_dtoa_r+0x32>
 800764e:	692a      	ldr	r2, [r5, #16]
 8007650:	3202      	adds	r2, #2
 8007652:	0092      	lsls	r2, r2, #2
 8007654:	f105 010c 	add.w	r1, r5, #12
 8007658:	300c      	adds	r0, #12
 800765a:	f7ff fb04 	bl	8006c66 <memcpy>
 800765e:	2201      	movs	r2, #1
 8007660:	4631      	mov	r1, r6
 8007662:	4648      	mov	r0, r9
 8007664:	f000 fbfc 	bl	8007e60 <__lshift>
 8007668:	1c7b      	adds	r3, r7, #1
 800766a:	9304      	str	r3, [sp, #16]
 800766c:	eb07 030b 	add.w	r3, r7, fp
 8007670:	9309      	str	r3, [sp, #36]	@ 0x24
 8007672:	9b02      	ldr	r3, [sp, #8]
 8007674:	f003 0301 	and.w	r3, r3, #1
 8007678:	46a8      	mov	r8, r5
 800767a:	9308      	str	r3, [sp, #32]
 800767c:	4605      	mov	r5, r0
 800767e:	9b04      	ldr	r3, [sp, #16]
 8007680:	9801      	ldr	r0, [sp, #4]
 8007682:	4621      	mov	r1, r4
 8007684:	f103 3bff 	add.w	fp, r3, #4294967295
 8007688:	f7ff fafb 	bl	8006c82 <quorem>
 800768c:	4641      	mov	r1, r8
 800768e:	9002      	str	r0, [sp, #8]
 8007690:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007694:	9801      	ldr	r0, [sp, #4]
 8007696:	f000 fc4f 	bl	8007f38 <__mcmp>
 800769a:	462a      	mov	r2, r5
 800769c:	9006      	str	r0, [sp, #24]
 800769e:	4621      	mov	r1, r4
 80076a0:	4648      	mov	r0, r9
 80076a2:	f000 fc65 	bl	8007f70 <__mdiff>
 80076a6:	68c2      	ldr	r2, [r0, #12]
 80076a8:	4606      	mov	r6, r0
 80076aa:	b9fa      	cbnz	r2, 80076ec <_dtoa_r+0x954>
 80076ac:	4601      	mov	r1, r0
 80076ae:	9801      	ldr	r0, [sp, #4]
 80076b0:	f000 fc42 	bl	8007f38 <__mcmp>
 80076b4:	4602      	mov	r2, r0
 80076b6:	4631      	mov	r1, r6
 80076b8:	4648      	mov	r0, r9
 80076ba:	920a      	str	r2, [sp, #40]	@ 0x28
 80076bc:	f000 fa0a 	bl	8007ad4 <_Bfree>
 80076c0:	9b07      	ldr	r3, [sp, #28]
 80076c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076c4:	9e04      	ldr	r6, [sp, #16]
 80076c6:	ea42 0103 	orr.w	r1, r2, r3
 80076ca:	9b08      	ldr	r3, [sp, #32]
 80076cc:	4319      	orrs	r1, r3
 80076ce:	d10f      	bne.n	80076f0 <_dtoa_r+0x958>
 80076d0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80076d4:	d028      	beq.n	8007728 <_dtoa_r+0x990>
 80076d6:	9b06      	ldr	r3, [sp, #24]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dd02      	ble.n	80076e2 <_dtoa_r+0x94a>
 80076dc:	9b02      	ldr	r3, [sp, #8]
 80076de:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80076e2:	f88b a000 	strb.w	sl, [fp]
 80076e6:	e55e      	b.n	80071a6 <_dtoa_r+0x40e>
 80076e8:	4628      	mov	r0, r5
 80076ea:	e7bd      	b.n	8007668 <_dtoa_r+0x8d0>
 80076ec:	2201      	movs	r2, #1
 80076ee:	e7e2      	b.n	80076b6 <_dtoa_r+0x91e>
 80076f0:	9b06      	ldr	r3, [sp, #24]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	db04      	blt.n	8007700 <_dtoa_r+0x968>
 80076f6:	9907      	ldr	r1, [sp, #28]
 80076f8:	430b      	orrs	r3, r1
 80076fa:	9908      	ldr	r1, [sp, #32]
 80076fc:	430b      	orrs	r3, r1
 80076fe:	d120      	bne.n	8007742 <_dtoa_r+0x9aa>
 8007700:	2a00      	cmp	r2, #0
 8007702:	ddee      	ble.n	80076e2 <_dtoa_r+0x94a>
 8007704:	9901      	ldr	r1, [sp, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	4648      	mov	r0, r9
 800770a:	f000 fba9 	bl	8007e60 <__lshift>
 800770e:	4621      	mov	r1, r4
 8007710:	9001      	str	r0, [sp, #4]
 8007712:	f000 fc11 	bl	8007f38 <__mcmp>
 8007716:	2800      	cmp	r0, #0
 8007718:	dc03      	bgt.n	8007722 <_dtoa_r+0x98a>
 800771a:	d1e2      	bne.n	80076e2 <_dtoa_r+0x94a>
 800771c:	f01a 0f01 	tst.w	sl, #1
 8007720:	d0df      	beq.n	80076e2 <_dtoa_r+0x94a>
 8007722:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007726:	d1d9      	bne.n	80076dc <_dtoa_r+0x944>
 8007728:	2339      	movs	r3, #57	@ 0x39
 800772a:	f88b 3000 	strb.w	r3, [fp]
 800772e:	4633      	mov	r3, r6
 8007730:	461e      	mov	r6, r3
 8007732:	3b01      	subs	r3, #1
 8007734:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007738:	2a39      	cmp	r2, #57	@ 0x39
 800773a:	d052      	beq.n	80077e2 <_dtoa_r+0xa4a>
 800773c:	3201      	adds	r2, #1
 800773e:	701a      	strb	r2, [r3, #0]
 8007740:	e531      	b.n	80071a6 <_dtoa_r+0x40e>
 8007742:	2a00      	cmp	r2, #0
 8007744:	dd07      	ble.n	8007756 <_dtoa_r+0x9be>
 8007746:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800774a:	d0ed      	beq.n	8007728 <_dtoa_r+0x990>
 800774c:	f10a 0301 	add.w	r3, sl, #1
 8007750:	f88b 3000 	strb.w	r3, [fp]
 8007754:	e527      	b.n	80071a6 <_dtoa_r+0x40e>
 8007756:	9b04      	ldr	r3, [sp, #16]
 8007758:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800775a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800775e:	4293      	cmp	r3, r2
 8007760:	d029      	beq.n	80077b6 <_dtoa_r+0xa1e>
 8007762:	9901      	ldr	r1, [sp, #4]
 8007764:	2300      	movs	r3, #0
 8007766:	220a      	movs	r2, #10
 8007768:	4648      	mov	r0, r9
 800776a:	f000 f9d5 	bl	8007b18 <__multadd>
 800776e:	45a8      	cmp	r8, r5
 8007770:	9001      	str	r0, [sp, #4]
 8007772:	f04f 0300 	mov.w	r3, #0
 8007776:	f04f 020a 	mov.w	r2, #10
 800777a:	4641      	mov	r1, r8
 800777c:	4648      	mov	r0, r9
 800777e:	d107      	bne.n	8007790 <_dtoa_r+0x9f8>
 8007780:	f000 f9ca 	bl	8007b18 <__multadd>
 8007784:	4680      	mov	r8, r0
 8007786:	4605      	mov	r5, r0
 8007788:	9b04      	ldr	r3, [sp, #16]
 800778a:	3301      	adds	r3, #1
 800778c:	9304      	str	r3, [sp, #16]
 800778e:	e776      	b.n	800767e <_dtoa_r+0x8e6>
 8007790:	f000 f9c2 	bl	8007b18 <__multadd>
 8007794:	4629      	mov	r1, r5
 8007796:	4680      	mov	r8, r0
 8007798:	2300      	movs	r3, #0
 800779a:	220a      	movs	r2, #10
 800779c:	4648      	mov	r0, r9
 800779e:	f000 f9bb 	bl	8007b18 <__multadd>
 80077a2:	4605      	mov	r5, r0
 80077a4:	e7f0      	b.n	8007788 <_dtoa_r+0x9f0>
 80077a6:	f1bb 0f00 	cmp.w	fp, #0
 80077aa:	bfcc      	ite	gt
 80077ac:	465e      	movgt	r6, fp
 80077ae:	2601      	movle	r6, #1
 80077b0:	443e      	add	r6, r7
 80077b2:	f04f 0800 	mov.w	r8, #0
 80077b6:	9901      	ldr	r1, [sp, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	4648      	mov	r0, r9
 80077bc:	f000 fb50 	bl	8007e60 <__lshift>
 80077c0:	4621      	mov	r1, r4
 80077c2:	9001      	str	r0, [sp, #4]
 80077c4:	f000 fbb8 	bl	8007f38 <__mcmp>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	dcb0      	bgt.n	800772e <_dtoa_r+0x996>
 80077cc:	d102      	bne.n	80077d4 <_dtoa_r+0xa3c>
 80077ce:	f01a 0f01 	tst.w	sl, #1
 80077d2:	d1ac      	bne.n	800772e <_dtoa_r+0x996>
 80077d4:	4633      	mov	r3, r6
 80077d6:	461e      	mov	r6, r3
 80077d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077dc:	2a30      	cmp	r2, #48	@ 0x30
 80077de:	d0fa      	beq.n	80077d6 <_dtoa_r+0xa3e>
 80077e0:	e4e1      	b.n	80071a6 <_dtoa_r+0x40e>
 80077e2:	429f      	cmp	r7, r3
 80077e4:	d1a4      	bne.n	8007730 <_dtoa_r+0x998>
 80077e6:	9b05      	ldr	r3, [sp, #20]
 80077e8:	3301      	adds	r3, #1
 80077ea:	9305      	str	r3, [sp, #20]
 80077ec:	2331      	movs	r3, #49	@ 0x31
 80077ee:	703b      	strb	r3, [r7, #0]
 80077f0:	e4d9      	b.n	80071a6 <_dtoa_r+0x40e>
 80077f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80077f4:	4f16      	ldr	r7, [pc, #88]	@ (8007850 <_dtoa_r+0xab8>)
 80077f6:	b11b      	cbz	r3, 8007800 <_dtoa_r+0xa68>
 80077f8:	f107 0308 	add.w	r3, r7, #8
 80077fc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80077fe:	6013      	str	r3, [r2, #0]
 8007800:	4638      	mov	r0, r7
 8007802:	b011      	add	sp, #68	@ 0x44
 8007804:	ecbd 8b02 	vpop	{d8}
 8007808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800780c:	9b07      	ldr	r3, [sp, #28]
 800780e:	2b01      	cmp	r3, #1
 8007810:	f77f ae2c 	ble.w	800746c <_dtoa_r+0x6d4>
 8007814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007816:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007818:	2001      	movs	r0, #1
 800781a:	e64c      	b.n	80074b6 <_dtoa_r+0x71e>
 800781c:	f1bb 0f00 	cmp.w	fp, #0
 8007820:	f77f aed8 	ble.w	80075d4 <_dtoa_r+0x83c>
 8007824:	463e      	mov	r6, r7
 8007826:	9801      	ldr	r0, [sp, #4]
 8007828:	4621      	mov	r1, r4
 800782a:	f7ff fa2a 	bl	8006c82 <quorem>
 800782e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007832:	f806 ab01 	strb.w	sl, [r6], #1
 8007836:	1bf2      	subs	r2, r6, r7
 8007838:	4593      	cmp	fp, r2
 800783a:	ddb4      	ble.n	80077a6 <_dtoa_r+0xa0e>
 800783c:	9901      	ldr	r1, [sp, #4]
 800783e:	2300      	movs	r3, #0
 8007840:	220a      	movs	r2, #10
 8007842:	4648      	mov	r0, r9
 8007844:	f000 f968 	bl	8007b18 <__multadd>
 8007848:	9001      	str	r0, [sp, #4]
 800784a:	e7ec      	b.n	8007826 <_dtoa_r+0xa8e>
 800784c:	08008a1c 	.word	0x08008a1c
 8007850:	080089a0 	.word	0x080089a0

08007854 <_free_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4605      	mov	r5, r0
 8007858:	2900      	cmp	r1, #0
 800785a:	d041      	beq.n	80078e0 <_free_r+0x8c>
 800785c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007860:	1f0c      	subs	r4, r1, #4
 8007862:	2b00      	cmp	r3, #0
 8007864:	bfb8      	it	lt
 8007866:	18e4      	addlt	r4, r4, r3
 8007868:	f000 f8e8 	bl	8007a3c <__malloc_lock>
 800786c:	4a1d      	ldr	r2, [pc, #116]	@ (80078e4 <_free_r+0x90>)
 800786e:	6813      	ldr	r3, [r2, #0]
 8007870:	b933      	cbnz	r3, 8007880 <_free_r+0x2c>
 8007872:	6063      	str	r3, [r4, #4]
 8007874:	6014      	str	r4, [r2, #0]
 8007876:	4628      	mov	r0, r5
 8007878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800787c:	f000 b8e4 	b.w	8007a48 <__malloc_unlock>
 8007880:	42a3      	cmp	r3, r4
 8007882:	d908      	bls.n	8007896 <_free_r+0x42>
 8007884:	6820      	ldr	r0, [r4, #0]
 8007886:	1821      	adds	r1, r4, r0
 8007888:	428b      	cmp	r3, r1
 800788a:	bf01      	itttt	eq
 800788c:	6819      	ldreq	r1, [r3, #0]
 800788e:	685b      	ldreq	r3, [r3, #4]
 8007890:	1809      	addeq	r1, r1, r0
 8007892:	6021      	streq	r1, [r4, #0]
 8007894:	e7ed      	b.n	8007872 <_free_r+0x1e>
 8007896:	461a      	mov	r2, r3
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	b10b      	cbz	r3, 80078a0 <_free_r+0x4c>
 800789c:	42a3      	cmp	r3, r4
 800789e:	d9fa      	bls.n	8007896 <_free_r+0x42>
 80078a0:	6811      	ldr	r1, [r2, #0]
 80078a2:	1850      	adds	r0, r2, r1
 80078a4:	42a0      	cmp	r0, r4
 80078a6:	d10b      	bne.n	80078c0 <_free_r+0x6c>
 80078a8:	6820      	ldr	r0, [r4, #0]
 80078aa:	4401      	add	r1, r0
 80078ac:	1850      	adds	r0, r2, r1
 80078ae:	4283      	cmp	r3, r0
 80078b0:	6011      	str	r1, [r2, #0]
 80078b2:	d1e0      	bne.n	8007876 <_free_r+0x22>
 80078b4:	6818      	ldr	r0, [r3, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	6053      	str	r3, [r2, #4]
 80078ba:	4408      	add	r0, r1
 80078bc:	6010      	str	r0, [r2, #0]
 80078be:	e7da      	b.n	8007876 <_free_r+0x22>
 80078c0:	d902      	bls.n	80078c8 <_free_r+0x74>
 80078c2:	230c      	movs	r3, #12
 80078c4:	602b      	str	r3, [r5, #0]
 80078c6:	e7d6      	b.n	8007876 <_free_r+0x22>
 80078c8:	6820      	ldr	r0, [r4, #0]
 80078ca:	1821      	adds	r1, r4, r0
 80078cc:	428b      	cmp	r3, r1
 80078ce:	bf04      	itt	eq
 80078d0:	6819      	ldreq	r1, [r3, #0]
 80078d2:	685b      	ldreq	r3, [r3, #4]
 80078d4:	6063      	str	r3, [r4, #4]
 80078d6:	bf04      	itt	eq
 80078d8:	1809      	addeq	r1, r1, r0
 80078da:	6021      	streq	r1, [r4, #0]
 80078dc:	6054      	str	r4, [r2, #4]
 80078de:	e7ca      	b.n	8007876 <_free_r+0x22>
 80078e0:	bd38      	pop	{r3, r4, r5, pc}
 80078e2:	bf00      	nop
 80078e4:	240004bc 	.word	0x240004bc

080078e8 <malloc>:
 80078e8:	4b02      	ldr	r3, [pc, #8]	@ (80078f4 <malloc+0xc>)
 80078ea:	4601      	mov	r1, r0
 80078ec:	6818      	ldr	r0, [r3, #0]
 80078ee:	f000 b825 	b.w	800793c <_malloc_r>
 80078f2:	bf00      	nop
 80078f4:	2400001c 	.word	0x2400001c

080078f8 <sbrk_aligned>:
 80078f8:	b570      	push	{r4, r5, r6, lr}
 80078fa:	4e0f      	ldr	r6, [pc, #60]	@ (8007938 <sbrk_aligned+0x40>)
 80078fc:	460c      	mov	r4, r1
 80078fe:	6831      	ldr	r1, [r6, #0]
 8007900:	4605      	mov	r5, r0
 8007902:	b911      	cbnz	r1, 800790a <sbrk_aligned+0x12>
 8007904:	f000 fccc 	bl	80082a0 <_sbrk_r>
 8007908:	6030      	str	r0, [r6, #0]
 800790a:	4621      	mov	r1, r4
 800790c:	4628      	mov	r0, r5
 800790e:	f000 fcc7 	bl	80082a0 <_sbrk_r>
 8007912:	1c43      	adds	r3, r0, #1
 8007914:	d103      	bne.n	800791e <sbrk_aligned+0x26>
 8007916:	f04f 34ff 	mov.w	r4, #4294967295
 800791a:	4620      	mov	r0, r4
 800791c:	bd70      	pop	{r4, r5, r6, pc}
 800791e:	1cc4      	adds	r4, r0, #3
 8007920:	f024 0403 	bic.w	r4, r4, #3
 8007924:	42a0      	cmp	r0, r4
 8007926:	d0f8      	beq.n	800791a <sbrk_aligned+0x22>
 8007928:	1a21      	subs	r1, r4, r0
 800792a:	4628      	mov	r0, r5
 800792c:	f000 fcb8 	bl	80082a0 <_sbrk_r>
 8007930:	3001      	adds	r0, #1
 8007932:	d1f2      	bne.n	800791a <sbrk_aligned+0x22>
 8007934:	e7ef      	b.n	8007916 <sbrk_aligned+0x1e>
 8007936:	bf00      	nop
 8007938:	240004b8 	.word	0x240004b8

0800793c <_malloc_r>:
 800793c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007940:	1ccd      	adds	r5, r1, #3
 8007942:	f025 0503 	bic.w	r5, r5, #3
 8007946:	3508      	adds	r5, #8
 8007948:	2d0c      	cmp	r5, #12
 800794a:	bf38      	it	cc
 800794c:	250c      	movcc	r5, #12
 800794e:	2d00      	cmp	r5, #0
 8007950:	4606      	mov	r6, r0
 8007952:	db01      	blt.n	8007958 <_malloc_r+0x1c>
 8007954:	42a9      	cmp	r1, r5
 8007956:	d904      	bls.n	8007962 <_malloc_r+0x26>
 8007958:	230c      	movs	r3, #12
 800795a:	6033      	str	r3, [r6, #0]
 800795c:	2000      	movs	r0, #0
 800795e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007962:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a38 <_malloc_r+0xfc>
 8007966:	f000 f869 	bl	8007a3c <__malloc_lock>
 800796a:	f8d8 3000 	ldr.w	r3, [r8]
 800796e:	461c      	mov	r4, r3
 8007970:	bb44      	cbnz	r4, 80079c4 <_malloc_r+0x88>
 8007972:	4629      	mov	r1, r5
 8007974:	4630      	mov	r0, r6
 8007976:	f7ff ffbf 	bl	80078f8 <sbrk_aligned>
 800797a:	1c43      	adds	r3, r0, #1
 800797c:	4604      	mov	r4, r0
 800797e:	d158      	bne.n	8007a32 <_malloc_r+0xf6>
 8007980:	f8d8 4000 	ldr.w	r4, [r8]
 8007984:	4627      	mov	r7, r4
 8007986:	2f00      	cmp	r7, #0
 8007988:	d143      	bne.n	8007a12 <_malloc_r+0xd6>
 800798a:	2c00      	cmp	r4, #0
 800798c:	d04b      	beq.n	8007a26 <_malloc_r+0xea>
 800798e:	6823      	ldr	r3, [r4, #0]
 8007990:	4639      	mov	r1, r7
 8007992:	4630      	mov	r0, r6
 8007994:	eb04 0903 	add.w	r9, r4, r3
 8007998:	f000 fc82 	bl	80082a0 <_sbrk_r>
 800799c:	4581      	cmp	r9, r0
 800799e:	d142      	bne.n	8007a26 <_malloc_r+0xea>
 80079a0:	6821      	ldr	r1, [r4, #0]
 80079a2:	1a6d      	subs	r5, r5, r1
 80079a4:	4629      	mov	r1, r5
 80079a6:	4630      	mov	r0, r6
 80079a8:	f7ff ffa6 	bl	80078f8 <sbrk_aligned>
 80079ac:	3001      	adds	r0, #1
 80079ae:	d03a      	beq.n	8007a26 <_malloc_r+0xea>
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	442b      	add	r3, r5
 80079b4:	6023      	str	r3, [r4, #0]
 80079b6:	f8d8 3000 	ldr.w	r3, [r8]
 80079ba:	685a      	ldr	r2, [r3, #4]
 80079bc:	bb62      	cbnz	r2, 8007a18 <_malloc_r+0xdc>
 80079be:	f8c8 7000 	str.w	r7, [r8]
 80079c2:	e00f      	b.n	80079e4 <_malloc_r+0xa8>
 80079c4:	6822      	ldr	r2, [r4, #0]
 80079c6:	1b52      	subs	r2, r2, r5
 80079c8:	d420      	bmi.n	8007a0c <_malloc_r+0xd0>
 80079ca:	2a0b      	cmp	r2, #11
 80079cc:	d917      	bls.n	80079fe <_malloc_r+0xc2>
 80079ce:	1961      	adds	r1, r4, r5
 80079d0:	42a3      	cmp	r3, r4
 80079d2:	6025      	str	r5, [r4, #0]
 80079d4:	bf18      	it	ne
 80079d6:	6059      	strne	r1, [r3, #4]
 80079d8:	6863      	ldr	r3, [r4, #4]
 80079da:	bf08      	it	eq
 80079dc:	f8c8 1000 	streq.w	r1, [r8]
 80079e0:	5162      	str	r2, [r4, r5]
 80079e2:	604b      	str	r3, [r1, #4]
 80079e4:	4630      	mov	r0, r6
 80079e6:	f000 f82f 	bl	8007a48 <__malloc_unlock>
 80079ea:	f104 000b 	add.w	r0, r4, #11
 80079ee:	1d23      	adds	r3, r4, #4
 80079f0:	f020 0007 	bic.w	r0, r0, #7
 80079f4:	1ac2      	subs	r2, r0, r3
 80079f6:	bf1c      	itt	ne
 80079f8:	1a1b      	subne	r3, r3, r0
 80079fa:	50a3      	strne	r3, [r4, r2]
 80079fc:	e7af      	b.n	800795e <_malloc_r+0x22>
 80079fe:	6862      	ldr	r2, [r4, #4]
 8007a00:	42a3      	cmp	r3, r4
 8007a02:	bf0c      	ite	eq
 8007a04:	f8c8 2000 	streq.w	r2, [r8]
 8007a08:	605a      	strne	r2, [r3, #4]
 8007a0a:	e7eb      	b.n	80079e4 <_malloc_r+0xa8>
 8007a0c:	4623      	mov	r3, r4
 8007a0e:	6864      	ldr	r4, [r4, #4]
 8007a10:	e7ae      	b.n	8007970 <_malloc_r+0x34>
 8007a12:	463c      	mov	r4, r7
 8007a14:	687f      	ldr	r7, [r7, #4]
 8007a16:	e7b6      	b.n	8007986 <_malloc_r+0x4a>
 8007a18:	461a      	mov	r2, r3
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	42a3      	cmp	r3, r4
 8007a1e:	d1fb      	bne.n	8007a18 <_malloc_r+0xdc>
 8007a20:	2300      	movs	r3, #0
 8007a22:	6053      	str	r3, [r2, #4]
 8007a24:	e7de      	b.n	80079e4 <_malloc_r+0xa8>
 8007a26:	230c      	movs	r3, #12
 8007a28:	6033      	str	r3, [r6, #0]
 8007a2a:	4630      	mov	r0, r6
 8007a2c:	f000 f80c 	bl	8007a48 <__malloc_unlock>
 8007a30:	e794      	b.n	800795c <_malloc_r+0x20>
 8007a32:	6005      	str	r5, [r0, #0]
 8007a34:	e7d6      	b.n	80079e4 <_malloc_r+0xa8>
 8007a36:	bf00      	nop
 8007a38:	240004bc 	.word	0x240004bc

08007a3c <__malloc_lock>:
 8007a3c:	4801      	ldr	r0, [pc, #4]	@ (8007a44 <__malloc_lock+0x8>)
 8007a3e:	f7ff b910 	b.w	8006c62 <__retarget_lock_acquire_recursive>
 8007a42:	bf00      	nop
 8007a44:	240004b4 	.word	0x240004b4

08007a48 <__malloc_unlock>:
 8007a48:	4801      	ldr	r0, [pc, #4]	@ (8007a50 <__malloc_unlock+0x8>)
 8007a4a:	f7ff b90b 	b.w	8006c64 <__retarget_lock_release_recursive>
 8007a4e:	bf00      	nop
 8007a50:	240004b4 	.word	0x240004b4

08007a54 <_Balloc>:
 8007a54:	b570      	push	{r4, r5, r6, lr}
 8007a56:	69c6      	ldr	r6, [r0, #28]
 8007a58:	4604      	mov	r4, r0
 8007a5a:	460d      	mov	r5, r1
 8007a5c:	b976      	cbnz	r6, 8007a7c <_Balloc+0x28>
 8007a5e:	2010      	movs	r0, #16
 8007a60:	f7ff ff42 	bl	80078e8 <malloc>
 8007a64:	4602      	mov	r2, r0
 8007a66:	61e0      	str	r0, [r4, #28]
 8007a68:	b920      	cbnz	r0, 8007a74 <_Balloc+0x20>
 8007a6a:	4b18      	ldr	r3, [pc, #96]	@ (8007acc <_Balloc+0x78>)
 8007a6c:	4818      	ldr	r0, [pc, #96]	@ (8007ad0 <_Balloc+0x7c>)
 8007a6e:	216b      	movs	r1, #107	@ 0x6b
 8007a70:	f000 fc26 	bl	80082c0 <__assert_func>
 8007a74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a78:	6006      	str	r6, [r0, #0]
 8007a7a:	60c6      	str	r6, [r0, #12]
 8007a7c:	69e6      	ldr	r6, [r4, #28]
 8007a7e:	68f3      	ldr	r3, [r6, #12]
 8007a80:	b183      	cbz	r3, 8007aa4 <_Balloc+0x50>
 8007a82:	69e3      	ldr	r3, [r4, #28]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a8a:	b9b8      	cbnz	r0, 8007abc <_Balloc+0x68>
 8007a8c:	2101      	movs	r1, #1
 8007a8e:	fa01 f605 	lsl.w	r6, r1, r5
 8007a92:	1d72      	adds	r2, r6, #5
 8007a94:	0092      	lsls	r2, r2, #2
 8007a96:	4620      	mov	r0, r4
 8007a98:	f000 fc30 	bl	80082fc <_calloc_r>
 8007a9c:	b160      	cbz	r0, 8007ab8 <_Balloc+0x64>
 8007a9e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007aa2:	e00e      	b.n	8007ac2 <_Balloc+0x6e>
 8007aa4:	2221      	movs	r2, #33	@ 0x21
 8007aa6:	2104      	movs	r1, #4
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f000 fc27 	bl	80082fc <_calloc_r>
 8007aae:	69e3      	ldr	r3, [r4, #28]
 8007ab0:	60f0      	str	r0, [r6, #12]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d1e4      	bne.n	8007a82 <_Balloc+0x2e>
 8007ab8:	2000      	movs	r0, #0
 8007aba:	bd70      	pop	{r4, r5, r6, pc}
 8007abc:	6802      	ldr	r2, [r0, #0]
 8007abe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ac8:	e7f7      	b.n	8007aba <_Balloc+0x66>
 8007aca:	bf00      	nop
 8007acc:	080089ad 	.word	0x080089ad
 8007ad0:	08008a2d 	.word	0x08008a2d

08007ad4 <_Bfree>:
 8007ad4:	b570      	push	{r4, r5, r6, lr}
 8007ad6:	69c6      	ldr	r6, [r0, #28]
 8007ad8:	4605      	mov	r5, r0
 8007ada:	460c      	mov	r4, r1
 8007adc:	b976      	cbnz	r6, 8007afc <_Bfree+0x28>
 8007ade:	2010      	movs	r0, #16
 8007ae0:	f7ff ff02 	bl	80078e8 <malloc>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	61e8      	str	r0, [r5, #28]
 8007ae8:	b920      	cbnz	r0, 8007af4 <_Bfree+0x20>
 8007aea:	4b09      	ldr	r3, [pc, #36]	@ (8007b10 <_Bfree+0x3c>)
 8007aec:	4809      	ldr	r0, [pc, #36]	@ (8007b14 <_Bfree+0x40>)
 8007aee:	218f      	movs	r1, #143	@ 0x8f
 8007af0:	f000 fbe6 	bl	80082c0 <__assert_func>
 8007af4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007af8:	6006      	str	r6, [r0, #0]
 8007afa:	60c6      	str	r6, [r0, #12]
 8007afc:	b13c      	cbz	r4, 8007b0e <_Bfree+0x3a>
 8007afe:	69eb      	ldr	r3, [r5, #28]
 8007b00:	6862      	ldr	r2, [r4, #4]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b08:	6021      	str	r1, [r4, #0]
 8007b0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b0e:	bd70      	pop	{r4, r5, r6, pc}
 8007b10:	080089ad 	.word	0x080089ad
 8007b14:	08008a2d 	.word	0x08008a2d

08007b18 <__multadd>:
 8007b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b1c:	690d      	ldr	r5, [r1, #16]
 8007b1e:	4607      	mov	r7, r0
 8007b20:	460c      	mov	r4, r1
 8007b22:	461e      	mov	r6, r3
 8007b24:	f101 0c14 	add.w	ip, r1, #20
 8007b28:	2000      	movs	r0, #0
 8007b2a:	f8dc 3000 	ldr.w	r3, [ip]
 8007b2e:	b299      	uxth	r1, r3
 8007b30:	fb02 6101 	mla	r1, r2, r1, r6
 8007b34:	0c1e      	lsrs	r6, r3, #16
 8007b36:	0c0b      	lsrs	r3, r1, #16
 8007b38:	fb02 3306 	mla	r3, r2, r6, r3
 8007b3c:	b289      	uxth	r1, r1
 8007b3e:	3001      	adds	r0, #1
 8007b40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b44:	4285      	cmp	r5, r0
 8007b46:	f84c 1b04 	str.w	r1, [ip], #4
 8007b4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b4e:	dcec      	bgt.n	8007b2a <__multadd+0x12>
 8007b50:	b30e      	cbz	r6, 8007b96 <__multadd+0x7e>
 8007b52:	68a3      	ldr	r3, [r4, #8]
 8007b54:	42ab      	cmp	r3, r5
 8007b56:	dc19      	bgt.n	8007b8c <__multadd+0x74>
 8007b58:	6861      	ldr	r1, [r4, #4]
 8007b5a:	4638      	mov	r0, r7
 8007b5c:	3101      	adds	r1, #1
 8007b5e:	f7ff ff79 	bl	8007a54 <_Balloc>
 8007b62:	4680      	mov	r8, r0
 8007b64:	b928      	cbnz	r0, 8007b72 <__multadd+0x5a>
 8007b66:	4602      	mov	r2, r0
 8007b68:	4b0c      	ldr	r3, [pc, #48]	@ (8007b9c <__multadd+0x84>)
 8007b6a:	480d      	ldr	r0, [pc, #52]	@ (8007ba0 <__multadd+0x88>)
 8007b6c:	21ba      	movs	r1, #186	@ 0xba
 8007b6e:	f000 fba7 	bl	80082c0 <__assert_func>
 8007b72:	6922      	ldr	r2, [r4, #16]
 8007b74:	3202      	adds	r2, #2
 8007b76:	f104 010c 	add.w	r1, r4, #12
 8007b7a:	0092      	lsls	r2, r2, #2
 8007b7c:	300c      	adds	r0, #12
 8007b7e:	f7ff f872 	bl	8006c66 <memcpy>
 8007b82:	4621      	mov	r1, r4
 8007b84:	4638      	mov	r0, r7
 8007b86:	f7ff ffa5 	bl	8007ad4 <_Bfree>
 8007b8a:	4644      	mov	r4, r8
 8007b8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b90:	3501      	adds	r5, #1
 8007b92:	615e      	str	r6, [r3, #20]
 8007b94:	6125      	str	r5, [r4, #16]
 8007b96:	4620      	mov	r0, r4
 8007b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b9c:	08008a1c 	.word	0x08008a1c
 8007ba0:	08008a2d 	.word	0x08008a2d

08007ba4 <__hi0bits>:
 8007ba4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ba8:	4603      	mov	r3, r0
 8007baa:	bf36      	itet	cc
 8007bac:	0403      	lslcc	r3, r0, #16
 8007bae:	2000      	movcs	r0, #0
 8007bb0:	2010      	movcc	r0, #16
 8007bb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bb6:	bf3c      	itt	cc
 8007bb8:	021b      	lslcc	r3, r3, #8
 8007bba:	3008      	addcc	r0, #8
 8007bbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bc0:	bf3c      	itt	cc
 8007bc2:	011b      	lslcc	r3, r3, #4
 8007bc4:	3004      	addcc	r0, #4
 8007bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bca:	bf3c      	itt	cc
 8007bcc:	009b      	lslcc	r3, r3, #2
 8007bce:	3002      	addcc	r0, #2
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	db05      	blt.n	8007be0 <__hi0bits+0x3c>
 8007bd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007bd8:	f100 0001 	add.w	r0, r0, #1
 8007bdc:	bf08      	it	eq
 8007bde:	2020      	moveq	r0, #32
 8007be0:	4770      	bx	lr

08007be2 <__lo0bits>:
 8007be2:	6803      	ldr	r3, [r0, #0]
 8007be4:	4602      	mov	r2, r0
 8007be6:	f013 0007 	ands.w	r0, r3, #7
 8007bea:	d00b      	beq.n	8007c04 <__lo0bits+0x22>
 8007bec:	07d9      	lsls	r1, r3, #31
 8007bee:	d421      	bmi.n	8007c34 <__lo0bits+0x52>
 8007bf0:	0798      	lsls	r0, r3, #30
 8007bf2:	bf49      	itett	mi
 8007bf4:	085b      	lsrmi	r3, r3, #1
 8007bf6:	089b      	lsrpl	r3, r3, #2
 8007bf8:	2001      	movmi	r0, #1
 8007bfa:	6013      	strmi	r3, [r2, #0]
 8007bfc:	bf5c      	itt	pl
 8007bfe:	6013      	strpl	r3, [r2, #0]
 8007c00:	2002      	movpl	r0, #2
 8007c02:	4770      	bx	lr
 8007c04:	b299      	uxth	r1, r3
 8007c06:	b909      	cbnz	r1, 8007c0c <__lo0bits+0x2a>
 8007c08:	0c1b      	lsrs	r3, r3, #16
 8007c0a:	2010      	movs	r0, #16
 8007c0c:	b2d9      	uxtb	r1, r3
 8007c0e:	b909      	cbnz	r1, 8007c14 <__lo0bits+0x32>
 8007c10:	3008      	adds	r0, #8
 8007c12:	0a1b      	lsrs	r3, r3, #8
 8007c14:	0719      	lsls	r1, r3, #28
 8007c16:	bf04      	itt	eq
 8007c18:	091b      	lsreq	r3, r3, #4
 8007c1a:	3004      	addeq	r0, #4
 8007c1c:	0799      	lsls	r1, r3, #30
 8007c1e:	bf04      	itt	eq
 8007c20:	089b      	lsreq	r3, r3, #2
 8007c22:	3002      	addeq	r0, #2
 8007c24:	07d9      	lsls	r1, r3, #31
 8007c26:	d403      	bmi.n	8007c30 <__lo0bits+0x4e>
 8007c28:	085b      	lsrs	r3, r3, #1
 8007c2a:	f100 0001 	add.w	r0, r0, #1
 8007c2e:	d003      	beq.n	8007c38 <__lo0bits+0x56>
 8007c30:	6013      	str	r3, [r2, #0]
 8007c32:	4770      	bx	lr
 8007c34:	2000      	movs	r0, #0
 8007c36:	4770      	bx	lr
 8007c38:	2020      	movs	r0, #32
 8007c3a:	4770      	bx	lr

08007c3c <__i2b>:
 8007c3c:	b510      	push	{r4, lr}
 8007c3e:	460c      	mov	r4, r1
 8007c40:	2101      	movs	r1, #1
 8007c42:	f7ff ff07 	bl	8007a54 <_Balloc>
 8007c46:	4602      	mov	r2, r0
 8007c48:	b928      	cbnz	r0, 8007c56 <__i2b+0x1a>
 8007c4a:	4b05      	ldr	r3, [pc, #20]	@ (8007c60 <__i2b+0x24>)
 8007c4c:	4805      	ldr	r0, [pc, #20]	@ (8007c64 <__i2b+0x28>)
 8007c4e:	f240 1145 	movw	r1, #325	@ 0x145
 8007c52:	f000 fb35 	bl	80082c0 <__assert_func>
 8007c56:	2301      	movs	r3, #1
 8007c58:	6144      	str	r4, [r0, #20]
 8007c5a:	6103      	str	r3, [r0, #16]
 8007c5c:	bd10      	pop	{r4, pc}
 8007c5e:	bf00      	nop
 8007c60:	08008a1c 	.word	0x08008a1c
 8007c64:	08008a2d 	.word	0x08008a2d

08007c68 <__multiply>:
 8007c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	4617      	mov	r7, r2
 8007c6e:	690a      	ldr	r2, [r1, #16]
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	bfa8      	it	ge
 8007c76:	463b      	movge	r3, r7
 8007c78:	4689      	mov	r9, r1
 8007c7a:	bfa4      	itt	ge
 8007c7c:	460f      	movge	r7, r1
 8007c7e:	4699      	movge	r9, r3
 8007c80:	693d      	ldr	r5, [r7, #16]
 8007c82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	6879      	ldr	r1, [r7, #4]
 8007c8a:	eb05 060a 	add.w	r6, r5, sl
 8007c8e:	42b3      	cmp	r3, r6
 8007c90:	b085      	sub	sp, #20
 8007c92:	bfb8      	it	lt
 8007c94:	3101      	addlt	r1, #1
 8007c96:	f7ff fedd 	bl	8007a54 <_Balloc>
 8007c9a:	b930      	cbnz	r0, 8007caa <__multiply+0x42>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	4b41      	ldr	r3, [pc, #260]	@ (8007da4 <__multiply+0x13c>)
 8007ca0:	4841      	ldr	r0, [pc, #260]	@ (8007da8 <__multiply+0x140>)
 8007ca2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ca6:	f000 fb0b 	bl	80082c0 <__assert_func>
 8007caa:	f100 0414 	add.w	r4, r0, #20
 8007cae:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007cb2:	4623      	mov	r3, r4
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	4573      	cmp	r3, lr
 8007cb8:	d320      	bcc.n	8007cfc <__multiply+0x94>
 8007cba:	f107 0814 	add.w	r8, r7, #20
 8007cbe:	f109 0114 	add.w	r1, r9, #20
 8007cc2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007cc6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007cca:	9302      	str	r3, [sp, #8]
 8007ccc:	1beb      	subs	r3, r5, r7
 8007cce:	3b15      	subs	r3, #21
 8007cd0:	f023 0303 	bic.w	r3, r3, #3
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	3715      	adds	r7, #21
 8007cd8:	42bd      	cmp	r5, r7
 8007cda:	bf38      	it	cc
 8007cdc:	2304      	movcc	r3, #4
 8007cde:	9301      	str	r3, [sp, #4]
 8007ce0:	9b02      	ldr	r3, [sp, #8]
 8007ce2:	9103      	str	r1, [sp, #12]
 8007ce4:	428b      	cmp	r3, r1
 8007ce6:	d80c      	bhi.n	8007d02 <__multiply+0x9a>
 8007ce8:	2e00      	cmp	r6, #0
 8007cea:	dd03      	ble.n	8007cf4 <__multiply+0x8c>
 8007cec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d055      	beq.n	8007da0 <__multiply+0x138>
 8007cf4:	6106      	str	r6, [r0, #16]
 8007cf6:	b005      	add	sp, #20
 8007cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cfc:	f843 2b04 	str.w	r2, [r3], #4
 8007d00:	e7d9      	b.n	8007cb6 <__multiply+0x4e>
 8007d02:	f8b1 a000 	ldrh.w	sl, [r1]
 8007d06:	f1ba 0f00 	cmp.w	sl, #0
 8007d0a:	d01f      	beq.n	8007d4c <__multiply+0xe4>
 8007d0c:	46c4      	mov	ip, r8
 8007d0e:	46a1      	mov	r9, r4
 8007d10:	2700      	movs	r7, #0
 8007d12:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d16:	f8d9 3000 	ldr.w	r3, [r9]
 8007d1a:	fa1f fb82 	uxth.w	fp, r2
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	fb0a 330b 	mla	r3, sl, fp, r3
 8007d24:	443b      	add	r3, r7
 8007d26:	f8d9 7000 	ldr.w	r7, [r9]
 8007d2a:	0c12      	lsrs	r2, r2, #16
 8007d2c:	0c3f      	lsrs	r7, r7, #16
 8007d2e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007d32:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d3c:	4565      	cmp	r5, ip
 8007d3e:	f849 3b04 	str.w	r3, [r9], #4
 8007d42:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007d46:	d8e4      	bhi.n	8007d12 <__multiply+0xaa>
 8007d48:	9b01      	ldr	r3, [sp, #4]
 8007d4a:	50e7      	str	r7, [r4, r3]
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007d52:	3104      	adds	r1, #4
 8007d54:	f1b9 0f00 	cmp.w	r9, #0
 8007d58:	d020      	beq.n	8007d9c <__multiply+0x134>
 8007d5a:	6823      	ldr	r3, [r4, #0]
 8007d5c:	4647      	mov	r7, r8
 8007d5e:	46a4      	mov	ip, r4
 8007d60:	f04f 0a00 	mov.w	sl, #0
 8007d64:	f8b7 b000 	ldrh.w	fp, [r7]
 8007d68:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007d6c:	fb09 220b 	mla	r2, r9, fp, r2
 8007d70:	4452      	add	r2, sl
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d78:	f84c 3b04 	str.w	r3, [ip], #4
 8007d7c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007d80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d84:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d88:	fb09 330a 	mla	r3, r9, sl, r3
 8007d8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007d90:	42bd      	cmp	r5, r7
 8007d92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d96:	d8e5      	bhi.n	8007d64 <__multiply+0xfc>
 8007d98:	9a01      	ldr	r2, [sp, #4]
 8007d9a:	50a3      	str	r3, [r4, r2]
 8007d9c:	3404      	adds	r4, #4
 8007d9e:	e79f      	b.n	8007ce0 <__multiply+0x78>
 8007da0:	3e01      	subs	r6, #1
 8007da2:	e7a1      	b.n	8007ce8 <__multiply+0x80>
 8007da4:	08008a1c 	.word	0x08008a1c
 8007da8:	08008a2d 	.word	0x08008a2d

08007dac <__pow5mult>:
 8007dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007db0:	4615      	mov	r5, r2
 8007db2:	f012 0203 	ands.w	r2, r2, #3
 8007db6:	4607      	mov	r7, r0
 8007db8:	460e      	mov	r6, r1
 8007dba:	d007      	beq.n	8007dcc <__pow5mult+0x20>
 8007dbc:	4c25      	ldr	r4, [pc, #148]	@ (8007e54 <__pow5mult+0xa8>)
 8007dbe:	3a01      	subs	r2, #1
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007dc6:	f7ff fea7 	bl	8007b18 <__multadd>
 8007dca:	4606      	mov	r6, r0
 8007dcc:	10ad      	asrs	r5, r5, #2
 8007dce:	d03d      	beq.n	8007e4c <__pow5mult+0xa0>
 8007dd0:	69fc      	ldr	r4, [r7, #28]
 8007dd2:	b97c      	cbnz	r4, 8007df4 <__pow5mult+0x48>
 8007dd4:	2010      	movs	r0, #16
 8007dd6:	f7ff fd87 	bl	80078e8 <malloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	61f8      	str	r0, [r7, #28]
 8007dde:	b928      	cbnz	r0, 8007dec <__pow5mult+0x40>
 8007de0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e58 <__pow5mult+0xac>)
 8007de2:	481e      	ldr	r0, [pc, #120]	@ (8007e5c <__pow5mult+0xb0>)
 8007de4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007de8:	f000 fa6a 	bl	80082c0 <__assert_func>
 8007dec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007df0:	6004      	str	r4, [r0, #0]
 8007df2:	60c4      	str	r4, [r0, #12]
 8007df4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007df8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007dfc:	b94c      	cbnz	r4, 8007e12 <__pow5mult+0x66>
 8007dfe:	f240 2171 	movw	r1, #625	@ 0x271
 8007e02:	4638      	mov	r0, r7
 8007e04:	f7ff ff1a 	bl	8007c3c <__i2b>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e0e:	4604      	mov	r4, r0
 8007e10:	6003      	str	r3, [r0, #0]
 8007e12:	f04f 0900 	mov.w	r9, #0
 8007e16:	07eb      	lsls	r3, r5, #31
 8007e18:	d50a      	bpl.n	8007e30 <__pow5mult+0x84>
 8007e1a:	4631      	mov	r1, r6
 8007e1c:	4622      	mov	r2, r4
 8007e1e:	4638      	mov	r0, r7
 8007e20:	f7ff ff22 	bl	8007c68 <__multiply>
 8007e24:	4631      	mov	r1, r6
 8007e26:	4680      	mov	r8, r0
 8007e28:	4638      	mov	r0, r7
 8007e2a:	f7ff fe53 	bl	8007ad4 <_Bfree>
 8007e2e:	4646      	mov	r6, r8
 8007e30:	106d      	asrs	r5, r5, #1
 8007e32:	d00b      	beq.n	8007e4c <__pow5mult+0xa0>
 8007e34:	6820      	ldr	r0, [r4, #0]
 8007e36:	b938      	cbnz	r0, 8007e48 <__pow5mult+0x9c>
 8007e38:	4622      	mov	r2, r4
 8007e3a:	4621      	mov	r1, r4
 8007e3c:	4638      	mov	r0, r7
 8007e3e:	f7ff ff13 	bl	8007c68 <__multiply>
 8007e42:	6020      	str	r0, [r4, #0]
 8007e44:	f8c0 9000 	str.w	r9, [r0]
 8007e48:	4604      	mov	r4, r0
 8007e4a:	e7e4      	b.n	8007e16 <__pow5mult+0x6a>
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e52:	bf00      	nop
 8007e54:	08008ae0 	.word	0x08008ae0
 8007e58:	080089ad 	.word	0x080089ad
 8007e5c:	08008a2d 	.word	0x08008a2d

08007e60 <__lshift>:
 8007e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e64:	460c      	mov	r4, r1
 8007e66:	6849      	ldr	r1, [r1, #4]
 8007e68:	6923      	ldr	r3, [r4, #16]
 8007e6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e6e:	68a3      	ldr	r3, [r4, #8]
 8007e70:	4607      	mov	r7, r0
 8007e72:	4691      	mov	r9, r2
 8007e74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e78:	f108 0601 	add.w	r6, r8, #1
 8007e7c:	42b3      	cmp	r3, r6
 8007e7e:	db0b      	blt.n	8007e98 <__lshift+0x38>
 8007e80:	4638      	mov	r0, r7
 8007e82:	f7ff fde7 	bl	8007a54 <_Balloc>
 8007e86:	4605      	mov	r5, r0
 8007e88:	b948      	cbnz	r0, 8007e9e <__lshift+0x3e>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	4b28      	ldr	r3, [pc, #160]	@ (8007f30 <__lshift+0xd0>)
 8007e8e:	4829      	ldr	r0, [pc, #164]	@ (8007f34 <__lshift+0xd4>)
 8007e90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e94:	f000 fa14 	bl	80082c0 <__assert_func>
 8007e98:	3101      	adds	r1, #1
 8007e9a:	005b      	lsls	r3, r3, #1
 8007e9c:	e7ee      	b.n	8007e7c <__lshift+0x1c>
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	f100 0114 	add.w	r1, r0, #20
 8007ea4:	f100 0210 	add.w	r2, r0, #16
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	4553      	cmp	r3, sl
 8007eac:	db33      	blt.n	8007f16 <__lshift+0xb6>
 8007eae:	6920      	ldr	r0, [r4, #16]
 8007eb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007eb4:	f104 0314 	add.w	r3, r4, #20
 8007eb8:	f019 091f 	ands.w	r9, r9, #31
 8007ebc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ec0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ec4:	d02b      	beq.n	8007f1e <__lshift+0xbe>
 8007ec6:	f1c9 0e20 	rsb	lr, r9, #32
 8007eca:	468a      	mov	sl, r1
 8007ecc:	2200      	movs	r2, #0
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	fa00 f009 	lsl.w	r0, r0, r9
 8007ed4:	4310      	orrs	r0, r2
 8007ed6:	f84a 0b04 	str.w	r0, [sl], #4
 8007eda:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ede:	459c      	cmp	ip, r3
 8007ee0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ee4:	d8f3      	bhi.n	8007ece <__lshift+0x6e>
 8007ee6:	ebac 0304 	sub.w	r3, ip, r4
 8007eea:	3b15      	subs	r3, #21
 8007eec:	f023 0303 	bic.w	r3, r3, #3
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	f104 0015 	add.w	r0, r4, #21
 8007ef6:	4560      	cmp	r0, ip
 8007ef8:	bf88      	it	hi
 8007efa:	2304      	movhi	r3, #4
 8007efc:	50ca      	str	r2, [r1, r3]
 8007efe:	b10a      	cbz	r2, 8007f04 <__lshift+0xa4>
 8007f00:	f108 0602 	add.w	r6, r8, #2
 8007f04:	3e01      	subs	r6, #1
 8007f06:	4638      	mov	r0, r7
 8007f08:	612e      	str	r6, [r5, #16]
 8007f0a:	4621      	mov	r1, r4
 8007f0c:	f7ff fde2 	bl	8007ad4 <_Bfree>
 8007f10:	4628      	mov	r0, r5
 8007f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f16:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	e7c5      	b.n	8007eaa <__lshift+0x4a>
 8007f1e:	3904      	subs	r1, #4
 8007f20:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f24:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f28:	459c      	cmp	ip, r3
 8007f2a:	d8f9      	bhi.n	8007f20 <__lshift+0xc0>
 8007f2c:	e7ea      	b.n	8007f04 <__lshift+0xa4>
 8007f2e:	bf00      	nop
 8007f30:	08008a1c 	.word	0x08008a1c
 8007f34:	08008a2d 	.word	0x08008a2d

08007f38 <__mcmp>:
 8007f38:	690a      	ldr	r2, [r1, #16]
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	6900      	ldr	r0, [r0, #16]
 8007f3e:	1a80      	subs	r0, r0, r2
 8007f40:	b530      	push	{r4, r5, lr}
 8007f42:	d10e      	bne.n	8007f62 <__mcmp+0x2a>
 8007f44:	3314      	adds	r3, #20
 8007f46:	3114      	adds	r1, #20
 8007f48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007f4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007f50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f58:	4295      	cmp	r5, r2
 8007f5a:	d003      	beq.n	8007f64 <__mcmp+0x2c>
 8007f5c:	d205      	bcs.n	8007f6a <__mcmp+0x32>
 8007f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f62:	bd30      	pop	{r4, r5, pc}
 8007f64:	42a3      	cmp	r3, r4
 8007f66:	d3f3      	bcc.n	8007f50 <__mcmp+0x18>
 8007f68:	e7fb      	b.n	8007f62 <__mcmp+0x2a>
 8007f6a:	2001      	movs	r0, #1
 8007f6c:	e7f9      	b.n	8007f62 <__mcmp+0x2a>
	...

08007f70 <__mdiff>:
 8007f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f74:	4689      	mov	r9, r1
 8007f76:	4606      	mov	r6, r0
 8007f78:	4611      	mov	r1, r2
 8007f7a:	4648      	mov	r0, r9
 8007f7c:	4614      	mov	r4, r2
 8007f7e:	f7ff ffdb 	bl	8007f38 <__mcmp>
 8007f82:	1e05      	subs	r5, r0, #0
 8007f84:	d112      	bne.n	8007fac <__mdiff+0x3c>
 8007f86:	4629      	mov	r1, r5
 8007f88:	4630      	mov	r0, r6
 8007f8a:	f7ff fd63 	bl	8007a54 <_Balloc>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	b928      	cbnz	r0, 8007f9e <__mdiff+0x2e>
 8007f92:	4b3f      	ldr	r3, [pc, #252]	@ (8008090 <__mdiff+0x120>)
 8007f94:	f240 2137 	movw	r1, #567	@ 0x237
 8007f98:	483e      	ldr	r0, [pc, #248]	@ (8008094 <__mdiff+0x124>)
 8007f9a:	f000 f991 	bl	80082c0 <__assert_func>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fa4:	4610      	mov	r0, r2
 8007fa6:	b003      	add	sp, #12
 8007fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fac:	bfbc      	itt	lt
 8007fae:	464b      	movlt	r3, r9
 8007fb0:	46a1      	movlt	r9, r4
 8007fb2:	4630      	mov	r0, r6
 8007fb4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007fb8:	bfba      	itte	lt
 8007fba:	461c      	movlt	r4, r3
 8007fbc:	2501      	movlt	r5, #1
 8007fbe:	2500      	movge	r5, #0
 8007fc0:	f7ff fd48 	bl	8007a54 <_Balloc>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	b918      	cbnz	r0, 8007fd0 <__mdiff+0x60>
 8007fc8:	4b31      	ldr	r3, [pc, #196]	@ (8008090 <__mdiff+0x120>)
 8007fca:	f240 2145 	movw	r1, #581	@ 0x245
 8007fce:	e7e3      	b.n	8007f98 <__mdiff+0x28>
 8007fd0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007fd4:	6926      	ldr	r6, [r4, #16]
 8007fd6:	60c5      	str	r5, [r0, #12]
 8007fd8:	f109 0310 	add.w	r3, r9, #16
 8007fdc:	f109 0514 	add.w	r5, r9, #20
 8007fe0:	f104 0e14 	add.w	lr, r4, #20
 8007fe4:	f100 0b14 	add.w	fp, r0, #20
 8007fe8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007fec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007ff0:	9301      	str	r3, [sp, #4]
 8007ff2:	46d9      	mov	r9, fp
 8007ff4:	f04f 0c00 	mov.w	ip, #0
 8007ff8:	9b01      	ldr	r3, [sp, #4]
 8007ffa:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007ffe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008002:	9301      	str	r3, [sp, #4]
 8008004:	fa1f f38a 	uxth.w	r3, sl
 8008008:	4619      	mov	r1, r3
 800800a:	b283      	uxth	r3, r0
 800800c:	1acb      	subs	r3, r1, r3
 800800e:	0c00      	lsrs	r0, r0, #16
 8008010:	4463      	add	r3, ip
 8008012:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008016:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800801a:	b29b      	uxth	r3, r3
 800801c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008020:	4576      	cmp	r6, lr
 8008022:	f849 3b04 	str.w	r3, [r9], #4
 8008026:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800802a:	d8e5      	bhi.n	8007ff8 <__mdiff+0x88>
 800802c:	1b33      	subs	r3, r6, r4
 800802e:	3b15      	subs	r3, #21
 8008030:	f023 0303 	bic.w	r3, r3, #3
 8008034:	3415      	adds	r4, #21
 8008036:	3304      	adds	r3, #4
 8008038:	42a6      	cmp	r6, r4
 800803a:	bf38      	it	cc
 800803c:	2304      	movcc	r3, #4
 800803e:	441d      	add	r5, r3
 8008040:	445b      	add	r3, fp
 8008042:	461e      	mov	r6, r3
 8008044:	462c      	mov	r4, r5
 8008046:	4544      	cmp	r4, r8
 8008048:	d30e      	bcc.n	8008068 <__mdiff+0xf8>
 800804a:	f108 0103 	add.w	r1, r8, #3
 800804e:	1b49      	subs	r1, r1, r5
 8008050:	f021 0103 	bic.w	r1, r1, #3
 8008054:	3d03      	subs	r5, #3
 8008056:	45a8      	cmp	r8, r5
 8008058:	bf38      	it	cc
 800805a:	2100      	movcc	r1, #0
 800805c:	440b      	add	r3, r1
 800805e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008062:	b191      	cbz	r1, 800808a <__mdiff+0x11a>
 8008064:	6117      	str	r7, [r2, #16]
 8008066:	e79d      	b.n	8007fa4 <__mdiff+0x34>
 8008068:	f854 1b04 	ldr.w	r1, [r4], #4
 800806c:	46e6      	mov	lr, ip
 800806e:	0c08      	lsrs	r0, r1, #16
 8008070:	fa1c fc81 	uxtah	ip, ip, r1
 8008074:	4471      	add	r1, lr
 8008076:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800807a:	b289      	uxth	r1, r1
 800807c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008080:	f846 1b04 	str.w	r1, [r6], #4
 8008084:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008088:	e7dd      	b.n	8008046 <__mdiff+0xd6>
 800808a:	3f01      	subs	r7, #1
 800808c:	e7e7      	b.n	800805e <__mdiff+0xee>
 800808e:	bf00      	nop
 8008090:	08008a1c 	.word	0x08008a1c
 8008094:	08008a2d 	.word	0x08008a2d

08008098 <__d2b>:
 8008098:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800809c:	460f      	mov	r7, r1
 800809e:	2101      	movs	r1, #1
 80080a0:	ec59 8b10 	vmov	r8, r9, d0
 80080a4:	4616      	mov	r6, r2
 80080a6:	f7ff fcd5 	bl	8007a54 <_Balloc>
 80080aa:	4604      	mov	r4, r0
 80080ac:	b930      	cbnz	r0, 80080bc <__d2b+0x24>
 80080ae:	4602      	mov	r2, r0
 80080b0:	4b23      	ldr	r3, [pc, #140]	@ (8008140 <__d2b+0xa8>)
 80080b2:	4824      	ldr	r0, [pc, #144]	@ (8008144 <__d2b+0xac>)
 80080b4:	f240 310f 	movw	r1, #783	@ 0x30f
 80080b8:	f000 f902 	bl	80082c0 <__assert_func>
 80080bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080c4:	b10d      	cbz	r5, 80080ca <__d2b+0x32>
 80080c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080ca:	9301      	str	r3, [sp, #4]
 80080cc:	f1b8 0300 	subs.w	r3, r8, #0
 80080d0:	d023      	beq.n	800811a <__d2b+0x82>
 80080d2:	4668      	mov	r0, sp
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	f7ff fd84 	bl	8007be2 <__lo0bits>
 80080da:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080de:	b1d0      	cbz	r0, 8008116 <__d2b+0x7e>
 80080e0:	f1c0 0320 	rsb	r3, r0, #32
 80080e4:	fa02 f303 	lsl.w	r3, r2, r3
 80080e8:	430b      	orrs	r3, r1
 80080ea:	40c2      	lsrs	r2, r0
 80080ec:	6163      	str	r3, [r4, #20]
 80080ee:	9201      	str	r2, [sp, #4]
 80080f0:	9b01      	ldr	r3, [sp, #4]
 80080f2:	61a3      	str	r3, [r4, #24]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	bf0c      	ite	eq
 80080f8:	2201      	moveq	r2, #1
 80080fa:	2202      	movne	r2, #2
 80080fc:	6122      	str	r2, [r4, #16]
 80080fe:	b1a5      	cbz	r5, 800812a <__d2b+0x92>
 8008100:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008104:	4405      	add	r5, r0
 8008106:	603d      	str	r5, [r7, #0]
 8008108:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800810c:	6030      	str	r0, [r6, #0]
 800810e:	4620      	mov	r0, r4
 8008110:	b003      	add	sp, #12
 8008112:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008116:	6161      	str	r1, [r4, #20]
 8008118:	e7ea      	b.n	80080f0 <__d2b+0x58>
 800811a:	a801      	add	r0, sp, #4
 800811c:	f7ff fd61 	bl	8007be2 <__lo0bits>
 8008120:	9b01      	ldr	r3, [sp, #4]
 8008122:	6163      	str	r3, [r4, #20]
 8008124:	3020      	adds	r0, #32
 8008126:	2201      	movs	r2, #1
 8008128:	e7e8      	b.n	80080fc <__d2b+0x64>
 800812a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800812e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008132:	6038      	str	r0, [r7, #0]
 8008134:	6918      	ldr	r0, [r3, #16]
 8008136:	f7ff fd35 	bl	8007ba4 <__hi0bits>
 800813a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800813e:	e7e5      	b.n	800810c <__d2b+0x74>
 8008140:	08008a1c 	.word	0x08008a1c
 8008144:	08008a2d 	.word	0x08008a2d

08008148 <__sflush_r>:
 8008148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800814c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008150:	0716      	lsls	r6, r2, #28
 8008152:	4605      	mov	r5, r0
 8008154:	460c      	mov	r4, r1
 8008156:	d454      	bmi.n	8008202 <__sflush_r+0xba>
 8008158:	684b      	ldr	r3, [r1, #4]
 800815a:	2b00      	cmp	r3, #0
 800815c:	dc02      	bgt.n	8008164 <__sflush_r+0x1c>
 800815e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008160:	2b00      	cmp	r3, #0
 8008162:	dd48      	ble.n	80081f6 <__sflush_r+0xae>
 8008164:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008166:	2e00      	cmp	r6, #0
 8008168:	d045      	beq.n	80081f6 <__sflush_r+0xae>
 800816a:	2300      	movs	r3, #0
 800816c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008170:	682f      	ldr	r7, [r5, #0]
 8008172:	6a21      	ldr	r1, [r4, #32]
 8008174:	602b      	str	r3, [r5, #0]
 8008176:	d030      	beq.n	80081da <__sflush_r+0x92>
 8008178:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800817a:	89a3      	ldrh	r3, [r4, #12]
 800817c:	0759      	lsls	r1, r3, #29
 800817e:	d505      	bpl.n	800818c <__sflush_r+0x44>
 8008180:	6863      	ldr	r3, [r4, #4]
 8008182:	1ad2      	subs	r2, r2, r3
 8008184:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008186:	b10b      	cbz	r3, 800818c <__sflush_r+0x44>
 8008188:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800818a:	1ad2      	subs	r2, r2, r3
 800818c:	2300      	movs	r3, #0
 800818e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008190:	6a21      	ldr	r1, [r4, #32]
 8008192:	4628      	mov	r0, r5
 8008194:	47b0      	blx	r6
 8008196:	1c43      	adds	r3, r0, #1
 8008198:	89a3      	ldrh	r3, [r4, #12]
 800819a:	d106      	bne.n	80081aa <__sflush_r+0x62>
 800819c:	6829      	ldr	r1, [r5, #0]
 800819e:	291d      	cmp	r1, #29
 80081a0:	d82b      	bhi.n	80081fa <__sflush_r+0xb2>
 80081a2:	4a2a      	ldr	r2, [pc, #168]	@ (800824c <__sflush_r+0x104>)
 80081a4:	40ca      	lsrs	r2, r1
 80081a6:	07d6      	lsls	r6, r2, #31
 80081a8:	d527      	bpl.n	80081fa <__sflush_r+0xb2>
 80081aa:	2200      	movs	r2, #0
 80081ac:	6062      	str	r2, [r4, #4]
 80081ae:	04d9      	lsls	r1, r3, #19
 80081b0:	6922      	ldr	r2, [r4, #16]
 80081b2:	6022      	str	r2, [r4, #0]
 80081b4:	d504      	bpl.n	80081c0 <__sflush_r+0x78>
 80081b6:	1c42      	adds	r2, r0, #1
 80081b8:	d101      	bne.n	80081be <__sflush_r+0x76>
 80081ba:	682b      	ldr	r3, [r5, #0]
 80081bc:	b903      	cbnz	r3, 80081c0 <__sflush_r+0x78>
 80081be:	6560      	str	r0, [r4, #84]	@ 0x54
 80081c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081c2:	602f      	str	r7, [r5, #0]
 80081c4:	b1b9      	cbz	r1, 80081f6 <__sflush_r+0xae>
 80081c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081ca:	4299      	cmp	r1, r3
 80081cc:	d002      	beq.n	80081d4 <__sflush_r+0x8c>
 80081ce:	4628      	mov	r0, r5
 80081d0:	f7ff fb40 	bl	8007854 <_free_r>
 80081d4:	2300      	movs	r3, #0
 80081d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80081d8:	e00d      	b.n	80081f6 <__sflush_r+0xae>
 80081da:	2301      	movs	r3, #1
 80081dc:	4628      	mov	r0, r5
 80081de:	47b0      	blx	r6
 80081e0:	4602      	mov	r2, r0
 80081e2:	1c50      	adds	r0, r2, #1
 80081e4:	d1c9      	bne.n	800817a <__sflush_r+0x32>
 80081e6:	682b      	ldr	r3, [r5, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d0c6      	beq.n	800817a <__sflush_r+0x32>
 80081ec:	2b1d      	cmp	r3, #29
 80081ee:	d001      	beq.n	80081f4 <__sflush_r+0xac>
 80081f0:	2b16      	cmp	r3, #22
 80081f2:	d11e      	bne.n	8008232 <__sflush_r+0xea>
 80081f4:	602f      	str	r7, [r5, #0]
 80081f6:	2000      	movs	r0, #0
 80081f8:	e022      	b.n	8008240 <__sflush_r+0xf8>
 80081fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081fe:	b21b      	sxth	r3, r3
 8008200:	e01b      	b.n	800823a <__sflush_r+0xf2>
 8008202:	690f      	ldr	r7, [r1, #16]
 8008204:	2f00      	cmp	r7, #0
 8008206:	d0f6      	beq.n	80081f6 <__sflush_r+0xae>
 8008208:	0793      	lsls	r3, r2, #30
 800820a:	680e      	ldr	r6, [r1, #0]
 800820c:	bf08      	it	eq
 800820e:	694b      	ldreq	r3, [r1, #20]
 8008210:	600f      	str	r7, [r1, #0]
 8008212:	bf18      	it	ne
 8008214:	2300      	movne	r3, #0
 8008216:	eba6 0807 	sub.w	r8, r6, r7
 800821a:	608b      	str	r3, [r1, #8]
 800821c:	f1b8 0f00 	cmp.w	r8, #0
 8008220:	dde9      	ble.n	80081f6 <__sflush_r+0xae>
 8008222:	6a21      	ldr	r1, [r4, #32]
 8008224:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008226:	4643      	mov	r3, r8
 8008228:	463a      	mov	r2, r7
 800822a:	4628      	mov	r0, r5
 800822c:	47b0      	blx	r6
 800822e:	2800      	cmp	r0, #0
 8008230:	dc08      	bgt.n	8008244 <__sflush_r+0xfc>
 8008232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800823a:	81a3      	strh	r3, [r4, #12]
 800823c:	f04f 30ff 	mov.w	r0, #4294967295
 8008240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008244:	4407      	add	r7, r0
 8008246:	eba8 0800 	sub.w	r8, r8, r0
 800824a:	e7e7      	b.n	800821c <__sflush_r+0xd4>
 800824c:	20400001 	.word	0x20400001

08008250 <_fflush_r>:
 8008250:	b538      	push	{r3, r4, r5, lr}
 8008252:	690b      	ldr	r3, [r1, #16]
 8008254:	4605      	mov	r5, r0
 8008256:	460c      	mov	r4, r1
 8008258:	b913      	cbnz	r3, 8008260 <_fflush_r+0x10>
 800825a:	2500      	movs	r5, #0
 800825c:	4628      	mov	r0, r5
 800825e:	bd38      	pop	{r3, r4, r5, pc}
 8008260:	b118      	cbz	r0, 800826a <_fflush_r+0x1a>
 8008262:	6a03      	ldr	r3, [r0, #32]
 8008264:	b90b      	cbnz	r3, 800826a <_fflush_r+0x1a>
 8008266:	f7fe fc05 	bl	8006a74 <__sinit>
 800826a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d0f3      	beq.n	800825a <_fflush_r+0xa>
 8008272:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008274:	07d0      	lsls	r0, r2, #31
 8008276:	d404      	bmi.n	8008282 <_fflush_r+0x32>
 8008278:	0599      	lsls	r1, r3, #22
 800827a:	d402      	bmi.n	8008282 <_fflush_r+0x32>
 800827c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800827e:	f7fe fcf0 	bl	8006c62 <__retarget_lock_acquire_recursive>
 8008282:	4628      	mov	r0, r5
 8008284:	4621      	mov	r1, r4
 8008286:	f7ff ff5f 	bl	8008148 <__sflush_r>
 800828a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800828c:	07da      	lsls	r2, r3, #31
 800828e:	4605      	mov	r5, r0
 8008290:	d4e4      	bmi.n	800825c <_fflush_r+0xc>
 8008292:	89a3      	ldrh	r3, [r4, #12]
 8008294:	059b      	lsls	r3, r3, #22
 8008296:	d4e1      	bmi.n	800825c <_fflush_r+0xc>
 8008298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800829a:	f7fe fce3 	bl	8006c64 <__retarget_lock_release_recursive>
 800829e:	e7dd      	b.n	800825c <_fflush_r+0xc>

080082a0 <_sbrk_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	4d06      	ldr	r5, [pc, #24]	@ (80082bc <_sbrk_r+0x1c>)
 80082a4:	2300      	movs	r3, #0
 80082a6:	4604      	mov	r4, r0
 80082a8:	4608      	mov	r0, r1
 80082aa:	602b      	str	r3, [r5, #0]
 80082ac:	f7f8 fec4 	bl	8001038 <_sbrk>
 80082b0:	1c43      	adds	r3, r0, #1
 80082b2:	d102      	bne.n	80082ba <_sbrk_r+0x1a>
 80082b4:	682b      	ldr	r3, [r5, #0]
 80082b6:	b103      	cbz	r3, 80082ba <_sbrk_r+0x1a>
 80082b8:	6023      	str	r3, [r4, #0]
 80082ba:	bd38      	pop	{r3, r4, r5, pc}
 80082bc:	240004b0 	.word	0x240004b0

080082c0 <__assert_func>:
 80082c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082c2:	4614      	mov	r4, r2
 80082c4:	461a      	mov	r2, r3
 80082c6:	4b09      	ldr	r3, [pc, #36]	@ (80082ec <__assert_func+0x2c>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4605      	mov	r5, r0
 80082cc:	68d8      	ldr	r0, [r3, #12]
 80082ce:	b14c      	cbz	r4, 80082e4 <__assert_func+0x24>
 80082d0:	4b07      	ldr	r3, [pc, #28]	@ (80082f0 <__assert_func+0x30>)
 80082d2:	9100      	str	r1, [sp, #0]
 80082d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082d8:	4906      	ldr	r1, [pc, #24]	@ (80082f4 <__assert_func+0x34>)
 80082da:	462b      	mov	r3, r5
 80082dc:	f000 f842 	bl	8008364 <fiprintf>
 80082e0:	f000 f852 	bl	8008388 <abort>
 80082e4:	4b04      	ldr	r3, [pc, #16]	@ (80082f8 <__assert_func+0x38>)
 80082e6:	461c      	mov	r4, r3
 80082e8:	e7f3      	b.n	80082d2 <__assert_func+0x12>
 80082ea:	bf00      	nop
 80082ec:	2400001c 	.word	0x2400001c
 80082f0:	08008a90 	.word	0x08008a90
 80082f4:	08008a9d 	.word	0x08008a9d
 80082f8:	08008acb 	.word	0x08008acb

080082fc <_calloc_r>:
 80082fc:	b570      	push	{r4, r5, r6, lr}
 80082fe:	fba1 5402 	umull	r5, r4, r1, r2
 8008302:	b934      	cbnz	r4, 8008312 <_calloc_r+0x16>
 8008304:	4629      	mov	r1, r5
 8008306:	f7ff fb19 	bl	800793c <_malloc_r>
 800830a:	4606      	mov	r6, r0
 800830c:	b928      	cbnz	r0, 800831a <_calloc_r+0x1e>
 800830e:	4630      	mov	r0, r6
 8008310:	bd70      	pop	{r4, r5, r6, pc}
 8008312:	220c      	movs	r2, #12
 8008314:	6002      	str	r2, [r0, #0]
 8008316:	2600      	movs	r6, #0
 8008318:	e7f9      	b.n	800830e <_calloc_r+0x12>
 800831a:	462a      	mov	r2, r5
 800831c:	4621      	mov	r1, r4
 800831e:	f7fe fc22 	bl	8006b66 <memset>
 8008322:	e7f4      	b.n	800830e <_calloc_r+0x12>

08008324 <__ascii_mbtowc>:
 8008324:	b082      	sub	sp, #8
 8008326:	b901      	cbnz	r1, 800832a <__ascii_mbtowc+0x6>
 8008328:	a901      	add	r1, sp, #4
 800832a:	b142      	cbz	r2, 800833e <__ascii_mbtowc+0x1a>
 800832c:	b14b      	cbz	r3, 8008342 <__ascii_mbtowc+0x1e>
 800832e:	7813      	ldrb	r3, [r2, #0]
 8008330:	600b      	str	r3, [r1, #0]
 8008332:	7812      	ldrb	r2, [r2, #0]
 8008334:	1e10      	subs	r0, r2, #0
 8008336:	bf18      	it	ne
 8008338:	2001      	movne	r0, #1
 800833a:	b002      	add	sp, #8
 800833c:	4770      	bx	lr
 800833e:	4610      	mov	r0, r2
 8008340:	e7fb      	b.n	800833a <__ascii_mbtowc+0x16>
 8008342:	f06f 0001 	mvn.w	r0, #1
 8008346:	e7f8      	b.n	800833a <__ascii_mbtowc+0x16>

08008348 <__ascii_wctomb>:
 8008348:	4603      	mov	r3, r0
 800834a:	4608      	mov	r0, r1
 800834c:	b141      	cbz	r1, 8008360 <__ascii_wctomb+0x18>
 800834e:	2aff      	cmp	r2, #255	@ 0xff
 8008350:	d904      	bls.n	800835c <__ascii_wctomb+0x14>
 8008352:	228a      	movs	r2, #138	@ 0x8a
 8008354:	601a      	str	r2, [r3, #0]
 8008356:	f04f 30ff 	mov.w	r0, #4294967295
 800835a:	4770      	bx	lr
 800835c:	700a      	strb	r2, [r1, #0]
 800835e:	2001      	movs	r0, #1
 8008360:	4770      	bx	lr
	...

08008364 <fiprintf>:
 8008364:	b40e      	push	{r1, r2, r3}
 8008366:	b503      	push	{r0, r1, lr}
 8008368:	4601      	mov	r1, r0
 800836a:	ab03      	add	r3, sp, #12
 800836c:	4805      	ldr	r0, [pc, #20]	@ (8008384 <fiprintf+0x20>)
 800836e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008372:	6800      	ldr	r0, [r0, #0]
 8008374:	9301      	str	r3, [sp, #4]
 8008376:	f000 f837 	bl	80083e8 <_vfiprintf_r>
 800837a:	b002      	add	sp, #8
 800837c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008380:	b003      	add	sp, #12
 8008382:	4770      	bx	lr
 8008384:	2400001c 	.word	0x2400001c

08008388 <abort>:
 8008388:	b508      	push	{r3, lr}
 800838a:	2006      	movs	r0, #6
 800838c:	f000 fa00 	bl	8008790 <raise>
 8008390:	2001      	movs	r0, #1
 8008392:	f7f8 fdd8 	bl	8000f46 <_exit>

08008396 <__sfputc_r>:
 8008396:	6893      	ldr	r3, [r2, #8]
 8008398:	3b01      	subs	r3, #1
 800839a:	2b00      	cmp	r3, #0
 800839c:	b410      	push	{r4}
 800839e:	6093      	str	r3, [r2, #8]
 80083a0:	da08      	bge.n	80083b4 <__sfputc_r+0x1e>
 80083a2:	6994      	ldr	r4, [r2, #24]
 80083a4:	42a3      	cmp	r3, r4
 80083a6:	db01      	blt.n	80083ac <__sfputc_r+0x16>
 80083a8:	290a      	cmp	r1, #10
 80083aa:	d103      	bne.n	80083b4 <__sfputc_r+0x1e>
 80083ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083b0:	f000 b932 	b.w	8008618 <__swbuf_r>
 80083b4:	6813      	ldr	r3, [r2, #0]
 80083b6:	1c58      	adds	r0, r3, #1
 80083b8:	6010      	str	r0, [r2, #0]
 80083ba:	7019      	strb	r1, [r3, #0]
 80083bc:	4608      	mov	r0, r1
 80083be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <__sfputs_r>:
 80083c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c6:	4606      	mov	r6, r0
 80083c8:	460f      	mov	r7, r1
 80083ca:	4614      	mov	r4, r2
 80083cc:	18d5      	adds	r5, r2, r3
 80083ce:	42ac      	cmp	r4, r5
 80083d0:	d101      	bne.n	80083d6 <__sfputs_r+0x12>
 80083d2:	2000      	movs	r0, #0
 80083d4:	e007      	b.n	80083e6 <__sfputs_r+0x22>
 80083d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083da:	463a      	mov	r2, r7
 80083dc:	4630      	mov	r0, r6
 80083de:	f7ff ffda 	bl	8008396 <__sfputc_r>
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	d1f3      	bne.n	80083ce <__sfputs_r+0xa>
 80083e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080083e8 <_vfiprintf_r>:
 80083e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083ec:	460d      	mov	r5, r1
 80083ee:	b09d      	sub	sp, #116	@ 0x74
 80083f0:	4614      	mov	r4, r2
 80083f2:	4698      	mov	r8, r3
 80083f4:	4606      	mov	r6, r0
 80083f6:	b118      	cbz	r0, 8008400 <_vfiprintf_r+0x18>
 80083f8:	6a03      	ldr	r3, [r0, #32]
 80083fa:	b90b      	cbnz	r3, 8008400 <_vfiprintf_r+0x18>
 80083fc:	f7fe fb3a 	bl	8006a74 <__sinit>
 8008400:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008402:	07d9      	lsls	r1, r3, #31
 8008404:	d405      	bmi.n	8008412 <_vfiprintf_r+0x2a>
 8008406:	89ab      	ldrh	r3, [r5, #12]
 8008408:	059a      	lsls	r2, r3, #22
 800840a:	d402      	bmi.n	8008412 <_vfiprintf_r+0x2a>
 800840c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800840e:	f7fe fc28 	bl	8006c62 <__retarget_lock_acquire_recursive>
 8008412:	89ab      	ldrh	r3, [r5, #12]
 8008414:	071b      	lsls	r3, r3, #28
 8008416:	d501      	bpl.n	800841c <_vfiprintf_r+0x34>
 8008418:	692b      	ldr	r3, [r5, #16]
 800841a:	b99b      	cbnz	r3, 8008444 <_vfiprintf_r+0x5c>
 800841c:	4629      	mov	r1, r5
 800841e:	4630      	mov	r0, r6
 8008420:	f000 f938 	bl	8008694 <__swsetup_r>
 8008424:	b170      	cbz	r0, 8008444 <_vfiprintf_r+0x5c>
 8008426:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008428:	07dc      	lsls	r4, r3, #31
 800842a:	d504      	bpl.n	8008436 <_vfiprintf_r+0x4e>
 800842c:	f04f 30ff 	mov.w	r0, #4294967295
 8008430:	b01d      	add	sp, #116	@ 0x74
 8008432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008436:	89ab      	ldrh	r3, [r5, #12]
 8008438:	0598      	lsls	r0, r3, #22
 800843a:	d4f7      	bmi.n	800842c <_vfiprintf_r+0x44>
 800843c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800843e:	f7fe fc11 	bl	8006c64 <__retarget_lock_release_recursive>
 8008442:	e7f3      	b.n	800842c <_vfiprintf_r+0x44>
 8008444:	2300      	movs	r3, #0
 8008446:	9309      	str	r3, [sp, #36]	@ 0x24
 8008448:	2320      	movs	r3, #32
 800844a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800844e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008452:	2330      	movs	r3, #48	@ 0x30
 8008454:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008604 <_vfiprintf_r+0x21c>
 8008458:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800845c:	f04f 0901 	mov.w	r9, #1
 8008460:	4623      	mov	r3, r4
 8008462:	469a      	mov	sl, r3
 8008464:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008468:	b10a      	cbz	r2, 800846e <_vfiprintf_r+0x86>
 800846a:	2a25      	cmp	r2, #37	@ 0x25
 800846c:	d1f9      	bne.n	8008462 <_vfiprintf_r+0x7a>
 800846e:	ebba 0b04 	subs.w	fp, sl, r4
 8008472:	d00b      	beq.n	800848c <_vfiprintf_r+0xa4>
 8008474:	465b      	mov	r3, fp
 8008476:	4622      	mov	r2, r4
 8008478:	4629      	mov	r1, r5
 800847a:	4630      	mov	r0, r6
 800847c:	f7ff ffa2 	bl	80083c4 <__sfputs_r>
 8008480:	3001      	adds	r0, #1
 8008482:	f000 80a7 	beq.w	80085d4 <_vfiprintf_r+0x1ec>
 8008486:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008488:	445a      	add	r2, fp
 800848a:	9209      	str	r2, [sp, #36]	@ 0x24
 800848c:	f89a 3000 	ldrb.w	r3, [sl]
 8008490:	2b00      	cmp	r3, #0
 8008492:	f000 809f 	beq.w	80085d4 <_vfiprintf_r+0x1ec>
 8008496:	2300      	movs	r3, #0
 8008498:	f04f 32ff 	mov.w	r2, #4294967295
 800849c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084a0:	f10a 0a01 	add.w	sl, sl, #1
 80084a4:	9304      	str	r3, [sp, #16]
 80084a6:	9307      	str	r3, [sp, #28]
 80084a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80084ae:	4654      	mov	r4, sl
 80084b0:	2205      	movs	r2, #5
 80084b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084b6:	4853      	ldr	r0, [pc, #332]	@ (8008604 <_vfiprintf_r+0x21c>)
 80084b8:	f7f7 ff12 	bl	80002e0 <memchr>
 80084bc:	9a04      	ldr	r2, [sp, #16]
 80084be:	b9d8      	cbnz	r0, 80084f8 <_vfiprintf_r+0x110>
 80084c0:	06d1      	lsls	r1, r2, #27
 80084c2:	bf44      	itt	mi
 80084c4:	2320      	movmi	r3, #32
 80084c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084ca:	0713      	lsls	r3, r2, #28
 80084cc:	bf44      	itt	mi
 80084ce:	232b      	movmi	r3, #43	@ 0x2b
 80084d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084d4:	f89a 3000 	ldrb.w	r3, [sl]
 80084d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80084da:	d015      	beq.n	8008508 <_vfiprintf_r+0x120>
 80084dc:	9a07      	ldr	r2, [sp, #28]
 80084de:	4654      	mov	r4, sl
 80084e0:	2000      	movs	r0, #0
 80084e2:	f04f 0c0a 	mov.w	ip, #10
 80084e6:	4621      	mov	r1, r4
 80084e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084ec:	3b30      	subs	r3, #48	@ 0x30
 80084ee:	2b09      	cmp	r3, #9
 80084f0:	d94b      	bls.n	800858a <_vfiprintf_r+0x1a2>
 80084f2:	b1b0      	cbz	r0, 8008522 <_vfiprintf_r+0x13a>
 80084f4:	9207      	str	r2, [sp, #28]
 80084f6:	e014      	b.n	8008522 <_vfiprintf_r+0x13a>
 80084f8:	eba0 0308 	sub.w	r3, r0, r8
 80084fc:	fa09 f303 	lsl.w	r3, r9, r3
 8008500:	4313      	orrs	r3, r2
 8008502:	9304      	str	r3, [sp, #16]
 8008504:	46a2      	mov	sl, r4
 8008506:	e7d2      	b.n	80084ae <_vfiprintf_r+0xc6>
 8008508:	9b03      	ldr	r3, [sp, #12]
 800850a:	1d19      	adds	r1, r3, #4
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	9103      	str	r1, [sp, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	bfbb      	ittet	lt
 8008514:	425b      	neglt	r3, r3
 8008516:	f042 0202 	orrlt.w	r2, r2, #2
 800851a:	9307      	strge	r3, [sp, #28]
 800851c:	9307      	strlt	r3, [sp, #28]
 800851e:	bfb8      	it	lt
 8008520:	9204      	strlt	r2, [sp, #16]
 8008522:	7823      	ldrb	r3, [r4, #0]
 8008524:	2b2e      	cmp	r3, #46	@ 0x2e
 8008526:	d10a      	bne.n	800853e <_vfiprintf_r+0x156>
 8008528:	7863      	ldrb	r3, [r4, #1]
 800852a:	2b2a      	cmp	r3, #42	@ 0x2a
 800852c:	d132      	bne.n	8008594 <_vfiprintf_r+0x1ac>
 800852e:	9b03      	ldr	r3, [sp, #12]
 8008530:	1d1a      	adds	r2, r3, #4
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	9203      	str	r2, [sp, #12]
 8008536:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800853a:	3402      	adds	r4, #2
 800853c:	9305      	str	r3, [sp, #20]
 800853e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008614 <_vfiprintf_r+0x22c>
 8008542:	7821      	ldrb	r1, [r4, #0]
 8008544:	2203      	movs	r2, #3
 8008546:	4650      	mov	r0, sl
 8008548:	f7f7 feca 	bl	80002e0 <memchr>
 800854c:	b138      	cbz	r0, 800855e <_vfiprintf_r+0x176>
 800854e:	9b04      	ldr	r3, [sp, #16]
 8008550:	eba0 000a 	sub.w	r0, r0, sl
 8008554:	2240      	movs	r2, #64	@ 0x40
 8008556:	4082      	lsls	r2, r0
 8008558:	4313      	orrs	r3, r2
 800855a:	3401      	adds	r4, #1
 800855c:	9304      	str	r3, [sp, #16]
 800855e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008562:	4829      	ldr	r0, [pc, #164]	@ (8008608 <_vfiprintf_r+0x220>)
 8008564:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008568:	2206      	movs	r2, #6
 800856a:	f7f7 feb9 	bl	80002e0 <memchr>
 800856e:	2800      	cmp	r0, #0
 8008570:	d03f      	beq.n	80085f2 <_vfiprintf_r+0x20a>
 8008572:	4b26      	ldr	r3, [pc, #152]	@ (800860c <_vfiprintf_r+0x224>)
 8008574:	bb1b      	cbnz	r3, 80085be <_vfiprintf_r+0x1d6>
 8008576:	9b03      	ldr	r3, [sp, #12]
 8008578:	3307      	adds	r3, #7
 800857a:	f023 0307 	bic.w	r3, r3, #7
 800857e:	3308      	adds	r3, #8
 8008580:	9303      	str	r3, [sp, #12]
 8008582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008584:	443b      	add	r3, r7
 8008586:	9309      	str	r3, [sp, #36]	@ 0x24
 8008588:	e76a      	b.n	8008460 <_vfiprintf_r+0x78>
 800858a:	fb0c 3202 	mla	r2, ip, r2, r3
 800858e:	460c      	mov	r4, r1
 8008590:	2001      	movs	r0, #1
 8008592:	e7a8      	b.n	80084e6 <_vfiprintf_r+0xfe>
 8008594:	2300      	movs	r3, #0
 8008596:	3401      	adds	r4, #1
 8008598:	9305      	str	r3, [sp, #20]
 800859a:	4619      	mov	r1, r3
 800859c:	f04f 0c0a 	mov.w	ip, #10
 80085a0:	4620      	mov	r0, r4
 80085a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085a6:	3a30      	subs	r2, #48	@ 0x30
 80085a8:	2a09      	cmp	r2, #9
 80085aa:	d903      	bls.n	80085b4 <_vfiprintf_r+0x1cc>
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d0c6      	beq.n	800853e <_vfiprintf_r+0x156>
 80085b0:	9105      	str	r1, [sp, #20]
 80085b2:	e7c4      	b.n	800853e <_vfiprintf_r+0x156>
 80085b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80085b8:	4604      	mov	r4, r0
 80085ba:	2301      	movs	r3, #1
 80085bc:	e7f0      	b.n	80085a0 <_vfiprintf_r+0x1b8>
 80085be:	ab03      	add	r3, sp, #12
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	462a      	mov	r2, r5
 80085c4:	4b12      	ldr	r3, [pc, #72]	@ (8008610 <_vfiprintf_r+0x228>)
 80085c6:	a904      	add	r1, sp, #16
 80085c8:	4630      	mov	r0, r6
 80085ca:	f7fd fe21 	bl	8006210 <_printf_float>
 80085ce:	4607      	mov	r7, r0
 80085d0:	1c78      	adds	r0, r7, #1
 80085d2:	d1d6      	bne.n	8008582 <_vfiprintf_r+0x19a>
 80085d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085d6:	07d9      	lsls	r1, r3, #31
 80085d8:	d405      	bmi.n	80085e6 <_vfiprintf_r+0x1fe>
 80085da:	89ab      	ldrh	r3, [r5, #12]
 80085dc:	059a      	lsls	r2, r3, #22
 80085de:	d402      	bmi.n	80085e6 <_vfiprintf_r+0x1fe>
 80085e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085e2:	f7fe fb3f 	bl	8006c64 <__retarget_lock_release_recursive>
 80085e6:	89ab      	ldrh	r3, [r5, #12]
 80085e8:	065b      	lsls	r3, r3, #25
 80085ea:	f53f af1f 	bmi.w	800842c <_vfiprintf_r+0x44>
 80085ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085f0:	e71e      	b.n	8008430 <_vfiprintf_r+0x48>
 80085f2:	ab03      	add	r3, sp, #12
 80085f4:	9300      	str	r3, [sp, #0]
 80085f6:	462a      	mov	r2, r5
 80085f8:	4b05      	ldr	r3, [pc, #20]	@ (8008610 <_vfiprintf_r+0x228>)
 80085fa:	a904      	add	r1, sp, #16
 80085fc:	4630      	mov	r0, r6
 80085fe:	f7fe f88f 	bl	8006720 <_printf_i>
 8008602:	e7e4      	b.n	80085ce <_vfiprintf_r+0x1e6>
 8008604:	08008acc 	.word	0x08008acc
 8008608:	08008ad6 	.word	0x08008ad6
 800860c:	08006211 	.word	0x08006211
 8008610:	080083c5 	.word	0x080083c5
 8008614:	08008ad2 	.word	0x08008ad2

08008618 <__swbuf_r>:
 8008618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861a:	460e      	mov	r6, r1
 800861c:	4614      	mov	r4, r2
 800861e:	4605      	mov	r5, r0
 8008620:	b118      	cbz	r0, 800862a <__swbuf_r+0x12>
 8008622:	6a03      	ldr	r3, [r0, #32]
 8008624:	b90b      	cbnz	r3, 800862a <__swbuf_r+0x12>
 8008626:	f7fe fa25 	bl	8006a74 <__sinit>
 800862a:	69a3      	ldr	r3, [r4, #24]
 800862c:	60a3      	str	r3, [r4, #8]
 800862e:	89a3      	ldrh	r3, [r4, #12]
 8008630:	071a      	lsls	r2, r3, #28
 8008632:	d501      	bpl.n	8008638 <__swbuf_r+0x20>
 8008634:	6923      	ldr	r3, [r4, #16]
 8008636:	b943      	cbnz	r3, 800864a <__swbuf_r+0x32>
 8008638:	4621      	mov	r1, r4
 800863a:	4628      	mov	r0, r5
 800863c:	f000 f82a 	bl	8008694 <__swsetup_r>
 8008640:	b118      	cbz	r0, 800864a <__swbuf_r+0x32>
 8008642:	f04f 37ff 	mov.w	r7, #4294967295
 8008646:	4638      	mov	r0, r7
 8008648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800864a:	6823      	ldr	r3, [r4, #0]
 800864c:	6922      	ldr	r2, [r4, #16]
 800864e:	1a98      	subs	r0, r3, r2
 8008650:	6963      	ldr	r3, [r4, #20]
 8008652:	b2f6      	uxtb	r6, r6
 8008654:	4283      	cmp	r3, r0
 8008656:	4637      	mov	r7, r6
 8008658:	dc05      	bgt.n	8008666 <__swbuf_r+0x4e>
 800865a:	4621      	mov	r1, r4
 800865c:	4628      	mov	r0, r5
 800865e:	f7ff fdf7 	bl	8008250 <_fflush_r>
 8008662:	2800      	cmp	r0, #0
 8008664:	d1ed      	bne.n	8008642 <__swbuf_r+0x2a>
 8008666:	68a3      	ldr	r3, [r4, #8]
 8008668:	3b01      	subs	r3, #1
 800866a:	60a3      	str	r3, [r4, #8]
 800866c:	6823      	ldr	r3, [r4, #0]
 800866e:	1c5a      	adds	r2, r3, #1
 8008670:	6022      	str	r2, [r4, #0]
 8008672:	701e      	strb	r6, [r3, #0]
 8008674:	6962      	ldr	r2, [r4, #20]
 8008676:	1c43      	adds	r3, r0, #1
 8008678:	429a      	cmp	r2, r3
 800867a:	d004      	beq.n	8008686 <__swbuf_r+0x6e>
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	07db      	lsls	r3, r3, #31
 8008680:	d5e1      	bpl.n	8008646 <__swbuf_r+0x2e>
 8008682:	2e0a      	cmp	r6, #10
 8008684:	d1df      	bne.n	8008646 <__swbuf_r+0x2e>
 8008686:	4621      	mov	r1, r4
 8008688:	4628      	mov	r0, r5
 800868a:	f7ff fde1 	bl	8008250 <_fflush_r>
 800868e:	2800      	cmp	r0, #0
 8008690:	d0d9      	beq.n	8008646 <__swbuf_r+0x2e>
 8008692:	e7d6      	b.n	8008642 <__swbuf_r+0x2a>

08008694 <__swsetup_r>:
 8008694:	b538      	push	{r3, r4, r5, lr}
 8008696:	4b29      	ldr	r3, [pc, #164]	@ (800873c <__swsetup_r+0xa8>)
 8008698:	4605      	mov	r5, r0
 800869a:	6818      	ldr	r0, [r3, #0]
 800869c:	460c      	mov	r4, r1
 800869e:	b118      	cbz	r0, 80086a8 <__swsetup_r+0x14>
 80086a0:	6a03      	ldr	r3, [r0, #32]
 80086a2:	b90b      	cbnz	r3, 80086a8 <__swsetup_r+0x14>
 80086a4:	f7fe f9e6 	bl	8006a74 <__sinit>
 80086a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086ac:	0719      	lsls	r1, r3, #28
 80086ae:	d422      	bmi.n	80086f6 <__swsetup_r+0x62>
 80086b0:	06da      	lsls	r2, r3, #27
 80086b2:	d407      	bmi.n	80086c4 <__swsetup_r+0x30>
 80086b4:	2209      	movs	r2, #9
 80086b6:	602a      	str	r2, [r5, #0]
 80086b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086bc:	81a3      	strh	r3, [r4, #12]
 80086be:	f04f 30ff 	mov.w	r0, #4294967295
 80086c2:	e033      	b.n	800872c <__swsetup_r+0x98>
 80086c4:	0758      	lsls	r0, r3, #29
 80086c6:	d512      	bpl.n	80086ee <__swsetup_r+0x5a>
 80086c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086ca:	b141      	cbz	r1, 80086de <__swsetup_r+0x4a>
 80086cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086d0:	4299      	cmp	r1, r3
 80086d2:	d002      	beq.n	80086da <__swsetup_r+0x46>
 80086d4:	4628      	mov	r0, r5
 80086d6:	f7ff f8bd 	bl	8007854 <_free_r>
 80086da:	2300      	movs	r3, #0
 80086dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80086de:	89a3      	ldrh	r3, [r4, #12]
 80086e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80086e4:	81a3      	strh	r3, [r4, #12]
 80086e6:	2300      	movs	r3, #0
 80086e8:	6063      	str	r3, [r4, #4]
 80086ea:	6923      	ldr	r3, [r4, #16]
 80086ec:	6023      	str	r3, [r4, #0]
 80086ee:	89a3      	ldrh	r3, [r4, #12]
 80086f0:	f043 0308 	orr.w	r3, r3, #8
 80086f4:	81a3      	strh	r3, [r4, #12]
 80086f6:	6923      	ldr	r3, [r4, #16]
 80086f8:	b94b      	cbnz	r3, 800870e <__swsetup_r+0x7a>
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008704:	d003      	beq.n	800870e <__swsetup_r+0x7a>
 8008706:	4621      	mov	r1, r4
 8008708:	4628      	mov	r0, r5
 800870a:	f000 f883 	bl	8008814 <__smakebuf_r>
 800870e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008712:	f013 0201 	ands.w	r2, r3, #1
 8008716:	d00a      	beq.n	800872e <__swsetup_r+0x9a>
 8008718:	2200      	movs	r2, #0
 800871a:	60a2      	str	r2, [r4, #8]
 800871c:	6962      	ldr	r2, [r4, #20]
 800871e:	4252      	negs	r2, r2
 8008720:	61a2      	str	r2, [r4, #24]
 8008722:	6922      	ldr	r2, [r4, #16]
 8008724:	b942      	cbnz	r2, 8008738 <__swsetup_r+0xa4>
 8008726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800872a:	d1c5      	bne.n	80086b8 <__swsetup_r+0x24>
 800872c:	bd38      	pop	{r3, r4, r5, pc}
 800872e:	0799      	lsls	r1, r3, #30
 8008730:	bf58      	it	pl
 8008732:	6962      	ldrpl	r2, [r4, #20]
 8008734:	60a2      	str	r2, [r4, #8]
 8008736:	e7f4      	b.n	8008722 <__swsetup_r+0x8e>
 8008738:	2000      	movs	r0, #0
 800873a:	e7f7      	b.n	800872c <__swsetup_r+0x98>
 800873c:	2400001c 	.word	0x2400001c

08008740 <_raise_r>:
 8008740:	291f      	cmp	r1, #31
 8008742:	b538      	push	{r3, r4, r5, lr}
 8008744:	4605      	mov	r5, r0
 8008746:	460c      	mov	r4, r1
 8008748:	d904      	bls.n	8008754 <_raise_r+0x14>
 800874a:	2316      	movs	r3, #22
 800874c:	6003      	str	r3, [r0, #0]
 800874e:	f04f 30ff 	mov.w	r0, #4294967295
 8008752:	bd38      	pop	{r3, r4, r5, pc}
 8008754:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008756:	b112      	cbz	r2, 800875e <_raise_r+0x1e>
 8008758:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800875c:	b94b      	cbnz	r3, 8008772 <_raise_r+0x32>
 800875e:	4628      	mov	r0, r5
 8008760:	f000 f830 	bl	80087c4 <_getpid_r>
 8008764:	4622      	mov	r2, r4
 8008766:	4601      	mov	r1, r0
 8008768:	4628      	mov	r0, r5
 800876a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800876e:	f000 b817 	b.w	80087a0 <_kill_r>
 8008772:	2b01      	cmp	r3, #1
 8008774:	d00a      	beq.n	800878c <_raise_r+0x4c>
 8008776:	1c59      	adds	r1, r3, #1
 8008778:	d103      	bne.n	8008782 <_raise_r+0x42>
 800877a:	2316      	movs	r3, #22
 800877c:	6003      	str	r3, [r0, #0]
 800877e:	2001      	movs	r0, #1
 8008780:	e7e7      	b.n	8008752 <_raise_r+0x12>
 8008782:	2100      	movs	r1, #0
 8008784:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008788:	4620      	mov	r0, r4
 800878a:	4798      	blx	r3
 800878c:	2000      	movs	r0, #0
 800878e:	e7e0      	b.n	8008752 <_raise_r+0x12>

08008790 <raise>:
 8008790:	4b02      	ldr	r3, [pc, #8]	@ (800879c <raise+0xc>)
 8008792:	4601      	mov	r1, r0
 8008794:	6818      	ldr	r0, [r3, #0]
 8008796:	f7ff bfd3 	b.w	8008740 <_raise_r>
 800879a:	bf00      	nop
 800879c:	2400001c 	.word	0x2400001c

080087a0 <_kill_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	4d07      	ldr	r5, [pc, #28]	@ (80087c0 <_kill_r+0x20>)
 80087a4:	2300      	movs	r3, #0
 80087a6:	4604      	mov	r4, r0
 80087a8:	4608      	mov	r0, r1
 80087aa:	4611      	mov	r1, r2
 80087ac:	602b      	str	r3, [r5, #0]
 80087ae:	f7f8 fbba 	bl	8000f26 <_kill>
 80087b2:	1c43      	adds	r3, r0, #1
 80087b4:	d102      	bne.n	80087bc <_kill_r+0x1c>
 80087b6:	682b      	ldr	r3, [r5, #0]
 80087b8:	b103      	cbz	r3, 80087bc <_kill_r+0x1c>
 80087ba:	6023      	str	r3, [r4, #0]
 80087bc:	bd38      	pop	{r3, r4, r5, pc}
 80087be:	bf00      	nop
 80087c0:	240004b0 	.word	0x240004b0

080087c4 <_getpid_r>:
 80087c4:	f7f8 bba7 	b.w	8000f16 <_getpid>

080087c8 <__swhatbuf_r>:
 80087c8:	b570      	push	{r4, r5, r6, lr}
 80087ca:	460c      	mov	r4, r1
 80087cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087d0:	2900      	cmp	r1, #0
 80087d2:	b096      	sub	sp, #88	@ 0x58
 80087d4:	4615      	mov	r5, r2
 80087d6:	461e      	mov	r6, r3
 80087d8:	da0d      	bge.n	80087f6 <__swhatbuf_r+0x2e>
 80087da:	89a3      	ldrh	r3, [r4, #12]
 80087dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80087e0:	f04f 0100 	mov.w	r1, #0
 80087e4:	bf14      	ite	ne
 80087e6:	2340      	movne	r3, #64	@ 0x40
 80087e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80087ec:	2000      	movs	r0, #0
 80087ee:	6031      	str	r1, [r6, #0]
 80087f0:	602b      	str	r3, [r5, #0]
 80087f2:	b016      	add	sp, #88	@ 0x58
 80087f4:	bd70      	pop	{r4, r5, r6, pc}
 80087f6:	466a      	mov	r2, sp
 80087f8:	f000 f848 	bl	800888c <_fstat_r>
 80087fc:	2800      	cmp	r0, #0
 80087fe:	dbec      	blt.n	80087da <__swhatbuf_r+0x12>
 8008800:	9901      	ldr	r1, [sp, #4]
 8008802:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008806:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800880a:	4259      	negs	r1, r3
 800880c:	4159      	adcs	r1, r3
 800880e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008812:	e7eb      	b.n	80087ec <__swhatbuf_r+0x24>

08008814 <__smakebuf_r>:
 8008814:	898b      	ldrh	r3, [r1, #12]
 8008816:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008818:	079d      	lsls	r5, r3, #30
 800881a:	4606      	mov	r6, r0
 800881c:	460c      	mov	r4, r1
 800881e:	d507      	bpl.n	8008830 <__smakebuf_r+0x1c>
 8008820:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008824:	6023      	str	r3, [r4, #0]
 8008826:	6123      	str	r3, [r4, #16]
 8008828:	2301      	movs	r3, #1
 800882a:	6163      	str	r3, [r4, #20]
 800882c:	b003      	add	sp, #12
 800882e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008830:	ab01      	add	r3, sp, #4
 8008832:	466a      	mov	r2, sp
 8008834:	f7ff ffc8 	bl	80087c8 <__swhatbuf_r>
 8008838:	9f00      	ldr	r7, [sp, #0]
 800883a:	4605      	mov	r5, r0
 800883c:	4639      	mov	r1, r7
 800883e:	4630      	mov	r0, r6
 8008840:	f7ff f87c 	bl	800793c <_malloc_r>
 8008844:	b948      	cbnz	r0, 800885a <__smakebuf_r+0x46>
 8008846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800884a:	059a      	lsls	r2, r3, #22
 800884c:	d4ee      	bmi.n	800882c <__smakebuf_r+0x18>
 800884e:	f023 0303 	bic.w	r3, r3, #3
 8008852:	f043 0302 	orr.w	r3, r3, #2
 8008856:	81a3      	strh	r3, [r4, #12]
 8008858:	e7e2      	b.n	8008820 <__smakebuf_r+0xc>
 800885a:	89a3      	ldrh	r3, [r4, #12]
 800885c:	6020      	str	r0, [r4, #0]
 800885e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008862:	81a3      	strh	r3, [r4, #12]
 8008864:	9b01      	ldr	r3, [sp, #4]
 8008866:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800886a:	b15b      	cbz	r3, 8008884 <__smakebuf_r+0x70>
 800886c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008870:	4630      	mov	r0, r6
 8008872:	f000 f81d 	bl	80088b0 <_isatty_r>
 8008876:	b128      	cbz	r0, 8008884 <__smakebuf_r+0x70>
 8008878:	89a3      	ldrh	r3, [r4, #12]
 800887a:	f023 0303 	bic.w	r3, r3, #3
 800887e:	f043 0301 	orr.w	r3, r3, #1
 8008882:	81a3      	strh	r3, [r4, #12]
 8008884:	89a3      	ldrh	r3, [r4, #12]
 8008886:	431d      	orrs	r5, r3
 8008888:	81a5      	strh	r5, [r4, #12]
 800888a:	e7cf      	b.n	800882c <__smakebuf_r+0x18>

0800888c <_fstat_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	4d07      	ldr	r5, [pc, #28]	@ (80088ac <_fstat_r+0x20>)
 8008890:	2300      	movs	r3, #0
 8008892:	4604      	mov	r4, r0
 8008894:	4608      	mov	r0, r1
 8008896:	4611      	mov	r1, r2
 8008898:	602b      	str	r3, [r5, #0]
 800889a:	f7f8 fba4 	bl	8000fe6 <_fstat>
 800889e:	1c43      	adds	r3, r0, #1
 80088a0:	d102      	bne.n	80088a8 <_fstat_r+0x1c>
 80088a2:	682b      	ldr	r3, [r5, #0]
 80088a4:	b103      	cbz	r3, 80088a8 <_fstat_r+0x1c>
 80088a6:	6023      	str	r3, [r4, #0]
 80088a8:	bd38      	pop	{r3, r4, r5, pc}
 80088aa:	bf00      	nop
 80088ac:	240004b0 	.word	0x240004b0

080088b0 <_isatty_r>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	4d06      	ldr	r5, [pc, #24]	@ (80088cc <_isatty_r+0x1c>)
 80088b4:	2300      	movs	r3, #0
 80088b6:	4604      	mov	r4, r0
 80088b8:	4608      	mov	r0, r1
 80088ba:	602b      	str	r3, [r5, #0]
 80088bc:	f7f8 fba3 	bl	8001006 <_isatty>
 80088c0:	1c43      	adds	r3, r0, #1
 80088c2:	d102      	bne.n	80088ca <_isatty_r+0x1a>
 80088c4:	682b      	ldr	r3, [r5, #0]
 80088c6:	b103      	cbz	r3, 80088ca <_isatty_r+0x1a>
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	bd38      	pop	{r3, r4, r5, pc}
 80088cc:	240004b0 	.word	0x240004b0

080088d0 <_init>:
 80088d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088d2:	bf00      	nop
 80088d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088d6:	bc08      	pop	{r3}
 80088d8:	469e      	mov	lr, r3
 80088da:	4770      	bx	lr

080088dc <_fini>:
 80088dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088de:	bf00      	nop
 80088e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088e2:	bc08      	pop	{r3}
 80088e4:	469e      	mov	lr, r3
 80088e6:	4770      	bx	lr
