// Seed: 2297336209
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    output tri id_12
);
  assign id_8 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wor id_2,
    output tri1 id_3,
    output uwire id_4,
    output supply1 id_5,
    input wor id_6,
    input tri id_7,
    output wire id_8,
    input supply1 id_9,
    output tri0 id_10,
    output wor id_11,
    input tri id_12,
    input supply1 id_13,
    output uwire id_14
);
  wire id_16;
  module_0(
      id_6, id_10, id_14, id_1, id_5, id_3, id_9, id_12, id_14, id_12, id_3, id_8, id_10
  );
endmodule
