// Seed: 2514827708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch force id_2 = 1;
  tri1 id_5;
  id_6 :
  assert property (@(posedge 1'b0 / 1 + 1) id_5)
  else $display(1, (1 & 1));
  supply1 id_7;
  assign id_7 = 1;
  assign module_1.id_3 = 0;
  wire id_8;
endmodule
module module_1 (
    input  tri0 id_0
    , id_6,
    output tri  id_1,
    output tri  id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
  tri0 id_7 = id_3;
  nand primCall (id_1, id_6, id_3, id_8, id_7, id_4);
  wire id_8 = id_6;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
endmodule
