# RISC_V Pipeline

Yanjie Xu

This is a simple RISC_V Pipeline processor
The processor only has forwarding unit and hazard detection unit
It does not support branch prediction, but will be implemented in the future 

The block diagram is in the doc folder

Specific data: 

Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          2.90
  Critical Path Slack:           1.09
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        189
  Leaf Cell Count:               5127
  Buf/Inv Cell Count:             394
  Buf Cell Count:                 116
  Inv Cell Count:                 278
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3909
  Sequential Cell Count:         1218
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9181.460322
  Noncombinational Area:  8054.586054
  Buf/Inv Area:            653.658370
  Total Buffer Area:           292.27
  Total Inverter Area:         361.39
  Macro/Black Box Area:      0.000000
  Net Area:               6129.390179
  -----------------------------------
  Cell Area:             17236.046377
  Design Area:           23365.436556