// Seed: 3844393441
module module_0;
  always id_1 = 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input wire id_6,
    input wor id_7,
    input wire id_8,
    input wor id_9,
    output tri id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output logic id_14,
    output tri id_15,
    input tri1 id_16
    , id_20,
    output logic id_17,
    output uwire id_18
);
  initial id_14 <= id_1;
  wire id_21;
  module_0 modCall_1 ();
  always id_17 <= #1 id_0;
  wire id_22;
endmodule
