<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/Generated_Source/PSoC5/UART_LR_Data.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_feabb2d18a81bafd00d5c0766b0362e3.html">Generated_Source</a></li><li class="navelem"><a class="el" href="dir_c19a56f5bc071619abcc775953a4e230.html">PSoC5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">UART_LR_Data.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h_source.html">cyfitter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_generated___source_2_p_so_c5_2cytypes_8h_source.html">cytypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h_source.html">CyLib.h</a>&quot;</code><br />
</div>
<p><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___l_r___data__backup_struct__.html">UART_LR_Data_backupStruct_</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:afaa17b750a0f69db56031fbf76b5fb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#afaa17b750a0f69db56031fbf76b5fb56">UART_LR_Data_RX_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:afaa17b750a0f69db56031fbf76b5fb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accef86c4628e5d97029f1599ed198041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#accef86c4628e5d97029f1599ed198041">UART_LR_Data_TX_ENABLED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:accef86c4628e5d97029f1599ed198041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbe161e9de0ff8caa5b8b1725555b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6bbe161e9de0ff8caa5b8b1725555b2c">UART_LR_Data_HD_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a6bbe161e9de0ff8caa5b8b1725555b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9fa95fcb45dd6c20396f18941dbd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2b9fa95fcb45dd6c20396f18941dbd23">UART_LR_Data_RX_INTERRUPT_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a2b9fa95fcb45dd6c20396f18941dbd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca9908555cf9a92227cbdfec4759cc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aca9908555cf9a92227cbdfec4759cc7c">UART_LR_Data_TX_INTERRUPT_ENABLED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:aca9908555cf9a92227cbdfec4759cc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7fa5087941b1f37d21327ec4694b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a8e7fa5087941b1f37d21327ec4694b3d">UART_LR_Data_INTERNAL_CLOCK_USED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a8e7fa5087941b1f37d21327ec4694b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0d39c36988c16c76ca413b9edf72eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2c0d39c36988c16c76ca413b9edf72eb">UART_LR_Data_RXHW_ADDRESS_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a2c0d39c36988c16c76ca413b9edf72eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba051228733ad9a6649a4d1846f50fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a>&#160;&#160;&#160;(8u)</td></tr>
<tr class="separator:adba051228733ad9a6649a4d1846f50fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36286e5e210f242b176137b8e4d812c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a36286e5e210f242b176137b8e4d812c6">UART_LR_Data_PARITY_TYPE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a36286e5e210f242b176137b8e4d812c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccd46eaf85d9996220d1ca841903764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7ccd46eaf85d9996220d1ca841903764">UART_LR_Data_PARITY_TYPE_SW</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a7ccd46eaf85d9996220d1ca841903764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4690bae71562e985550783dc7a5a1172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4690bae71562e985550783dc7a5a1172">UART_LR_Data_BREAK_DETECT</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a4690bae71562e985550783dc7a5a1172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c588cb3e26cff5c055517d8537c59d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5c588cb3e26cff5c055517d8537c59d5">UART_LR_Data_BREAK_BITS_TX</a>&#160;&#160;&#160;(13u)</td></tr>
<tr class="separator:a5c588cb3e26cff5c055517d8537c59d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddcfae33a3d59f55ce6105165a80637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adddcfae33a3d59f55ce6105165a80637">UART_LR_Data_BREAK_BITS_RX</a>&#160;&#160;&#160;(13u)</td></tr>
<tr class="separator:adddcfae33a3d59f55ce6105165a80637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699346e0cd80d522a8be1f2d621b68b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a699346e0cd80d522a8be1f2d621b68b7">UART_LR_Data_TXCLKGEN_DP</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:a699346e0cd80d522a8be1f2d621b68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e17528e2c4df432c3c8380c9002cf3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e17528e2c4df432c3c8380c9002cf3a">UART_LR_Data_USE23POLLING</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:a2e17528e2c4df432c3c8380c9002cf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58164b68940b72196ca520cfe670d6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a58164b68940b72196ca520cfe670d6a5">UART_LR_Data_FLOW_CONTROL</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a58164b68940b72196ca520cfe670d6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d93956133b79484fde95764caa710e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1d93956133b79484fde95764caa710e8">UART_LR_Data_CLK_FREQ</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a1d93956133b79484fde95764caa710e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cdf726b71306dca670b6cf419ebaf52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7cdf726b71306dca670b6cf419ebaf52">UART_LR_Data_TX_BUFFER_SIZE</a>&#160;&#160;&#160;(259u)</td></tr>
<tr class="separator:a7cdf726b71306dca670b6cf419ebaf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1514b0b30a2eec3b6154ba508d5ac840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1514b0b30a2eec3b6154ba508d5ac840">UART_LR_Data_RX_BUFFER_SIZE</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="separator:a1514b0b30a2eec3b6154ba508d5ac840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883a4fa750a3ed6be0f654e943450866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a883a4fa750a3ed6be0f654e943450866">UART_LR_Data_CONTROL_REG_REMOVED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:a883a4fa750a3ed6be0f654e943450866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16bf9428ada8d60284fa5d5c3cb57d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af16bf9428ada8d60284fa5d5c3cb57d4">UART_LR_Data_EnableTxInt</a>()&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af265287a2a192cf9d174c9c23a9bcb3a">CyIntEnable</a> (<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td></tr>
<tr class="separator:af16bf9428ada8d60284fa5d5c3cb57d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a32afd56639e7b6f2dd07e53000805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a87a32afd56639e7b6f2dd07e53000805">UART_LR_Data_DisableTxInt</a>()&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ace6480a5cfdb93a986b36d32fb06d900">CyIntDisable</a>(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td></tr>
<tr class="separator:a87a32afd56639e7b6f2dd07e53000805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a098c0dc43c29a21387242046b0184e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a098c0dc43c29a21387242046b0184e33">UART_LR_Data_SetPendingTxInt</a>()&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a470b623dcf39d6873f0a110e92c5cfbe">CyIntSetPending</a>(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td></tr>
<tr class="separator:a098c0dc43c29a21387242046b0184e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9938dfe168dd8960743eccd44021322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ae9938dfe168dd8960743eccd44021322">UART_LR_Data_ClearPendingTxInt</a>()&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afbef3dd5f550c13b994b5937d7b4dc5b">CyIntClearPending</a>(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td></tr>
<tr class="separator:ae9938dfe168dd8960743eccd44021322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d77129b9948faaf7edbda9f5e4d1a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a9d77129b9948faaf7edbda9f5e4d1a7d">UART_LR_Data_PutStringConst</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1714b1d307beba08cdaebbddfefa0778">UART_LR_Data_PutString</a></td></tr>
<tr class="separator:a9d77129b9948faaf7edbda9f5e4d1a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9724d9aa623de4b7ad489021a3a9fc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a9724d9aa623de4b7ad489021a3a9fc3b">UART_LR_Data_PutArrayConst</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4dc88ca293794aa608504c4b57ce7672">UART_LR_Data_PutArray</a></td></tr>
<tr class="separator:a9724d9aa623de4b7ad489021a3a9fc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522fb23647d70e924b3ec6396a1bee6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a522fb23647d70e924b3ec6396a1bee6f">UART_LR_Data_GetTxInterruptSource</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa4864d1f79207cc2ec5def59dd3e426f">UART_LR_Data_ReadTxStatus</a></td></tr>
<tr class="separator:a522fb23647d70e924b3ec6396a1bee6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885781a901081adeacb60bca4329ab41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a885781a901081adeacb60bca4329ab41">UART_LR_Data_SET_SPACE</a>&#160;&#160;&#160;(0x00u)</td></tr>
<tr class="separator:a885781a901081adeacb60bca4329ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cbe3bab1962be4ce72b30c28fb6ec9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6cbe3bab1962be4ce72b30c28fb6ec9a">UART_LR_Data_SET_MARK</a>&#160;&#160;&#160;(0x01u)</td></tr>
<tr class="separator:a6cbe3bab1962be4ce72b30c28fb6ec9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7bf8a3600c960043941963ebcb59f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#afcfee0d80413786fc3dc8c2689554ffa">UART_LR_Data_TXInternalInterrupt__INTC_NUMBER</a></td></tr>
<tr class="separator:a2e7bf8a3600c960043941963ebcb59f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760e5d450266099e0aef25fbb232f33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a760e5d450266099e0aef25fbb232f33a">UART_LR_Data_TX_PRIOR_NUM</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a20105d01d723da9e68a623558c79db83">UART_LR_Data_TXInternalInterrupt__INTC_PRIOR_NUM</a></td></tr>
<tr class="separator:a760e5d450266099e0aef25fbb232f33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f074a3a5628c2e0fb1b2a2f79cfbdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1f074a3a5628c2e0fb1b2a2f79cfbdf8">UART_LR_Data_TX_STS_COMPLETE_SHIFT</a>&#160;&#160;&#160;(0x00u)</td></tr>
<tr class="separator:a1f074a3a5628c2e0fb1b2a2f79cfbdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11dc7636c4404c3877c0ed07fcd79369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a11dc7636c4404c3877c0ed07fcd79369">UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT</a>&#160;&#160;&#160;(0x01u)</td></tr>
<tr class="separator:a11dc7636c4404c3877c0ed07fcd79369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35da74f5980d0b3e7f8d624d03e2d61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a35da74f5980d0b3e7f8d624d03e2d61f">UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT</a>&#160;&#160;&#160;(0x03u)</td></tr>
<tr class="separator:a35da74f5980d0b3e7f8d624d03e2d61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946a14f885bfbc05dd58c0267615ecad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a946a14f885bfbc05dd58c0267615ecad">UART_LR_Data_TX_STS_FIFO_FULL_SHIFT</a>&#160;&#160;&#160;(0x02u)</td></tr>
<tr class="separator:a946a14f885bfbc05dd58c0267615ecad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedef96ae1aaec0c22cd164c7c3b704f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adedef96ae1aaec0c22cd164c7c3b704f">UART_LR_Data_TX_STS_COMPLETE</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1f074a3a5628c2e0fb1b2a2f79cfbdf8">UART_LR_Data_TX_STS_COMPLETE_SHIFT</a>)</td></tr>
<tr class="separator:adedef96ae1aaec0c22cd164c7c3b704f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebd5392ac1f6e9f3bc6bce7791d668e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a8ebd5392ac1f6e9f3bc6bce7791d668e">UART_LR_Data_TX_STS_FIFO_EMPTY</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a11dc7636c4404c3877c0ed07fcd79369">UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT</a>)</td></tr>
<tr class="separator:a8ebd5392ac1f6e9f3bc6bce7791d668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab774eb56e8fe2565a828d929021055f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ab774eb56e8fe2565a828d929021055f2">UART_LR_Data_TX_STS_FIFO_FULL</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a946a14f885bfbc05dd58c0267615ecad">UART_LR_Data_TX_STS_FIFO_FULL_SHIFT</a>)</td></tr>
<tr class="separator:ab774eb56e8fe2565a828d929021055f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad329af2f8ccba7fa17f3126d068212b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ad329af2f8ccba7fa17f3126d068212b8">UART_LR_Data_TX_STS_FIFO_NOT_FULL</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a35da74f5980d0b3e7f8d624d03e2d61f">UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT</a>)</td></tr>
<tr class="separator:ad329af2f8ccba7fa17f3126d068212b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca89dd5d79808153b76b6af29346b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5ca89dd5d79808153b76b6af29346b9f">UART_LR_Data_CTRL_HD_SEND_SHIFT</a>&#160;&#160;&#160;(0x00u) /* 1 enable TX part in Half Duplex mode */</td></tr>
<tr class="separator:a5ca89dd5d79808153b76b6af29346b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcac32ee749fe3b415382f29ea6fa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4dcac32ee749fe3b415382f29ea6fa1e">UART_LR_Data_CTRL_HD_SEND_BREAK_SHIFT</a>&#160;&#160;&#160;(0x01u) /* 1 send BREAK signal in Half Duplez mode */</td></tr>
<tr class="separator:a4dcac32ee749fe3b415382f29ea6fa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27518b0a870a53a650ddf62553287c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af27518b0a870a53a650ddf62553287c3">UART_LR_Data_CTRL_MARK_SHIFT</a>&#160;&#160;&#160;(0x02u) /* 1 sets mark, 0 sets space */</td></tr>
<tr class="separator:af27518b0a870a53a650ddf62553287c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80b75fd847a73d4eaf40797fae5437d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af80b75fd847a73d4eaf40797fae5437d">UART_LR_Data_CTRL_PARITY_TYPE0_SHIFT</a>&#160;&#160;&#160;(0x03u) /* Defines the type of parity implemented */</td></tr>
<tr class="separator:af80b75fd847a73d4eaf40797fae5437d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49544e5adcd648efbeec9809ebbcd1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a49544e5adcd648efbeec9809ebbcd1a9">UART_LR_Data_CTRL_PARITY_TYPE1_SHIFT</a>&#160;&#160;&#160;(0x04u) /* Defines the type of parity implemented */</td></tr>
<tr class="separator:a49544e5adcd648efbeec9809ebbcd1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997171067b7868830c5067d7f8791967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a997171067b7868830c5067d7f8791967">UART_LR_Data_CTRL_RXADDR_MODE0_SHIFT</a>&#160;&#160;&#160;(0x05u)</td></tr>
<tr class="separator:a997171067b7868830c5067d7f8791967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfde898976716ac3231fb24562a0262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6cfde898976716ac3231fb24562a0262">UART_LR_Data_CTRL_RXADDR_MODE1_SHIFT</a>&#160;&#160;&#160;(0x06u)</td></tr>
<tr class="separator:a6cfde898976716ac3231fb24562a0262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda59a9f87d0b037e7f452dcaccad1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#acda59a9f87d0b037e7f452dcaccad1ab">UART_LR_Data_CTRL_RXADDR_MODE2_SHIFT</a>&#160;&#160;&#160;(0x07u)</td></tr>
<tr class="separator:acda59a9f87d0b037e7f452dcaccad1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3aa538aa71a6fddba06179f02e89a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac3aa538aa71a6fddba06179f02e89a09">UART_LR_Data_CTRL_HD_SEND</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5ca89dd5d79808153b76b6af29346b9f">UART_LR_Data_CTRL_HD_SEND_SHIFT</a>)</td></tr>
<tr class="separator:ac3aa538aa71a6fddba06179f02e89a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a32308496a17d127883cc52aefd70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a13a32308496a17d127883cc52aefd70c">UART_LR_Data_CTRL_HD_SEND_BREAK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4dcac32ee749fe3b415382f29ea6fa1e">UART_LR_Data_CTRL_HD_SEND_BREAK_SHIFT</a>)</td></tr>
<tr class="separator:a13a32308496a17d127883cc52aefd70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66026ba470c57362ceb7d5846343d48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a66026ba470c57362ceb7d5846343d48b">UART_LR_Data_CTRL_MARK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af27518b0a870a53a650ddf62553287c3">UART_LR_Data_CTRL_MARK_SHIFT</a>)</td></tr>
<tr class="separator:a66026ba470c57362ceb7d5846343d48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea610ace8da90f62031cfd1e0fced0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aea610ace8da90f62031cfd1e0fced0bc">UART_LR_Data_CTRL_PARITY_TYPE_MASK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x03u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af80b75fd847a73d4eaf40797fae5437d">UART_LR_Data_CTRL_PARITY_TYPE0_SHIFT</a>)</td></tr>
<tr class="separator:aea610ace8da90f62031cfd1e0fced0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6faf78ccc17cbbe2077ec6dfdde840b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6faf78ccc17cbbe2077ec6dfdde840b3">UART_LR_Data_CTRL_RXADDR_MODE_MASK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x07u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a997171067b7868830c5067d7f8791967">UART_LR_Data_CTRL_RXADDR_MODE0_SHIFT</a>)</td></tr>
<tr class="separator:a6faf78ccc17cbbe2077ec6dfdde840b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083fbeb0a0b9cdfb33b468babf6990a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a083fbeb0a0b9cdfb33b468babf6990a7">UART_LR_Data_INT_ENABLE</a>&#160;&#160;&#160;(0x10u)</td></tr>
<tr class="separator:a083fbeb0a0b9cdfb33b468babf6990a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14412c19b45ec9a492ac71ff25f7e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af14412c19b45ec9a492ac71ff25f7e03">UART_LR_Data_CNTR_ENABLE</a>&#160;&#160;&#160;(0x20u)</td></tr>
<tr class="separator:af14412c19b45ec9a492ac71ff25f7e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb54e3262215f78b1670864cb7327b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adb54e3262215f78b1670864cb7327b24">UART_LR_Data_SEND_BREAK</a>&#160;&#160;&#160;(0x00u)</td></tr>
<tr class="separator:adb54e3262215f78b1670864cb7327b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c8ea56d36cf9fbb5863eb5deb61fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a31c8ea56d36cf9fbb5863eb5deb61fb2">UART_LR_Data_WAIT_FOR_COMPLETE_REINIT</a>&#160;&#160;&#160;(0x01u)</td></tr>
<tr class="separator:a31c8ea56d36cf9fbb5863eb5deb61fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d398ba8bbdffb3b6ac2ea1edfc5072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a58d398ba8bbdffb3b6ac2ea1edfc5072">UART_LR_Data_REINIT</a>&#160;&#160;&#160;(0x02u)</td></tr>
<tr class="separator:a58d398ba8bbdffb3b6ac2ea1edfc5072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92443450fdde15f6da48877b41136393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a92443450fdde15f6da48877b41136393">UART_LR_Data_SEND_WAIT_REINIT</a>&#160;&#160;&#160;(0x03u)</td></tr>
<tr class="separator:a92443450fdde15f6da48877b41136393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d274fb548958a32ac13182305cc2257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a3d274fb548958a32ac13182305cc2257">UART_LR_Data_OVER_SAMPLE_8</a>&#160;&#160;&#160;(8u)</td></tr>
<tr class="separator:a3d274fb548958a32ac13182305cc2257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912d59bdc250fe95bab168c25c50247d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a912d59bdc250fe95bab168c25c50247d">UART_LR_Data_OVER_SAMPLE_16</a>&#160;&#160;&#160;(16u)</td></tr>
<tr class="separator:a912d59bdc250fe95bab168c25c50247d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40575cb0becbe9c1d1aacfd7d40f390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ab40575cb0becbe9c1d1aacfd7d40f390">UART_LR_Data_BIT_CENTER</a>&#160;&#160;&#160;(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a> - 2u)</td></tr>
<tr class="separator:ab40575cb0becbe9c1d1aacfd7d40f390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b90d9f34bf4d1ace437e1c0e6295c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a73b90d9f34bf4d1ace437e1c0e6295c2">UART_LR_Data_FIFO_LENGTH</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="separator:a73b90d9f34bf4d1ace437e1c0e6295c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413f854bedf5d621c0031eb91cba6f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a413f854bedf5d621c0031eb91cba6f44">UART_LR_Data_NUMBER_OF_START_BIT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:a413f854bedf5d621c0031eb91cba6f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5315143919a2223008fcd53410ffdd82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5315143919a2223008fcd53410ffdd82">UART_LR_Data_MAX_BYTE_VALUE</a>&#160;&#160;&#160;(0xFFu)</td></tr>
<tr class="separator:a5315143919a2223008fcd53410ffdd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcd2c2667acf8e05e8073e25c7f946d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#abdcd2c2667acf8e05e8073e25c7f946d">UART_LR_Data_TXBITCTR_BREAKBITS8X</a>&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5c588cb3e26cff5c055517d8537c59d5">UART_LR_Data_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a3d274fb548958a32ac13182305cc2257">UART_LR_Data_OVER_SAMPLE_8</a>) - 1u)</td></tr>
<tr class="separator:abdcd2c2667acf8e05e8073e25c7f946d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cdd05c6e458435bcab7579e1dc65c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a70cdd05c6e458435bcab7579e1dc65c3">UART_LR_Data_TXBITCTR_BREAKBITS</a>&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5c588cb3e26cff5c055517d8537c59d5">UART_LR_Data_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a>) - 1u)</td></tr>
<tr class="separator:a70cdd05c6e458435bcab7579e1dc65c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa9740c2399c230c40905bea38bc31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6fa9740c2399c230c40905bea38bc31d">UART_LR_Data_HALF_BIT_COUNT</a>&#160;&#160;&#160;                            (((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a> / 2u) + (<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e17528e2c4df432c3c8380c9002cf3a">UART_LR_Data_USE23POLLING</a> * 1u)) - 2u)</td></tr>
<tr class="separator:a6fa9740c2399c230c40905bea38bc31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a758495e750b0af583046b31022e8adae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a758495e750b0af583046b31022e8adae">UART_LR_Data_HD_TXBITCTR_INIT</a></td></tr>
<tr class="separator:a758495e750b0af583046b31022e8adae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04c0b254030c46a66b95211e6de82ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af04c0b254030c46a66b95211e6de82ce">UART_LR_Data_RXBITCTR_INIT</a></td></tr>
<tr class="separator:af04c0b254030c46a66b95211e6de82ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2363b50d9a1a4b8edc6cd807604a4568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2363b50d9a1a4b8edc6cd807604a4568">UART_LR_Data_HD_RXBITCTR_INIT</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af04c0b254030c46a66b95211e6de82ce">UART_LR_Data_RXBITCTR_INIT</a></td></tr>
<tr class="separator:a2363b50d9a1a4b8edc6cd807604a4568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9e14b09b350f814714e9bdcf1612ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7a9e14b09b350f814714e9bdcf1612ad">UART_LR_Data__B_UART__AM_SW_BYTE_BYTE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a7a9e14b09b350f814714e9bdcf1612ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38557c59c94cb02e6bc3ef4db033942c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a38557c59c94cb02e6bc3ef4db033942c">UART_LR_Data__B_UART__AM_SW_DETECT_TO_BUFFER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a38557c59c94cb02e6bc3ef4db033942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d356d8f91845693406a9c2e1315b36e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2d356d8f91845693406a9c2e1315b36e">UART_LR_Data__B_UART__AM_HW_BYTE_BY_BYTE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a2d356d8f91845693406a9c2e1315b36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04184443ee559d77197b19aacddc8a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a04184443ee559d77197b19aacddc8a19">UART_LR_Data__B_UART__AM_HW_DETECT_TO_BUFFER</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a04184443ee559d77197b19aacddc8a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34f449a677640d7173a313694bf6aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa34f449a677640d7173a313694bf6aef">UART_LR_Data__B_UART__AM_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa34f449a677640d7173a313694bf6aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbb3dc817989a5dabb51f85a7591ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#afdbb3dc817989a5dabb51f85a7591ba3">UART_LR_Data__B_UART__NONE_REVB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afdbb3dc817989a5dabb51f85a7591ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006d1dc2ad575bb9e6831b9c2cb0afbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a006d1dc2ad575bb9e6831b9c2cb0afbb">UART_LR_Data__B_UART__EVEN_REVB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a006d1dc2ad575bb9e6831b9c2cb0afbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928fe71c8b2e8c76fbb7cf8585297f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a928fe71c8b2e8c76fbb7cf8585297f13">UART_LR_Data__B_UART__ODD_REVB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a928fe71c8b2e8c76fbb7cf8585297f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562f4a27dbd1eeb29aa77ee2c5bfec90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a562f4a27dbd1eeb29aa77ee2c5bfec90">UART_LR_Data__B_UART__MARK_SPACE_REVB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a562f4a27dbd1eeb29aa77ee2c5bfec90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e6ad785770dcfc1a71736592f9bf33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa7e6ad785770dcfc1a71736592f9bf33">UART_LR_Data_NUMBER_OF_DATA_BITS</a>&#160;&#160;&#160;((8u &gt; 8u) ? 8u : 8u)</td></tr>
<tr class="separator:aa7e6ad785770dcfc1a71736592f9bf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2f2677eca1bf0a0c10886dc4ef375f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adc2f2677eca1bf0a0c10886dc4ef375f">UART_LR_Data_NUMBER_OF_STOP_BITS</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:adc2f2677eca1bf0a0c10886dc4ef375f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63c0ad9bd6ae85ffbbbc4a77b9bdaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ad63c0ad9bd6ae85ffbbbc4a77b9bdaf1">UART_LR_Data_INIT_RX_INTERRUPTS_MASK</a></td></tr>
<tr class="separator:ad63c0ad9bd6ae85ffbbbc4a77b9bdaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cec4529bd56665cfe32c3db432e3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a28cec4529bd56665cfe32c3db432e3d2">UART_LR_Data_INIT_TX_INTERRUPTS_MASK</a></td></tr>
<tr class="separator:a28cec4529bd56665cfe32c3db432e3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e29a10e6c1edf7b1582ba6a3b7d3b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7e29a10e6c1edf7b1582ba6a3b7d3b9f">UART_LR_Data_TXDATA_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aec82c6106f80cd079a0cd267a915471c">UART_LR_Data_BUART_sTX_TxShifter_u0__F0_REG</a>)</td></tr>
<tr class="separator:a7e29a10e6c1edf7b1582ba6a3b7d3b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4971e0f56db9cfd7eea8abada1a3fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4971e0f56db9cfd7eea8abada1a3fb9a">UART_LR_Data_TXDATA_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aec82c6106f80cd079a0cd267a915471c">UART_LR_Data_BUART_sTX_TxShifter_u0__F0_REG</a>)</td></tr>
<tr class="separator:a4971e0f56db9cfd7eea8abada1a3fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e15b860993dae5eaee617ca45787ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a02e15b860993dae5eaee617ca45787ef">UART_LR_Data_TXDATA_AUX_CTL_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a66bb41b6f613fc8109367817c4e5d8c0">UART_LR_Data_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG</a>)</td></tr>
<tr class="separator:a02e15b860993dae5eaee617ca45787ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37fbd150193bc0bb601ee9974a237ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a37fbd150193bc0bb601ee9974a237ce8">UART_LR_Data_TXDATA_AUX_CTL_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a66bb41b6f613fc8109367817c4e5d8c0">UART_LR_Data_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG</a>)</td></tr>
<tr class="separator:a37fbd150193bc0bb601ee9974a237ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865544eda1a1ef4a0b8c72d85ba9dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac865544eda1a1ef4a0b8c72d85ba9dae">UART_LR_Data_TXSTATUS_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0a3f59a0490e8e2b98ad4e02f76883d9">UART_LR_Data_BUART_sTX_TxSts__STATUS_REG</a>)</td></tr>
<tr class="separator:ac865544eda1a1ef4a0b8c72d85ba9dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79ca4bf4937bd1a9df686e0a5485ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ae79ca4bf4937bd1a9df686e0a5485ad6">UART_LR_Data_TXSTATUS_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0a3f59a0490e8e2b98ad4e02f76883d9">UART_LR_Data_BUART_sTX_TxSts__STATUS_REG</a>)</td></tr>
<tr class="separator:ae79ca4bf4937bd1a9df686e0a5485ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0751b8de5865908d36eeb200a14c9d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0751b8de5865908d36eeb200a14c9d14">UART_LR_Data_TXSTATUS_MASK_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab67bb2215a006d3ce5314e0940ea4463">UART_LR_Data_BUART_sTX_TxSts__MASK_REG</a>)</td></tr>
<tr class="separator:a0751b8de5865908d36eeb200a14c9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5a2222bea4af8c1ecb7cebdb407698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1f5a2222bea4af8c1ecb7cebdb407698">UART_LR_Data_TXSTATUS_MASK_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab67bb2215a006d3ce5314e0940ea4463">UART_LR_Data_BUART_sTX_TxSts__MASK_REG</a>)</td></tr>
<tr class="separator:a1f5a2222bea4af8c1ecb7cebdb407698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d62529a1fdda99f356cd7ec27ea979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ab3d62529a1fdda99f356cd7ec27ea979">UART_LR_Data_TXSTATUS_ACTL_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a536214597a0910aecd13e0737a8b9878">UART_LR_Data_BUART_sTX_TxSts__STATUS_AUX_CTL_REG</a>)</td></tr>
<tr class="separator:ab3d62529a1fdda99f356cd7ec27ea979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fb1bfc7bf8971f72f3e41bfe1f948f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a85fb1bfc7bf8971f72f3e41bfe1f948f">UART_LR_Data_TXSTATUS_ACTL_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a536214597a0910aecd13e0737a8b9878">UART_LR_Data_BUART_sTX_TxSts__STATUS_AUX_CTL_REG</a>)</td></tr>
<tr class="separator:a85fb1bfc7bf8971f72f3e41bfe1f948f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62abc9371fc5eee9d4f70608e67e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac62abc9371fc5eee9d4f70608e67e2fd">UART_LR_Data_TXBITCLKGEN_CTR_REG</a>&#160;&#160;&#160;                                        (* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2a9bd6135f015bfe5ccdf88527ae2a77">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG</a>)</td></tr>
<tr class="separator:ac62abc9371fc5eee9d4f70608e67e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf1a43f324ce6deaf6d9df0986d1169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5cf1a43f324ce6deaf6d9df0986d1169">UART_LR_Data_TXBITCLKGEN_CTR_PTR</a>&#160;&#160;&#160;                                        (  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2a9bd6135f015bfe5ccdf88527ae2a77">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG</a>)</td></tr>
<tr class="separator:a5cf1a43f324ce6deaf6d9df0986d1169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa931da741dbc3608f9efe37555e7879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa931da741dbc3608f9efe37555e7879c">UART_LR_Data_TXBITCLKTX_COMPLETE_REG</a>&#160;&#160;&#160;                                        (* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab4cd63f3afcfb2b05e20f70c7f47e9e1">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG</a>)</td></tr>
<tr class="separator:aa931da741dbc3608f9efe37555e7879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aaefbda341be46228141853c5177ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0aaefbda341be46228141853c5177ec5">UART_LR_Data_TXBITCLKTX_COMPLETE_PTR</a>&#160;&#160;&#160;                                        (  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab4cd63f3afcfb2b05e20f70c7f47e9e1">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG</a>)</td></tr>
<tr class="separator:a0aaefbda341be46228141853c5177ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4986f18e1b6f4bb202cb9728cd85068f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4986f18e1b6f4bb202cb9728cd85068f">UART_LR_Data_TX_FIFO_CLR</a>&#160;&#160;&#160;(0x01u) /* FIFO0 CLR */</td></tr>
<tr class="separator:a4986f18e1b6f4bb202cb9728cd85068f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f98ab8415d6fbd5888186b6c5bbec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a90f98ab8415d6fbd5888186b6c5bbec1">UART_LR_Data_WAIT_1_MS</a>&#160;&#160;&#160;UART_LR_Data_BL_CHK_DELAY_MS</td></tr>
<tr class="separator:a90f98ab8415d6fbd5888186b6c5bbec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab378b22f969f700f1429af6e7b69ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aab378b22f969f700f1429af6e7b69ab6">UART_LR_Data_TXBUFFERSIZE</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7cdf726b71306dca670b6cf419ebaf52">UART_LR_Data_TX_BUFFER_SIZE</a></td></tr>
<tr class="separator:aab378b22f969f700f1429af6e7b69ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ad77a1ffe4b7f99b31c96491f185f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a88ad77a1ffe4b7f99b31c96491f185f0">UART_LR_Data_RXBUFFERSIZE</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1514b0b30a2eec3b6154ba508d5ac840">UART_LR_Data_RX_BUFFER_SIZE</a></td></tr>
<tr class="separator:a88ad77a1ffe4b7f99b31c96491f185f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4007ca14c792d67139627591af344b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0c4007ca14c792d67139627591af344b">UART_LR_Data_initvar</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac1507599f2b6251b92836ba86849e818">UART_LR_Data_initVar</a></td></tr>
<tr class="separator:a0c4007ca14c792d67139627591af344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1feb8134777db5db4fe6147f11b1f758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1feb8134777db5db4fe6147f11b1f758">UART_LR_Data_RX_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#afaa17b750a0f69db56031fbf76b5fb56">UART_LR_Data_RX_ENABLED</a></td></tr>
<tr class="separator:a1feb8134777db5db4fe6147f11b1f758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018478aed606fd2d5ca3a784795fd017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a018478aed606fd2d5ca3a784795fd017">UART_LR_Data_TX_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#accef86c4628e5d97029f1599ed198041">UART_LR_Data_TX_ENABLED</a></td></tr>
<tr class="separator:a018478aed606fd2d5ca3a784795fd017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a6e04f51ff8769b10e4a6124752592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa9a6e04f51ff8769b10e4a6124752592">UART_LR_Data_HD_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6bbe161e9de0ff8caa5b8b1725555b2c">UART_LR_Data_HD_ENABLED</a></td></tr>
<tr class="separator:aa9a6e04f51ff8769b10e4a6124752592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418f9f19e072eec3d8ecdba0b7d5bd64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a418f9f19e072eec3d8ecdba0b7d5bd64">UART_LR_Data_RX_IntInterruptEnabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2b9fa95fcb45dd6c20396f18941dbd23">UART_LR_Data_RX_INTERRUPT_ENABLED</a></td></tr>
<tr class="separator:a418f9f19e072eec3d8ecdba0b7d5bd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0292fb905c0432ecf439e6efcb7a3e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0292fb905c0432ecf439e6efcb7a3e88">UART_LR_Data_TX_IntInterruptEnabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aca9908555cf9a92227cbdfec4759cc7c">UART_LR_Data_TX_INTERRUPT_ENABLED</a></td></tr>
<tr class="separator:a0292fb905c0432ecf439e6efcb7a3e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3f23f385c51b017b96d279b688cde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adb3f23f385c51b017b96d279b688cde8">UART_LR_Data_InternalClockUsed</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a8e7fa5087941b1f37d21327ec4694b3d">UART_LR_Data_INTERNAL_CLOCK_USED</a></td></tr>
<tr class="separator:adb3f23f385c51b017b96d279b688cde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8ca279c8640c2537c84474d5bccb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a3b8ca279c8640c2537c84474d5bccb62">UART_LR_Data_RXHW_Address_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2c0d39c36988c16c76ca413b9edf72eb">UART_LR_Data_RXHW_ADDRESS_ENABLED</a></td></tr>
<tr class="separator:a3b8ca279c8640c2537c84474d5bccb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281cddd3dc930d5b9f63bcd6f78522c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a281cddd3dc930d5b9f63bcd6f78522c6">UART_LR_Data_OverSampleCount</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a></td></tr>
<tr class="separator:a281cddd3dc930d5b9f63bcd6f78522c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7dc3612e91bad0de14bf6b0228d1a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ad7dc3612e91bad0de14bf6b0228d1a88">UART_LR_Data_ParityType</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a36286e5e210f242b176137b8e4d812c6">UART_LR_Data_PARITY_TYPE</a></td></tr>
<tr class="separator:ad7dc3612e91bad0de14bf6b0228d1a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26788ac6c698e16b2ad39881b41444a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a26788ac6c698e16b2ad39881b41444a6">UART_LR_Data_TXBUFFER</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ade99cb09d0ccf312c8411da7b9a4942d">UART_LR_Data_txBuffer</a></td></tr>
<tr class="separator:a26788ac6c698e16b2ad39881b41444a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e3c49e31e883c297ca390001c71c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a65e3c49e31e883c297ca390001c71c60">UART_LR_Data_TXBUFFERREAD</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0f972fde26c2fcb3e4ac09ccd4b7791a">UART_LR_Data_txBufferRead</a></td></tr>
<tr class="separator:a65e3c49e31e883c297ca390001c71c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26809f5cae7a509e688172cd8403b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ae26809f5cae7a509e688172cd8403b0c">UART_LR_Data_TXBUFFERWRITE</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4df7717b75108037f1a4cc6629d85d07">UART_LR_Data_txBufferWrite</a></td></tr>
<tr class="separator:ae26809f5cae7a509e688172cd8403b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0d2b9cc72fc1e67e551f6de8753472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ada0d2b9cc72fc1e67e551f6de8753472">UART_LR_Data_TXDATA</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7e29a10e6c1edf7b1582ba6a3b7d3b9f">UART_LR_Data_TXDATA_REG</a></td></tr>
<tr class="separator:ada0d2b9cc72fc1e67e551f6de8753472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3390af6276486797b57f8fb969c46f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a3390af6276486797b57f8fb969c46f44">UART_LR_Data_TXSTATUS</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac865544eda1a1ef4a0b8c72d85ba9dae">UART_LR_Data_TXSTATUS_REG</a></td></tr>
<tr class="separator:a3390af6276486797b57f8fb969c46f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890aa0e01cb866ea68a96659c6f97eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a890aa0e01cb866ea68a96659c6f97eda">UART_LR_Data_TXSTATUS_MASK</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0751b8de5865908d36eeb200a14c9d14">UART_LR_Data_TXSTATUS_MASK_REG</a></td></tr>
<tr class="separator:a890aa0e01cb866ea68a96659c6f97eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf5fc8393be90e4d39b385f515254dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0cf5fc8393be90e4d39b385f515254dc">UART_LR_Data_TXSTATUS_ACTL</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ab3d62529a1fdda99f356cd7ec27ea979">UART_LR_Data_TXSTATUS_ACTL_REG</a></td></tr>
<tr class="separator:a0cf5fc8393be90e4d39b385f515254dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573277edd0c0765b7dbc53d2193212fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a573277edd0c0765b7dbc53d2193212fc">UART_LR_Data_TXBITCLKGEN_CTR</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac62abc9371fc5eee9d4f70608e67e2fd">UART_LR_Data_TXBITCLKGEN_CTR_REG</a></td></tr>
<tr class="separator:a573277edd0c0765b7dbc53d2193212fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6695981b32279e9abaae47101e32db73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6695981b32279e9abaae47101e32db73">UART_LR_Data_TXBITCLKTX_COMPLETE</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa931da741dbc3608f9efe37555e7879c">UART_LR_Data_TXBITCLKTX_COMPLETE_REG</a></td></tr>
<tr class="separator:a6695981b32279e9abaae47101e32db73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3305b822cdf03a4a13970614a0d06945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a3305b822cdf03a4a13970614a0d06945">UART_LR_Data_WAIT_FOR_COMLETE_REINIT</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a31c8ea56d36cf9fbb5863eb5deb61fb2">UART_LR_Data_WAIT_FOR_COMPLETE_REINIT</a></td></tr>
<tr class="separator:a3305b822cdf03a4a13970614a0d06945"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a9289dd87f5d8a7e1438347cd7743e795"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t___l_r___data__backup_struct__.html">UART_LR_Data_backupStruct_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a9289dd87f5d8a7e1438347cd7743e795">UART_LR_Data_BACKUP_STRUCT</a></td></tr>
<tr class="separator:a9289dd87f5d8a7e1438347cd7743e795"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a97869efcd7dcc3df80d5cf10ff23073e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a97869efcd7dcc3df80d5cf10ff23073e">UART_LR_Data_Start</a> (void)</td></tr>
<tr class="separator:a97869efcd7dcc3df80d5cf10ff23073e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69bb30088b1bb0957c0c421acc50191"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa69bb30088b1bb0957c0c421acc50191">UART_LR_Data_Stop</a> (void)</td></tr>
<tr class="separator:aa69bb30088b1bb0957c0c421acc50191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ab70300be6b7b486f46d8430278e12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ad5ab70300be6b7b486f46d8430278e12">UART_LR_Data_ReadControlRegister</a> (void)</td></tr>
<tr class="separator:ad5ab70300be6b7b486f46d8430278e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a1a9b37e8cc2528f5cb3691de5cd05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac6a1a9b37e8cc2528f5cb3691de5cd05">UART_LR_Data_WriteControlRegister</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> control)</td></tr>
<tr class="separator:ac6a1a9b37e8cc2528f5cb3691de5cd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db9f3dbd0b4faa1f1924ad68ef2b201"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a3db9f3dbd0b4faa1f1924ad68ef2b201">UART_LR_Data_Init</a> (void)</td></tr>
<tr class="separator:a3db9f3dbd0b4faa1f1924ad68ef2b201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40c3d045b7cee0f92b62127eefbcfd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ad40c3d045b7cee0f92b62127eefbcfd6">UART_LR_Data_Enable</a> (void)</td></tr>
<tr class="separator:ad40c3d045b7cee0f92b62127eefbcfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c9cd15850651a755601278afdbb8a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af0c9cd15850651a755601278afdbb8a5">UART_LR_Data_SaveConfig</a> (void)</td></tr>
<tr class="separator:af0c9cd15850651a755601278afdbb8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fdfa2783b7eaf10d06f4cebb4dc777"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa6fdfa2783b7eaf10d06f4cebb4dc777">UART_LR_Data_RestoreConfig</a> (void)</td></tr>
<tr class="separator:aa6fdfa2783b7eaf10d06f4cebb4dc777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fe5a8939134ec25dd83e7210ea37b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac7fe5a8939134ec25dd83e7210ea37b9">UART_LR_Data_Sleep</a> (void)</td></tr>
<tr class="separator:ac7fe5a8939134ec25dd83e7210ea37b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074f88fea633b6867a8b7d57349e167c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a074f88fea633b6867a8b7d57349e167c">UART_LR_Data_Wakeup</a> (void)</td></tr>
<tr class="separator:a074f88fea633b6867a8b7d57349e167c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac994967b57b49ae950b464778fd4983d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac994967b57b49ae950b464778fd4983d">CY_ISR_PROTO</a> (UART_LR_Data_TXISR)</td></tr>
<tr class="separator:ac994967b57b49ae950b464778fd4983d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc84dd23cb99cd0d152fc663de72935b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#afc84dd23cb99cd0d152fc663de72935b">UART_LR_Data_SetTxInterruptMode</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> intSrc)</td></tr>
<tr class="separator:afc84dd23cb99cd0d152fc663de72935b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378d97945b52e518d5ae66d74d315075"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a378d97945b52e518d5ae66d74d315075">UART_LR_Data_WriteTxData</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> txDataByte)</td></tr>
<tr class="separator:a378d97945b52e518d5ae66d74d315075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4864d1f79207cc2ec5def59dd3e426f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa4864d1f79207cc2ec5def59dd3e426f">UART_LR_Data_ReadTxStatus</a> (void)</td></tr>
<tr class="separator:aa4864d1f79207cc2ec5def59dd3e426f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74552c2b349a3a62f74f83a6366c256"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ae74552c2b349a3a62f74f83a6366c256">UART_LR_Data_PutChar</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> txDataByte)</td></tr>
<tr class="separator:ae74552c2b349a3a62f74f83a6366c256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1714b1d307beba08cdaebbddfefa0778"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1714b1d307beba08cdaebbddfefa0778">UART_LR_Data_PutString</a> (const <a class="el" href="codegentemp_2cytypes_8h.html#ac9e1c0f508ae0f5f8a2b704a91e1ae86">char8</a> string[])</td></tr>
<tr class="separator:a1714b1d307beba08cdaebbddfefa0778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc88ca293794aa608504c4b57ce7672"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4dc88ca293794aa608504c4b57ce7672">UART_LR_Data_PutArray</a> (const <a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> string[], <a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> byteCount)</td></tr>
<tr class="separator:a4dc88ca293794aa608504c4b57ce7672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cebcbcf5887c7a5054cd7323f4a42b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a39cebcbcf5887c7a5054cd7323f4a42b">UART_LR_Data_PutCRLF</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> txDataByte)</td></tr>
<tr class="separator:a39cebcbcf5887c7a5054cd7323f4a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab9dd4d7f792e134636c317a2fbb1af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a9ab9dd4d7f792e134636c317a2fbb1af">UART_LR_Data_ClearTxBuffer</a> (void)</td></tr>
<tr class="separator:a9ab9dd4d7f792e134636c317a2fbb1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b95cba633b4ab9e3393fec284efafd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a44b95cba633b4ab9e3393fec284efafd">UART_LR_Data_SetTxAddressMode</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> addressMode)</td></tr>
<tr class="separator:a44b95cba633b4ab9e3393fec284efafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a29407179e2c4921c8b42ba4b7336e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7a29407179e2c4921c8b42ba4b7336e3">UART_LR_Data_SendBreak</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> retMode)</td></tr>
<tr class="separator:a7a29407179e2c4921c8b42ba4b7336e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74fef85e7300da5e705407d803dd393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af74fef85e7300da5e705407d803dd393">UART_LR_Data_GetTxBufferSize</a> (void)</td></tr>
<tr class="separator:af74fef85e7300da5e705407d803dd393"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac1507599f2b6251b92836ba86849e818"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac1507599f2b6251b92836ba86849e818">UART_LR_Data_initVar</a></td></tr>
<tr class="separator:ac1507599f2b6251b92836ba86849e818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade99cb09d0ccf312c8411da7b9a4942d"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ade99cb09d0ccf312c8411da7b9a4942d">UART_LR_Data_txBuffer</a> [<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7cdf726b71306dca670b6cf419ebaf52">UART_LR_Data_TX_BUFFER_SIZE</a>]</td></tr>
<tr class="separator:ade99cb09d0ccf312c8411da7b9a4942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f972fde26c2fcb3e4ac09ccd4b7791a"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0f972fde26c2fcb3e4ac09ccd4b7791a">UART_LR_Data_txBufferRead</a></td></tr>
<tr class="separator:a0f972fde26c2fcb3e4ac09ccd4b7791a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df7717b75108037f1a4cc6629d85d07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4df7717b75108037f1a4cc6629d85d07">UART_LR_Data_txBufferWrite</a></td></tr>
<tr class="separator:a4df7717b75108037f1a4cc6629d85d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2d356d8f91845693406a9c2e1315b36e" name="a2d356d8f91845693406a9c2e1315b36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d356d8f91845693406a9c2e1315b36e">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__AM_HW_BYTE_BY_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__AM_HW_BYTE_BY_BYTE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00336">336</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a04184443ee559d77197b19aacddc8a19" name="a04184443ee559d77197b19aacddc8a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04184443ee559d77197b19aacddc8a19">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__AM_HW_DETECT_TO_BUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__AM_HW_DETECT_TO_BUFFER&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00337">337</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="aa34f449a677640d7173a313694bf6aef" name="aa34f449a677640d7173a313694bf6aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa34f449a677640d7173a313694bf6aef">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__AM_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__AM_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00338">338</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a7a9e14b09b350f814714e9bdcf1612ad" name="a7a9e14b09b350f814714e9bdcf1612ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9e14b09b350f814714e9bdcf1612ad">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__AM_SW_BYTE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__AM_SW_BYTE_BYTE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Enumerated Types and Parameters </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00334">334</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a38557c59c94cb02e6bc3ef4db033942c" name="a38557c59c94cb02e6bc3ef4db033942c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38557c59c94cb02e6bc3ef4db033942c">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__AM_SW_DETECT_TO_BUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__AM_SW_DETECT_TO_BUFFER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00335">335</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a006d1dc2ad575bb9e6831b9c2cb0afbb" name="a006d1dc2ad575bb9e6831b9c2cb0afbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006d1dc2ad575bb9e6831b9c2cb0afbb">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__EVEN_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__EVEN_REVB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00341">341</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a562f4a27dbd1eeb29aa77ee2c5bfec90" name="a562f4a27dbd1eeb29aa77ee2c5bfec90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562f4a27dbd1eeb29aa77ee2c5bfec90">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__MARK_SPACE_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__MARK_SPACE_REVB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00343">343</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="afdbb3dc817989a5dabb51f85a7591ba3" name="afdbb3dc817989a5dabb51f85a7591ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbb3dc817989a5dabb51f85a7591ba3">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__NONE_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__NONE_REVB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00340">340</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a928fe71c8b2e8c76fbb7cf8585297f13" name="a928fe71c8b2e8c76fbb7cf8585297f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928fe71c8b2e8c76fbb7cf8585297f13">&#9670;&nbsp;</a></span>UART_LR_Data__B_UART__ODD_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data__B_UART__ODD_REVB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00342">342</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ab40575cb0becbe9c1d1aacfd7d40f390" name="ab40575cb0becbe9c1d1aacfd7d40f390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40575cb0becbe9c1d1aacfd7d40f390">&#9670;&nbsp;</a></span>UART_LR_Data_BIT_CENTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_BIT_CENTER&#160;&#160;&#160;(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a> - 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00275">275</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="adddcfae33a3d59f55ce6105165a80637" name="adddcfae33a3d59f55ce6105165a80637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddcfae33a3d59f55ce6105165a80637">&#9670;&nbsp;</a></span>UART_LR_Data_BREAK_BITS_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_BREAK_BITS_RX&#160;&#160;&#160;(13u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00043">43</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a5c588cb3e26cff5c055517d8537c59d5" name="a5c588cb3e26cff5c055517d8537c59d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c588cb3e26cff5c055517d8537c59d5">&#9670;&nbsp;</a></span>UART_LR_Data_BREAK_BITS_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_BREAK_BITS_TX&#160;&#160;&#160;(13u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00042">42</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a4690bae71562e985550783dc7a5a1172" name="a4690bae71562e985550783dc7a5a1172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4690bae71562e985550783dc7a5a1172">&#9670;&nbsp;</a></span>UART_LR_Data_BREAK_DETECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_BREAK_DETECT&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00041">41</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ae9938dfe168dd8960743eccd44021322" name="ae9938dfe168dd8960743eccd44021322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9938dfe168dd8960743eccd44021322">&#9670;&nbsp;</a></span>UART_LR_Data_ClearPendingTxInt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_ClearPendingTxInt</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#afbef3dd5f550c13b994b5937d7b4dc5b">CyIntClearPending</a>(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00131">131</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a1d93956133b79484fde95764caa710e8" name="a1d93956133b79484fde95764caa710e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d93956133b79484fde95764caa710e8">&#9670;&nbsp;</a></span>UART_LR_Data_CLK_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CLK_FREQ&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00047">47</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="af14412c19b45ec9a492ac71ff25f7e03" name="af14412c19b45ec9a492ac71ff25f7e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14412c19b45ec9a492ac71ff25f7e03">&#9670;&nbsp;</a></span>UART_LR_Data_CNTR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CNTR_ENABLE&#160;&#160;&#160;(0x20u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00264">264</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a883a4fa750a3ed6be0f654e943450866" name="a883a4fa750a3ed6be0f654e943450866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883a4fa750a3ed6be0f654e943450866">&#9670;&nbsp;</a></span>UART_LR_Data_CONTROL_REG_REMOVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CONTROL_REG_REMOVED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00060">60</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ac3aa538aa71a6fddba06179f02e89a09" name="ac3aa538aa71a6fddba06179f02e89a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3aa538aa71a6fddba06179f02e89a09">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_HD_SEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_HD_SEND&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5ca89dd5d79808153b76b6af29346b9f">UART_LR_Data_CTRL_HD_SEND_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00254">254</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a13a32308496a17d127883cc52aefd70c" name="a13a32308496a17d127883cc52aefd70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a32308496a17d127883cc52aefd70c">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_HD_SEND_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_HD_SEND_BREAK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4dcac32ee749fe3b415382f29ea6fa1e">UART_LR_Data_CTRL_HD_SEND_BREAK_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00255">255</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a4dcac32ee749fe3b415382f29ea6fa1e" name="a4dcac32ee749fe3b415382f29ea6fa1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dcac32ee749fe3b415382f29ea6fa1e">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_HD_SEND_BREAK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_HD_SEND_BREAK_SHIFT&#160;&#160;&#160;(0x01u) /* 1 send BREAK signal in Half Duplez mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00246">246</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a5ca89dd5d79808153b76b6af29346b9f" name="a5ca89dd5d79808153b76b6af29346b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca89dd5d79808153b76b6af29346b9f">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_HD_SEND_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_HD_SEND_SHIFT&#160;&#160;&#160;(0x00u) /* 1 enable TX part in Half Duplex mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00245">245</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a66026ba470c57362ceb7d5846343d48b" name="a66026ba470c57362ceb7d5846343d48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66026ba470c57362ceb7d5846343d48b">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_MARK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af27518b0a870a53a650ddf62553287c3">UART_LR_Data_CTRL_MARK_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00256">256</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="af27518b0a870a53a650ddf62553287c3" name="af27518b0a870a53a650ddf62553287c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27518b0a870a53a650ddf62553287c3">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_MARK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_MARK_SHIFT&#160;&#160;&#160;(0x02u) /* 1 sets mark, 0 sets space */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00247">247</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="af80b75fd847a73d4eaf40797fae5437d" name="af80b75fd847a73d4eaf40797fae5437d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80b75fd847a73d4eaf40797fae5437d">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_PARITY_TYPE0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_PARITY_TYPE0_SHIFT&#160;&#160;&#160;(0x03u) /* Defines the type of parity implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00248">248</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a49544e5adcd648efbeec9809ebbcd1a9" name="a49544e5adcd648efbeec9809ebbcd1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49544e5adcd648efbeec9809ebbcd1a9">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_PARITY_TYPE1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_PARITY_TYPE1_SHIFT&#160;&#160;&#160;(0x04u) /* Defines the type of parity implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00249">249</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="aea610ace8da90f62031cfd1e0fced0bc" name="aea610ace8da90f62031cfd1e0fced0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea610ace8da90f62031cfd1e0fced0bc">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_PARITY_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_PARITY_TYPE_MASK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x03u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af80b75fd847a73d4eaf40797fae5437d">UART_LR_Data_CTRL_PARITY_TYPE0_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00257">257</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a997171067b7868830c5067d7f8791967" name="a997171067b7868830c5067d7f8791967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a997171067b7868830c5067d7f8791967">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_RXADDR_MODE0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_RXADDR_MODE0_SHIFT&#160;&#160;&#160;(0x05u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00250">250</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a6cfde898976716ac3231fb24562a0262" name="a6cfde898976716ac3231fb24562a0262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfde898976716ac3231fb24562a0262">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_RXADDR_MODE1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_RXADDR_MODE1_SHIFT&#160;&#160;&#160;(0x06u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00251">251</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="acda59a9f87d0b037e7f452dcaccad1ab" name="acda59a9f87d0b037e7f452dcaccad1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda59a9f87d0b037e7f452dcaccad1ab">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_RXADDR_MODE2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_RXADDR_MODE2_SHIFT&#160;&#160;&#160;(0x07u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00252">252</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a6faf78ccc17cbbe2077ec6dfdde840b3" name="a6faf78ccc17cbbe2077ec6dfdde840b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6faf78ccc17cbbe2077ec6dfdde840b3">&#9670;&nbsp;</a></span>UART_LR_Data_CTRL_RXADDR_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_CTRL_RXADDR_MODE_MASK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x07u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a997171067b7868830c5067d7f8791967">UART_LR_Data_CTRL_RXADDR_MODE0_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00258">258</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a87a32afd56639e7b6f2dd07e53000805" name="a87a32afd56639e7b6f2dd07e53000805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a32afd56639e7b6f2dd07e53000805">&#9670;&nbsp;</a></span>UART_LR_Data_DisableTxInt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_DisableTxInt</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#ace6480a5cfdb93a986b36d32fb06d900">CyIntDisable</a>(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00129">129</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="af16bf9428ada8d60284fa5d5c3cb57d4" name="af16bf9428ada8d60284fa5d5c3cb57d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16bf9428ada8d60284fa5d5c3cb57d4">&#9670;&nbsp;</a></span>UART_LR_Data_EnableTxInt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_EnableTxInt</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#af265287a2a192cf9d174c9c23a9bcb3a">CyIntEnable</a> (<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00128">128</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a73b90d9f34bf4d1ace437e1c0e6295c2" name="a73b90d9f34bf4d1ace437e1c0e6295c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b90d9f34bf4d1ace437e1c0e6295c2">&#9670;&nbsp;</a></span>UART_LR_Data_FIFO_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_FIFO_LENGTH&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00277">277</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a58164b68940b72196ca520cfe670d6a5" name="a58164b68940b72196ca520cfe670d6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58164b68940b72196ca520cfe670d6a5">&#9670;&nbsp;</a></span>UART_LR_Data_FLOW_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_FLOW_CONTROL&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00046">46</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a522fb23647d70e924b3ec6396a1bee6f" name="a522fb23647d70e924b3ec6396a1bee6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522fb23647d70e924b3ec6396a1bee6f">&#9670;&nbsp;</a></span>UART_LR_Data_GetTxInterruptSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_GetTxInterruptSource&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa4864d1f79207cc2ec5def59dd3e426f">UART_LR_Data_ReadTxStatus</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00151">151</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a6fa9740c2399c230c40905bea38bc31d" name="a6fa9740c2399c230c40905bea38bc31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa9740c2399c230c40905bea38bc31d">&#9670;&nbsp;</a></span>UART_LR_Data_HALF_BIT_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_HALF_BIT_COUNT&#160;&#160;&#160;                            (((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a> / 2u) + (<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e17528e2c4df432c3c8380c9002cf3a">UART_LR_Data_USE23POLLING</a> * 1u)) - 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00286">286</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a6bbe161e9de0ff8caa5b8b1725555b2c" name="a6bbe161e9de0ff8caa5b8b1725555b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bbe161e9de0ff8caa5b8b1725555b2c">&#9670;&nbsp;</a></span>UART_LR_Data_HD_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_HD_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00033">33</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="aa9a6e04f51ff8769b10e4a6124752592" name="aa9a6e04f51ff8769b10e4a6124752592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a6e04f51ff8769b10e4a6124752592">&#9670;&nbsp;</a></span>UART_LR_Data_HD_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_HD_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6bbe161e9de0ff8caa5b8b1725555b2c">UART_LR_Data_HD_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00519">519</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a2363b50d9a1a4b8edc6cd807604a4568" name="a2363b50d9a1a4b8edc6cd807604a4568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2363b50d9a1a4b8edc6cd807604a4568">&#9670;&nbsp;</a></span>UART_LR_Data_HD_RXBITCTR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_HD_RXBITCTR_INIT&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#af04c0b254030c46a66b95211e6de82ce">UART_LR_Data_RXBITCTR_INIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00303">303</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a758495e750b0af583046b31022e8adae" name="a758495e750b0af583046b31022e8adae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758495e750b0af583046b31022e8adae">&#9670;&nbsp;</a></span>UART_LR_Data_HD_TXBITCTR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_HD_TXBITCTR_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                            (((<a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5c588cb3e26cff5c055517d8537c59d5">UART_LR_Data_BREAK_BITS_TX</a> + \</div>
<div class="line">                            UART_LR_Data_NUMBER_OF_START_BIT) * <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a>) - 1u)</div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_a5c588cb3e26cff5c055517d8537c59d5"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5c588cb3e26cff5c055517d8537c59d5">UART_LR_Data_BREAK_BITS_TX</a></div><div class="ttdeci">#define UART_LR_Data_BREAK_BITS_TX</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00042">UART_LR_Data.h:42</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_adba051228733ad9a6649a4d1846f50fc"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a></div><div class="ttdeci">#define UART_LR_Data_OVER_SAMPLE_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00038">UART_LR_Data.h:38</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00289">289</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ad63c0ad9bd6ae85ffbbbc4a77b9bdaf1" name="ad63c0ad9bd6ae85ffbbbc4a77b9bdaf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63c0ad9bd6ae85ffbbbc4a77b9bdaf1">&#9670;&nbsp;</a></span>UART_LR_Data_INIT_RX_INTERRUPTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_INIT_RX_INTERRUPTS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                  (<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)((0 &lt;&lt; UART_LR_Data_RX_STS_FIFO_NOTEMPTY_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Data_RX_STS_MRKSPC_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Data_RX_STS_ADDR_MATCH_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Data_RX_STS_PAR_ERROR_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Data_RX_STS_STOP_ERROR_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Data_RX_STS_BREAK_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Data_RX_STS_OVERRUN_SHIFT))</div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_adde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00489">cytypes.h:489</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00361">361</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a28cec4529bd56665cfe32c3db432e3d2" name="a28cec4529bd56665cfe32c3db432e3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28cec4529bd56665cfe32c3db432e3d2">&#9670;&nbsp;</a></span>UART_LR_Data_INIT_TX_INTERRUPTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_INIT_TX_INTERRUPTS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                  (<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)((0 &lt;&lt; <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1f074a3a5628c2e0fb1b2a2f79cfbdf8">UART_LR_Data_TX_STS_COMPLETE_SHIFT</a>) \</div>
<div class="line">                                        | (1 &lt;&lt; <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a11dc7636c4404c3877c0ed07fcd79369">UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a946a14f885bfbc05dd58c0267615ecad">UART_LR_Data_TX_STS_FIFO_FULL_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a35da74f5980d0b3e7f8d624d03e2d61f">UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT</a>))</div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_a11dc7636c4404c3877c0ed07fcd79369"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a11dc7636c4404c3877c0ed07fcd79369">UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT</a></div><div class="ttdeci">#define UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00205">UART_LR_Data.h:205</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_a1f074a3a5628c2e0fb1b2a2f79cfbdf8"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1f074a3a5628c2e0fb1b2a2f79cfbdf8">UART_LR_Data_TX_STS_COMPLETE_SHIFT</a></div><div class="ttdeci">#define UART_LR_Data_TX_STS_COMPLETE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00204">UART_LR_Data.h:204</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_a35da74f5980d0b3e7f8d624d03e2d61f"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a35da74f5980d0b3e7f8d624d03e2d61f">UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT</a></div><div class="ttdeci">#define UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00206">UART_LR_Data.h:206</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_a946a14f885bfbc05dd58c0267615ecad"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a946a14f885bfbc05dd58c0267615ecad">UART_LR_Data_TX_STS_FIFO_FULL_SHIFT</a></div><div class="ttdeci">#define UART_LR_Data_TX_STS_FIFO_FULL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00208">UART_LR_Data.h:208</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00370">370</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a0c4007ca14c792d67139627591af344b" name="a0c4007ca14c792d67139627591af344b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4007ca14c792d67139627591af344b">&#9670;&nbsp;</a></span>UART_LR_Data_initvar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_initvar&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac1507599f2b6251b92836ba86849e818">UART_LR_Data_initVar</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00515">515</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a083fbeb0a0b9cdfb33b468babf6990a7" name="a083fbeb0a0b9cdfb33b468babf6990a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a083fbeb0a0b9cdfb33b468babf6990a7">&#9670;&nbsp;</a></span>UART_LR_Data_INT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_INT_ENABLE&#160;&#160;&#160;(0x10u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00261">261</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a8e7fa5087941b1f37d21327ec4694b3d" name="a8e7fa5087941b1f37d21327ec4694b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7fa5087941b1f37d21327ec4694b3d">&#9670;&nbsp;</a></span>UART_LR_Data_INTERNAL_CLOCK_USED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_INTERNAL_CLOCK_USED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00036">36</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="adb3f23f385c51b017b96d279b688cde8" name="adb3f23f385c51b017b96d279b688cde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3f23f385c51b017b96d279b688cde8">&#9670;&nbsp;</a></span>UART_LR_Data_InternalClockUsed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_InternalClockUsed&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a8e7fa5087941b1f37d21327ec4694b3d">UART_LR_Data_INTERNAL_CLOCK_USED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00522">522</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a5315143919a2223008fcd53410ffdd82" name="a5315143919a2223008fcd53410ffdd82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5315143919a2223008fcd53410ffdd82">&#9670;&nbsp;</a></span>UART_LR_Data_MAX_BYTE_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_MAX_BYTE_VALUE&#160;&#160;&#160;(0xFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00279">279</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="aa7e6ad785770dcfc1a71736592f9bf33" name="aa7e6ad785770dcfc1a71736592f9bf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e6ad785770dcfc1a71736592f9bf33">&#9670;&nbsp;</a></span>UART_LR_Data_NUMBER_OF_DATA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_NUMBER_OF_DATA_BITS&#160;&#160;&#160;((8u &gt; 8u) ? 8u : 8u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Initial Parameter Constants </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00352">352</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a413f854bedf5d621c0031eb91cba6f44" name="a413f854bedf5d621c0031eb91cba6f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413f854bedf5d621c0031eb91cba6f44">&#9670;&nbsp;</a></span>UART_LR_Data_NUMBER_OF_START_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_NUMBER_OF_START_BIT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00278">278</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="adc2f2677eca1bf0a0c10886dc4ef375f" name="adc2f2677eca1bf0a0c10886dc4ef375f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2f2677eca1bf0a0c10886dc4ef375f">&#9670;&nbsp;</a></span>UART_LR_Data_NUMBER_OF_STOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_NUMBER_OF_STOP_BITS&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00353">353</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a912d59bdc250fe95bab168c25c50247d" name="a912d59bdc250fe95bab168c25c50247d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a912d59bdc250fe95bab168c25c50247d">&#9670;&nbsp;</a></span>UART_LR_Data_OVER_SAMPLE_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_OVER_SAMPLE_16&#160;&#160;&#160;(16u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00273">273</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a3d274fb548958a32ac13182305cc2257" name="a3d274fb548958a32ac13182305cc2257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d274fb548958a32ac13182305cc2257">&#9670;&nbsp;</a></span>UART_LR_Data_OVER_SAMPLE_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_OVER_SAMPLE_8&#160;&#160;&#160;(8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00272">272</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="adba051228733ad9a6649a4d1846f50fc" name="adba051228733ad9a6649a4d1846f50fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba051228733ad9a6649a4d1846f50fc">&#9670;&nbsp;</a></span>UART_LR_Data_OVER_SAMPLE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_OVER_SAMPLE_COUNT&#160;&#160;&#160;(8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00038">38</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a281cddd3dc930d5b9f63bcd6f78522c6" name="a281cddd3dc930d5b9f63bcd6f78522c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a281cddd3dc930d5b9f63bcd6f78522c6">&#9670;&nbsp;</a></span>UART_LR_Data_OverSampleCount</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_OverSampleCount&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00524">524</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a36286e5e210f242b176137b8e4d812c6" name="a36286e5e210f242b176137b8e4d812c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36286e5e210f242b176137b8e4d812c6">&#9670;&nbsp;</a></span>UART_LR_Data_PARITY_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_PARITY_TYPE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00039">39</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a7ccd46eaf85d9996220d1ca841903764" name="a7ccd46eaf85d9996220d1ca841903764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ccd46eaf85d9996220d1ca841903764">&#9670;&nbsp;</a></span>UART_LR_Data_PARITY_TYPE_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_PARITY_TYPE_SW&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00040">40</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ad7dc3612e91bad0de14bf6b0228d1a88" name="ad7dc3612e91bad0de14bf6b0228d1a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7dc3612e91bad0de14bf6b0228d1a88">&#9670;&nbsp;</a></span>UART_LR_Data_ParityType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_ParityType&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a36286e5e210f242b176137b8e4d812c6">UART_LR_Data_PARITY_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00525">525</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a9724d9aa623de4b7ad489021a3a9fc3b" name="a9724d9aa623de4b7ad489021a3a9fc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9724d9aa623de4b7ad489021a3a9fc3b">&#9670;&nbsp;</a></span>UART_LR_Data_PutArrayConst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_PutArrayConst&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4dc88ca293794aa608504c4b57ce7672">UART_LR_Data_PutArray</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00150">150</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a9d77129b9948faaf7edbda9f5e4d1a7d" name="a9d77129b9948faaf7edbda9f5e4d1a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d77129b9948faaf7edbda9f5e4d1a7d">&#9670;&nbsp;</a></span>UART_LR_Data_PutStringConst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_PutStringConst&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1714b1d307beba08cdaebbddfefa0778">UART_LR_Data_PutString</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00149">149</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a58d398ba8bbdffb3b6ac2ea1edfc5072" name="a58d398ba8bbdffb3b6ac2ea1edfc5072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d398ba8bbdffb3b6ac2ea1edfc5072">&#9670;&nbsp;</a></span>UART_LR_Data_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_REINIT&#160;&#160;&#160;(0x02u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00269">269</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a1514b0b30a2eec3b6154ba508d5ac840" name="a1514b0b30a2eec3b6154ba508d5ac840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1514b0b30a2eec3b6154ba508d5ac840">&#9670;&nbsp;</a></span>UART_LR_Data_RX_BUFFER_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RX_BUFFER_SIZE&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00049">49</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="afaa17b750a0f69db56031fbf76b5fb56" name="afaa17b750a0f69db56031fbf76b5fb56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa17b750a0f69db56031fbf76b5fb56">&#9670;&nbsp;</a></span>UART_LR_Data_RX_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RX_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >File Name: UART_LR_Data.h Version 2.50</p>
<p >Description: Contains the function prototypes and constants available to the UART user module.</p>
<p >Note:</p>
<p >Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved. You may use this file only in accordance with the license, terms, conditions, disclaimers, and limitations in the end user license agreement accompanying the software package with which this file was provided. Conditional Compilation Parameters </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00031">31</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a1feb8134777db5db4fe6147f11b1f758" name="a1feb8134777db5db4fe6147f11b1f758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1feb8134777db5db4fe6147f11b1f758">&#9670;&nbsp;</a></span>UART_LR_Data_RX_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RX_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#afaa17b750a0f69db56031fbf76b5fb56">UART_LR_Data_RX_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00517">517</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a2b9fa95fcb45dd6c20396f18941dbd23" name="a2b9fa95fcb45dd6c20396f18941dbd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9fa95fcb45dd6c20396f18941dbd23">&#9670;&nbsp;</a></span>UART_LR_Data_RX_INTERRUPT_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RX_INTERRUPT_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00034">34</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a418f9f19e072eec3d8ecdba0b7d5bd64" name="a418f9f19e072eec3d8ecdba0b7d5bd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418f9f19e072eec3d8ecdba0b7d5bd64">&#9670;&nbsp;</a></span>UART_LR_Data_RX_IntInterruptEnabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RX_IntInterruptEnabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2b9fa95fcb45dd6c20396f18941dbd23">UART_LR_Data_RX_INTERRUPT_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00520">520</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="af04c0b254030c46a66b95211e6de82ce" name="af04c0b254030c46a66b95211e6de82ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04c0b254030c46a66b95211e6de82ce">&#9670;&nbsp;</a></span>UART_LR_Data_RXBITCTR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RXBITCTR_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                            ((((<a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adddcfae33a3d59f55ce6105165a80637">UART_LR_Data_BREAK_BITS_RX</a> + <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a413f854bedf5d621c0031eb91cba6f44">UART_LR_Data_NUMBER_OF_START_BIT</a>) \</div>
<div class="line">                            * <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a>) + <a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6fa9740c2399c230c40905bea38bc31d">UART_LR_Data_HALF_BIT_COUNT</a>) - 1u)</div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_a413f854bedf5d621c0031eb91cba6f44"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a413f854bedf5d621c0031eb91cba6f44">UART_LR_Data_NUMBER_OF_START_BIT</a></div><div class="ttdeci">#define UART_LR_Data_NUMBER_OF_START_BIT</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00278">UART_LR_Data.h:278</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_a6fa9740c2399c230c40905bea38bc31d"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a6fa9740c2399c230c40905bea38bc31d">UART_LR_Data_HALF_BIT_COUNT</a></div><div class="ttdeci">#define UART_LR_Data_HALF_BIT_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00286">UART_LR_Data.h:286</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_html_adddcfae33a3d59f55ce6105165a80637"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adddcfae33a3d59f55ce6105165a80637">UART_LR_Data_BREAK_BITS_RX</a></div><div class="ttdeci">#define UART_LR_Data_BREAK_BITS_RX</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00043">UART_LR_Data.h:43</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00293">293</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a88ad77a1ffe4b7f99b31c96491f185f0" name="a88ad77a1ffe4b7f99b31c96491f185f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ad77a1ffe4b7f99b31c96491f185f0">&#9670;&nbsp;</a></span>UART_LR_Data_RXBUFFERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RXBUFFERSIZE&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1514b0b30a2eec3b6154ba508d5ac840">UART_LR_Data_RX_BUFFER_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00504">504</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a2c0d39c36988c16c76ca413b9edf72eb" name="a2c0d39c36988c16c76ca413b9edf72eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0d39c36988c16c76ca413b9edf72eb">&#9670;&nbsp;</a></span>UART_LR_Data_RXHW_ADDRESS_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RXHW_ADDRESS_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00037">37</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a3b8ca279c8640c2537c84474d5bccb62" name="a3b8ca279c8640c2537c84474d5bccb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8ca279c8640c2537c84474d5bccb62">&#9670;&nbsp;</a></span>UART_LR_Data_RXHW_Address_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_RXHW_Address_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2c0d39c36988c16c76ca413b9edf72eb">UART_LR_Data_RXHW_ADDRESS_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00523">523</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="adb54e3262215f78b1670864cb7327b24" name="adb54e3262215f78b1670864cb7327b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb54e3262215f78b1670864cb7327b24">&#9670;&nbsp;</a></span>UART_LR_Data_SEND_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_SEND_BREAK&#160;&#160;&#160;(0x00u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00267">267</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a92443450fdde15f6da48877b41136393" name="a92443450fdde15f6da48877b41136393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92443450fdde15f6da48877b41136393">&#9670;&nbsp;</a></span>UART_LR_Data_SEND_WAIT_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_SEND_WAIT_REINIT&#160;&#160;&#160;(0x03u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00270">270</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a6cbe3bab1962be4ce72b30c28fb6ec9a" name="a6cbe3bab1962be4ce72b30c28fb6ec9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cbe3bab1962be4ce72b30c28fb6ec9a">&#9670;&nbsp;</a></span>UART_LR_Data_SET_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_SET_MARK&#160;&#160;&#160;(0x01u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00195">195</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a885781a901081adeacb60bca4329ab41" name="a885781a901081adeacb60bca4329ab41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885781a901081adeacb60bca4329ab41">&#9670;&nbsp;</a></span>UART_LR_Data_SET_SPACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_SET_SPACE&#160;&#160;&#160;(0x00u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >API Constants </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00194">194</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a098c0dc43c29a21387242046b0184e33" name="a098c0dc43c29a21387242046b0184e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098c0dc43c29a21387242046b0184e33">&#9670;&nbsp;</a></span>UART_LR_Data_SetPendingTxInt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_SetPendingTxInt</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html#a470b623dcf39d6873f0a110e92c5cfbe">CyIntSetPending</a>(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a2e7bf8a3600c960043941963ebcb59f1">UART_LR_Data_TX_VECT_NUM</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00130">130</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a7cdf726b71306dca670b6cf419ebaf52" name="a7cdf726b71306dca670b6cf419ebaf52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cdf726b71306dca670b6cf419ebaf52">&#9670;&nbsp;</a></span>UART_LR_Data_TX_BUFFER_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_BUFFER_SIZE&#160;&#160;&#160;(259u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00048">48</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="accef86c4628e5d97029f1599ed198041" name="accef86c4628e5d97029f1599ed198041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accef86c4628e5d97029f1599ed198041">&#9670;&nbsp;</a></span>UART_LR_Data_TX_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_ENABLED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00032">32</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a018478aed606fd2d5ca3a784795fd017" name="a018478aed606fd2d5ca3a784795fd017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018478aed606fd2d5ca3a784795fd017">&#9670;&nbsp;</a></span>UART_LR_Data_TX_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#accef86c4628e5d97029f1599ed198041">UART_LR_Data_TX_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00518">518</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a4986f18e1b6f4bb202cb9728cd85068f" name="a4986f18e1b6f4bb202cb9728cd85068f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4986f18e1b6f4bb202cb9728cd85068f">&#9670;&nbsp;</a></span>UART_LR_Data_TX_FIFO_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_FIFO_CLR&#160;&#160;&#160;(0x01u) /* FIFO0 CLR */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Register Constants </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00483">483</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="aca9908555cf9a92227cbdfec4759cc7c" name="aca9908555cf9a92227cbdfec4759cc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca9908555cf9a92227cbdfec4759cc7c">&#9670;&nbsp;</a></span>UART_LR_Data_TX_INTERRUPT_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_INTERRUPT_ENABLED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00035">35</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a0292fb905c0432ecf439e6efcb7a3e88" name="a0292fb905c0432ecf439e6efcb7a3e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0292fb905c0432ecf439e6efcb7a3e88">&#9670;&nbsp;</a></span>UART_LR_Data_TX_IntInterruptEnabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_IntInterruptEnabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aca9908555cf9a92227cbdfec4759cc7c">UART_LR_Data_TX_INTERRUPT_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00521">521</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a760e5d450266099e0aef25fbb232f33a" name="a760e5d450266099e0aef25fbb232f33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760e5d450266099e0aef25fbb232f33a">&#9670;&nbsp;</a></span>UART_LR_Data_TX_PRIOR_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_PRIOR_NUM&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a20105d01d723da9e68a623558c79db83">UART_LR_Data_TXInternalInterrupt__INTC_PRIOR_NUM</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00201">201</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="adedef96ae1aaec0c22cd164c7c3b704f" name="adedef96ae1aaec0c22cd164c7c3b704f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedef96ae1aaec0c22cd164c7c3b704f">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_COMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_COMPLETE&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a1f074a3a5628c2e0fb1b2a2f79cfbdf8">UART_LR_Data_TX_STS_COMPLETE_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00213">213</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a1f074a3a5628c2e0fb1b2a2f79cfbdf8" name="a1f074a3a5628c2e0fb1b2a2f79cfbdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f074a3a5628c2e0fb1b2a2f79cfbdf8">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_COMPLETE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_COMPLETE_SHIFT&#160;&#160;&#160;(0x00u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00204">204</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a8ebd5392ac1f6e9f3bc6bce7791d668e" name="a8ebd5392ac1f6e9f3bc6bce7791d668e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ebd5392ac1f6e9f3bc6bce7791d668e">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_FIFO_EMPTY&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a11dc7636c4404c3877c0ed07fcd79369">UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00214">214</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a11dc7636c4404c3877c0ed07fcd79369" name="a11dc7636c4404c3877c0ed07fcd79369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11dc7636c4404c3877c0ed07fcd79369">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_FIFO_EMPTY_SHIFT&#160;&#160;&#160;(0x01u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00205">205</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ab774eb56e8fe2565a828d929021055f2" name="ab774eb56e8fe2565a828d929021055f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab774eb56e8fe2565a828d929021055f2">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_FIFO_FULL&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a946a14f885bfbc05dd58c0267615ecad">UART_LR_Data_TX_STS_FIFO_FULL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00215">215</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a946a14f885bfbc05dd58c0267615ecad" name="a946a14f885bfbc05dd58c0267615ecad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946a14f885bfbc05dd58c0267615ecad">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_FIFO_FULL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_FIFO_FULL_SHIFT&#160;&#160;&#160;(0x02u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00208">208</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ad329af2f8ccba7fa17f3126d068212b8" name="ad329af2f8ccba7fa17f3126d068212b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad329af2f8ccba7fa17f3126d068212b8">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_FIFO_NOT_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_FIFO_NOT_FULL&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a35da74f5980d0b3e7f8d624d03e2d61f">UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00216">216</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a35da74f5980d0b3e7f8d624d03e2d61f" name="a35da74f5980d0b3e7f8d624d03e2d61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35da74f5980d0b3e7f8d624d03e2d61f">&#9670;&nbsp;</a></span>UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_STS_FIFO_NOT_FULL_SHIFT&#160;&#160;&#160;(0x03u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00206">206</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a2e7bf8a3600c960043941963ebcb59f1" name="a2e7bf8a3600c960043941963ebcb59f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7bf8a3600c960043941963ebcb59f1">&#9670;&nbsp;</a></span>UART_LR_Data_TX_VECT_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TX_VECT_NUM&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#afcfee0d80413786fc3dc8c2689554ffa">UART_LR_Data_TXInternalInterrupt__INTC_NUMBER</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00200">200</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a573277edd0c0765b7dbc53d2193212fc" name="a573277edd0c0765b7dbc53d2193212fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573277edd0c0765b7dbc53d2193212fc">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCLKGEN_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCLKGEN_CTR&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac62abc9371fc5eee9d4f70608e67e2fd">UART_LR_Data_TXBITCLKGEN_CTR_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00552">552</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a5cf1a43f324ce6deaf6d9df0986d1169" name="a5cf1a43f324ce6deaf6d9df0986d1169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf1a43f324ce6deaf6d9df0986d1169">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCLKGEN_CTR_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCLKGEN_CTR_PTR&#160;&#160;&#160;                                        (  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2a9bd6135f015bfe5ccdf88527ae2a77">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00404">404</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ac62abc9371fc5eee9d4f70608e67e2fd" name="ac62abc9371fc5eee9d4f70608e67e2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62abc9371fc5eee9d4f70608e67e2fd">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCLKGEN_CTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCLKGEN_CTR_REG&#160;&#160;&#160;                                        (* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2a9bd6135f015bfe5ccdf88527ae2a77">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00402">402</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a6695981b32279e9abaae47101e32db73" name="a6695981b32279e9abaae47101e32db73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6695981b32279e9abaae47101e32db73">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCLKTX_COMPLETE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCLKTX_COMPLETE&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#aa931da741dbc3608f9efe37555e7879c">UART_LR_Data_TXBITCLKTX_COMPLETE_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00553">553</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a0aaefbda341be46228141853c5177ec5" name="a0aaefbda341be46228141853c5177ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aaefbda341be46228141853c5177ec5">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCLKTX_COMPLETE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCLKTX_COMPLETE_PTR&#160;&#160;&#160;                                        (  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab4cd63f3afcfb2b05e20f70c7f47e9e1">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00408">408</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="aa931da741dbc3608f9efe37555e7879c" name="aa931da741dbc3608f9efe37555e7879c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa931da741dbc3608f9efe37555e7879c">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCLKTX_COMPLETE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCLKTX_COMPLETE_REG&#160;&#160;&#160;                                        (* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab4cd63f3afcfb2b05e20f70c7f47e9e1">UART_LR_Data_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00406">406</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a70cdd05c6e458435bcab7579e1dc65c3" name="a70cdd05c6e458435bcab7579e1dc65c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70cdd05c6e458435bcab7579e1dc65c3">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCTR_BREAKBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCTR_BREAKBITS&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5c588cb3e26cff5c055517d8537c59d5">UART_LR_Data_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#adba051228733ad9a6649a4d1846f50fc">UART_LR_Data_OVER_SAMPLE_COUNT</a>) - 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00284">284</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="abdcd2c2667acf8e05e8073e25c7f946d" name="abdcd2c2667acf8e05e8073e25c7f946d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcd2c2667acf8e05e8073e25c7f946d">&#9670;&nbsp;</a></span>UART_LR_Data_TXBITCTR_BREAKBITS8X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBITCTR_BREAKBITS8X&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a5c588cb3e26cff5c055517d8537c59d5">UART_LR_Data_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a3d274fb548958a32ac13182305cc2257">UART_LR_Data_OVER_SAMPLE_8</a>) - 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00282">282</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a26788ac6c698e16b2ad39881b41444a6" name="a26788ac6c698e16b2ad39881b41444a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26788ac6c698e16b2ad39881b41444a6">&#9670;&nbsp;</a></span>UART_LR_Data_TXBUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBUFFER&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ade99cb09d0ccf312c8411da7b9a4942d">UART_LR_Data_txBuffer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00528">528</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a65e3c49e31e883c297ca390001c71c60" name="a65e3c49e31e883c297ca390001c71c60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e3c49e31e883c297ca390001c71c60">&#9670;&nbsp;</a></span>UART_LR_Data_TXBUFFERREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBUFFERREAD&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0f972fde26c2fcb3e4ac09ccd4b7791a">UART_LR_Data_txBufferRead</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00529">529</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="aab378b22f969f700f1429af6e7b69ab6" name="aab378b22f969f700f1429af6e7b69ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab378b22f969f700f1429af6e7b69ab6">&#9670;&nbsp;</a></span>UART_LR_Data_TXBUFFERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBUFFERSIZE&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7cdf726b71306dca670b6cf419ebaf52">UART_LR_Data_TX_BUFFER_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00503">503</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ae26809f5cae7a509e688172cd8403b0c" name="ae26809f5cae7a509e688172cd8403b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26809f5cae7a509e688172cd8403b0c">&#9670;&nbsp;</a></span>UART_LR_Data_TXBUFFERWRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXBUFFERWRITE&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a4df7717b75108037f1a4cc6629d85d07">UART_LR_Data_txBufferWrite</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00530">530</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a699346e0cd80d522a8be1f2d621b68b7" name="a699346e0cd80d522a8be1f2d621b68b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699346e0cd80d522a8be1f2d621b68b7">&#9670;&nbsp;</a></span>UART_LR_Data_TXCLKGEN_DP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXCLKGEN_DP&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00044">44</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ada0d2b9cc72fc1e67e551f6de8753472" name="ada0d2b9cc72fc1e67e551f6de8753472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0d2b9cc72fc1e67e551f6de8753472">&#9670;&nbsp;</a></span>UART_LR_Data_TXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXDATA&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7e29a10e6c1edf7b1582ba6a3b7d3b9f">UART_LR_Data_TXDATA_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00546">546</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a37fbd150193bc0bb601ee9974a237ce8" name="a37fbd150193bc0bb601ee9974a237ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37fbd150193bc0bb601ee9974a237ce8">&#9670;&nbsp;</a></span>UART_LR_Data_TXDATA_AUX_CTL_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXDATA_AUX_CTL_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a66bb41b6f613fc8109367817c4e5d8c0">UART_LR_Data_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00392">392</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a02e15b860993dae5eaee617ca45787ef" name="a02e15b860993dae5eaee617ca45787ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e15b860993dae5eaee617ca45787ef">&#9670;&nbsp;</a></span>UART_LR_Data_TXDATA_AUX_CTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXDATA_AUX_CTL_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a66bb41b6f613fc8109367817c4e5d8c0">UART_LR_Data_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00391">391</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a4971e0f56db9cfd7eea8abada1a3fb9a" name="a4971e0f56db9cfd7eea8abada1a3fb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4971e0f56db9cfd7eea8abada1a3fb9a">&#9670;&nbsp;</a></span>UART_LR_Data_TXDATA_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXDATA_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aec82c6106f80cd079a0cd267a915471c">UART_LR_Data_BUART_sTX_TxShifter_u0__F0_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00390">390</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a7e29a10e6c1edf7b1582ba6a3b7d3b9f" name="a7e29a10e6c1edf7b1582ba6a3b7d3b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e29a10e6c1edf7b1582ba6a3b7d3b9f">&#9670;&nbsp;</a></span>UART_LR_Data_TXDATA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXDATA_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aec82c6106f80cd079a0cd267a915471c">UART_LR_Data_BUART_sTX_TxShifter_u0__F0_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Registers </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00389">389</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a3390af6276486797b57f8fb969c46f44" name="a3390af6276486797b57f8fb969c46f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3390af6276486797b57f8fb969c46f44">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ac865544eda1a1ef4a0b8c72d85ba9dae">UART_LR_Data_TXSTATUS_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00547">547</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a0cf5fc8393be90e4d39b385f515254dc" name="a0cf5fc8393be90e4d39b385f515254dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf5fc8393be90e4d39b385f515254dc">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_ACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_ACTL&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#ab3d62529a1fdda99f356cd7ec27ea979">UART_LR_Data_TXSTATUS_ACTL_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00549">549</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a85fb1bfc7bf8971f72f3e41bfe1f948f" name="a85fb1bfc7bf8971f72f3e41bfe1f948f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fb1bfc7bf8971f72f3e41bfe1f948f">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_ACTL_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_ACTL_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a536214597a0910aecd13e0737a8b9878">UART_LR_Data_BUART_sTX_TxSts__STATUS_AUX_CTL_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00398">398</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ab3d62529a1fdda99f356cd7ec27ea979" name="ab3d62529a1fdda99f356cd7ec27ea979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d62529a1fdda99f356cd7ec27ea979">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_ACTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_ACTL_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a536214597a0910aecd13e0737a8b9878">UART_LR_Data_BUART_sTX_TxSts__STATUS_AUX_CTL_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00397">397</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a890aa0e01cb866ea68a96659c6f97eda" name="a890aa0e01cb866ea68a96659c6f97eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890aa0e01cb866ea68a96659c6f97eda">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_MASK&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a0751b8de5865908d36eeb200a14c9d14">UART_LR_Data_TXSTATUS_MASK_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00548">548</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a1f5a2222bea4af8c1ecb7cebdb407698" name="a1f5a2222bea4af8c1ecb7cebdb407698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5a2222bea4af8c1ecb7cebdb407698">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_MASK_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_MASK_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab67bb2215a006d3ce5314e0940ea4463">UART_LR_Data_BUART_sTX_TxSts__MASK_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00396">396</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a0751b8de5865908d36eeb200a14c9d14" name="a0751b8de5865908d36eeb200a14c9d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0751b8de5865908d36eeb200a14c9d14">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_MASK_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#ab67bb2215a006d3ce5314e0940ea4463">UART_LR_Data_BUART_sTX_TxSts__MASK_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00395">395</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ae79ca4bf4937bd1a9df686e0a5485ad6" name="ae79ca4bf4937bd1a9df686e0a5485ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79ca4bf4937bd1a9df686e0a5485ad6">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0a3f59a0490e8e2b98ad4e02f76883d9">UART_LR_Data_BUART_sTX_TxSts__STATUS_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00394">394</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="ac865544eda1a1ef4a0b8c72d85ba9dae" name="ac865544eda1a1ef4a0b8c72d85ba9dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac865544eda1a1ef4a0b8c72d85ba9dae">&#9670;&nbsp;</a></span>UART_LR_Data_TXSTATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_TXSTATUS_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0a3f59a0490e8e2b98ad4e02f76883d9">UART_LR_Data_BUART_sTX_TxSts__STATUS_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00393">393</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a2e17528e2c4df432c3c8380c9002cf3a" name="a2e17528e2c4df432c3c8380c9002cf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e17528e2c4df432c3c8380c9002cf3a">&#9670;&nbsp;</a></span>UART_LR_Data_USE23POLLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_USE23POLLING&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00045">45</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a90f98ab8415d6fbd5888186b6c5bbec1" name="a90f98ab8415d6fbd5888186b6c5bbec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f98ab8415d6fbd5888186b6c5bbec1">&#9670;&nbsp;</a></span>UART_LR_Data_WAIT_1_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_WAIT_1_MS&#160;&#160;&#160;UART_LR_Data_BL_CHK_DELAY_MS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >The following code is DEPRECATED and should not be used in new projects. </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00501">501</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a3305b822cdf03a4a13970614a0d06945" name="a3305b822cdf03a4a13970614a0d06945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3305b822cdf03a4a13970614a0d06945">&#9670;&nbsp;</a></span>UART_LR_Data_WAIT_FOR_COMLETE_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_WAIT_FOR_COMLETE_REINIT&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a31c8ea56d36cf9fbb5863eb5deb61fb2">UART_LR_Data_WAIT_FOR_COMPLETE_REINIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00584">584</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<a id="a31c8ea56d36cf9fbb5863eb5deb61fb2" name="a31c8ea56d36cf9fbb5863eb5deb61fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c8ea56d36cf9fbb5863eb5deb61fb2">&#9670;&nbsp;</a></span>UART_LR_Data_WAIT_FOR_COMPLETE_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Data_WAIT_FOR_COMPLETE_REINIT&#160;&#160;&#160;(0x01u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html#l00268">268</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h_source.html">UART_LR_Data.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a9289dd87f5d8a7e1438347cd7743e795" name="a9289dd87f5d8a7e1438347cd7743e795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9289dd87f5d8a7e1438347cd7743e795">&#9670;&nbsp;</a></span>UART_LR_Data_BACKUP_STRUCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_u_a_r_t___l_r___data__backup_struct__.html">UART_LR_Data_backupStruct_</a> <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8h.html#a9289dd87f5d8a7e1438347cd7743e795">UART_LR_Data_BACKUP_STRUCT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Data Structure Definition </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac994967b57b49ae950b464778fd4983d" name="ac994967b57b49ae950b464778fd4983d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac994967b57b49ae950b464778fd4983d">&#9670;&nbsp;</a></span>CY_ISR_PROTO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CY_ISR_PROTO </td>
          <td>(</td>
          <td class="paramtype">UART_LR_Data_TXISR&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ab9dd4d7f792e134636c317a2fbb1af" name="a9ab9dd4d7f792e134636c317a2fbb1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab9dd4d7f792e134636c317a2fbb1af">&#9670;&nbsp;</a></span>UART_LR_Data_ClearTxBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_ClearTxBuffer </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_ClearTxBuffer</p>
<p >Summary: Clears all data from the TX buffer and hardware TX FIFO.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_txBufferWrite - cleared to zero. UART_LR_Data_txBufferRead - cleared to zero.</p>
<p >Reentrant: No.</p>
<p >Theory: Setting the pointers to zero makes the system believe there is no data to read and writing will resume at address 0 overwriting any data that may have remained in the RAM.</p>
<p >Side Effects: Data waiting in the transmit buffer is not sent; a byte that is currently transmitting finishes transmitting. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01354">1354</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="ad40c3d045b7cee0f92b62127eefbcfd6" name="ad40c3d045b7cee0f92b62127eefbcfd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad40c3d045b7cee0f92b62127eefbcfd6">&#9670;&nbsp;</a></span>UART_LR_Data_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_Enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_Enable</p>
<p >Summary: Activates the hardware and begins component operation. It is not necessary to call <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#ad40c3d045b7cee0f92b62127eefbcfd6">UART_LR_Data_Enable()</a> because the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a97869efcd7dcc3df80d5cf10ff23073e">UART_LR_Data_Start()</a> API calls this function, which is the preferred method to begin component operation.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_rxAddressDetected - set to initial state (0). </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00183">183</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="af74fef85e7300da5e705407d803dd393" name="af74fef85e7300da5e705407d803dd393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74fef85e7300da5e705407d803dd393">&#9670;&nbsp;</a></span>UART_LR_Data_GetTxBufferSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> UART_LR_Data_GetTxBufferSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_GetTxBufferSize</p>
<p >Summary: Returns the number of bytes in the TX buffer which are waiting to be transmitted.</p><ul>
<li>TX software buffer is disabled (TX Buffer Size parameter is equal to 4): returns 0 for empty TX FIFO, 1 for not full TX FIFO or 4 for full TX FIFO.</li>
<li>TX software buffer is enabled: returns the number of bytes in the TX software buffer which are waiting to be transmitted. Bytes available in the TX FIFO do not count.</li>
</ul>
<p >Parameters: None.</p>
<p >Return: Number of bytes used in the TX buffer. Return value type depends on the TX Buffer Size parameter.</p>
<p >Global Variables: UART_LR_Data_txBufferWrite - used to calculate left space. UART_LR_Data_txBufferRead - used to calculate left space.</p>
<p >Reentrant: No.</p>
<p >Theory: Allows the user to find out how full the TX Buffer is. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01273">1273</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a3db9f3dbd0b4faa1f1924ad68ef2b201" name="a3db9f3dbd0b4faa1f1924ad68ef2b201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db9f3dbd0b4faa1f1924ad68ef2b201">&#9670;&nbsp;</a></span>UART_LR_Data_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_Init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_Init</p>
<p >Summary: Initializes or restores the component according to the customizer Configure dialog settings. It is not necessary to call <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a3db9f3dbd0b4faa1f1924ad68ef2b201">UART_LR_Data_Init()</a> because the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a97869efcd7dcc3df80d5cf10ff23073e">UART_LR_Data_Start()</a> API calls this function and is the preferred method to begin component operation.</p>
<p >Parameters: None.</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00106">106</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a4dc88ca293794aa608504c4b57ce7672" name="a4dc88ca293794aa608504c4b57ce7672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc88ca293794aa608504c4b57ce7672">&#9670;&nbsp;</a></span>UART_LR_Data_PutArray()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_PutArray </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>string</em>[], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a>&#160;</td>
          <td class="paramname"><em>byteCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_PutArray</p>
<p >Summary: Places N bytes of data from a memory array into the TX buffer for transmission.</p>
<p >Parameters: string[]: Address of the memory array residing in RAM or ROM. byteCount: Number of bytes to be transmitted. The type depends on TX Buffer Size parameter.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_initVar - checked to identify that the component has been initialized.</p>
<p >Reentrant: No.</p>
<p >Theory: If there is not enough memory in the TX buffer for the entire string, this function blocks until the last character of the string is loaded into the TX buffer. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01191">1191</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="ae74552c2b349a3a62f74f83a6366c256" name="ae74552c2b349a3a62f74f83a6366c256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74552c2b349a3a62f74f83a6366c256">&#9670;&nbsp;</a></span>UART_LR_Data_PutChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_PutChar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>txDataByte</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_PutChar</p>
<p >Summary: Puts a byte of data into the transmit buffer to be sent when the bus is available. This is a blocking API that waits until the TX buffer has room to hold the data.</p>
<p >Parameters: txDataByte: Byte containing the data to transmit</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_txBuffer - RAM buffer pointer for save data for transmission UART_LR_Data_txBufferWrite - cyclic index for write to txBuffer, checked to identify free space in txBuffer and incremented after each byte saved to buffer. UART_LR_Data_txBufferRead - cyclic index for read from txBuffer, checked to identify free space in txBuffer. UART_LR_Data_initVar - checked to identify that the component has been initialized.</p>
<p >Reentrant: No.</p>
<p >Theory: Allows the user to transmit any byte of data in a single transfer </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01041">1041</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a39cebcbcf5887c7a5054cd7323f4a42b" name="a39cebcbcf5887c7a5054cd7323f4a42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39cebcbcf5887c7a5054cd7323f4a42b">&#9670;&nbsp;</a></span>UART_LR_Data_PutCRLF()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_PutCRLF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>txDataByte</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_PutCRLF</p>
<p >Summary: Writes a byte of data followed by a carriage return (0x0D) and line feed (0x0A) to the transmit buffer.</p>
<p >Parameters: txDataByte: Data byte to transmit before the carriage return and line feed.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_initVar - checked to identify that the component has been initialized.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01230">1230</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a1714b1d307beba08cdaebbddfefa0778" name="a1714b1d307beba08cdaebbddfefa0778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1714b1d307beba08cdaebbddfefa0778">&#9670;&nbsp;</a></span>UART_LR_Data_PutString()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_PutString </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="codegentemp_2cytypes_8h.html#ac9e1c0f508ae0f5f8a2b704a91e1ae86">char8</a>&#160;</td>
          <td class="paramname"><em>string</em>[]</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_PutString</p>
<p >Summary: Sends a NULL terminated string to the TX buffer for transmission.</p>
<p >Parameters: string[]: Pointer to the null terminated string array residing in RAM or ROM</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_initVar - checked to identify that the component has been initialized.</p>
<p >Reentrant: No.</p>
<p >Theory: If there is not enough memory in the TX buffer for the entire string, this function blocks until the last character of the string is loaded into the TX buffer. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01145">1145</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="ad5ab70300be6b7b486f46d8430278e12" name="ad5ab70300be6b7b486f46d8430278e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ab70300be6b7b486f46d8430278e12">&#9670;&nbsp;</a></span>UART_LR_Data_ReadControlRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Data_ReadControlRegister </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_ReadControlRegister</p>
<p >Summary: Returns the current value of the control register.</p>
<p >Parameters: None.</p>
<p >Return: Contents of the control register. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00295">295</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="aa4864d1f79207cc2ec5def59dd3e426f" name="aa4864d1f79207cc2ec5def59dd3e426f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4864d1f79207cc2ec5def59dd3e426f">&#9670;&nbsp;</a></span>UART_LR_Data_ReadTxStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Data_ReadTxStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_ReadTxStatus</p>
<p >Summary: Reads the status register for the TX portion of the UART.</p>
<p >Parameters: None.</p>
<p >Return: Contents of the status register</p>
<p >Theory: This function reads the TX status register, which is cleared on read. It is up to the user to handle all bits in this return value accordingly, even if the bit was not enabled as an interrupt source the event happened and must be handled accordingly. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01003">1003</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="aa6fdfa2783b7eaf10d06f4cebb4dc777" name="aa6fdfa2783b7eaf10d06f4cebb4dc777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6fdfa2783b7eaf10d06f4cebb4dc777">&#9670;&nbsp;</a></span>UART_LR_Data_RestoreConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_RestoreConfig </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_RestoreConfig</p>
<p >Summary: Restores the nonretention control register except FIFO. Does not restore the FIFO which is a set of nonretention registers.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_backup - used when non-retention registers are restored.</p>
<p >Reentrant: No.</p>
<p >Notes: If this function is called without calling <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#af0c9cd15850651a755601278afdbb8a5">UART_LR_Data_SaveConfig()</a> first, the data loaded may be incorrect. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html#l00087">87</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html">UART_LR_Data_PM.c</a>.</p>

</div>
</div>
<a id="af0c9cd15850651a755601278afdbb8a5" name="af0c9cd15850651a755601278afdbb8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c9cd15850651a755601278afdbb8a5">&#9670;&nbsp;</a></span>UART_LR_Data_SaveConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_SaveConfig </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_SaveConfig</p>
<p >Summary: This function saves the component nonretention control register. Does not save the FIFO which is a set of nonretention registers. This function is called by the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#ac7fe5a8939134ec25dd83e7210ea37b9">UART_LR_Data_Sleep()</a> function.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_backup - modified when non-retention registers are saved.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html#l00054">54</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html">UART_LR_Data_PM.c</a>.</p>

</div>
</div>
<a id="a7a29407179e2c4921c8b42ba4b7336e3" name="a7a29407179e2c4921c8b42ba4b7336e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a29407179e2c4921c8b42ba4b7336e3">&#9670;&nbsp;</a></span>UART_LR_Data_SendBreak()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_SendBreak </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>retMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_SendBreak</p>
<p >Summary: Transmits a break signal on the bus.</p>
<p >Parameters: uint8 retMode: Send Break return mode. See the following table for options. UART_LR_Data_SEND_BREAK - Initialize registers for break, send the Break signal and return immediately. UART_LR_Data_WAIT_FOR_COMPLETE_REINIT - Wait until break transmission is complete, reinitialize registers to normal transmission mode then return UART_LR_Data_REINIT - Reinitialize registers to normal transmission mode then return. UART_LR_Data_SEND_WAIT_REINIT - Performs both options: UART_LR_Data_SEND_BREAK and UART_LR_Data_WAIT_FOR_COMPLETE_REINIT. This option is recommended for most cases.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_initVar - checked to identify that the component has been initialized. txPeriod - static variable, used for keeping TX period configuration.</p>
<p >Reentrant: No.</p>
<p >Theory: SendBreak function initializes registers to send 13-bit break signal. It is important to return the registers configuration to normal for continue 8-bit operation. There are 3 variants for this API usage: 1) SendBreak(3) - function will send the Break signal and take care on the configuration returning. Function will block CPU until transmission complete. 2) User may want to use blocking time if UART configured to the low speed operation Example for this case: SendBreak(0); - initialize Break signal transmission Add your code here to use CPU time SendBreak(1); - complete Break operation 3) Same to 2) but user may want to initialize and use the interrupt to complete break operation. Example for this case: Initialize TX interrupt with "TX - On TX Complete" parameter SendBreak(0); - initialize Break signal transmission Add your code here to use CPU time When interrupt appear with UART_LR_Data_TX_STS_COMPLETE status: SendBreak(2); - complete Break operation</p>
<p >Side Effects: The <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a7a29407179e2c4921c8b42ba4b7336e3">UART_LR_Data_SendBreak()</a> function initializes registers to send a break signal. Break signal length depends on the break signal bits configuration. The register configuration should be reinitialized before normal 8-bit communication can continue. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01440">1440</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a44b95cba633b4ab9e3393fec284efafd" name="a44b95cba633b4ab9e3393fec284efafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b95cba633b4ab9e3393fec284efafd">&#9670;&nbsp;</a></span>UART_LR_Data_SetTxAddressMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_SetTxAddressMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>addressMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_SetTxAddressMode</p>
<p >Summary: Configures the transmitter to signal the next bytes is address or data.</p>
<p >Parameters: addressMode: UART_LR_Data_SET_SPACE - Configure the transmitter to send the next byte as a data. UART_LR_Data_SET_MARK - Configure the transmitter to send the next byte as an address.</p>
<p >Return: None.</p>
<p >Side Effects: This function sets and clears UART_LR_Data_CTRL_MARK bit in the Control register. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l01572">1572</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="afc84dd23cb99cd0d152fc663de72935b" name="afc84dd23cb99cd0d152fc663de72935b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc84dd23cb99cd0d152fc663de72935b">&#9670;&nbsp;</a></span>UART_LR_Data_SetTxInterruptMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_SetTxInterruptMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>intSrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_SetTxInterruptMode</p>
<p >Summary: Configures the TX interrupt sources to be enabled, but does not enable the interrupt.</p>
<p >Parameters: intSrc: Bit field containing the TX interrupt sources to enable UART_LR_Data_TX_STS_COMPLETE Interrupt on TX byte complete UART_LR_Data_TX_STS_FIFO_EMPTY Interrupt when TX FIFO is empty UART_LR_Data_TX_STS_FIFO_FULL Interrupt when TX FIFO is full UART_LR_Data_TX_STS_FIFO_NOT_FULL Interrupt when TX FIFO is not full</p>
<p >Return: None.</p>
<p >Theory: Enables the output of specific status bits to the interrupt controller </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00908">908</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="ac7fe5a8939134ec25dd83e7210ea37b9" name="ac7fe5a8939134ec25dd83e7210ea37b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7fe5a8939134ec25dd83e7210ea37b9">&#9670;&nbsp;</a></span>UART_LR_Data_Sleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_Sleep </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_Sleep</p>
<p >Summary: This is the preferred API to prepare the component for sleep. The <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#ac7fe5a8939134ec25dd83e7210ea37b9">UART_LR_Data_Sleep()</a> API saves the current component state. Then it calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#aa69bb30088b1bb0957c0c421acc50191">UART_LR_Data_Stop()</a> function and calls <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#af0c9cd15850651a755601278afdbb8a5">UART_LR_Data_SaveConfig()</a> to save the hardware configuration. Call the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#ac7fe5a8939134ec25dd83e7210ea37b9">UART_LR_Data_Sleep()</a> function before calling the <a class="el" href="codegentemp_2cy_pm_8c.html#a0bf64016fa29d7a55b26f81b35f48003">CyPmSleep()</a> or the <a class="el" href="codegentemp_2cy_pm_8c.html#a2fe8930b62cf3b095201cb63c8b0504c">CyPmHibernate()</a> function.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_backup - modified when non-retention registers are saved.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html#l00120">120</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html">UART_LR_Data_PM.c</a>.</p>

</div>
</div>
<a id="a97869efcd7dcc3df80d5cf10ff23073e" name="a97869efcd7dcc3df80d5cf10ff23073e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97869efcd7dcc3df80d5cf10ff23073e">&#9670;&nbsp;</a></span>UART_LR_Data_Start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_Start </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Prototypes</p>
<p >Function Name: UART_LR_Data_Start</p>
<p >Summary: This is the preferred method to begin component operation. <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a97869efcd7dcc3df80d5cf10ff23073e">UART_LR_Data_Start()</a> sets the initVar variable, calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a3db9f3dbd0b4faa1f1924ad68ef2b201">UART_LR_Data_Init()</a> function, and then calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#ad40c3d045b7cee0f92b62127eefbcfd6">UART_LR_Data_Enable()</a> function.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global variables: The UART_LR_Data_intiVar variable is used to indicate initial configuration of this component. The variable is initialized to zero (0u) and set to one (1u) the first time <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a97869efcd7dcc3df80d5cf10ff23073e">UART_LR_Data_Start()</a> is called. This allows for component initialization without re-initialization in all subsequent calls to the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c.html#a97869efcd7dcc3df80d5cf10ff23073e">UART_LR_Data_Start()</a> routine.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00076">76</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="aa69bb30088b1bb0957c0c421acc50191" name="aa69bb30088b1bb0957c0c421acc50191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa69bb30088b1bb0957c0c421acc50191">&#9670;&nbsp;</a></span>UART_LR_Data_Stop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_Stop </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_Stop</p>
<p >Summary: Disables the UART operation.</p>
<p >Parameters: None.</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00240">240</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a074f88fea633b6867a8b7d57349e167c" name="a074f88fea633b6867a8b7d57349e167c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074f88fea633b6867a8b7d57349e167c">&#9670;&nbsp;</a></span>UART_LR_Data_Wakeup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_Wakeup </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_Wakeup</p>
<p >Summary: This is the preferred API to restore the component to the state when <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#ac7fe5a8939134ec25dd83e7210ea37b9">UART_LR_Data_Sleep()</a> was called. The <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#a074f88fea633b6867a8b7d57349e167c">UART_LR_Data_Wakeup()</a> function calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#aa6fdfa2783b7eaf10d06f4cebb4dc777">UART_LR_Data_RestoreConfig()</a> function to restore the configuration. If the component was enabled before the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#ac7fe5a8939134ec25dd83e7210ea37b9">UART_LR_Data_Sleep()</a> function was called, the <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c.html#a074f88fea633b6867a8b7d57349e167c">UART_LR_Data_Wakeup()</a> function will also re-enable the component.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_backup - used when non-retention registers are restored.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html#l00172">172</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data___p_m_8c_source.html">UART_LR_Data_PM.c</a>.</p>

</div>
</div>
<a id="ac6a1a9b37e8cc2528f5cb3691de5cd05" name="ac6a1a9b37e8cc2528f5cb3691de5cd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a1a9b37e8cc2528f5cb3691de5cd05">&#9670;&nbsp;</a></span>UART_LR_Data_WriteControlRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_WriteControlRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>control</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_WriteControlRegister</p>
<p >Summary: Writes an 8-bit value into the control register</p>
<p >Parameters: control: control register value</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00319">319</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a378d97945b52e518d5ae66d74d315075" name="a378d97945b52e518d5ae66d74d315075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378d97945b52e518d5ae66d74d315075">&#9670;&nbsp;</a></span>UART_LR_Data_WriteTxData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Data_WriteTxData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>txDataByte</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Data_WriteTxData</p>
<p >Summary: Places a byte of data into the transmit buffer to be sent when the bus is available without checking the TX status register. You must check status separately.</p>
<p >Parameters: txDataByte: data byte</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Data_txBuffer - RAM buffer pointer for save data for transmission UART_LR_Data_txBufferWrite - cyclic index for write to txBuffer, incremented after each byte saved to buffer. UART_LR_Data_txBufferRead - cyclic index for read from txBuffer, checked to identify the condition to write to FIFO directly or to TX buffer UART_LR_Data_initVar - checked to identify that the component has been initialized.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00942">942</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ac1507599f2b6251b92836ba86849e818" name="ac1507599f2b6251b92836ba86849e818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1507599f2b6251b92836ba86849e818">&#9670;&nbsp;</a></span>UART_LR_Data_initVar</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Data_initVar</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >Global variables external identifier</p>
<p >File Name: UART_LR_Data.c Version 2.50</p>
<p >Description: This file provides all API functionality of the UART component</p>
<p >Note:</p>
<p >Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved. You may use this file only in accordance with the license, terms, conditions, disclaimers, and limitations in the end user license agreement accompanying the software package with which this file was provided. Global data allocation </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00027">27</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="ade99cb09d0ccf312c8411da7b9a4942d" name="ade99cb09d0ccf312c8411da7b9a4942d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade99cb09d0ccf312c8411da7b9a4942d">&#9670;&nbsp;</a></span>UART_LR_Data_txBuffer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Data_txBuffer[<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___data_8h.html#a7cdf726b71306dca670b6cf419ebaf52">UART_LR_Data_TX_BUFFER_SIZE</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00030">30</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a0f972fde26c2fcb3e4ac09ccd4b7791a" name="a0f972fde26c2fcb3e4ac09ccd4b7791a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f972fde26c2fcb3e4ac09ccd4b7791a">&#9670;&nbsp;</a></span>UART_LR_Data_txBufferRead</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> UART_LR_Data_txBufferRead</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00031">31</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
<a id="a4df7717b75108037f1a4cc6629d85d07" name="a4df7717b75108037f1a4cc6629d85d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df7717b75108037f1a4cc6629d85d07">&#9670;&nbsp;</a></span>UART_LR_Data_txBufferWrite</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> UART_LR_Data_txBufferWrite</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html#l00032">32</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___data_8c_source.html">UART_LR_Data.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
