{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592178153732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592178153732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 14 17:42:33 2020 " "Processing started: Sun Jun 14 17:42:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592178153732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1592178153732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1592178153732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1592178154811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1592178154811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_mem " "Found entity 1: tb_instruction_mem" {  } { { "tb/tb_instruction_mem.v" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/tb_instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Extend " "Found entity 1: Zero_Extend" {  } { { "Zero_Extend.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/Zero_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_TB " "Found entity 1: Adder_TB" {  } { { "Adder_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/Adder_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "EXE/ALU.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/substraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/substraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substraction " "Found entity 1: Substraction" {  } { { "EXE/Substraction.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Substraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/subs_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/subs_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subs_TB " "Found entity 1: Subs_TB" {  } { { "tb/Subs_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/Subs_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "EXE/Mux4.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/mux4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/mux4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_TB " "Found entity 1: Mux4_TB" {  } { { "tb/Mux4_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/Mux4_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/zero_flag.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/zero_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Flag " "Found entity 1: Zero_Flag" {  } { { "EXE/Zero_Flag.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Zero_Flag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/zero_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/zero_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_TB " "Found entity 1: Zero_TB" {  } { { "tb/Zero_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/Zero_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "tb/ALU_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ALU_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/mod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/mod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_TB " "Found entity 1: Mod_TB" {  } { { "tb/Mod_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/Mod_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod " "Found entity 1: Mod" {  } { { "EXE/Mod.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mod_exp.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mod_exp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Exp " "Found entity 1: Mod_Exp" {  } { { "EXE/Mod_Exp.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod_Exp.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Unit " "Found entity 1: Branch_Unit" {  } { { "EXE/Branch_Unit.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Branch_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/branchunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/branchunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit_TB " "Found entity 1: BranchUnit_TB" {  } { { "tb/BranchUnit_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/BranchUnit_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/instr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/instr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Decoder " "Found entity 1: Instr_Decoder" {  } { { "ID/Instr_Decoder.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Instr_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/IF/Instruction_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/register_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/register_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Bank " "Found entity 1: Register_Bank" {  } { { "ID/Register_Bank.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/Register_Bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/regbank_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/regbank_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank_TB " "Found entity 1: RegBank_TB" {  } { { "tb/RegBank_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/RegBank_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/id.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID/ID.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/id_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/id_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_TB " "Found entity 1: ID_TB" {  } { { "tb/ID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/instrdec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/instrdec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrDec_TB " "Found entity 1: InstrDec_TB" {  } { { "tb/InstrDec_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/InstrDec_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592178176621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1592178176621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Instruction_Mem Instruction_Mem.sv(2) " "Verilog HDL Parameter Declaration warning at Instruction_Mem.sv(2): Parameter Declaration in module \"Instruction_Mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/IF/Instruction_Mem.sv" 2 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1592178176626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ID_TB " "Elaborating entity \"ID_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1592178176854 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk ID_TB.sv(25) " "Verilog HDL warning at ID_TB.sv(25): assignments to clk create a combinational loop" {  } { { "tb/ID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv" 25 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1592178176856 "|ID_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:uut " "Elaborating entity \"ID\" for hierarchy \"ID:uut\"" {  } { { "tb/ID_TB.sv" "uut" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592178176870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Decoder ID:uut\|Instr_Decoder:decoder " "Elaborating entity \"Instr_Decoder\" for hierarchy \"ID:uut\|Instr_Decoder:decoder\"" {  } { { "ID/ID.sv" "decoder" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592178176890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Extend ID:uut\|Zero_Extend:zero_extend " "Elaborating entity \"Zero_Extend\" for hierarchy \"ID:uut\|Zero_Extend:zero_extend\"" {  } { { "ID/ID.sv" "zero_extend" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592178176902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 ID:uut\|Mux2:wr_mux " "Elaborating entity \"Mux2\" for hierarchy \"ID:uut\|Mux2:wr_mux\"" {  } { { "ID/ID.sv" "wr_mux" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592178176911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Bank ID:uut\|Register_Bank:reg_bank " "Elaborating entity \"Register_Bank\" for hierarchy \"ID:uut\|Register_Bank:reg_bank\"" {  } { { "ID/ID.sv" "reg_bank" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ID/ID.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1592178176921 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb/ID_TB.sv" "clk" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/ID_TB.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1592178176999 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1592178176999 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1592178177145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592178177235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 14 17:42:57 2020 " "Processing ended: Sun Jun 14 17:42:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592178177235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592178177235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592178177235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1592178177235 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1592178177967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592178180166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592178180187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 14 17:42:59 2020 " "Processing started: Sun Jun 14 17:42:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592178180187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1592178180187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/programs/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ASIP ASIP " "Command: quartus_sh -t d:/programs/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ASIP ASIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1592178180187 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ASIP ASIP " "Quartus(args): --rtl_sim ASIP ASIP" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1592178180187 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1592178180927 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1592178181427 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1592178181430 ""}
{ "Warning" "0" "" "Warning: File ASIP_run_msim_rtl_verilog.do already exists - backing up current file as ASIP_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ASIP_run_msim_rtl_verilog.do already exists - backing up current file as ASIP_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1592178181602 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/DELL/Desktop/Proyecto2-Arqui/simulation/modelsim/ASIP_run_msim_rtl_verilog.do" {  } { { "C:/Users/DELL/Desktop/Proyecto2-Arqui/simulation/modelsim/ASIP_run_msim_rtl_verilog.do" "0" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/simulation/modelsim/ASIP_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/DELL/Desktop/Proyecto2-Arqui/simulation/modelsim/ASIP_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1592178181817 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1592178181819 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1592178181824 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1592178181825 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/DELL/Desktop/Proyecto2-Arqui/ASIP_nativelink_simulation.rpt" {  } { { "C:/Users/DELL/Desktop/Proyecto2-Arqui/ASIP_nativelink_simulation.rpt" "0" { Text "C:/Users/DELL/Desktop/Proyecto2-Arqui/ASIP_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/DELL/Desktop/Proyecto2-Arqui/ASIP_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1592178181825 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/programs/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/programs/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1592178181826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592178181828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 14 17:43:01 2020 " "Processing ended: Sun Jun 14 17:43:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592178181828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592178181828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592178181828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1592178181828 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1592178368256 ""}
