vhdl xil_defaultlib  \
"../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/d57c/src/ClockGen.vhd" \
"../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/d57c/src/SyncAsync.vhd" \
"../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/d57c/src/SyncAsyncReset.vhd" \
"../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/d57c/src/DVI_Constants.vhd" \
"../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/d57c/src/OutputSERDES.vhd" \
"../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/d57c/src/TMDS_Encoder.vhd" \
"../../../../hdmi_test.srcs/sources_1/bd/BD/ipshared/d57c/src/rgb2dvi.vhd" \
"../../../bd/BD/ip/BD_rgb2dvi_0_0/sim/BD_rgb2dvi_0_0.vhd" \
"../../../bd/BD/ip/BD_rst_ps7_0_100M_0/sim/BD_rst_ps7_0_100M_0.vhd" \
"../../../bd/BD/ip/BD_axi_vdma_0_0/sim/BD_axi_vdma_0_0.vhd" \
"../../../bd/BD/ip/BD_v_tc_0_0/sim/BD_v_tc_0_0.vhd" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_1/sim/bd_5c0d_psr_aclk_0.vhd" \

nosort
