// Seed: 1592446924
module module_0;
  always @(posedge ~id_1 << id_1) begin : LABEL_0
    id_1 = 1;
    if (1) disable id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10#(
      .id_11(1),
      .id_10(id_1)
  ) = 1'b0;
  module_0 modCall_1 ();
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
