

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7'
================================================================
* Date:           Fri May 10 12:51:55 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_43 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_7  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1018|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     181|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     327|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     327|    1271|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U76  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U77  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U78  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_33ns_32ns_64_1_1_U79  |mul_33ns_32ns_64_1_1  |        0|   4|  0|  21|    0|
    |mux_4_2_31_1_1_U81        |mux_4_2_31_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_31_1_1_U82        |mux_4_2_31_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_31_1_1_U83        |mux_4_2_31_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_31_1_1_U84        |mux_4_2_31_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U80        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  16|  0| 181|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_342_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln60_fu_775_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln61_fu_550_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln63_1_fu_661_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln63_fu_655_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln64_fu_746_p2       |         +|   0|  0|  71|          64|          64|
    |empty_28_fu_381_p2       |         -|   0|  0|  10|           3|           3|
    |empty_30_fu_391_p2       |         -|   0|  0|  10|           3|           3|
    |empty_fu_365_p2          |         -|   0|  0|  12|           5|           4|
    |and_ln63_fu_650_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln64_fu_740_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln54_fu_336_p2      |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln60_1_fu_482_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln60_2_fu_432_p2    |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln60_fu_476_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln63_fu_615_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln64_fu_726_p2      |      icmp|   0|  0|  10|           3|           2|
    |or_ln60_fu_488_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln60_4_fu_514_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln63_1_fu_642_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln63_fu_629_p3    |    select|   0|  0|  32|           1|          33|
    |select_ln64_4_fu_732_p3  |    select|   0|  0|   2|           1|           2|
    |tmp_5_fu_462_p1          |    select|   0|  0|  31|           1|          31|
    |tmp_5_fu_462_p2          |    select|   0|  0|  31|           1|          31|
    |tmp_5_fu_462_p3          |    select|   0|  0|  31|           1|          31|
    |tmp_5_fu_462_p4          |    select|   0|  0|  31|           1|          31|
    |tmp_7_fu_588_p1          |    select|   0|  0|  31|           1|          31|
    |tmp_7_fu_588_p2          |    select|   0|  0|  31|           1|          31|
    |tmp_7_fu_588_p3          |    select|   0|  0|  31|           1|          31|
    |tmp_7_fu_588_p4          |    select|   0|  0|  31|           1|          31|
    |tmp_8_fu_699_p1          |    select|   0|  0|  31|           1|          31|
    |tmp_8_fu_699_p2          |    select|   0|  0|  31|           1|          31|
    |tmp_8_fu_699_p3          |    select|   0|  0|  31|           1|          31|
    |tmp_8_fu_699_p4          |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |tmp_6_fu_527_p5          |       xor|   0|  0|   2|           2|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1018|         499|         916|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add11813_fu_118          |   9|          2|   64|        128|
    |add13114_fu_122          |   9|          2|   64|        128|
    |add15115_fu_126          |   9|          2|   64|        128|
    |add18016_fu_130          |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_134                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  262|        524|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add11813_fu_118          |  64|   0|   64|          0|
    |add13114_fu_122          |  64|   0|   64|          0|
    |add15115_fu_126          |  64|   0|   64|          0|
    |add18016_fu_130          |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_134                 |   3|   0|    3|          0|
    |mul_ln60_reg_944         |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 327|   0|  327|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7|  return value|
|arr_load_6             |   in|   64|     ap_none|                                        arr_load_6|        scalar|
|arr_load_5             |   in|   64|     ap_none|                                        arr_load_5|        scalar|
|arr_load_4             |   in|   64|     ap_none|                                        arr_load_4|        scalar|
|arr_load_3             |   in|   64|     ap_none|                                        arr_load_3|        scalar|
|arg1_r_0_01_reload     |   in|   32|     ap_none|                                arg1_r_0_01_reload|        scalar|
|arg1_r_0_1_010_reload  |   in|   32|     ap_none|                             arg1_r_0_1_010_reload|        scalar|
|arg1_r_0_2_013_reload  |   in|   32|     ap_none|                             arg1_r_0_2_013_reload|        scalar|
|arg1_r_0_3_016_reload  |   in|   32|     ap_none|                             arg1_r_0_3_016_reload|        scalar|
|arg1_r_1_04_cast       |   in|   31|     ap_none|                                  arg1_r_1_04_cast|        scalar|
|arg1_r_2_07_cast       |   in|   31|     ap_none|                                  arg1_r_2_07_cast|        scalar|
|arg1_r_1_1_011_cast    |   in|   31|     ap_none|                               arg1_r_1_1_011_cast|        scalar|
|arg1_r_2_1_012_cast    |   in|   31|     ap_none|                               arg1_r_2_1_012_cast|        scalar|
|arg1_r_1_2_014_cast    |   in|   31|     ap_none|                               arg1_r_1_2_014_cast|        scalar|
|arg1_r_2_2_015_cast    |   in|   31|     ap_none|                               arg1_r_2_2_015_cast|        scalar|
|arg1_r_1_3_017_cast    |   in|   31|     ap_none|                               arg1_r_1_3_017_cast|        scalar|
|arg1_r_2_3_018_cast    |   in|   31|     ap_none|                               arg1_r_2_3_018_cast|        scalar|
|arg1_r_0_01_cast       |   in|   31|     ap_none|                                  arg1_r_0_01_cast|        scalar|
|arg1_r_0_1_010_cast    |   in|   31|     ap_none|                               arg1_r_0_1_010_cast|        scalar|
|arg1_r_0_2_013_cast    |   in|   31|     ap_none|                               arg1_r_0_2_013_cast|        scalar|
|arg1_r_0_3_016_cast    |   in|   31|     ap_none|                               arg1_r_0_3_016_cast|        scalar|
|mul157                 |   in|   64|     ap_none|                                            mul157|        scalar|
|add18016_out           |  out|   64|      ap_vld|                                      add18016_out|       pointer|
|add18016_out_ap_vld    |  out|    1|      ap_vld|                                      add18016_out|       pointer|
|add15115_out           |  out|   64|      ap_vld|                                      add15115_out|       pointer|
|add15115_out_ap_vld    |  out|    1|      ap_vld|                                      add15115_out|       pointer|
|add13114_out           |  out|   64|      ap_vld|                                      add13114_out|       pointer|
|add13114_out_ap_vld    |  out|    1|      ap_vld|                                      add13114_out|       pointer|
|add11813_out           |  out|   64|      ap_vld|                                      add11813_out|       pointer|
|add11813_out_ap_vld    |  out|    1|      ap_vld|                                      add11813_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add11813 = alloca i32 1"   --->   Operation 5 'alloca' 'add11813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add13114 = alloca i32 1"   --->   Operation 6 'alloca' 'add13114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add15115 = alloca i32 1"   --->   Operation 7 'alloca' 'add15115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add18016 = alloca i32 1"   --->   Operation 8 'alloca' 'add18016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul157_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul157"   --->   Operation 10 'read' 'mul157_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_0_3_016_cast"   --->   Operation 11 'read' 'arg1_r_0_3_016_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_0_2_013_cast"   --->   Operation 12 'read' 'arg1_r_0_2_013_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_0_1_010_cast"   --->   Operation 13 'read' 'arg1_r_0_1_010_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_0_01_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_0_01_cast"   --->   Operation 14 'read' 'arg1_r_0_01_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_2_3_018_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_3_018_cast"   --->   Operation 15 'read' 'arg1_r_2_3_018_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_1_3_017_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_3_017_cast"   --->   Operation 16 'read' 'arg1_r_1_3_017_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_2_2_015_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_2_015_cast"   --->   Operation 17 'read' 'arg1_r_2_2_015_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_2_014_cast"   --->   Operation 18 'read' 'arg1_r_1_2_014_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_2_1_012_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_1_012_cast"   --->   Operation 19 'read' 'arg1_r_2_1_012_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_1_011_cast"   --->   Operation 20 'read' 'arg1_r_1_1_011_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_2_07_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_2_07_cast"   --->   Operation 21 'read' 'arg1_r_2_07_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_1_04_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_1_04_cast"   --->   Operation 22 'read' 'arg1_r_1_04_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_0_3_016_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_3_016_reload"   --->   Operation 23 'read' 'arg1_r_0_3_016_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 24 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 25 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 26 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_load_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_3"   --->   Operation 27 'read' 'arr_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_load_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_4"   --->   Operation 28 'read' 'arr_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_load_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_5"   --->   Operation 29 'read' 'arr_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arr_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_6"   --->   Operation 30 'read' 'arr_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_load_6_read, i64 %add18016"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_load_5_read, i64 %add15115"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_load_4_read, i64 %add13114"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_load_3_read, i64 %add11813"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body97"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.54>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [d3.cpp:54]   --->   Operation 37 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.67ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i_3, i3 4" [d3.cpp:54]   --->   Operation 38 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.67ns)   --->   "%add_ln54 = add i3 %i_3, i3 1" [d3.cpp:54]   --->   Operation 39 'add' 'add_ln54' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.body97.split, void %VITIS_LOOP_68_9.exitStub" [d3.cpp:54]   --->   Operation 40 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%add13114_load = load i64 %add13114" [d3.cpp:61]   --->   Operation 41 'load' 'add13114_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%add15115_load = load i64 %add15115" [d3.cpp:63]   --->   Operation 42 'load' 'add15115_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%add18016_load = load i64 %add18016" [d3.cpp:64]   --->   Operation 43 'load' 'add18016_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i3 %i_3" [d3.cpp:54]   --->   Operation 44 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %i_3" [d3.cpp:54]   --->   Operation 45 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.79ns)   --->   "%empty = sub i4 8, i4 %zext_ln54" [d3.cpp:54]   --->   Operation 46 'sub' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_26 = trunc i4 %empty" [d3.cpp:54]   --->   Operation 47 'trunc' 'empty_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.28ns)   --->   "%empty_27 = xor i2 %trunc_ln54, i2 3" [d3.cpp:54]   --->   Operation 48 'xor' 'empty_27' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.67ns)   --->   "%empty_28 = sub i3 6, i3 %i_3" [d3.cpp:54]   --->   Operation 49 'sub' 'empty_28' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_29 = trunc i3 %empty_28" [d3.cpp:54]   --->   Operation 50 'trunc' 'empty_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%empty_30 = sub i3 5, i3 %i_3" [d3.cpp:54]   --->   Operation 51 'sub' 'empty_30' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i3 %empty_30" [d3.cpp:57]   --->   Operation 52 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.52ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_01_reload_read, i32 %arg1_r_0_1_010_reload_read, i32 %arg1_r_0_2_013_reload_read, i32 %arg1_r_0_3_016_reload_read, i2 %trunc_ln54" [d3.cpp:60]   --->   Operation 53 'mux' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %tmp_4" [d3.cpp:63]   --->   Operation 54 'zext' 'zext_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %tmp_4" [d3.cpp:60]   --->   Operation 55 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d3.cpp:60]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.54ns)   --->   "%icmp_ln60_2 = icmp_eq  i2 %trunc_ln, i2 1" [d3.cpp:60]   --->   Operation 57 'icmp' 'icmp_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.41ns)   --->   "%select_ln60 = select i1 %icmp_ln60_2, i31 %arg1_r_1_04_cast_read, i31 %arg1_r_2_07_cast_read" [d3.cpp:60]   --->   Operation 58 'select' 'select_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.41ns)   --->   "%select_ln60_1 = select i1 %icmp_ln60_2, i31 %arg1_r_1_1_011_cast_read, i31 %arg1_r_2_1_012_cast_read" [d3.cpp:60]   --->   Operation 59 'select' 'select_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.41ns)   --->   "%select_ln60_2 = select i1 %icmp_ln60_2, i31 %arg1_r_1_2_014_cast_read, i31 %arg1_r_2_2_015_cast_read" [d3.cpp:60]   --->   Operation 60 'select' 'select_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.41ns)   --->   "%select_ln60_3 = select i1 %icmp_ln60_2, i31 %arg1_r_1_3_017_cast_read, i31 %arg1_r_2_3_018_cast_read" [d3.cpp:60]   --->   Operation 61 'select' 'select_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.52ns)   --->   "%tmp_5 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %select_ln60, i31 %select_ln60_1, i31 %select_ln60_2, i31 %select_ln60_3, i2 %empty_26" [d3.cpp:60]   --->   Operation 62 'mux' 'tmp_5' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%icmp_ln60 = icmp_eq  i3 %i_3, i3 1" [d3.cpp:60]   --->   Operation 63 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.67ns)   --->   "%icmp_ln60_1 = icmp_eq  i3 %i_3, i3 3" [d3.cpp:60]   --->   Operation 64 'icmp' 'icmp_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_4)   --->   "%or_ln60 = or i1 %icmp_ln60, i1 %icmp_ln60_1" [d3.cpp:60]   --->   Operation 65 'or' 'or_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_4)   --->   "%trunc_ln60 = trunc i31 %tmp_5" [d3.cpp:60]   --->   Operation 66 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_4)   --->   "%st = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln60, i2 0" [d3.cpp:60]   --->   Operation 67 'bitconcatenate' 'st' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_4)   --->   "%sf = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_5, i1 0" [d3.cpp:60]   --->   Operation 68 'bitconcatenate' 'sf' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln60_4 = select i1 %or_ln60, i32 %st, i32 %sf" [d3.cpp:60]   --->   Operation 69 'select' 'select_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %select_ln60_4" [d3.cpp:60]   --->   Operation 70 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 71 '%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln63'
ST_2 : Operation 71 [1/1] (2.65ns)   --->   "%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln63" [d3.cpp:60]   --->   Operation 71 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.52ns)   --->   "%tmp_6 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %arg1_r_1_04_cast_read, i31 %arg1_r_1_1_011_cast_read, i31 %arg1_r_1_2_014_cast_read, i31 %arg1_r_1_3_017_cast_read, i2 %empty_27" [d3.cpp:61]   --->   Operation 72 'mux' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_6, i1 0" [d3.cpp:61]   --->   Operation 73 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %shl_ln3" [d3.cpp:61]   --->   Operation 74 'zext' 'zext_ln61' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 75 '%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln63'
ST_2 : Operation 75 [1/1] (2.65ns)   --->   "%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln63" [d3.cpp:61]   --->   Operation 75 'mul' 'mul_ln61' <Predicate = (!icmp_ln54)> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61, i64 %add13114_load" [d3.cpp:61]   --->   Operation 76 'add' 'add_ln61' <Predicate = (!icmp_ln54)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %empty_28, i32 2" [d3.cpp:62]   --->   Operation 77 'bitselect' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.41ns)   --->   "%select_ln62 = select i1 %tmp, i31 %arg1_r_1_04_cast_read, i31 %arg1_r_0_01_cast_read" [d3.cpp:62]   --->   Operation 78 'select' 'select_ln62' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.41ns)   --->   "%select_ln62_1 = select i1 %tmp, i31 %arg1_r_1_1_011_cast_read, i31 %arg1_r_0_1_010_cast_read" [d3.cpp:62]   --->   Operation 79 'select' 'select_ln62_1' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.41ns)   --->   "%select_ln62_2 = select i1 %tmp, i31 %arg1_r_1_2_014_cast_read, i31 %arg1_r_0_2_013_cast_read" [d3.cpp:62]   --->   Operation 80 'select' 'select_ln62_2' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.41ns)   --->   "%select_ln62_3 = select i1 %tmp, i31 %arg1_r_1_3_017_cast_read, i31 %arg1_r_0_3_016_cast_read" [d3.cpp:62]   --->   Operation 81 'select' 'select_ln62_3' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.52ns)   --->   "%tmp_7 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %select_ln62, i31 %select_ln62_1, i31 %select_ln62_2, i31 %select_ln62_3, i2 %empty_29" [d3.cpp:62]   --->   Operation 82 'mux' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 0" [d3.cpp:62]   --->   Operation 83 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln4" [d3.cpp:62]   --->   Operation 84 'zext' 'zext_ln62' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.67ns)   --->   "%icmp_ln63 = icmp_eq  i3 %i_3, i3 0" [d3.cpp:63]   --->   Operation 85 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_4, i1 0" [d3.cpp:63]   --->   Operation 86 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.43ns)   --->   "%select_ln63 = select i1 %icmp_ln60, i33 %shl_ln5, i33 %zext_ln60_1" [d3.cpp:63]   --->   Operation 87 'select' 'select_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i33 %select_ln63" [d3.cpp:63]   --->   Operation 88 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : [1/1] (0.42ns)   --->   Input mux for Operation 89 '%mul_ln63 = mul i64 %zext_ln63_1, i64 %zext_ln62'
ST_2 : Operation 89 [1/1] (2.98ns)   --->   "%mul_ln63 = mul i64 %zext_ln63_1, i64 %zext_ln62" [d3.cpp:63]   --->   Operation 89 'mul' 'mul_ln63' <Predicate = (!icmp_ln54)> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln63)   --->   "%select_ln63_1 = select i1 %icmp_ln63, i64 18446744073709551615, i64 0" [d3.cpp:63]   --->   Operation 90 'select' 'select_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln63 = and i64 %mul157_read, i64 %select_ln63_1" [d3.cpp:63]   --->   Operation 91 'and' 'and_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63 = add i64 %mul_ln63, i64 %and_ln63" [d3.cpp:63]   --->   Operation 92 'add' 'add_ln63' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_1 = add i64 %add15115_load, i64 %add_ln63" [d3.cpp:63]   --->   Operation 93 'add' 'add_ln63_1' <Predicate = (!icmp_ln54)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %empty_30, i32 2" [d3.cpp:64]   --->   Operation 94 'bitselect' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.41ns)   --->   "%select_ln64 = select i1 %tmp_1, i31 %arg1_r_1_04_cast_read, i31 %arg1_r_0_01_cast_read" [d3.cpp:64]   --->   Operation 95 'select' 'select_ln64' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.41ns)   --->   "%select_ln64_1 = select i1 %tmp_1, i31 %arg1_r_1_1_011_cast_read, i31 %arg1_r_0_1_010_cast_read" [d3.cpp:64]   --->   Operation 96 'select' 'select_ln64_1' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.41ns)   --->   "%select_ln64_2 = select i1 %tmp_1, i31 %arg1_r_1_2_014_cast_read, i31 %arg1_r_0_2_013_cast_read" [d3.cpp:64]   --->   Operation 97 'select' 'select_ln64_2' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.41ns)   --->   "%select_ln64_3 = select i1 %tmp_1, i31 %arg1_r_1_3_017_cast_read, i31 %arg1_r_0_3_016_cast_read" [d3.cpp:64]   --->   Operation 98 'select' 'select_ln64_3' <Predicate = (!icmp_ln54)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.52ns)   --->   "%tmp_8 = mux i31 @_ssdm_op_Mux.ap_auto.4i31.i2, i31 %select_ln64, i31 %select_ln64_1, i31 %select_ln64_2, i31 %select_ln64_3, i2 %trunc_ln57" [d3.cpp:64]   --->   Operation 99 'mux' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_8, i1 0" [d3.cpp:64]   --->   Operation 100 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln6" [d3.cpp:64]   --->   Operation 101 'zext' 'zext_ln64' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.67ns)   --->   "%icmp_ln64 = icmp_ult  i3 %i_3, i3 3" [d3.cpp:64]   --->   Operation 102 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.76ns)   --->   Input mux for Operation 103 '%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln63'
ST_2 : Operation 103 [1/1] (2.65ns)   --->   "%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln63" [d3.cpp:64]   --->   Operation 103 'mul' 'mul_ln64' <Predicate = (!icmp_ln54)> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln64)   --->   "%select_ln64_4 = select i1 %icmp_ln64, i64 18446744073709551615, i64 0" [d3.cpp:64]   --->   Operation 104 'select' 'select_ln64_4' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln64)   --->   "%and_ln64 = and i64 %mul_ln64, i64 %select_ln64_4" [d3.cpp:64]   --->   Operation 105 'and' 'and_ln64' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln64 = add i64 %and_ln64, i64 %add18016_load" [d3.cpp:64]   --->   Operation 106 'add' 'add_ln64' <Predicate = (!icmp_ln54)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln54 = store i3 %add_ln54, i3 %i" [d3.cpp:54]   --->   Operation 107 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln54 = store i64 %add_ln64, i64 %add18016" [d3.cpp:54]   --->   Operation 108 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln54 = store i64 %add_ln63_1, i64 %add15115" [d3.cpp:54]   --->   Operation 109 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln54 = store i64 %add_ln61, i64 %add13114" [d3.cpp:54]   --->   Operation 110 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%add11813_load_1 = load i64 %add11813"   --->   Operation 118 'load' 'add11813_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%add13114_load_1 = load i64 %add13114"   --->   Operation 119 'load' 'add13114_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%add15115_load_1 = load i64 %add15115"   --->   Operation 120 'load' 'add15115_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%add18016_load_1 = load i64 %add18016"   --->   Operation 121 'load' 'add18016_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add18016_out, i64 %add18016_load_1"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add15115_out, i64 %add15115_load_1"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add13114_out, i64 %add13114_load_1"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add11813_out, i64 %add11813_load_1"   --->   Operation 125 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.51>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%add11813_load = load i64 %add11813" [d3.cpp:60]   --->   Operation 111 'load' 'add11813_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [d3.cpp:56]   --->   Operation 112 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d3.cpp:54]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [d3.cpp:54]   --->   Operation 114 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.08ns)   --->   "%add_ln60 = add i64 %mul_ln60, i64 %add11813_load" [d3.cpp:60]   --->   Operation 115 'add' 'add_ln60' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln54 = store i64 %add_ln60, i64 %add11813" [d3.cpp:54]   --->   Operation 116 'store' 'store_ln54' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.body97" [d3.cpp:54]   --->   Operation 117 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_3_016_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_04_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_07_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_012_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_015_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_3_017_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_018_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_01_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_3_016_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul157]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18016_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add15115_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add13114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add11813_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add11813                   (alloca           ) [ 0111]
add13114                   (alloca           ) [ 0110]
add15115                   (alloca           ) [ 0110]
add18016                   (alloca           ) [ 0110]
i                          (alloca           ) [ 0110]
mul157_read                (read             ) [ 0110]
arg1_r_0_3_016_cast_read   (read             ) [ 0110]
arg1_r_0_2_013_cast_read   (read             ) [ 0110]
arg1_r_0_1_010_cast_read   (read             ) [ 0110]
arg1_r_0_01_cast_read      (read             ) [ 0110]
arg1_r_2_3_018_cast_read   (read             ) [ 0110]
arg1_r_1_3_017_cast_read   (read             ) [ 0110]
arg1_r_2_2_015_cast_read   (read             ) [ 0110]
arg1_r_1_2_014_cast_read   (read             ) [ 0110]
arg1_r_2_1_012_cast_read   (read             ) [ 0110]
arg1_r_1_1_011_cast_read   (read             ) [ 0110]
arg1_r_2_07_cast_read      (read             ) [ 0110]
arg1_r_1_04_cast_read      (read             ) [ 0110]
arg1_r_0_3_016_reload_read (read             ) [ 0110]
arg1_r_0_2_013_reload_read (read             ) [ 0110]
arg1_r_0_1_010_reload_read (read             ) [ 0110]
arg1_r_0_01_reload_read    (read             ) [ 0110]
arr_load_3_read            (read             ) [ 0000]
arr_load_4_read            (read             ) [ 0000]
arr_load_5_read            (read             ) [ 0000]
arr_load_6_read            (read             ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
i_3                        (load             ) [ 0000]
icmp_ln54                  (icmp             ) [ 0110]
add_ln54                   (add              ) [ 0000]
br_ln54                    (br               ) [ 0000]
add13114_load              (load             ) [ 0000]
add15115_load              (load             ) [ 0000]
add18016_load              (load             ) [ 0000]
trunc_ln54                 (trunc            ) [ 0000]
zext_ln54                  (zext             ) [ 0000]
empty                      (sub              ) [ 0000]
empty_26                   (trunc            ) [ 0000]
empty_27                   (xor              ) [ 0000]
empty_28                   (sub              ) [ 0000]
empty_29                   (trunc            ) [ 0000]
empty_30                   (sub              ) [ 0000]
trunc_ln57                 (trunc            ) [ 0000]
tmp_4                      (mux              ) [ 0000]
zext_ln63                  (zext             ) [ 0000]
zext_ln60_1                (zext             ) [ 0000]
trunc_ln                   (partselect       ) [ 0000]
icmp_ln60_2                (icmp             ) [ 0000]
select_ln60                (select           ) [ 0000]
select_ln60_1              (select           ) [ 0000]
select_ln60_2              (select           ) [ 0000]
select_ln60_3              (select           ) [ 0000]
tmp_5                      (mux              ) [ 0000]
icmp_ln60                  (icmp             ) [ 0000]
icmp_ln60_1                (icmp             ) [ 0000]
or_ln60                    (or               ) [ 0000]
trunc_ln60                 (trunc            ) [ 0000]
st                         (bitconcatenate   ) [ 0000]
sf                         (bitconcatenate   ) [ 0000]
select_ln60_4              (select           ) [ 0000]
zext_ln60                  (zext             ) [ 0000]
mul_ln60                   (mul              ) [ 0101]
tmp_6                      (mux              ) [ 0000]
shl_ln3                    (bitconcatenate   ) [ 0000]
zext_ln61                  (zext             ) [ 0000]
mul_ln61                   (mul              ) [ 0000]
add_ln61                   (add              ) [ 0000]
tmp                        (bitselect        ) [ 0000]
select_ln62                (select           ) [ 0000]
select_ln62_1              (select           ) [ 0000]
select_ln62_2              (select           ) [ 0000]
select_ln62_3              (select           ) [ 0000]
tmp_7                      (mux              ) [ 0000]
shl_ln4                    (bitconcatenate   ) [ 0000]
zext_ln62                  (zext             ) [ 0000]
icmp_ln63                  (icmp             ) [ 0000]
shl_ln5                    (bitconcatenate   ) [ 0000]
select_ln63                (select           ) [ 0000]
zext_ln63_1                (zext             ) [ 0000]
mul_ln63                   (mul              ) [ 0000]
select_ln63_1              (select           ) [ 0000]
and_ln63                   (and              ) [ 0000]
add_ln63                   (add              ) [ 0000]
add_ln63_1                 (add              ) [ 0000]
tmp_1                      (bitselect        ) [ 0000]
select_ln64                (select           ) [ 0000]
select_ln64_1              (select           ) [ 0000]
select_ln64_2              (select           ) [ 0000]
select_ln64_3              (select           ) [ 0000]
tmp_8                      (mux              ) [ 0000]
shl_ln6                    (bitconcatenate   ) [ 0000]
zext_ln64                  (zext             ) [ 0000]
icmp_ln64                  (icmp             ) [ 0000]
mul_ln64                   (mul              ) [ 0000]
select_ln64_4              (select           ) [ 0000]
and_ln64                   (and              ) [ 0000]
add_ln64                   (add              ) [ 0000]
store_ln54                 (store            ) [ 0000]
store_ln54                 (store            ) [ 0000]
store_ln54                 (store            ) [ 0000]
store_ln54                 (store            ) [ 0000]
add11813_load              (load             ) [ 0000]
specpipeline_ln56          (specpipeline     ) [ 0000]
speclooptripcount_ln54     (speclooptripcount) [ 0000]
specloopname_ln54          (specloopname     ) [ 0000]
add_ln60                   (add              ) [ 0000]
store_ln54                 (store            ) [ 0000]
br_ln54                    (br               ) [ 0000]
add11813_load_1            (load             ) [ 0000]
add13114_load_1            (load             ) [ 0000]
add15115_load_1            (load             ) [ 0000]
add18016_load_1            (load             ) [ 0000]
write_ln0                  (write            ) [ 0000]
write_ln0                  (write            ) [ 0000]
write_ln0                  (write            ) [ 0000]
write_ln0                  (write            ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_load_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_load_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_load_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_load_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_load_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_load_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_load_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_load_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_0_1_010_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_0_2_013_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_0_3_016_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_3_016_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_1_04_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_2_07_cast">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_cast"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_1_1_011_cast">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_cast"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_2_1_012_cast">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_012_cast"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_1_2_014_cast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_cast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_2_2_015_cast">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_015_cast"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_1_3_017_cast">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_017_cast"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg1_r_2_3_018_cast">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_018_cast"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg1_r_0_01_cast">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_cast"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arg1_r_0_1_010_cast">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_cast"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arg1_r_0_2_013_cast">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_cast"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="arg1_r_0_3_016_cast">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_3_016_cast"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mul157">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul157"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="add18016_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18016_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="add15115_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add15115_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="add13114_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add13114_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="add11813_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add11813_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i31.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="add11813_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add11813/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add13114_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add13114/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add15115_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add15115/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add18016_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add18016/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mul157_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul157_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_0_3_016_cast_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="31" slack="0"/>
<pin id="147" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_3_016_cast_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_0_2_013_cast_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="0" index="1" bw="31" slack="0"/>
<pin id="153" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_cast_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="arg1_r_0_1_010_cast_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="0" index="1" bw="31" slack="0"/>
<pin id="159" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_cast_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg1_r_0_01_cast_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="31" slack="0"/>
<pin id="165" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_cast_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="arg1_r_2_3_018_cast_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_3_018_cast_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg1_r_1_3_017_cast_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="0"/>
<pin id="176" dir="0" index="1" bw="31" slack="0"/>
<pin id="177" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_3_017_cast_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arg1_r_2_2_015_cast_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="0" index="1" bw="31" slack="0"/>
<pin id="183" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_015_cast_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="arg1_r_1_2_014_cast_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_cast_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="arg1_r_2_1_012_cast_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="0" index="1" bw="31" slack="0"/>
<pin id="195" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_012_cast_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="arg1_r_1_1_011_cast_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="31" slack="0"/>
<pin id="201" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_cast_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="arg1_r_2_07_cast_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="0" index="1" bw="31" slack="0"/>
<pin id="207" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_07_cast_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="arg1_r_1_04_cast_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="31" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_cast_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="arg1_r_0_3_016_reload_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_3_016_reload_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="arg1_r_0_2_013_reload_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_reload_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="arg1_r_0_1_010_reload_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_reload_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="arg1_r_0_01_reload_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="arr_load_3_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_load_3_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="arr_load_4_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_load_4_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="arr_load_5_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_load_5_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="arr_load_6_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_load_6_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln0_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="64" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="write_ln0_write_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="64" slack="0"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="write_ln0_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="0" index="2" bw="64" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="write_ln0_write_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="64" slack="0"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mul_ln60_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mul_ln61_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mul_ln64_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mul_ln63_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="33" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln0_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln0_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_3_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln54_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln54_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add13114_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add13114_load/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add15115_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add15115_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add18016_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add18016_load/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln54_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln54_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_26_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="empty_27_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_27/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="empty_28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_28/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="empty_29_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_30_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln57_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="0" index="2" bw="32" slack="1"/>
<pin id="405" dir="0" index="3" bw="32" slack="1"/>
<pin id="406" dir="0" index="4" bw="32" slack="1"/>
<pin id="407" dir="0" index="5" bw="2" slack="0"/>
<pin id="408" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln63_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln60_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="0" index="3" bw="3" slack="0"/>
<pin id="427" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln60_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60_2/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln60_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="31" slack="1"/>
<pin id="441" dir="0" index="2" bw="31" slack="1"/>
<pin id="442" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln60_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="31" slack="1"/>
<pin id="447" dir="0" index="2" bw="31" slack="1"/>
<pin id="448" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln60_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="31" slack="1"/>
<pin id="453" dir="0" index="2" bw="31" slack="1"/>
<pin id="454" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_2/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln60_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="31" slack="1"/>
<pin id="459" dir="0" index="2" bw="31" slack="1"/>
<pin id="460" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_3/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="0" index="1" bw="31" slack="0"/>
<pin id="465" dir="0" index="2" bw="31" slack="0"/>
<pin id="466" dir="0" index="3" bw="31" slack="0"/>
<pin id="467" dir="0" index="4" bw="31" slack="0"/>
<pin id="468" dir="0" index="5" bw="2" slack="0"/>
<pin id="469" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln60_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln60_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60_1/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln60_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln60_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="0"/>
<pin id="496" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="st_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="30" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sf_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln60_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_4/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln60_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_6_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="31" slack="0"/>
<pin id="529" dir="0" index="1" bw="31" slack="1"/>
<pin id="530" dir="0" index="2" bw="31" slack="1"/>
<pin id="531" dir="0" index="3" bw="31" slack="1"/>
<pin id="532" dir="0" index="4" bw="31" slack="1"/>
<pin id="533" dir="0" index="5" bw="2" slack="0"/>
<pin id="534" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="shl_ln3_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="31" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln61_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln61_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="0"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="0" index="2" bw="3" slack="0"/>
<pin id="560" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln62_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="31" slack="1"/>
<pin id="567" dir="0" index="2" bw="31" slack="1"/>
<pin id="568" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln62_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="31" slack="1"/>
<pin id="573" dir="0" index="2" bw="31" slack="1"/>
<pin id="574" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_1/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln62_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="31" slack="1"/>
<pin id="579" dir="0" index="2" bw="31" slack="1"/>
<pin id="580" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_2/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln62_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="31" slack="1"/>
<pin id="585" dir="0" index="2" bw="31" slack="1"/>
<pin id="586" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_3/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_7_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="31" slack="0"/>
<pin id="590" dir="0" index="1" bw="31" slack="0"/>
<pin id="591" dir="0" index="2" bw="31" slack="0"/>
<pin id="592" dir="0" index="3" bw="31" slack="0"/>
<pin id="593" dir="0" index="4" bw="31" slack="0"/>
<pin id="594" dir="0" index="5" bw="2" slack="0"/>
<pin id="595" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="31" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln62_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln63_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="shl_ln5_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="33" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln63_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="33" slack="0"/>
<pin id="632" dir="0" index="2" bw="33" slack="0"/>
<pin id="633" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln63_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="33" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln63_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="0" index="2" bw="64" slack="0"/>
<pin id="646" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="and_ln63_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln63_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln63_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="0"/>
<pin id="663" dir="0" index="1" bw="64" slack="0"/>
<pin id="664" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="3" slack="0"/>
<pin id="670" dir="0" index="2" bw="3" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln64_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="31" slack="1"/>
<pin id="678" dir="0" index="2" bw="31" slack="1"/>
<pin id="679" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln64_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="31" slack="1"/>
<pin id="684" dir="0" index="2" bw="31" slack="1"/>
<pin id="685" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_1/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln64_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="31" slack="1"/>
<pin id="690" dir="0" index="2" bw="31" slack="1"/>
<pin id="691" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_2/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="select_ln64_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="31" slack="1"/>
<pin id="696" dir="0" index="2" bw="31" slack="1"/>
<pin id="697" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_3/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_8_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="0"/>
<pin id="701" dir="0" index="1" bw="31" slack="0"/>
<pin id="702" dir="0" index="2" bw="31" slack="0"/>
<pin id="703" dir="0" index="3" bw="31" slack="0"/>
<pin id="704" dir="0" index="4" bw="31" slack="0"/>
<pin id="705" dir="0" index="5" bw="2" slack="0"/>
<pin id="706" dir="1" index="6" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="shl_ln6_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="31" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln64_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln64_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln64_4_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="64" slack="0"/>
<pin id="735" dir="0" index="2" bw="64" slack="0"/>
<pin id="736" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_4/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="and_ln64_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="0"/>
<pin id="742" dir="0" index="1" bw="64" slack="0"/>
<pin id="743" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln64_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="0"/>
<pin id="748" dir="0" index="1" bw="64" slack="0"/>
<pin id="749" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln54_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="0"/>
<pin id="754" dir="0" index="1" bw="3" slack="1"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln54_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="0"/>
<pin id="759" dir="0" index="1" bw="64" slack="1"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln54_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="1"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln54_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="0"/>
<pin id="769" dir="0" index="1" bw="64" slack="1"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add11813_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="2"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add11813_load/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln60_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="1"/>
<pin id="777" dir="0" index="1" bw="64" slack="0"/>
<pin id="778" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln54_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="0"/>
<pin id="782" dir="0" index="1" bw="64" slack="2"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add11813_load_1_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="1"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add11813_load_1/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add13114_load_1_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add13114_load_1/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add15115_load_1_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add15115_load_1/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add18016_load_1_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="1"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add18016_load_1/2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add11813_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add11813 "/>
</bind>
</comp>

<comp id="809" class="1005" name="add13114_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="64" slack="0"/>
<pin id="811" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add13114 "/>
</bind>
</comp>

<comp id="817" class="1005" name="add15115_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add15115 "/>
</bind>
</comp>

<comp id="825" class="1005" name="add18016_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add18016 "/>
</bind>
</comp>

<comp id="833" class="1005" name="i_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="0"/>
<pin id="835" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="840" class="1005" name="mul157_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="1"/>
<pin id="842" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul157_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="arg1_r_0_3_016_cast_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="31" slack="1"/>
<pin id="847" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_3_016_cast_read "/>
</bind>
</comp>

<comp id="851" class="1005" name="arg1_r_0_2_013_cast_read_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="31" slack="1"/>
<pin id="853" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_2_013_cast_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="arg1_r_0_1_010_cast_read_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="1"/>
<pin id="859" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_1_010_cast_read "/>
</bind>
</comp>

<comp id="863" class="1005" name="arg1_r_0_01_cast_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="31" slack="1"/>
<pin id="865" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_01_cast_read "/>
</bind>
</comp>

<comp id="869" class="1005" name="arg1_r_2_3_018_cast_read_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="31" slack="1"/>
<pin id="871" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_3_018_cast_read "/>
</bind>
</comp>

<comp id="874" class="1005" name="arg1_r_1_3_017_cast_read_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="31" slack="1"/>
<pin id="876" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_3_017_cast_read "/>
</bind>
</comp>

<comp id="882" class="1005" name="arg1_r_2_2_015_cast_read_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="31" slack="1"/>
<pin id="884" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_015_cast_read "/>
</bind>
</comp>

<comp id="887" class="1005" name="arg1_r_1_2_014_cast_read_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="31" slack="1"/>
<pin id="889" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_014_cast_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="arg1_r_2_1_012_cast_read_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="31" slack="1"/>
<pin id="897" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_012_cast_read "/>
</bind>
</comp>

<comp id="900" class="1005" name="arg1_r_1_1_011_cast_read_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="31" slack="1"/>
<pin id="902" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_011_cast_read "/>
</bind>
</comp>

<comp id="908" class="1005" name="arg1_r_2_07_cast_read_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="31" slack="1"/>
<pin id="910" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_07_cast_read "/>
</bind>
</comp>

<comp id="913" class="1005" name="arg1_r_1_04_cast_read_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="31" slack="1"/>
<pin id="915" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_04_cast_read "/>
</bind>
</comp>

<comp id="921" class="1005" name="arg1_r_0_3_016_reload_read_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_3_016_reload_read "/>
</bind>
</comp>

<comp id="926" class="1005" name="arg1_r_0_2_013_reload_read_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_2_013_reload_read "/>
</bind>
</comp>

<comp id="931" class="1005" name="arg1_r_0_1_010_reload_read_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_1_010_reload_read "/>
</bind>
</comp>

<comp id="936" class="1005" name="arg1_r_0_01_reload_read_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_0_01_reload_read "/>
</bind>
</comp>

<comp id="944" class="1005" name="mul_ln60_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="1"/>
<pin id="946" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="116" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="116" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="116" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="116" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="258" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="252" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="246" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="240" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="333" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="360"><net_src comp="333" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="333" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="357" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="68" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="333" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="333" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="72" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="357" pin="1"/><net_sink comp="401" pin=5"/></net>

<net id="414"><net_src comp="401" pin="6"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="421"><net_src comp="401" pin="6"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="365" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="76" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="78" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="436"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="432" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="432" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="432" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="470"><net_src comp="82" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="438" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="444" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="450" pin="3"/><net_sink comp="462" pin=3"/></net>

<net id="474"><net_src comp="456" pin="3"/><net_sink comp="462" pin=4"/></net>

<net id="475"><net_src comp="371" pin="1"/><net_sink comp="462" pin=5"/></net>

<net id="480"><net_src comp="333" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="333" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="476" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="462" pin="6"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="88" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="511"><net_src comp="90" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="462" pin="6"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="92" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="488" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="498" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="506" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="375" pin="2"/><net_sink comp="527" pin=5"/></net>

<net id="542"><net_src comp="90" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="527" pin="6"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="92" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="554"><net_src comp="296" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="348" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="94" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="381" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="556" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="581"><net_src comp="556" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="587"><net_src comp="556" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="596"><net_src comp="82" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="564" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="570" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="576" pin="3"/><net_sink comp="588" pin=3"/></net>

<net id="600"><net_src comp="582" pin="3"/><net_sink comp="588" pin=4"/></net>

<net id="601"><net_src comp="387" pin="1"/><net_sink comp="588" pin=5"/></net>

<net id="607"><net_src comp="90" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="588" pin="6"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="92" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="602" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="619"><net_src comp="333" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="58" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="96" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="401" pin="6"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="92" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="634"><net_src comp="476" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="621" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="418" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="640"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="647"><net_src comp="615" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="98" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="100" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="304" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="351" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="94" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="391" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="76" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="680"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="667" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="692"><net_src comp="667" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="698"><net_src comp="667" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="707"><net_src comp="82" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="675" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="681" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="687" pin="3"/><net_sink comp="699" pin=3"/></net>

<net id="711"><net_src comp="693" pin="3"/><net_sink comp="699" pin=4"/></net>

<net id="712"><net_src comp="397" pin="1"/><net_sink comp="699" pin=5"/></net>

<net id="718"><net_src comp="90" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="699" pin="6"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="92" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="730"><net_src comp="333" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="84" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="98" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="100" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="300" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="732" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="354" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="342" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="746" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="661" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="771"><net_src comp="550" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="792"><net_src comp="789" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="796"><net_src comp="793" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="800"><net_src comp="797" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="804"><net_src comp="118" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="812"><net_src comp="122" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="820"><net_src comp="126" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="828"><net_src comp="130" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="836"><net_src comp="134" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="843"><net_src comp="138" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="848"><net_src comp="144" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="854"><net_src comp="150" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="860"><net_src comp="156" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="866"><net_src comp="162" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="872"><net_src comp="168" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="877"><net_src comp="174" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="527" pin=4"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="885"><net_src comp="180" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="890"><net_src comp="186" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="527" pin=3"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="898"><net_src comp="192" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="903"><net_src comp="198" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="911"><net_src comp="204" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="916"><net_src comp="210" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="924"><net_src comp="216" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="929"><net_src comp="222" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="401" pin=3"/></net>

<net id="934"><net_src comp="228" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="939"><net_src comp="234" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="947"><net_src comp="292" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="775" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add18016_out | {2 }
	Port: add15115_out | {2 }
	Port: add13114_out | {2 }
	Port: add11813_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arr_load_6 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arr_load_5 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arr_load_4 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arr_load_3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_1_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_2_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_3_016_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_1_04_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_2_07_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_1_1_011_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_2_1_012_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_1_2_014_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_2_2_015_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_1_3_017_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_2_3_018_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_01_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_1_010_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_2_013_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : arg1_r_0_3_016_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 : mul157 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		trunc_ln54 : 1
		zext_ln54 : 1
		empty : 2
		empty_26 : 3
		empty_27 : 2
		empty_28 : 1
		empty_29 : 2
		empty_30 : 1
		trunc_ln57 : 2
		tmp_4 : 2
		zext_ln63 : 3
		zext_ln60_1 : 3
		trunc_ln : 3
		icmp_ln60_2 : 4
		select_ln60 : 5
		select_ln60_1 : 5
		select_ln60_2 : 5
		select_ln60_3 : 5
		tmp_5 : 6
		icmp_ln60 : 1
		icmp_ln60_1 : 1
		or_ln60 : 2
		trunc_ln60 : 7
		st : 8
		sf : 7
		select_ln60_4 : 9
		zext_ln60 : 10
		mul_ln60 : 11
		tmp_6 : 2
		shl_ln3 : 3
		zext_ln61 : 4
		mul_ln61 : 5
		add_ln61 : 6
		tmp : 2
		select_ln62 : 3
		select_ln62_1 : 3
		select_ln62_2 : 3
		select_ln62_3 : 3
		tmp_7 : 4
		shl_ln4 : 5
		zext_ln62 : 6
		icmp_ln63 : 1
		shl_ln5 : 3
		select_ln63 : 4
		zext_ln63_1 : 5
		mul_ln63 : 7
		select_ln63_1 : 2
		and_ln63 : 3
		add_ln63 : 8
		add_ln63_1 : 9
		tmp_1 : 2
		select_ln64 : 3
		select_ln64_1 : 3
		select_ln64_2 : 3
		select_ln64_3 : 3
		tmp_8 : 4
		shl_ln6 : 5
		zext_ln64 : 6
		icmp_ln64 : 1
		mul_ln64 : 7
		select_ln64_4 : 2
		and_ln64 : 8
		add_ln64 : 8
		store_ln54 : 2
		store_ln54 : 9
		store_ln54 : 10
		store_ln54 : 7
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		add_ln60 : 1
		store_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln60_fu_438           |    0    |    0    |    31   |
|          |          select_ln60_1_fu_444          |    0    |    0    |    31   |
|          |          select_ln60_2_fu_450          |    0    |    0    |    31   |
|          |          select_ln60_3_fu_456          |    0    |    0    |    31   |
|          |          select_ln60_4_fu_514          |    0    |    0    |    32   |
|          |           select_ln62_fu_564           |    0    |    0    |    31   |
|          |          select_ln62_1_fu_570          |    0    |    0    |    31   |
|  select  |          select_ln62_2_fu_576          |    0    |    0    |    31   |
|          |          select_ln62_3_fu_582          |    0    |    0    |    31   |
|          |           select_ln63_fu_629           |    0    |    0    |    32   |
|          |          select_ln63_1_fu_642          |    0    |    0    |    64   |
|          |           select_ln64_fu_675           |    0    |    0    |    31   |
|          |          select_ln64_1_fu_681          |    0    |    0    |    31   |
|          |          select_ln64_2_fu_687          |    0    |    0    |    31   |
|          |          select_ln64_3_fu_693          |    0    |    0    |    31   |
|          |          select_ln64_4_fu_732          |    0    |    0    |    64   |
|----------|----------------------------------------|---------|---------|---------|
|          |             add_ln54_fu_342            |    0    |    0    |    10   |
|          |             add_ln61_fu_550            |    0    |    0    |    71   |
|    add   |             add_ln63_fu_655            |    0    |    0    |    64   |
|          |            add_ln63_1_fu_661           |    0    |    0    |    64   |
|          |             add_ln64_fu_746            |    0    |    0    |    71   |
|          |             add_ln60_fu_775            |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|    and   |             and_ln63_fu_650            |    0    |    0    |    64   |
|          |             and_ln64_fu_740            |    0    |    0    |    64   |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_4_fu_401              |    0    |    0    |    20   |
|          |              tmp_5_fu_462              |    0    |    0    |    20   |
|    mux   |              tmp_6_fu_527              |    0    |    0    |    20   |
|          |              tmp_7_fu_588              |    0    |    0    |    20   |
|          |              tmp_8_fu_699              |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|          |             mul_ln60_fu_292            |    4    |    0    |    20   |
|    mul   |             mul_ln61_fu_296            |    4    |    0    |    20   |
|          |             mul_ln64_fu_300            |    4    |    0    |    20   |
|          |             mul_ln63_fu_304            |    4    |    0    |    21   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln54_fu_336            |    0    |    0    |    10   |
|          |           icmp_ln60_2_fu_432           |    0    |    0    |    9    |
|   icmp   |            icmp_ln60_fu_476            |    0    |    0    |    10   |
|          |           icmp_ln60_1_fu_482           |    0    |    0    |    10   |
|          |            icmp_ln63_fu_615            |    0    |    0    |    10   |
|          |            icmp_ln64_fu_726            |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|
|          |              empty_fu_365              |    0    |    0    |    12   |
|    sub   |             empty_28_fu_381            |    0    |    0    |    10   |
|          |             empty_30_fu_391            |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|
|    xor   |             empty_27_fu_375            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    or    |             or_ln60_fu_488             |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |         mul157_read_read_fu_138        |    0    |    0    |    0    |
|          |  arg1_r_0_3_016_cast_read_read_fu_144  |    0    |    0    |    0    |
|          |  arg1_r_0_2_013_cast_read_read_fu_150  |    0    |    0    |    0    |
|          |  arg1_r_0_1_010_cast_read_read_fu_156  |    0    |    0    |    0    |
|          |    arg1_r_0_01_cast_read_read_fu_162   |    0    |    0    |    0    |
|          |  arg1_r_2_3_018_cast_read_read_fu_168  |    0    |    0    |    0    |
|          |  arg1_r_1_3_017_cast_read_read_fu_174  |    0    |    0    |    0    |
|          |  arg1_r_2_2_015_cast_read_read_fu_180  |    0    |    0    |    0    |
|          |  arg1_r_1_2_014_cast_read_read_fu_186  |    0    |    0    |    0    |
|          |  arg1_r_2_1_012_cast_read_read_fu_192  |    0    |    0    |    0    |
|   read   |  arg1_r_1_1_011_cast_read_read_fu_198  |    0    |    0    |    0    |
|          |    arg1_r_2_07_cast_read_read_fu_204   |    0    |    0    |    0    |
|          |    arg1_r_1_04_cast_read_read_fu_210   |    0    |    0    |    0    |
|          | arg1_r_0_3_016_reload_read_read_fu_216 |    0    |    0    |    0    |
|          | arg1_r_0_2_013_reload_read_read_fu_222 |    0    |    0    |    0    |
|          | arg1_r_0_1_010_reload_read_read_fu_228 |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_234  |    0    |    0    |    0    |
|          |       arr_load_3_read_read_fu_240      |    0    |    0    |    0    |
|          |       arr_load_4_read_read_fu_246      |    0    |    0    |    0    |
|          |       arr_load_5_read_read_fu_252      |    0    |    0    |    0    |
|          |       arr_load_6_read_read_fu_258      |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |         write_ln0_write_fu_264         |    0    |    0    |    0    |
|   write  |         write_ln0_write_fu_271         |    0    |    0    |    0    |
|          |         write_ln0_write_fu_278         |    0    |    0    |    0    |
|          |         write_ln0_write_fu_285         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            trunc_ln54_fu_357           |    0    |    0    |    0    |
|          |             empty_26_fu_371            |    0    |    0    |    0    |
|   trunc  |             empty_29_fu_387            |    0    |    0    |    0    |
|          |            trunc_ln57_fu_397           |    0    |    0    |    0    |
|          |            trunc_ln60_fu_494           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln54_fu_361            |    0    |    0    |    0    |
|          |            zext_ln63_fu_411            |    0    |    0    |    0    |
|          |           zext_ln60_1_fu_418           |    0    |    0    |    0    |
|   zext   |            zext_ln60_fu_522            |    0    |    0    |    0    |
|          |            zext_ln61_fu_545            |    0    |    0    |    0    |
|          |            zext_ln62_fu_610            |    0    |    0    |    0    |
|          |           zext_ln63_1_fu_637           |    0    |    0    |    0    |
|          |            zext_ln64_fu_721            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|             trunc_ln_fu_422            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |                st_fu_498               |    0    |    0    |    0    |
|          |                sf_fu_506               |    0    |    0    |    0    |
|bitconcatenate|             shl_ln3_fu_537             |    0    |    0    |    0    |
|          |             shl_ln4_fu_602             |    0    |    0    |    0    |
|          |             shl_ln5_fu_621             |    0    |    0    |    0    |
|          |             shl_ln6_fu_713             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_556               |    0    |    0    |    0    |
|          |              tmp_1_fu_667              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    16   |    0    |   1319  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add11813_reg_801         |   64   |
|         add13114_reg_809         |   64   |
|         add15115_reg_817         |   64   |
|         add18016_reg_825         |   64   |
|   arg1_r_0_01_cast_read_reg_863  |   31   |
|  arg1_r_0_01_reload_read_reg_936 |   32   |
| arg1_r_0_1_010_cast_read_reg_857 |   31   |
|arg1_r_0_1_010_reload_read_reg_931|   32   |
| arg1_r_0_2_013_cast_read_reg_851 |   31   |
|arg1_r_0_2_013_reload_read_reg_926|   32   |
| arg1_r_0_3_016_cast_read_reg_845 |   31   |
|arg1_r_0_3_016_reload_read_reg_921|   32   |
|   arg1_r_1_04_cast_read_reg_913  |   31   |
| arg1_r_1_1_011_cast_read_reg_900 |   31   |
| arg1_r_1_2_014_cast_read_reg_887 |   31   |
| arg1_r_1_3_017_cast_read_reg_874 |   31   |
|   arg1_r_2_07_cast_read_reg_908  |   31   |
| arg1_r_2_1_012_cast_read_reg_895 |   31   |
| arg1_r_2_2_015_cast_read_reg_882 |   31   |
| arg1_r_2_3_018_cast_read_reg_869 |   31   |
|             i_reg_833            |    3   |
|        mul157_read_reg_840       |   64   |
|         mul_ln60_reg_944         |   64   |
+----------------------------------+--------+
|               Total              |   887  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   16   |    0   |  1319  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   887  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   887  |  1319  |
+-----------+--------+--------+--------+
