Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar 21 00:09:12 2021
| Host         : friday running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z015
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   458 |
|    Minimum number of control sets                        |   458 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1397 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   458 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    87 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    17 |
| >= 16              |   223 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1407 |          412 |
| No           | No                    | Yes                    |             132 |           45 |
| No           | Yes                   | No                     |             912 |          378 |
| Yes          | No                    | No                     |            3801 |          925 |
| Yes          | No                    | Yes                    |             717 |          216 |
| Yes          | Yes                   | No                     |            4266 |         1118 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                   |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                    | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              1 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset_in                                                                                                                                                               |                1 |              2 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_inst/u_axis_goertzel_ip_fifo_TLAST_OUT_classic_ram_singlebit/wr_en                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                        |                                                                                                                                                                                                                                                                                |                2 |              3 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                        |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out                                                                                                                                                                |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                         |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_ready_i_reg[0]                                                                                                            | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                   | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                             | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                              |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                    | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out                                                                                                                                                                |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                         | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                               |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                         | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                       |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_ready_i_reg[0]                                                                                                            | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                3 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_master_slots[1].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                4 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                            | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                     |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                         | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                            |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                         | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0                                                                                                                    |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                       | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                   | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                   | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                   | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                             |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                             | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                      | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                              |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                              |                4 |              4 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/sys_core_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                          |                4 |              4 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                4 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                 | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                 | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                   |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                   |                4 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                 |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                 |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_hp_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                      |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                 |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                          | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1_n_0                                                                                                                      |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                 |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                   |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                          | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                   |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                      | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                    | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_gp_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                      |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                 |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                                      |                2 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                        | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                   |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_hp_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | system_i/axi_hp_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                |                1 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                   |                1 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                        | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                   |                1 |              6 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/sys_core_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | system_i/sys_core_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3                                                                                                                                          |                3 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                             | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_payload_i_reg[66][0]                                                                                              | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_gp_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | system_i/axi_gp_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                |                1 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                    | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                             | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                   | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_payload_i_reg[66][0]                                                                                              | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                    | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                    | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                    | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                   | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                    | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                       |                2 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              7 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset                                                                                                                                                                  |                4 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                 | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                 | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                    | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                         | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                         | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                    | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                    | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                            | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                         |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                    | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                    | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                     | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                    | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                    | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                 | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                   |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                    | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                    | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/r.r_pipe/m_valid_i_reg_0                                                                                                                                                                                     | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                         |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                       | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                4 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                              | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                                    |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                    | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                    | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                     | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                             | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/r.r_pipe/m_valid_i_reg_0                                                                                                                                                                                     | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                         |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                4 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                   | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                      |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                       | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                             | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                   | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                      |                1 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                              | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                                    |                2 |              8 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                           | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                    |                2 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                           | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                    |                4 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              9 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                         | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |             10 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             10 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                         | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                     | system_i/axi_dma_mm2s/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                     | system_i/axi_dma_s2mm/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                3 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             10 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                         |                5 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                                                |                7 |             12 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             12 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             12 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             12 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                       |                4 |             13 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                     |                5 |             13 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                        |                4 |             13 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                   | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                3 |             13 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                5 |             13 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             13 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                   | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                4 |             13 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                6 |             13 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                     |                5 |             13 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             14 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             14 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                |                3 |             14 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/aw_transfer                                                                                                                                                      | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset                                                                                                                                                                  |                2 |             14 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |             14 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             14 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                           |                4 |             15 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             15 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             15 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                8 |             15 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             15 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                               |                7 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                4 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                               | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_all_idle                                                                                                                                                                               | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                           | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                           | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |             16 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                   |                4 |             16 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                               |                8 |             16 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                                                                |                5 |             16 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                7 |             17 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                     |                4 |             20 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                     |                4 |             20 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                6 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                             | system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                               |                6 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                            | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_payload_i_reg[66]                                                          |                5 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                             | system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                               |                6 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                  | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                6 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             23 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                5 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                    | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                5 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                6 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                |                5 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                                     | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                                   | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                5 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                     | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                7 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                |               13 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                        | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                              | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                7 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                                     | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                7 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                               | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1[0]                                                                                                                                 | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                7 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc[31]_i_1_n_0                                                                                                                                | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                6 |             26 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                |               13 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1[0]                                                                                                                                 | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                7 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                    | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                5 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                               | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                6 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc[31]_i_1_n_0                                                                                                                                | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                5 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                        | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                                     | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                8 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                               | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                4 |             26 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                       | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                9 |             27 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                              | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                6 |             27 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                              | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                6 |             27 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                       | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                8 |             27 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                6 |             27 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                            | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |             27 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                6 |             27 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                6 |             28 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                    | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                6 |             28 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                7 |             28 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                7 |             28 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                  | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                7 |             28 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                               | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                8 |             29 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                |                4 |             29 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                                  | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                7 |             29 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               13 |             29 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               16 |             29 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]                   | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                               |                5 |             29 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                8 |             29 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                             | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                5 |             30 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             30 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               13 |             30 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |               11 |             30 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                7 |             30 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                      | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                5 |             31 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |                6 |             31 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                             | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                         |                5 |             31 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                8 |             31 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                             | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                         |                8 |             31 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                5 |             31 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |               14 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                               | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |               12 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                               | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |                9 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |               15 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/w_d1                                                                                                                                                          | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               13 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/dest_hsdata_ff_reg[8][0]                                                                                                                                         | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               11 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/out_wr_en                                                                                                                                                     | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               14 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               12 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/out_valid_reg_1                                                                                                                                               | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |                8 |             32 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |               11 |             32 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |                6 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/cache_wr_en                                                                                                                                                   | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               14 |             32 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                       |               16 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/cache_wr_en                                                                                                                                              | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               12 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/out_wr_en                                                                                                                                                | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               12 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/w_d1                                                                                                                                                     | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               10 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/w_transfer                                                                                                                                                       | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/reset                                                                                                                                                                  |               12 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/E[0]                                                                                                                                                             | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |                8 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | system_i/axi_dma_s2mm/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |               12 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                |               11 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                9 |             32 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi_lite_inst/u_axis_goertzel_ip_axi_lite_module_inst/dest_hsdata_ff_reg[3][0]                                                                                                                                         | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               10 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | system_i/axi_dma_mm2s/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |               11 |             32 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               14 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               13 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                |                5 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                              | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                         |                7 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[50]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                6 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |               12 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                              | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                         |                7 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_ready_i_reg[0]                                                                                                            | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                     | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             33 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                6 |             34 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                    | system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                     |                9 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                       | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                     | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             34 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                       |                9 |             34 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             34 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                    | system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                     |                9 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             34 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             35 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             35 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             35 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             35 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                             | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             35 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                7 |             35 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                9 |             35 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             35 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                                                                |                7 |             36 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                6 |             36 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             36 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                8 |             36 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               14 |             36 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                8 |             36 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                7 |             37 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                             | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               11 |             37 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               16 |             38 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                7 |             38 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0]                                                                      | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               14 |             38 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |               12 |             39 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               18 |             39 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |             42 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[50]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |             42 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             44 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               12 |             44 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                |                6 |             44 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               11 |             45 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             45 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                                                            |               11 |             46 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                     | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             46 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                     | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             46 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                7 |             47 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                8 |             47 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             47 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                |               10 |             47 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                8 |             47 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             47 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/u_axis_goertzel_ip_fifo_data_classic_ram/wr_en                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             48 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/u_axis_goertzel_ip_fifo_data_OUT_classic_ram_generic/wr_en                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             48 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             52 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             52 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                                |               10 |             52 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                               |                                                                                                                                                                                                                                                                                |               10 |             52 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               12 |             52 |
|  system_i/axi_clkwiz/inst/clk_out1  | system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               13 |             52 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               12 |             56 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                | system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               14 |             57 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               25 |             64 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               21 |             64 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               32 |             66 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               15 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               20 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                       | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg[0]                                                                                                    |                                                                                                                                                                                                                                                                                |               21 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                                                                                                                                |               19 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg[0]                                                                                                    |                                                                                                                                                                                                                                                                                |               22 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               14 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               15 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_rs_w/inst/w.w_pipe/p_1_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               21 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                             | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_rs_w/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               19 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                                                                                                                                |               19 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               19 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_ready_i_reg[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                |               16 |             67 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               18 |             68 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               17 |             68 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               17 |             68 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               11 |             68 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_rs_w/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               18 |             69 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_rs_w/inst/w.w_pipe/p_1_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               17 |             69 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               14 |             70 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               12 |             70 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               17 |             73 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               13 |             73 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               13 |             74 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               16 |             74 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               24 |             78 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                                                         |               31 |             78 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               28 |             78 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                               | system_i/axi_dma_s2mm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0[0]                                                                                                                                                        |               13 |             82 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_s2mm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_empty2_new_reg_0                                                                                                                                               | system_i/axi_dma_s2mm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0[0]                                                                                                                                                        |               15 |             82 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               15 |             87 |
|  system_i/axi_clkwiz/inst/clk_out2  | system_i/axi_dma_mm2s/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                  | system_i/axi_dma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                        |               21 |             87 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          | system_i/axi_dma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sinit                                                                                                                                                                                                         |               28 |             99 |
|  system_i/core_clkwiz/inst/clk_out1 |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               54 |            219 |
|  system_i/core_clkwiz/inst/clk_out1 | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/E[0]                                                                                                                                                          | system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_reset_sync_inst/AR[0]                                                                                                                                                                                                        |               59 |            231 |
|  system_i/axi_clkwiz/inst/clk_out1  |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |              114 |            469 |
|  system_i/axi_clkwiz/inst/clk_out2  |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |              247 |            722 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


