set ::env(PDK) {sky130A}
set ::env(PDKPATH) {/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(SCLPATH) {/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/sky130_fd_sc_hd}
set ::env(DESIGN_DIR) {/openlane/designs/vahid6i}
set ::env(DESIGN_NAME) {vahid6i}
set ::env(VERILOG_FILES) {/openlane/designs/vahid6i/src/vahid6i.v}
set ::env(CLOCK_PORT) {clk_48}
set ::env(CLOCK_NET) {clk_48}
set ::env(FP_CORE_UTIL) {40}
set ::env(SYNTH_MAX_FANOUT) {6}
set ::env(CLOCK_PERIOD) {15}
set ::env(SYNTH_STRATEGY) {DELAY 0}
