0.7
2020.2
May  7 2023
15:24:31
C:/code/ComputerArchitecture/Lab/Lab5/src/Exp5.gen/sources_1/ip/divider/divider_sim_netlist.v,1701333115,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/Exp5.gen/sources_1/ip/multiplier/multiplier_sim_netlist.v,,divider;divider_addsubreg_v;divider_addsubreg_v_10;divider_addsubreg_v_13;divider_addsubreg_v_16;divider_addsubreg_v_18;divider_addsubreg_v_2;divider_addsubreg_v_21;divider_addsubreg_v_24;divider_addsubreg_v_27;divider_addsubreg_v_30;divider_addsubreg_v_33;divider_addsubreg_v_35;divider_addsubreg_v_39;divider_addsubreg_v_4;divider_addsubreg_v_41;divider_addsubreg_v_43;divider_addsubreg_v_45;divider_addsubreg_v_49;divider_addsubreg_v_7;divider_addsubreg_v__parameterized0;divider_addsubreg_v__parameterized0_11;divider_addsubreg_v__parameterized0_14;divider_addsubreg_v__parameterized0_19;divider_addsubreg_v__parameterized0_22;divider_addsubreg_v__parameterized0_25;divider_addsubreg_v__parameterized0_28;divider_addsubreg_v__parameterized0_31;divider_addsubreg_v__parameterized0_36;divider_addsubreg_v__parameterized0_47;divider_addsubreg_v__parameterized0_5;divider_addsubreg_v__parameterized0_50;divider_addsubreg_v__parameterized0_8;divider_addsubreg_v__parameterized1;divider_bip_sdivider_synth;divider_c_addsub_lut6;divider_c_addsub_lut6_106;divider_c_addsub_lut6_116;divider_c_addsub_lut6_126;divider_c_addsub_lut6_136;divider_c_addsub_lut6_146;divider_c_addsub_lut6_151;divider_c_addsub_lut6_161;divider_c_addsub_lut6_171;divider_c_addsub_lut6_181;divider_c_addsub_lut6_191;divider_c_addsub_lut6_201;divider_c_addsub_lut6_206;divider_c_addsub_lut6_66;divider_c_addsub_lut6_71;divider_c_addsub_lut6_76;divider_c_addsub_lut6_81;divider_c_addsub_lut6_91;divider_c_addsub_lut6_96;divider_c_addsub_lut6__parameterized1;divider_c_addsub_lut6__parameterized1_101;divider_c_addsub_lut6__parameterized1_111;divider_c_addsub_lut6__parameterized1_121;divider_c_addsub_lut6__parameterized1_131;divider_c_addsub_lut6__parameterized1_141;divider_c_addsub_lut6__parameterized1_156;divider_c_addsub_lut6__parameterized1_166;divider_c_addsub_lut6__parameterized1_176;divider_c_addsub_lut6__parameterized1_186;divider_c_addsub_lut6__parameterized1_196;divider_c_addsub_lut6__parameterized1_61;divider_c_addsub_lut6__parameterized1_86;divider_c_addsub_lut6__parameterized3;divider_c_addsub_viv;divider_c_addsub_viv_105;divider_c_addsub_viv_115;divider_c_addsub_viv_125;divider_c_addsub_viv_135;divider_c_addsub_viv_145;divider_c_addsub_viv_150;divider_c_addsub_viv_160;divider_c_addsub_viv_170;divider_c_addsub_viv_180;divider_c_addsub_viv_190;divider_c_addsub_viv_200;divider_c_addsub_viv_205;divider_c_addsub_viv_65;divider_c_addsub_viv_70;divider_c_addsub_viv_75;divider_c_addsub_viv_80;divider_c_addsub_viv_90;divider_c_addsub_viv_95;divider_c_addsub_viv__parameterized0;divider_c_addsub_viv__parameterized0_100;divider_c_addsub_viv__parameterized0_110;divider_c_addsub_viv__parameterized0_120;divider_c_addsub_viv__parameterized0_130;divider_c_addsub_viv__parameterized0_140;divider_c_addsub_viv__parameterized0_155;divider_c_addsub_viv__parameterized0_165;divider_c_addsub_viv__parameterized0_175;divider_c_addsub_viv__parameterized0_185;divider_c_addsub_viv__parameterized0_195;divider_c_addsub_viv__parameterized0_60;divider_c_addsub_viv__parameterized0_85;divider_c_addsub_viv__parameterized1;divider_c_twos_comp_viv;divider_c_twos_comp_viv__parameterized0;divider_c_twos_comp_viv__parameterized1;divider_c_twos_comp_viv__parameterized1_1;divider_cmp2s_v;divider_cmp2s_v__parameterized0;divider_cmp2s_v__parameterized1;divider_cmp2s_v__parameterized1_0;divider_div_gen_synth;divider_div_gen_v5_1_19;divider_div_gen_v5_1_19_viv;divider_dividervdc_v;divider_xbip_pipe_v3_0_6_viv;divider_xbip_pipe_v3_0_6_viv__parameterized1;divider_xbip_pipe_v3_0_6_viv__parameterized101;divider_xbip_pipe_v3_0_6_viv__parameterized107;divider_xbip_pipe_v3_0_6_viv__parameterized109;divider_xbip_pipe_v3_0_6_viv__parameterized11;divider_xbip_pipe_v3_0_6_viv__parameterized115;divider_xbip_pipe_v3_0_6_viv__parameterized117;divider_xbip_pipe_v3_0_6_viv__parameterized123;divider_xbip_pipe_v3_0_6_viv__parameterized125;divider_xbip_pipe_v3_0_6_viv__parameterized13;divider_xbip_pipe_v3_0_6_viv__parameterized131;divider_xbip_pipe_v3_0_6_viv__parameterized136;divider_xbip_pipe_v3_0_6_viv__parameterized15;divider_xbip_pipe_v3_0_6_viv__parameterized17;divider_xbip_pipe_v3_0_6_viv__parameterized19;divider_xbip_pipe_v3_0_6_viv__parameterized21;divider_xbip_pipe_v3_0_6_viv__parameterized23;divider_xbip_pipe_v3_0_6_viv__parameterized25;divider_xbip_pipe_v3_0_6_viv__parameterized27;divider_xbip_pipe_v3_0_6_viv__parameterized29;divider_xbip_pipe_v3_0_6_viv__parameterized3;divider_xbip_pipe_v3_0_6_viv__parameterized31;divider_xbip_pipe_v3_0_6_viv__parameterized33;divider_xbip_pipe_v3_0_6_viv__parameterized35;divider_xbip_pipe_v3_0_6_viv__parameterized3_52;divider_xbip_pipe_v3_0_6_viv__parameterized43;divider_xbip_pipe_v3_0_6_viv__parameterized45;divider_xbip_pipe_v3_0_6_viv__parameterized5;divider_xbip_pipe_v3_0_6_viv__parameterized51;divider_xbip_pipe_v3_0_6_viv__parameterized53;divider_xbip_pipe_v3_0_6_viv__parameterized59;divider_xbip_pipe_v3_0_6_viv__parameterized5_12;divider_xbip_pipe_v3_0_6_viv__parameterized5_15;divider_xbip_pipe_v3_0_6_viv__parameterized5_17;divider_xbip_pipe_v3_0_6_viv__parameterized5_20;divider_xbip_pipe_v3_0_6_viv__parameterized5_23;divider_xbip_pipe_v3_0_6_viv__parameterized5_26;divider_xbip_pipe_v3_0_6_viv__parameterized5_29;divider_xbip_pipe_v3_0_6_viv__parameterized5_3;divider_xbip_pipe_v3_0_6_viv__parameterized5_32;divider_xbip_pipe_v3_0_6_viv__parameterized5_34;divider_xbip_pipe_v3_0_6_viv__parameterized5_37;divider_xbip_pipe_v3_0_6_viv__parameterized5_40;divider_xbip_pipe_v3_0_6_viv__parameterized5_42;divider_xbip_pipe_v3_0_6_viv__parameterized5_44;divider_xbip_pipe_v3_0_6_viv__parameterized5_46;divider_xbip_pipe_v3_0_6_viv__parameterized5_48;divider_xbip_pipe_v3_0_6_viv__parameterized5_51;divider_xbip_pipe_v3_0_6_viv__parameterized5_6;divider_xbip_pipe_v3_0_6_viv__parameterized5_9;divider_xbip_pipe_v3_0_6_viv__parameterized61;divider_xbip_pipe_v3_0_6_viv__parameterized67;divider_xbip_pipe_v3_0_6_viv__parameterized69;divider_xbip_pipe_v3_0_6_viv__parameterized7;divider_xbip_pipe_v3_0_6_viv__parameterized75;divider_xbip_pipe_v3_0_6_viv__parameterized77;divider_xbip_pipe_v3_0_6_viv__parameterized7_102;divider_xbip_pipe_v3_0_6_viv__parameterized7_104;divider_xbip_pipe_v3_0_6_viv__parameterized7_107;divider_xbip_pipe_v3_0_6_viv__parameterized7_109;divider_xbip_pipe_v3_0_6_viv__parameterized7_112;divider_xbip_pipe_v3_0_6_viv__parameterized7_114;divider_xbip_pipe_v3_0_6_viv__parameterized7_117;divider_xbip_pipe_v3_0_6_viv__parameterized7_119;divider_xbip_pipe_v3_0_6_viv__parameterized7_122;divider_xbip_pipe_v3_0_6_viv__parameterized7_124;divider_xbip_pipe_v3_0_6_viv__parameterized7_127;divider_xbip_pipe_v3_0_6_viv__parameterized7_129;divider_xbip_pipe_v3_0_6_viv__parameterized7_132;divider_xbip_pipe_v3_0_6_viv__parameterized7_134;divider_xbip_pipe_v3_0_6_viv__parameterized7_137;divider_xbip_pipe_v3_0_6_viv__parameterized7_139;divider_xbip_pipe_v3_0_6_viv__parameterized7_142;divider_xbip_pipe_v3_0_6_viv__parameterized7_144;divider_xbip_pipe_v3_0_6_viv__parameterized7_147;divider_xbip_pipe_v3_0_6_viv__parameterized7_149;divider_xbip_pipe_v3_0_6_viv__parameterized7_152;divider_xbip_pipe_v3_0_6_viv__parameterized7_154;divider_xbip_pipe_v3_0_6_viv__parameterized7_157;divider_xbip_pipe_v3_0_6_viv__parameterized7_159;divider_xbip_pipe_v3_0_6_viv__parameterized7_162;divider_xbip_pipe_v3_0_6_viv__parameterized7_164;divider_xbip_pipe_v3_0_6_viv__parameterized7_167;divider_xbip_pipe_v3_0_6_viv__parameterized7_169;divider_xbip_pipe_v3_0_6_viv__parameterized7_172;divider_xbip_pipe_v3_0_6_viv__parameterized7_174;divider_xbip_pipe_v3_0_6_viv__parameterized7_177;divider_xbip_pipe_v3_0_6_viv__parameterized7_179;divider_xbip_pipe_v3_0_6_viv__parameterized7_182;divider_xbip_pipe_v3_0_6_viv__parameterized7_184;divider_xbip_pipe_v3_0_6_viv__parameterized7_187;divider_xbip_pipe_v3_0_6_viv__parameterized7_189;divider_xbip_pipe_v3_0_6_viv__parameterized7_192;divider_xbip_pipe_v3_0_6_viv__parameterized7_194;divider_xbip_pipe_v3_0_6_viv__parameterized7_197;divider_xbip_pipe_v3_0_6_viv__parameterized7_199;divider_xbip_pipe_v3_0_6_viv__parameterized7_202;divider_xbip_pipe_v3_0_6_viv__parameterized7_204;divider_xbip_pipe_v3_0_6_viv__parameterized7_207;divider_xbip_pipe_v3_0_6_viv__parameterized7_209;divider_xbip_pipe_v3_0_6_viv__parameterized7_38;divider_xbip_pipe_v3_0_6_viv__parameterized7_53;divider_xbip_pipe_v3_0_6_viv__parameterized7_54;divider_xbip_pipe_v3_0_6_viv__parameterized7_55;divider_xbip_pipe_v3_0_6_viv__parameterized7_56;divider_xbip_pipe_v3_0_6_viv__parameterized7_57;divider_xbip_pipe_v3_0_6_viv__parameterized7_59;divider_xbip_pipe_v3_0_6_viv__parameterized7_62;divider_xbip_pipe_v3_0_6_viv__parameterized7_64;divider_xbip_pipe_v3_0_6_viv__parameterized7_67;divider_xbip_pipe_v3_0_6_viv__parameterized7_69;divider_xbip_pipe_v3_0_6_viv__parameterized7_72;divider_xbip_pipe_v3_0_6_viv__parameterized7_74;divider_xbip_pipe_v3_0_6_viv__parameterized7_77;divider_xbip_pipe_v3_0_6_viv__parameterized7_79;divider_xbip_pipe_v3_0_6_viv__parameterized7_82;divider_xbip_pipe_v3_0_6_viv__parameterized7_84;divider_xbip_pipe_v3_0_6_viv__parameterized7_87;divider_xbip_pipe_v3_0_6_viv__parameterized7_89;divider_xbip_pipe_v3_0_6_viv__parameterized7_92;divider_xbip_pipe_v3_0_6_viv__parameterized7_94;divider_xbip_pipe_v3_0_6_viv__parameterized7_97;divider_xbip_pipe_v3_0_6_viv__parameterized7_99;divider_xbip_pipe_v3_0_6_viv__parameterized83;divider_xbip_pipe_v3_0_6_viv__parameterized85;divider_xbip_pipe_v3_0_6_viv__parameterized9;divider_xbip_pipe_v3_0_6_viv__parameterized91;divider_xbip_pipe_v3_0_6_viv__parameterized93;divider_xbip_pipe_v3_0_6_viv__parameterized99;divider_xbip_pipe_v3_0_6_viv__parameterized9_103;divider_xbip_pipe_v3_0_6_viv__parameterized9_108;divider_xbip_pipe_v3_0_6_viv__parameterized9_113;divider_xbip_pipe_v3_0_6_viv__parameterized9_118;divider_xbip_pipe_v3_0_6_viv__parameterized9_123;divider_xbip_pipe_v3_0_6_viv__parameterized9_128;divider_xbip_pipe_v3_0_6_viv__parameterized9_133;divider_xbip_pipe_v3_0_6_viv__parameterized9_138;divider_xbip_pipe_v3_0_6_viv__parameterized9_143;divider_xbip_pipe_v3_0_6_viv__parameterized9_148;divider_xbip_pipe_v3_0_6_viv__parameterized9_153;divider_xbip_pipe_v3_0_6_viv__parameterized9_158;divider_xbip_pipe_v3_0_6_viv__parameterized9_163;divider_xbip_pipe_v3_0_6_viv__parameterized9_168;divider_xbip_pipe_v3_0_6_viv__parameterized9_173;divider_xbip_pipe_v3_0_6_viv__parameterized9_178;divider_xbip_pipe_v3_0_6_viv__parameterized9_183;divider_xbip_pipe_v3_0_6_viv__parameterized9_188;divider_xbip_pipe_v3_0_6_viv__parameterized9_193;divider_xbip_pipe_v3_0_6_viv__parameterized9_198;divider_xbip_pipe_v3_0_6_viv__parameterized9_203;divider_xbip_pipe_v3_0_6_viv__parameterized9_208;divider_xbip_pipe_v3_0_6_viv__parameterized9_58;divider_xbip_pipe_v3_0_6_viv__parameterized9_63;divider_xbip_pipe_v3_0_6_viv__parameterized9_68;divider_xbip_pipe_v3_0_6_viv__parameterized9_73;divider_xbip_pipe_v3_0_6_viv__parameterized9_78;divider_xbip_pipe_v3_0_6_viv__parameterized9_83;divider_xbip_pipe_v3_0_6_viv__parameterized9_88;divider_xbip_pipe_v3_0_6_viv__parameterized9_93;divider_xbip_pipe_v3_0_6_viv__parameterized9_98;glbl,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/Exp5.gen/sources_1/ip/multiplier/multiplier_sim_netlist.v,1701333115,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/CtrlUnit.v,,multiplier;multiplier_luts;multiplier_mult_gen_v12_0_18;multiplier_mult_gen_v12_0_18_viv,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/auxillary/debug_clk.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/sim/core_sim.v,,debug_clk,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/MUX2T1_32.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/MUX8T1_32.v,,MUX2T1_32,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/MUX8T1_32.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/RAM_B.v,,MUX8T1_32,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/REG32.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/REG_ID.v,,REG32,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/add_32.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/cmp_32.v,,add_32,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/cmp_32.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/auxillary/debug_clk.v,,cmp_32,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/CtrlUnit.v,1701757692,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_ALU.v,,CtrlUnit,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_ALU.v,1700551540,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_div.v,,FU_ALU,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_div.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_jump.v,,FU_div,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_jump.v,1700993373,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_mem.v,,FU_jump,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_mem.v,1701244120,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_mul.v,,FU_mem,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/FU_mul.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/ImmGen.v,,FU_mul,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/ImmGen.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/MUX2T1_32.v,,ImmGen,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/RAM_B.v,1700993373,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/REG32.v,,RAM_B,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/REG_ID.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/ROM_D.v,,REG_ID,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/ROM_D.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/RV32core.v,,ROM_D,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/RV32core.v,1700551368,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/Regs.v,,RV32core,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/core/Regs.v,1700372625,verilog,,C:/code/ComputerArchitecture/Lab/Lab5/src/code/common/add_32.v,,Regs,,,../../../../code/auxillary,,,,,
C:/code/ComputerArchitecture/Lab/Lab5/src/code/sim/core_sim.v,1700372625,verilog,,,,core_sim,,,../../../../code/auxillary,,,,,
