207: CPU
214: CPU
216: CPU
231: CPU
235: CPU
245: CPU
255: CPU
258: CPU
264: CPU
288: CPU
298: CPU
300: CPU
302: CPU
318: CPU
334: CPU
336: CPU
351: CPU
392: CPU
407: CPU
419: CPU
437: CPU
440: CPU
451: CPU
460: CPU
463: CPU
Mconv1_stage2_L1/3x3/2/Fused_Add_: CPU
Mconv1_stage2_L1/3x3/2/WithoutBiases: CPU
Mconv1_stage2_L1/3x3/Fused_Add_: CPU
Mconv1_stage2_L1/3x3/WithoutBiases: CPU
Mconv1_stage2_L1/5x5/res: CPU
Mconv1_stage2_L1/sq: CPU
Mconv1_stage2_L1/sq/Dims5084: CPU
Mconv1_stage2_L1/sq/WithoutBiases: CPU
Mconv2_stage2_L1/3x3/2/Fused_Add_: CPU
Mconv2_stage2_L1/3x3/2/WithoutBiases: CPU
Mconv2_stage2_L1/3x3/Fused_Add_: CPU
Mconv2_stage2_L1/3x3/WithoutBiases: CPU
Mconv2_stage2_L1/5x5/res: CPU
Mconv2_stage2_L1/sq: CPU
Mconv2_stage2_L1/sq/Dims5036: CPU
Mconv2_stage2_L1/sq/WithoutBiases: CPU
Mconv3_stage2_L1/3x3/2/Fused_Add_: CPU
Mconv3_stage2_L1/3x3/2/WithoutBiases: CPU
Mconv3_stage2_L1/3x3/Fused_Add_: CPU
Mconv3_stage2_L1/3x3/WithoutBiases: CPU
Mconv3_stage2_L1/5x5/res: CPU
Mconv3_stage2_L1/sq: CPU
Mconv3_stage2_L1/sq/Dims5198: CPU
Mconv3_stage2_L1/sq/WithoutBiases: CPU
Mconv4_stage2_L1/3x3/2/Fused_Add_: CPU
Mconv4_stage2_L1/3x3/2/WithoutBiases: CPU
Mconv4_stage2_L1/3x3/Fused_Add_: CPU
Mconv4_stage2_L1/3x3/WithoutBiases: CPU
Mconv4_stage2_L1/5x5/res: CPU
Mconv4_stage2_L1/sq: CPU
Mconv4_stage2_L1/sq/Dims5114: CPU
Mconv4_stage2_L1/sq/WithoutBiases: CPU
Mconv5_stage2_L1/3x3/2/Fused_Add_: CPU
Mconv5_stage2_L1/3x3/2/WithoutBiases: CPU
Mconv5_stage2_L1/3x3/Fused_Add_: CPU
Mconv5_stage2_L1/3x3/WithoutBiases: CPU
Mconv5_stage2_L1/5x5/res: CPU
Mconv5_stage2_L1/sq: CPU
Mconv5_stage2_L1/sq/Dims5162: CPU
Mconv5_stage2_L1/sq/WithoutBiases: CPU
Mconv6_stage2_L1: CPU
Mconv6_stage2_L1/Dims5096: CPU
Mconv6_stage2_L1/WithoutBiases: CPU
Mconv6_stage2_L2: CPU
Mconv6_stage2_L2/Dims5204: CPU
Mconv6_stage2_L2/WithoutBiases: CPU
Mconv7_stage2_L1: CPU
Mconv7_stage2_L1/Dims5138: CPU
Mconv7_stage2_L1/WithoutBiases: CPU
Mconv7_stage2_L1/sink_port_0: CPU
Mconv7_stage2_L2: CPU
Mconv7_stage2_L2/Dims5168: CPU
Mconv7_stage2_L2/WithoutBiases: CPU
Mconv7_stage2_L2/sink_port_0: CPU
Mrelu6_stage2_L1: CPU
Mrelu6_stage2_L2: CPU
concat_stage2: CPU
conv1: CPU
conv1/bn/mean/Fused_Mul__copy: CPU
conv1/bn/variance/Fused_Add_: CPU
conv1/stage2/3x3/2/bn/mean/Fused_Mul__copy: CPU
conv1/stage2/3x3/bn/mean/Fused_Mul__copy: CPU
conv2/stage2/3x3/2/bn/mean/Fused_Mul__copy: CPU
conv2/stage2/3x3/bn/mean/Fused_Mul__copy: CPU
conv2_1/dw: CPU
conv2_1/dw/bn/mean/Fused_Mul__copy: CPU
conv2_1/dw/bn/variance/Fused_Add_: CPU
conv2_1/sep: CPU
conv2_1/sep/bn/mean/Fused_Mul__copy: CPU
conv2_1/sep/bn/variance/Fused_Add_: CPU
conv2_2/dw: CPU
conv2_2/dw/bn/mean/Fused_Mul__copy: CPU
conv2_2/dw/bn/variance/Fused_Add_: CPU
conv2_2/sep: CPU
conv2_2/sep/bn/mean/Fused_Mul__copy: CPU
conv2_2/sep/bn/variance/Fused_Add_: CPU
conv3/stage2/3x3/2/bn/mean/Fused_Mul__copy: CPU
conv3/stage2/3x3/bn/mean/Fused_Mul__copy: CPU
conv3_1/dw: CPU
conv3_1/dw/bn/mean/Fused_Mul__copy: CPU
conv3_1/dw/bn/variance/Fused_Add_: CPU
conv3_1/sep: CPU
conv3_1/sep/bn/mean/Fused_Mul__copy: CPU
conv3_1/sep/bn/variance/Fused_Add_: CPU
conv3_2/dw: CPU
conv3_2/dw/bn/mean/Fused_Mul__copy: CPU
conv3_2/dw/bn/variance/Fused_Add_: CPU
conv3_2/sep: CPU
conv3_2/sep/bn/mean/Fused_Mul__copy: CPU
conv3_2/sep/bn/variance/Fused_Add_: CPU
conv4/stage2/3x3/2/bn/mean/Fused_Mul__copy: CPU
conv4/stage2/3x3/bn/mean/Fused_Mul__copy: CPU
conv4_1/dw: CPU
conv4_1/dw/bn/mean/Fused_Mul__copy: CPU
conv4_1/dw/bn/variance/Fused_Add_: CPU
conv4_1/sep: CPU
conv4_1/sep/bn/mean/Fused_Mul__copy: CPU
conv4_1/sep/bn/variance/Fused_Add_: CPU
conv4_2/dw: CPU
conv4_2/dw/bn/mean/Fused_Mul__copy: CPU
conv4_2/dw/bn/variance/Fused_Add_: CPU
conv4_2/sep: CPU
conv4_2/sep/bn/mean/Fused_Mul__copy: CPU
conv4_2/sep/bn/variance/Fused_Add_: CPU
conv4_3_CPM/al: CPU
conv4_3_CPM/al/Dims5072: CPU
conv4_3_CPM/al/WithoutBiases: CPU
conv4_3_CPM/dw1: CPU
conv4_3_CPM/dw1/1x1: CPU
conv4_3_CPM/dw1/1x1/Dims5054: CPU
conv4_3_CPM/dw1/1x1/WithoutBiases: CPU
conv4_3_CPM/dw2: CPU
conv4_3_CPM/dw2/1x1: CPU
conv4_3_CPM/dw2/1x1/Dims5174: CPU
conv4_3_CPM/dw2/1x1/WithoutBiases: CPU
conv4_3_CPM/dw3: CPU
conv4_3_CPM/inc: CPU
conv4_3_CPM/inc/Dims5030: CPU
conv4_3_CPM/inc/WithoutBiases: CPU
conv4_3_CPM/red: CPU
conv4_3_CPM/red/Dims5018: CPU
conv4_3_CPM/red/WithoutBiases: CPU
conv4_3_CPM/res: CPU
conv4_4_CPM: CPU
conv4_4_CPM/Dims5090: CPU
conv4_4_CPM/WithoutBiases: CPU
conv5/stage2/3x3/2/bn/mean/Fused_Mul__copy: CPU
conv5/stage2/3x3/bn/mean/Fused_Mul__copy: CPU
conv5_1/dw: CPU
conv5_1/dw/bn/mean/Fused_Mul__copy: CPU
conv5_1/dw/bn/variance/Fused_Add_: CPU
conv5_1/sep: CPU
conv5_1/sep/bn/mean/Fused_Mul__copy: CPU
conv5_1/sep/bn/variance/Fused_Add_: CPU
conv5_1_CPM_L1: CPU
conv5_1_CPM_L1/Dims5186: CPU
conv5_1_CPM_L1/WithoutBiases: CPU
conv5_2/dw: CPU
conv5_2/dw/bn/mean/Fused_Mul__copy: CPU
conv5_2/dw/bn/variance/Fused_Add_: CPU
conv5_2/sep: CPU
conv5_2/sep/bn/mean/Fused_Mul__copy: CPU
conv5_2/sep/bn/variance/Fused_Add_: CPU
conv5_2_CPM_L1: CPU
conv5_2_CPM_L1/Dims5078: CPU
conv5_2_CPM_L1/WithoutBiases: CPU
conv5_3/dw: CPU
conv5_3/dw/bn/mean/Fused_Mul__copy: CPU
conv5_3/dw/bn/variance/Fused_Add_: CPU
conv5_3/sep: CPU
conv5_3/sep/bn/mean/Fused_Mul__copy: CPU
conv5_3/sep/bn/variance/Fused_Add_: CPU
conv5_3_CPM_L1: CPU
conv5_3_CPM_L1/Dims5060: CPU
conv5_3_CPM_L1/WithoutBiases: CPU
conv5_4/dw: CPU
conv5_4/dw/bn/mean/Fused_Mul__copy: CPU
conv5_4/dw/bn/variance/Fused_Add_: CPU
conv5_4/sep: CPU
conv5_4/sep/bn/mean/Fused_Mul__copy: CPU
conv5_4/sep/bn/variance/Fused_Add_: CPU
conv5_4_CPM_L1: CPU
conv5_4_CPM_L1/Dims5120: CPU
conv5_4_CPM_L1/WithoutBiases: CPU
conv5_4_CPM_L2: CPU
conv5_4_CPM_L2/Dims5042: CPU
conv5_4_CPM_L2/WithoutBiases: CPU
conv5_5/dw: CPU
conv5_5/dw/bn/mean/Fused_Mul__copy: CPU
conv5_5/dw/bn/variance/Fused_Add_: CPU
conv5_5/sep: CPU
conv5_5/sep/bn/mean/Fused_Mul__copy: CPU
conv5_5/sep/bn/variance/Fused_Add_: CPU
conv5_5_CPM_L1: CPU
conv5_5_CPM_L1/Dims5024: CPU
conv5_5_CPM_L1/WithoutBiases: CPU
conv5_5_CPM_L2: CPU
conv5_5_CPM_L2/Dims5048: CPU
conv5_5_CPM_L2/WithoutBiases: CPU
data: CPU
data/mean/Fused_Add_: CPU
data/scale/Fused_Mul_: CPU
data_add_863914744: CPU
data_add_86428647: CPU
data_add_86508655: CPU
data_add_86588663: CPU
data_add_86668671: CPU
data_add_86748679: CPU
data_add_86828687: CPU
data_add_86908695: CPU
data_add_86988703: CPU
data_add_87068711: CPU
data_add_87148719: CPU
data_add_87228727: CPU
data_add_87308735: CPU
data_add_87388743: CPU
data_add_87468751: CPU
data_add_87548759: CPU
data_add_87628767: CPU
data_add_87708775: CPU
data_add_87788783: CPU
data_add_87868791: CPU
data_add_87948799: CPU
data_add_88028807: CPU
data_add_88108815: CPU
data_add_88188823: CPU
data_add_88268831: CPU
data_add_88348839: CPU
data_add_88428847: CPU
data_add_88508855: CPU
data_add_88588863: CPU
data_add_88668871: CPU
data_add_88748879: CPU
data_add_88828887: CPU
data_add_88908895: CPU
data_add_88988903: CPU
data_mul_863714489: CPU
relu/Mconv1_stage2_L1/3x3: CPU
relu/Mconv1_stage2_L1/3x3/2: CPU
relu/Mconv1_stage2_L1/sq: CPU
relu/Mconv2_stage2_L1/3x3: CPU
relu/Mconv2_stage2_L1/3x3/2: CPU
relu/Mconv2_stage2_L1/sq: CPU
relu/Mconv3_stage2_L1/3x3: CPU
relu/Mconv3_stage2_L1/3x3/2: CPU
relu/Mconv3_stage2_L1/sq: CPU
relu/Mconv4_stage2_L1/3x3: CPU
relu/Mconv4_stage2_L1/3x3/2: CPU
relu/Mconv4_stage2_L1/sq: CPU
relu/Mconv5_stage2_L1/3x3: CPU
relu/Mconv5_stage2_L1/3x3/2: CPU
relu/Mconv5_stage2_L1/sq: CPU
relu/conv4_3_CPM/dw1/1x1: CPU
relu/conv4_3_CPM/dw2/1x1: CPU
relu1: CPU
relu2_1/dw: CPU
relu2_1/sep: CPU
relu2_2/dw: CPU
relu2_2/sep: CPU
relu3_1/dw: CPU
relu3_1/sep: CPU
relu3_2/dw: CPU
relu3_2/sep: CPU
relu4_1/dw: CPU
relu4_1/sep: CPU
relu4_2/dw: CPU
relu4_2/sep: CPU
relu4_3_CPM/al: CPU
relu4_3_CPM/dw1: CPU
relu4_3_CPM/dw2: CPU
relu4_3_CPM/dw3: CPU
relu4_3_CPM/inc: CPU
relu4_3_CPM/red: CPU
relu4_4_CPM: CPU
relu5_1/dw: CPU
relu5_1/sep: CPU
relu5_1_CPM_L1: CPU
relu5_2/dw: CPU
relu5_2/sep: CPU
relu5_2_CPM_L1: CPU
relu5_3/dw: CPU
relu5_3/sep: CPU
relu5_3_CPM_L1: CPU
relu5_4/dw: CPU
relu5_4/sep: CPU
relu5_4_CPM_L1: CPU
relu5_4_CPM_L2: CPU
relu5_5/dw: CPU
relu5_5/sep: CPU
