

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row'
================================================================
* Date:           Thu Apr  6 15:00:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|     917|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     917|     105|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_257_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln74_fu_251_p2               |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln76_fu_267_p2               |      icmp|   0|  0|   8|           2|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          14|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_29_phi_fu_228_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_r_2               |   9|          2|    4|          8|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |r_fu_106                           |   9|          2|    4|          8|
    |shiftreg72_fu_102                  |   9|          2|  384|        768|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  68|         15|  907|       2326|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_432            |  512|   0|  512|          0|
    |icmp_ln74_reg_424                 |    1|   0|    1|          0|
    |icmp_ln74_reg_424_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln76_reg_428                 |    1|   0|    1|          0|
    |icmp_ln76_reg_428_pp0_iter1_reg   |    1|   0|    1|          0|
    |r_2_reg_419                       |    4|   0|    4|          0|
    |r_2_reg_419_pp0_iter1_reg         |    4|   0|    4|          0|
    |r_fu_106                          |    4|   0|    4|          0|
    |shiftreg72_fu_102                 |  384|   0|  384|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  917|   0|  917|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA      |  out|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA      |   in|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                      gmem|       pointer|
|sext_ln74             |   in|   58|     ap_none|                 sext_ln74|        scalar|
|buf_2d_in_0_address0  |  out|    3|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_0_ce0       |  out|    1|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_0_we0       |  out|    1|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_0_d0        |  out|   16|   ap_memory|               buf_2d_in_0|         array|
|buf_2d_in_1_address0  |  out|    3|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_1_ce0       |  out|    1|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_1_we0       |  out|    1|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_1_d0        |  out|   16|   ap_memory|               buf_2d_in_1|         array|
|buf_2d_in_2_address0  |  out|    3|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_2_ce0       |  out|    1|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_2_we0       |  out|    1|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_2_d0        |  out|   16|   ap_memory|               buf_2d_in_2|         array|
|buf_2d_in_3_address0  |  out|    3|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_3_ce0       |  out|    1|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_3_we0       |  out|    1|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_3_d0        |  out|   16|   ap_memory|               buf_2d_in_3|         array|
|buf_2d_in_4_address0  |  out|    3|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_4_ce0       |  out|    1|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_4_we0       |  out|    1|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_4_d0        |  out|   16|   ap_memory|               buf_2d_in_4|         array|
|buf_2d_in_5_address0  |  out|    3|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_5_ce0       |  out|    1|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_5_we0       |  out|    1|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_5_d0        |  out|   16|   ap_memory|               buf_2d_in_5|         array|
|buf_2d_in_6_address0  |  out|    3|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_6_ce0       |  out|    1|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_6_we0       |  out|    1|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_6_d0        |  out|   16|   ap_memory|               buf_2d_in_6|         array|
|buf_2d_in_7_address0  |  out|    3|   ap_memory|               buf_2d_in_7|         array|
|buf_2d_in_7_ce0       |  out|    1|   ap_memory|               buf_2d_in_7|         array|
|buf_2d_in_7_we0       |  out|    1|   ap_memory|               buf_2d_in_7|         array|
|buf_2d_in_7_d0        |  out|   16|   ap_memory|               buf_2d_in_7|         array|
+----------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg72 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln74"   --->   Operation 8 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i58 %sext_ln74_read"   --->   Operation 9 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i384 0, i384 %shiftreg72"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %RD_Loop_Col.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_2 = load i4 %r"   --->   Operation 14 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "%icmp_ln74 = icmp_eq  i4 %r_2, i4 8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 15 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln74 = add i4 %r_2, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 16 'add' 'add_ln74' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %RD_Loop_Col.i.split, void %DCT_Inner_Loop.i.i.preheader.exitStub" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 17 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_30 = trunc i4 %r_2"   --->   Operation 18 'trunc' 'empty_30' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.44ns)   --->   "%icmp_ln76 = icmp_eq  i2 %empty_30, i2 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 19 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %add_ln74, i4 %r" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 20 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln74_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 22 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 25 'read' 'gmem_addr_read' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg72_load = load i384 %shiftreg72"   --->   Operation 26 'load' 'shiftreg72_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shiftreg72_cast = zext i384 %shiftreg72_load"   --->   Operation 27 'zext' 'shiftreg72_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%r_cast19 = zext i4 %r_2"   --->   Operation 28 'zext' 'r_cast19' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71]   --->   Operation 29 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %RD_Loop_Col.i.split._crit_edge, void" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 30 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.42>
ST_3 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln76 = br void %RD_Loop_Col.i.split._crit_edge" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 31 'br' 'br_ln76' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 0.42>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_29 = phi i512 %gmem_addr_read, void, i512 %shiftreg72_cast, void %RD_Loop_Col.i.split" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 32 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i512 %empty_29" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 33 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_2d_in_0_addr = getelementptr i16 %buf_2d_in_0, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 34 'getelementptr' 'buf_2d_in_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78, i3 %buf_2d_in_0_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 35 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 16, i32 31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 36 'partselect' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 37 'getelementptr' 'buf_2d_in_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_1, i3 %buf_2d_in_1_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 38 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 32, i32 47" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 39 'partselect' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 40 'getelementptr' 'buf_2d_in_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_2, i3 %buf_2d_in_2_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 41 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 48, i32 63" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 42 'partselect' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 43 'getelementptr' 'buf_2d_in_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_3, i3 %buf_2d_in_3_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 44 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln78_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 64, i32 79" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 45 'partselect' 'trunc_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 46 'getelementptr' 'buf_2d_in_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_4, i3 %buf_2d_in_4_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 47 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln78_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 80, i32 95" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 48 'partselect' 'trunc_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 49 'getelementptr' 'buf_2d_in_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_5, i3 %buf_2d_in_5_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 50 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln78_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 96, i32 111" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 51 'partselect' 'trunc_ln78_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 52 'getelementptr' 'buf_2d_in_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_6, i3 %buf_2d_in_6_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 53 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln78_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 112, i32 127" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 54 'partselect' 'trunc_ln78_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 55 'getelementptr' 'buf_2d_in_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_7, i3 %buf_2d_in_7_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 56 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_29, i32 128, i32 511" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 57 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln74 = store i384 %trunc_ln74_1, i384 %shiftreg72" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 58 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln74 = br void %RD_Loop_Col.i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 59 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2d_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg72        (alloca           ) [ 0111]
r                 (alloca           ) [ 0100]
sext_ln74_read    (read             ) [ 0000]
sext_ln74_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
r_2               (load             ) [ 0111]
icmp_ln74         (icmp             ) [ 0111]
add_ln74          (add              ) [ 0000]
br_ln74           (br               ) [ 0000]
empty_30          (trunc            ) [ 0000]
icmp_ln76         (icmp             ) [ 0111]
store_ln74        (store            ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
gmem_addr         (getelementptr    ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
gmem_addr_read    (read             ) [ 0101]
shiftreg72_load   (load             ) [ 0000]
shiftreg72_cast   (zext             ) [ 0000]
r_cast19          (zext             ) [ 0000]
specloopname_ln71 (specloopname     ) [ 0000]
br_ln76           (br               ) [ 0000]
br_ln76           (br               ) [ 0000]
empty_29          (phi              ) [ 0101]
trunc_ln78        (trunc            ) [ 0000]
buf_2d_in_0_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln78_1      (partselect       ) [ 0000]
buf_2d_in_1_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln78_2      (partselect       ) [ 0000]
buf_2d_in_2_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln78_3      (partselect       ) [ 0000]
buf_2d_in_3_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln78_4      (partselect       ) [ 0000]
buf_2d_in_4_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln78_5      (partselect       ) [ 0000]
buf_2d_in_5_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln78_6      (partselect       ) [ 0000]
buf_2d_in_6_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln78_7      (partselect       ) [ 0000]
buf_2d_in_7_addr  (getelementptr    ) [ 0000]
store_ln78        (store            ) [ 0000]
trunc_ln74_1      (partselect       ) [ 0000]
store_ln74        (store            ) [ 0000]
br_ln74           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln74">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_in_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2d_in_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_2d_in_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2d_in_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_2d_in_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2d_in_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_2d_in_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_2d_in_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i384.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="shiftreg72_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg72/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln74_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="58" slack="0"/>
<pin id="112" dir="0" index="1" bw="58" slack="0"/>
<pin id="113" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gmem_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buf_2d_in_0_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_0_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln78_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buf_2d_in_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_1_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln78_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buf_2d_in_2_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_2_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln78_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buf_2d_in_3_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_3_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln78_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="buf_2d_in_4_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_4_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln78_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buf_2d_in_5_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_5_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln78_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="buf_2d_in_6_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_6_addr/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln78_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buf_2d_in_7_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_7_addr/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln78_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="empty_29_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_29 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_29_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="512" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="384" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln74_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="58" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="384" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="r_2_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln74_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln74_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_30_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln76_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln74_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="gmem_addr_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="1"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shiftreg72_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="384" slack="2"/>
<pin id="286" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg72_load/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shiftreg72_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="384" slack="0"/>
<pin id="289" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg72_cast/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_cast19_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="2"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast19/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln78_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="512" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln78_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="512" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln78_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="512" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln78_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="512" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="0" index="3" bw="7" slack="0"/>
<pin id="335" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_3/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln78_4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="512" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="0" index="3" bw="8" slack="0"/>
<pin id="346" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_4/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln78_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="512" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="0" index="3" bw="8" slack="0"/>
<pin id="357" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_5/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln78_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="512" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="8" slack="0"/>
<pin id="368" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_6/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln78_7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="512" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="0" index="3" bw="8" slack="0"/>
<pin id="379" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_7/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln74_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="384" slack="0"/>
<pin id="387" dir="0" index="1" bw="512" slack="0"/>
<pin id="388" dir="0" index="2" bw="9" slack="0"/>
<pin id="389" dir="0" index="3" bw="10" slack="0"/>
<pin id="390" dir="1" index="4" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln74_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln74_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="384" slack="0"/>
<pin id="397" dir="0" index="1" bw="384" slack="2"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/3 "/>
</bind>
</comp>

<comp id="400" class="1005" name="shiftreg72_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="384" slack="0"/>
<pin id="402" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg72 "/>
</bind>
</comp>

<comp id="407" class="1005" name="r_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="414" class="1005" name="sext_ln74_cast_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="r_2_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="2"/>
<pin id="421" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="icmp_ln74_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="428" class="1005" name="icmp_ln76_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="432" class="1005" name="gmem_addr_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="512" slack="1"/>
<pin id="434" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="237"><net_src comp="110" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="248" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="257" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="278" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="306"><net_src comp="228" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="228" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="72" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="318"><net_src comp="308" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="228" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="329"><net_src comp="319" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="228" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="340"><net_src comp="330" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="228" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="351"><net_src comp="341" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="228" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="362"><net_src comp="352" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="369"><net_src comp="70" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="228" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="88" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="90" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="373"><net_src comp="363" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="228" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="92" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="94" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="384"><net_src comp="374" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="391"><net_src comp="96" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="228" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="98" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="100" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="399"><net_src comp="385" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="102" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="410"><net_src comp="106" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="417"><net_src comp="234" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="422"><net_src comp="248" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="427"><net_src comp="251" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="267" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="116" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: buf_2d_in_0 | {3 }
	Port: buf_2d_in_1 | {3 }
	Port: buf_2d_in_2 | {3 }
	Port: buf_2d_in_3 | {3 }
	Port: buf_2d_in_4 | {3 }
	Port: buf_2d_in_5 | {3 }
	Port: buf_2d_in_6 | {3 }
	Port: buf_2d_in_7 | {3 }
 - Input state : 
	Port: dct_Pipeline_RD_Loop_Row : gmem | {2 }
	Port: dct_Pipeline_RD_Loop_Row : sext_ln74 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		r_2 : 1
		icmp_ln74 : 2
		add_ln74 : 2
		br_ln74 : 3
		empty_30 : 2
		icmp_ln76 : 3
		store_ln74 : 3
	State 2
		gmem_addr_read : 1
	State 3
		shiftreg72_cast : 1
		empty_29 : 2
		trunc_ln78 : 3
		buf_2d_in_0_addr : 1
		store_ln78 : 4
		trunc_ln78_1 : 3
		buf_2d_in_1_addr : 1
		store_ln78 : 4
		trunc_ln78_2 : 3
		buf_2d_in_2_addr : 1
		store_ln78 : 4
		trunc_ln78_3 : 3
		buf_2d_in_3_addr : 1
		store_ln78 : 4
		trunc_ln78_4 : 3
		buf_2d_in_4_addr : 1
		store_ln78 : 4
		trunc_ln78_5 : 3
		buf_2d_in_5_addr : 1
		store_ln78 : 4
		trunc_ln78_6 : 3
		buf_2d_in_6_addr : 1
		store_ln78 : 4
		trunc_ln78_7 : 3
		buf_2d_in_7_addr : 1
		store_ln78 : 4
		trunc_ln74_1 : 3
		store_ln74 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln74_fu_251      |    0    |    9    |
|          |      icmp_ln76_fu_267      |    0    |    8    |
|----------|----------------------------|---------|---------|
|    add   |       add_ln74_fu_257      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln74_read_read_fu_110 |    0    |    0    |
|          | gmem_addr_read_read_fu_116 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln74_cast_fu_234   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       empty_30_fu_263      |    0    |    0    |
|          |      trunc_ln78_fu_303     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |   shiftreg72_cast_fu_287   |    0    |    0    |
|          |       r_cast19_fu_292      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln78_1_fu_308    |    0    |    0    |
|          |     trunc_ln78_2_fu_319    |    0    |    0    |
|          |     trunc_ln78_3_fu_330    |    0    |    0    |
|partselect|     trunc_ln78_4_fu_341    |    0    |    0    |
|          |     trunc_ln78_5_fu_352    |    0    |    0    |
|          |     trunc_ln78_6_fu_363    |    0    |    0    |
|          |     trunc_ln78_7_fu_374    |    0    |    0    |
|          |     trunc_ln74_1_fu_385    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    29   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_29_reg_225   |   512  |
|gmem_addr_read_reg_432|   512  |
|   icmp_ln74_reg_424  |    1   |
|   icmp_ln76_reg_428  |    1   |
|      r_2_reg_419     |    4   |
|       r_reg_407      |    4   |
|sext_ln74_cast_reg_414|   64   |
|  shiftreg72_reg_400  |   384  |
+----------------------+--------+
|         Total        |  1482  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   29   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1482  |    -   |
+-----------+--------+--------+
|   Total   |  1482  |   29   |
+-----------+--------+--------+
