Seapahn Meguerdichian , Miodrag Potkonjak, Watermarking while preserving the critical path, Proceedings of the 37th Annual Design Automation Conference, p.108-111, June 05-09, 2000, Los Angeles, California, USA
Steffen Köhler , Jens Braunes , Sergej Sawitzki , Rainer G. Spallek, Improving Code Efficiency for Reconfigurable VLIW Processors, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.182, April 15-19, 2002
Todd A. Proebsting, Simple and efficient BURS table generation, ACM SIGPLAN Notices, v.27 n.7, p.331-340, July 1992
Roger Hoover , Kenneth Zadeck, Generating machine specific optimizing compilers, Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.219-229, January 21-24, 1996, St. Petersburg Beach, Florida, United States
Todd A. Proebsting, BURS automata generation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.17 n.3, p.461-486, May 1995
Christopher W. Fraser , Todd A. Proebsting, Finite-static code generation, ACM SIGPLAN Notices, v.34 n.5, p.270-280, May 1999
Ashok Sudarsanam , Sharad Malik , Masahiro Fujita, A retargetable compilation methodology for embedded digital signal processors using a machine-dependent code optimizaton library, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Hanno Scharwaechter , Jonghee M. Youn , Rainer Leupers , Yunheung Paek , Gerd Ascheid , Heinrich Meyr, A code-generator generator for multi-output instructions, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
Ashok Sudarsanam , Sharad Malik, Simultaneous reference allocation in code generation for dual data memory bank ASIPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.242-264, April 2000
Paul Cockshott, Vector pascal reference manual, ACM SIGPLAN Notices, v.37 n.6, June 2002
Carl McConnell , Ralph E. Johnson, Using static single assignment form in a code optimizer, ACM Letters on Programming Languages and Systems (LOPLAS), v.1 n.2, p.152-160, June 1992
Rainer LEUPERS Leupers , Steven Bashford, Graph-based code selection techniques for embedded processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.4, p.794-814, Oct. 2000
Alfredo Ferro , Giovanni Gallo , Rosalba Giugno , Alfredo Pulvirenti, Best-Match Retrieval for Structured Images, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.23 n.7, p.707-718, July 2001
J. T. -L. Wang , K. Zhang , K. Jeong , D. Shasha, A System for Approximate Tree Matching, IEEE Transactions on Knowledge and Data Engineering, v.6 n.4, p.559-571, August 1994
Wuu Yang, A fast general parser for automatic code generation, Proceedings of the Second Russia-Taiwan conference on Methods and tools of parallel programming multicomputers, May 16-19, 2010, Vladivostok, Russia
Nathan Clark , Amir Hormati , Scott Mahlke , Sami Yehia, Scalable subgraph mapping for acyclic computation accelerators, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Sato Hiroyuki, Array form representation of idiom recognition system for numerical programs, ACM SIGAPL APL Quote Quad, v.31 n.2, p.87-98, December 2000
Zhen Cao , Yuan Dong , Shengyuan Wang, Compiler backend generation for application specific instruction set processors, Proceedings of the 9th Asian conference on Programming Languages and Systems, December 05-07, 2011, Kenting, Taiwan
Stefan Porschen , Ewald Speckenmeyer, Algorithms for variable-weighted 2-SAT and dual problems, Proceedings of the 10th international conference on Theory and applications of satisfiability testing, p.173-186, May 28-31, 2007, Lisbon, Portugal
Nathan Clark , Jason Blome , Michael Chu , Scott Mahlke , Stuart Biles , Krisztian Flautner, An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors, ACM SIGARCH Computer Architecture News, v.33 n.2, p.272-283, May 2005
Shirish Tatikonda , Srinivasan Parthasarathy, Mining tree-structured data on multicore systems, Proceedings of the VLDB Endowment, v.2 n.1, August 2009
Loek Cleophas, Forest FIRE and FIRE Wood: Tools for Tree Automata and Tree Algorithms, Proceedings of the 2009 conference on Finite-State Methods and Natural Language Processing: Post-proceedings of the 7th International Workshop FSMNLP 2008, p.191-198, July 11, 2009
Carlo Galuzzi , Koen Bertels, The Instruction-Set Extension Problem: A Survey, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.4 n.2, p.1-28, May 2011
Martin Bravenboer , Eelco Visser, Rewriting Strategies for Instruction Selection, Proceedings of the 13th International Conference on Rewriting Techniques and Applications, p.237-251, July 22-24, 2002
Alexei Kudriavtsev , Peter Kogge, Generation of permutations for SIMD processors, ACM SIGPLAN Notices, v.40 n.7, July 2005
Samit Chaudhuri , Michael Quayle, Synthesis using sequential functional modules (SFMs), Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.436-441, November 10-14, 1996, San Jose, California, USA
Amir Hormati , Nathan Clark , Scott Mahlke, Exploiting Narrow Accelerators with Data-Centric Subgraph Mapping, Proceedings of the International Symposium on Code Generation and Optimization, p.341-353, March 11-14, 2007
Minwook Ahn , Jonghee W. Yoon , Yunheung Paek , Yoonjin Kim , Mary Kiemb , Kiyoung Choi, A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Kwang-Man Ko , Soon-Gohn Kim, Target code generation sing the code expansion technique for java bytecode, Proceedings of the 5th international conference on Parallel and Distributed Computing: applications and Technologies, December 08-10, 2004, Singapore
Nathan Clark , Hongtao Zhong , Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003
Qin Zhao , Bart Mesman , Twan Basten, Static resource models for code-size efficient embedded processors, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.2, p.219-250, May 2003
Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005
Stefan Farfeleder , Andreas Krall , Edwin Steiner , Florian Brandner, Effective compiler generation by architecture description, ACM SIGPLAN Notices, v.41 n.7, July 2006
Elizabeth I. Leonard , Constance L. Heitmeyer, Program Synthesis from Formal Requirements Specifications Using APTS, Higher-Order and Symbolic Computation, v.16 n.1-2, p.63-92, March-June 2003
João Dias , Norman Ramsey, Automatically generating instruction selectors using declarative machine descriptions, ACM SIGPLAN Notices, v.45 n.1, January 2010
Norman Ramsey , João Dias, Resourceable, retargetable, modular instruction selection using a machine-independent, type-based tiling of low-level intermediate code, ACM SIGPLAN Notices, v.46 n.1, January 2011
Motohiro Kawahito , Hideaki Komatsu , Takao Moriyama , Hiroshi Inoue , Toshio Nakatani, Idiom recognition framework using topological embedding, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.3, p.1-34, September 2013
Stefan Porschen, On some weighted satisfiability and graph problems, Proceedings of the 31st international conference on Theory and Practice of Computer Science, January 22-28, 2005, Liptovský Ján, Slovakia
Ashok Sudarsanam , Sharad Malik , Masahiro Fujita, A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library, Design Automation for Embedded Systems, v.4 n.2-3, p.187-206, March     1999
Rainer Leupers, Code selection for media processors with SIMD instructions, Proceedings of the conference on Design, automation and test in Europe, p.4-8, March 27-30, 2000, Paris, France
Andrew Anderson , Avinash Malik , David Gregg, Automatic Vectorization of Interleaved Data Revisited, ACM Transactions on Architecture and Code Optimization (TACO), v.12 n.4, p.1-25, January 2016
Christopher W. Fraser , Robert R. Henry , Todd A. Proebsting, BURG: fast optimal instruction selection and tree parsing, ACM SIGPLAN Notices, v.27 n.4, p.68-76, April 1992
Dawson R. Engler , Todd A. Proebsting, DCG: an efficient, retargetable dynamic code generation system, ACM SIGPLAN Notices, v.29 n.11, p.263-272, Nov. 1994
A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
Frankie Poon , Kostas Kontogiannis, i-Cube: A Tool-Set for the Dynamic Extraction and Integration of Web Data Content, Proceedings of the Second International Symposium on Topics in Electronic Commerce, p.98-115, April 26-28, 2001
Dmitri Boulytchev, BURS-based instruction set selection, Proceedings of the 6th international Andrei Ershov memorial conference on Perspectives of systems informatics, June 27-30, 2006, Novosibirsk, Russia
Guido Araujo , Sharad Malik, Code generation for fixed-point DSPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.136-161, April 1998
Susan M. Holzschuh, Optimization of available C compilers for the MC68HC11, Proceedings of the 30th annual Southeast regional conference, April 08-10, 1992, Raleigh, North Carolina
E. Pelegrí-Llopart , S. L. Graham, Optimal code generation for expression trees: an application BURS theory, Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.294-308, January 10-13, 1988, San Diego, California, United States
M. Corazao , M. Khalaf , L. Guerra , M. Potkonjak , J. Rabaey, Instruction set mapping for performance optimization, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.518-521, November 07-11, 1993, Santa Clara, California, USA
Ing-Jer Huang , Dao-Zhen Chen, A new approach to assembly software retargeting for microcontrollers, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.229-234, January 2000, Yokohama, Japan
Keith Cooper , Linda Torczon, Engineering a Compiler: International Student Edition, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Peter Marwedel, Code generation for core processors, Proceedings of the 34th annual Design Automation Conference, p.232-237, June 09-13, 1997, Anaheim, California, USA
Tanaka Hiroaki , Yoshinori Takeuchi , Keishi Sakanushi , Masaharu Imai , Yutaka Ota , Nobu Matsumoto , Masaki Nakagawa, Pack instruction generation for media pUsing multi-valued decision diagram, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
David Ryan Koes , Seth Copen Goldstein, Near-optimal instruction selection on dags, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA
Thomas Reps , Susan Horwitz , Mooly Sagiv, Precise interprocedural dataflow analysis via graph reachability, Proceedings of the 22nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.49-61, January 23-25, 1995, San Francisco, California, USA
Paul Cockshott, Vector Pascal an array language for multimedia code, ACM SIGAPL APL Quote Quad, v.32 n.4, p.83-91, June 2002
Steven Bashford , Rainer Leupers, Phase-Coupled Mapping of Data Flow Graphs to Irregular Data Paths, Design Automation for Embedded Systems, v.4 n.2-3, p.119-165, March     1999
Jonghee M. Youn , Jongwon Lee , Yunheung Paek , Jongwung Kim , Jeonghun Cho, Implementing dynamic implied addressing mode for multi-output instructions, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Ing-Jer Huang , Wen-Fu Kao, A Machine State Transition Approach to Instruction Retargeting for Embedded Microprocessors, Design Automation for Embedded Systems, v.5 n.2, p.153-177, June      2000
Jianwen Zhu , Daniel D. Gajski, A unified formal model of ISA and FSMD, Proceedings of the seventh international workshop on Hardware/software codesign, p.121-125, March 1999, Rome, Italy
R. Leupers , P. Marwedel, Instruction selection for embedded DSPs with complex instructions, Proceedings of the conference on European design automation, p.200-205, September 1996, Geneva, Switzerland
Maghsoud Abbaspour , Jianwen Zhu, Retargetable binary utilities, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA
Boris Shingarov, Live Introspection of Target-Agnostic JIT in Simulation, Proceedings of the International Workshop on Smalltalk Technologies, p.1-9, July 15-16, 2015, Brescia, Italy
Dmitry Boulytchev , Dmitry Lomov, An Empirical Study of Retargetable Compilers, Revised Papers from the 4th International Andrei Ershov Memorial Conference on Perspectives of System Informatics: Akademgorodok, Novosibirsk, Russia, p.328-335, July 02-06, 2001
Kelvin S. Bryant , Jon Mauney, Gras: A general framework for combining automatic code generation and register allocation, Computer Languages, v.21 n.2, p.101-112, July, 1995
Christopher W. Fraser , David R. Hanson , Todd A. Proebsting, Engineering a simple, efficient code-generator generator, ACM Letters on Programming Languages and Systems (LOPLAS), v.1 n.3, p.213-226, Sept. 1992
Marnix Arnold , Henk Corporaal, Designing domain-specific processors, Proceedings of the ninth international symposium on Hardware/software codesign, p.61-66, April 2001, Copenhagen, Denmark
Weimin Chen , Volker Turau, An optimized implementation for VML based on pattern matching and dynamic programming, Proceedings of the third international conference on Information and knowledge management, p.88-96, November 29-December 02, 1994, Gaithersburg, Maryland, USA
Dai Guilan , Zhang Suqing , Tian Jinlan , Jiang Weidu, A study of compiler techniques for multiple targets in compiler infrastructures, ACM SIGPLAN Notices, v.37 n.6, June 2002
Elliot Waingold , Michael Taylor , Devabhaktuni Srikrishna , Vivek Sarkar , Walter Lee , Victor Lee , Jang Kim , Matthew Frank , Peter Finch , Rajeev Barua , Jonathan Babb , Saman Amarasinghe , Anant Agarwal, Baring It All to Software: Raw Machines, Computer, v.30 n.9, p.86-93, September 1997
Michael D. Sharp , Steve W. Otto, A Class-Specific Optimizing Compiler, Scientific Programming, v.2 n.4, p.235-238, December 1993
Guido Araujo , Sharad Malik , Mike Tien-Chien Lee, Using register-transfer paths in code generation for heterogeneous memory-register architectures, Proceedings of the 33rd annual conference on Design automation, p.591-596, June 03-07, 1996, Las Vegas, Nevada, United States
Guido Araujo , Sharad Malik, Optimal code generation for embedded memory non-homogeneous register architectures, Proceedings of the 8th international symposium on System synthesis, p.36-41, September 13-15, 1995, Cannes, France
Fernanda Kri , Carlos Gómez , Paz Caro, Overview of metaheuristics methods in compilation, Proceedings of the 4th Mexican international conference on Advances in Artificial Intelligence, November 14-18, 2005, Mexico
Hanno Scharwaechter , David Kammler , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, A retargetable framework for compiler/architecture co-development, Design Automation for Embedded Systems, v.15 n.3-4, p.311-342, December  2011
Joseph A. Fisher , Paolo Faraboschi , Cliff Young, Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
Bharat Jayaraman , Kannan Govindarajan , Surya Mantha, Preference logic grammars, Computer Languages, v.24 n.3, p.179-196, October, 1998
Anton Chernoff , Ray Hookway, DIGITAL FX!32 running 32-bit ×86 applications on alpha NT, Proceedings of the USENIX Windows NT Workshop on The USENIX Windows NT Workshop 1997, p.2-2, August 11-13, 1997, Seattle, Washington
Boris Burshteyn, Generation and recognition of formal languages by modifiable grammars, ACM SIGPLAN Notices, v.25 n.12, p.45-53, Dec. 1990
Hiroaki Tanaka , Yoshinori Takeuchi , Keishi Sakanushi , Masaharu Imai , Hiroki Tagawa , Yutaka Ota , Nobu Matsumoto, Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E90-A n.12, p.2800-2809, December 2007
Mark Kahrs , Bart N. Locanthi , Robert C. Restrick III, Technology Mapping in Circuit Design Aids, IEEE Design & Test, v.11 n.3, p.39-47, July 1994
K. S. Venugopal , Geetha Manjunath , Venkatesh Krishnan, sEc: A Portable Interpreter Optimizing Technique for Embedded Java Virtual Machine, Proceedings of the 2nd Java Virtual Machine Research and Technology Symposium, p.127-138, August 01-02, 2002
Maxwell Souza , Daniel Nic$#225;cio , Guido Araújo, ISAMAP: instruction mapping driven by dynamic binary translation, Proceedings of the 2010 international conference on Computer Architecture, June 19-23, 2010, Saint-Malo, France
R. Leupers , P. Marwedel, Instruction-Set Modeling for ASIP Code Generation, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.77, January 03-06, 1996
Jianjiang Ceng , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun, C Compiler Retargeting Based on Instruction Semantics Models, Proceedings of the conference on Design, Automation and Test in Europe, p.1150-1155, March 07-11, 2005
Rainer Leupers, Code generation for embedded processors, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain
Rainer Leupers , Peter Marwedel, Retargetable Code Generation Based on Structural Processor Description, Design Automation for Embedded Systems, v.3 n.1, p.75-108, January   1998
Jens Wagner , Rainer Leupers, C Compiler Design for an Industrial Network Processor, ACM SIGPLAN Notices, v.36 n.8, p.155-164, Aug. 2001
Gert Goossens , Johan Van Praet , Dirk Lanneer , Werner Geurts , Augusli Kifli , Clifford Liem , Pierre G. Paulin, Embedded software in real-time signal processing systems: design technologies, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Paul Cockshott , Greg Michaelson, Orthogonal parallel processing in vector Pascal, Computer Languages, Systems and Structures, v.32 n.1, p.2-41, April, 2006
Ingrid Verbauwhede , Jan M. Rabaey, Synthesis for real time systems: Solutions and challenges, Journal of VLSI Signal Processing Systems, v.9 n.1-2, p.67-88, Jan. 1995
