// Seed: 1536281095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input id_27;
  input id_26;
  input id_25;
  output id_24;
  output id_23;
  input id_22;
  input id_21;
  output id_20;
  input id_19;
  input id_18;
  output id_17;
  output id_16;
  input id_15;
  input id_14;
  input id_13;
  output id_12;
  inout id_11;
  output id_10;
  input id_9;
  input id_8;
  inout id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  reg id_27;
  type_33(
      id_20, 1
  );
  reg id_28 = id_22;
  assign id_27 = id_13;
  assign id_24 = "";
  always @(id_22) begin
    id_6[{1, 1}] = 'b0;
  end
  logic id_29;
  always begin
    if (id_3) begin
      id_12 = id_9 < id_13;
    end
  end
  assign id_12 = 1;
  generate
    logic id_30;
    always @(posedge id_9 or 1) id_28 <= id_27;
    logic id_31;
    assign id_27 = {1{1'b0 & id_8}};
  endgenerate
endmodule
