Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:53:58 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/rendering_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                       Instance                                       |                                         Module                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                         |                                                                                  (top) |       7229 |       7164 |       0 |   65 | 15056 |     16 |      3 |         12 |
|   bd_0_i                                                                             |                                                                                   bd_0 |       7229 |       7164 |       0 |   65 | 15056 |     16 |      3 |         12 |
|     hls_inst                                                                         |                                                                        bd_0_hls_inst_0 |       7229 |       7164 |       0 |   65 | 15056 |     16 |      3 |         12 |
|       (hls_inst)                                                                     |                                                                        bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                           |                                                              bd_0_hls_inst_0_rendering |       7229 |       7164 |       0 |   65 | 15056 |     16 |      3 |         12 |
|         (inst)                                                                       |                                                              bd_0_hls_inst_0_rendering |        331 |        331 |       0 |    0 | 12516 |      0 |      0 |          3 |
|         grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202     | bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL |         44 |         44 |       0 |    0 |   100 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202) | bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL |         35 |         35 |       0 |    0 |    98 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                   |                    bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_12 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_COLORING_FB_fu_9208                                   |                               bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB |         92 |         92 |       0 |    0 |    67 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_COLORING_FB_fu_9208)                               |                               bd_0_hls_inst_0_rendering_rendering_Pipeline_COLORING_FB |          0 |          0 |       0 |    0 |    65 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                   |                    bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_11 |         92 |         92 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_RAST2_fu_6162                                         |                                     bd_0_hls_inst_0_rendering_rendering_Pipeline_RAST2 |       3234 |       3169 |       0 |   65 |  1997 |      0 |      0 |          6 |
|           (grp_rendering_Pipeline_RAST2_fu_6162)                                     |                                     bd_0_hls_inst_0_rendering_rendering_Pipeline_RAST2 |        224 |        204 |       0 |   20 |   404 |      0 |      0 |          3 |
|           flow_control_loop_pipe_sequential_init_U                                   |                     bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_6 |         96 |         96 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mac_mulsub_9s_9s_18s_18_4_1_U6                                             |                                  bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1 |        275 |        275 |       0 |    0 |     0 |      0 |      0 |          1 |
|             rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U                          |                       bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_10 |        275 |        275 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mac_mulsub_9s_9s_18s_18_4_1_U7                                             |                                bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_7 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          1 |
|             rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U                          |                        bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_9 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          1 |
|           mac_mulsub_9s_9s_18s_18_4_1_U8                                             |                                bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_8 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U                          |                          bd_0_hls_inst_0_rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|           udiv_31ns_8ns_8_35_1_U2                                                    |                                         bd_0_hls_inst_0_rendering_udiv_31ns_8ns_8_35_1 |       1293 |       1286 |       0 |    7 |   656 |      0 |      0 |          0 |
|             (udiv_31ns_8ns_8_35_1_U2)                                                |                                         bd_0_hls_inst_0_rendering_udiv_31ns_8ns_8_35_1 |          7 |          0 |       0 |    7 |     1 |      0 |      0 |          0 |
|             rendering_udiv_31ns_8ns_8_35_1_divider_u                                 |                                 bd_0_hls_inst_0_rendering_udiv_31ns_8ns_8_35_1_divider |       1286 |       1286 |       0 |    0 |   655 |      0 |      0 |          0 |
|           urem_31ns_8ns_8_35_1_U1                                                    |                                         bd_0_hls_inst_0_rendering_urem_31ns_8ns_8_35_1 |       1327 |       1289 |       0 |   38 |   935 |      0 |      0 |          0 |
|             (urem_31ns_8ns_8_35_1_U1)                                                |                                         bd_0_hls_inst_0_rendering_urem_31ns_8ns_8_35_1 |          8 |          0 |       0 |    8 |     9 |      0 |      0 |          0 |
|             rendering_urem_31ns_8ns_8_35_1_divider_u                                 |                                 bd_0_hls_inst_0_rendering_urem_31ns_8ns_8_35_1_divider |       1319 |       1289 |       0 |   30 |   926 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_7684           |       bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL |         69 |         69 |       0 |    0 |   100 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL_fu_7684)       |       bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL |         60 |         60 |       0 |    0 |    98 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                   |                     bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init_5 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_rendering_Pipeline_ZCULLING_fu_7690                                      |                                  bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING |       3435 |       3435 |       0 |    0 |   276 |      0 |      0 |          0 |
|           (grp_rendering_Pipeline_ZCULLING_fu_7690)                                  |                                  bd_0_hls_inst_0_rendering_rendering_Pipeline_ZCULLING |         40 |         40 |       0 |    0 |   274 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                   |                       bd_0_hls_inst_0_rendering_flow_control_loop_pipe_sequential_init |        155 |        155 |       0 |    0 |     2 |      0 |      0 |          0 |
|           sparsemux_1001_9_8_1_1_U1532                                               |                                       bd_0_hls_inst_0_rendering_sparsemux_1001_9_8_1_1 |       1080 |       1080 |       0 |    0 |     0 |      0 |      0 |          0 |
|           sparsemux_1001_9_8_1_1_U1533                                               |                                     bd_0_hls_inst_0_rendering_sparsemux_1001_9_8_1_1_3 |       1080 |       1080 |       0 |    0 |     0 |      0 |      0 |          0 |
|           sparsemux_1001_9_8_1_1_U1534                                               |                                     bd_0_hls_inst_0_rendering_sparsemux_1001_9_8_1_1_4 |       1080 |       1080 |       0 |    0 |     0 |      0 |      0 |          0 |
|         mul_8ns_10ns_17_3_1_U3050                                                    |                                          bd_0_hls_inst_0_rendering_mul_8ns_10ns_17_3_1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          1 |
|         mul_8ns_10ns_17_3_1_U3051                                                    |                                        bd_0_hls_inst_0_rendering_mul_8ns_10ns_17_3_1_0 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          1 |
|         mul_8ns_10ns_17_3_1_U3052                                                    |                                        bd_0_hls_inst_0_rendering_mul_8ns_10ns_17_3_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          1 |
|         pixels_color_U                                                               |                                   bd_0_hls_inst_0_rendering_pixels_color_RAM_AUTO_1R1W |          3 |          3 |       0 |    0 |     0 |      0 |      1 |          0 |
|         pixels_x_U                                                                   |                                       bd_0_hls_inst_0_rendering_pixels_x_RAM_AUTO_1R1W |          4 |          4 |       0 |    0 |     0 |      0 |      1 |          0 |
|         pixels_y_U                                                                   |                                     bd_0_hls_inst_0_rendering_pixels_x_RAM_AUTO_1R1W_2 |          4 |          4 |       0 |    0 |     0 |      0 |      1 |          0 |
|         z_buffer_U                                                                   |                                       bd_0_hls_inst_0_rendering_z_buffer_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |     16 |      0 |          0 |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


