/// Auto-generated bit field definitions for TC2
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::tc2 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TC2 Bit Field Definitions
// ============================================================================

/// CCR0 - Channel Control Register (channel = 0)
namespace ccr0 {
    /// Counter Clock Enable Command
    /// Position: 0, Width: 1
    /// Access: write-only
    using CLKEN = BitField<0, 1>;
    constexpr uint32_t CLKEN_Pos = 0;
    constexpr uint32_t CLKEN_Msk = CLKEN::mask;

    /// Counter Clock Disable Command
    /// Position: 1, Width: 1
    /// Access: write-only
    using CLKDIS = BitField<1, 1>;
    constexpr uint32_t CLKDIS_Pos = 1;
    constexpr uint32_t CLKDIS_Msk = CLKDIS::mask;

    /// Software Trigger Command
    /// Position: 2, Width: 1
    /// Access: write-only
    using SWTRG = BitField<2, 1>;
    constexpr uint32_t SWTRG_Pos = 2;
    constexpr uint32_t SWTRG_Msk = SWTRG::mask;

}  // namespace ccr0

/// CMR0 - Channel Mode Register (channel = 0)
namespace cmr0 {
    /// Clock Selection
    /// Position: 0, Width: 3
    /// Access: read-write
    using TCCLKS = BitField<0, 3>;
    constexpr uint32_t TCCLKS_Pos = 0;
    constexpr uint32_t TCCLKS_Msk = TCCLKS::mask;
    /// Enumerated values for TCCLKS
    namespace tcclks {
        constexpr uint32_t TIMER_CLOCK1 = 0;
        constexpr uint32_t TIMER_CLOCK2 = 1;
        constexpr uint32_t TIMER_CLOCK3 = 2;
        constexpr uint32_t TIMER_CLOCK4 = 3;
        constexpr uint32_t TIMER_CLOCK5 = 4;
        constexpr uint32_t XC0 = 5;
        constexpr uint32_t XC1 = 6;
        constexpr uint32_t XC2 = 7;
    }

    /// Clock Invert
    /// Position: 3, Width: 1
    /// Access: read-write
    using CLKI = BitField<3, 1>;
    constexpr uint32_t CLKI_Pos = 3;
    constexpr uint32_t CLKI_Msk = CLKI::mask;

    /// Burst Signal Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using BURST = BitField<4, 2>;
    constexpr uint32_t BURST_Pos = 4;
    constexpr uint32_t BURST_Msk = BURST::mask;
    /// Enumerated values for BURST
    namespace burst {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// Counter Clock Stopped with RB Loading
    /// Position: 6, Width: 1
    /// Access: read-write
    using LDBSTOP = BitField<6, 1>;
    constexpr uint32_t LDBSTOP_Pos = 6;
    constexpr uint32_t LDBSTOP_Msk = LDBSTOP::mask;

    /// Counter Clock Disable with RB Loading
    /// Position: 7, Width: 1
    /// Access: read-write
    using LDBDIS = BitField<7, 1>;
    constexpr uint32_t LDBDIS_Pos = 7;
    constexpr uint32_t LDBDIS_Msk = LDBDIS::mask;

    /// External Trigger Edge Selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using ETRGEDG = BitField<8, 2>;
    constexpr uint32_t ETRGEDG_Pos = 8;
    constexpr uint32_t ETRGEDG_Msk = ETRGEDG::mask;
    /// Enumerated values for ETRGEDG
    namespace etrgedg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// TIOA or TIOB External Trigger Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using ABETRG = BitField<10, 1>;
    constexpr uint32_t ABETRG_Pos = 10;
    constexpr uint32_t ABETRG_Msk = ABETRG::mask;

    /// RC Compare Trigger Enable
    /// Position: 14, Width: 1
    /// Access: read-write
    using CPCTRG = BitField<14, 1>;
    constexpr uint32_t CPCTRG_Pos = 14;
    constexpr uint32_t CPCTRG_Msk = CPCTRG::mask;

    /// Waveform Mode
    /// Position: 15, Width: 1
    /// Access: read-write
    using WAVE = BitField<15, 1>;
    constexpr uint32_t WAVE_Pos = 15;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// RA Loading Edge Selection
    /// Position: 16, Width: 2
    /// Access: read-write
    using LDRA = BitField<16, 2>;
    constexpr uint32_t LDRA_Pos = 16;
    constexpr uint32_t LDRA_Msk = LDRA::mask;
    /// Enumerated values for LDRA
    namespace ldra {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// RB Loading Edge Selection
    /// Position: 18, Width: 2
    /// Access: read-write
    using LDRB = BitField<18, 2>;
    constexpr uint32_t LDRB_Pos = 18;
    constexpr uint32_t LDRB_Msk = LDRB::mask;
    /// Enumerated values for LDRB
    namespace ldrb {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

}  // namespace cmr0

/// CMR0_WAVE_EQ_1 - Channel Mode Register (channel = 0)
namespace cmr0_wave_eq_1 {
    /// Clock Selection
    /// Position: 0, Width: 3
    /// Access: read-write
    using TCCLKS = BitField<0, 3>;
    constexpr uint32_t TCCLKS_Pos = 0;
    constexpr uint32_t TCCLKS_Msk = TCCLKS::mask;
    /// Enumerated values for TCCLKS
    namespace tcclks {
        constexpr uint32_t TIMER_CLOCK1 = 0;
        constexpr uint32_t TIMER_CLOCK2 = 1;
        constexpr uint32_t TIMER_CLOCK3 = 2;
        constexpr uint32_t TIMER_CLOCK4 = 3;
        constexpr uint32_t TIMER_CLOCK5 = 4;
        constexpr uint32_t XC0 = 5;
        constexpr uint32_t XC1 = 6;
        constexpr uint32_t XC2 = 7;
    }

    /// Clock Invert
    /// Position: 3, Width: 1
    /// Access: read-write
    using CLKI = BitField<3, 1>;
    constexpr uint32_t CLKI_Pos = 3;
    constexpr uint32_t CLKI_Msk = CLKI::mask;

    /// Burst Signal Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using BURST = BitField<4, 2>;
    constexpr uint32_t BURST_Pos = 4;
    constexpr uint32_t BURST_Msk = BURST::mask;
    /// Enumerated values for BURST
    namespace burst {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// Counter Clock Stopped with RC Compare
    /// Position: 6, Width: 1
    /// Access: read-write
    using CPCSTOP = BitField<6, 1>;
    constexpr uint32_t CPCSTOP_Pos = 6;
    constexpr uint32_t CPCSTOP_Msk = CPCSTOP::mask;

    /// Counter Clock Disable with RC Compare
    /// Position: 7, Width: 1
    /// Access: read-write
    using CPCDIS = BitField<7, 1>;
    constexpr uint32_t CPCDIS_Pos = 7;
    constexpr uint32_t CPCDIS_Msk = CPCDIS::mask;

    /// External Event Edge Selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using EEVTEDG = BitField<8, 2>;
    constexpr uint32_t EEVTEDG_Pos = 8;
    constexpr uint32_t EEVTEDG_Msk = EEVTEDG::mask;
    /// Enumerated values for EEVTEDG
    namespace eevtedg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// External Event Selection
    /// Position: 10, Width: 2
    /// Access: read-write
    using EEVT = BitField<10, 2>;
    constexpr uint32_t EEVT_Pos = 10;
    constexpr uint32_t EEVT_Msk = EEVT::mask;
    /// Enumerated values for EEVT
    namespace eevt {
        constexpr uint32_t TIOB = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// External Event Trigger Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using ENETRG = BitField<12, 1>;
    constexpr uint32_t ENETRG_Pos = 12;
    constexpr uint32_t ENETRG_Msk = ENETRG::mask;

    /// Waveform Selection
    /// Position: 13, Width: 2
    /// Access: read-write
    using WAVSEL = BitField<13, 2>;
    constexpr uint32_t WAVSEL_Pos = 13;
    constexpr uint32_t WAVSEL_Msk = WAVSEL::mask;
    /// Enumerated values for WAVSEL
    namespace wavsel {
        constexpr uint32_t UP = 0;
        constexpr uint32_t UPDOWN = 1;
        constexpr uint32_t UP_RC = 2;
        constexpr uint32_t UPDOWN_RC = 3;
    }

    /// Waveform Mode
    /// Position: 15, Width: 1
    /// Access: read-write
    using WAVE = BitField<15, 1>;
    constexpr uint32_t WAVE_Pos = 15;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// RA Compare Effect on TIOA
    /// Position: 16, Width: 2
    /// Access: read-write
    using ACPA = BitField<16, 2>;
    constexpr uint32_t ACPA_Pos = 16;
    constexpr uint32_t ACPA_Msk = ACPA::mask;
    /// Enumerated values for ACPA
    namespace acpa {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RC Compare Effect on TIOA
    /// Position: 18, Width: 2
    /// Access: read-write
    using ACPC = BitField<18, 2>;
    constexpr uint32_t ACPC_Pos = 18;
    constexpr uint32_t ACPC_Msk = ACPC::mask;
    /// Enumerated values for ACPC
    namespace acpc {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// External Event Effect on TIOA
    /// Position: 20, Width: 2
    /// Access: read-write
    using AEEVT = BitField<20, 2>;
    constexpr uint32_t AEEVT_Pos = 20;
    constexpr uint32_t AEEVT_Msk = AEEVT::mask;
    /// Enumerated values for AEEVT
    namespace aeevt {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// Software Trigger Effect on TIOA
    /// Position: 22, Width: 2
    /// Access: read-write
    using ASWTRG = BitField<22, 2>;
    constexpr uint32_t ASWTRG_Pos = 22;
    constexpr uint32_t ASWTRG_Msk = ASWTRG::mask;
    /// Enumerated values for ASWTRG
    namespace aswtrg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RB Compare Effect on TIOB
    /// Position: 24, Width: 2
    /// Access: read-write
    using BCPB = BitField<24, 2>;
    constexpr uint32_t BCPB_Pos = 24;
    constexpr uint32_t BCPB_Msk = BCPB::mask;
    /// Enumerated values for BCPB
    namespace bcpb {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RC Compare Effect on TIOB
    /// Position: 26, Width: 2
    /// Access: read-write
    using BCPC = BitField<26, 2>;
    constexpr uint32_t BCPC_Pos = 26;
    constexpr uint32_t BCPC_Msk = BCPC::mask;
    /// Enumerated values for BCPC
    namespace bcpc {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// External Event Effect on TIOB
    /// Position: 28, Width: 2
    /// Access: read-write
    using BEEVT = BitField<28, 2>;
    constexpr uint32_t BEEVT_Pos = 28;
    constexpr uint32_t BEEVT_Msk = BEEVT::mask;
    /// Enumerated values for BEEVT
    namespace beevt {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// Software Trigger Effect on TIOB
    /// Position: 30, Width: 2
    /// Access: read-write
    using BSWTRG = BitField<30, 2>;
    constexpr uint32_t BSWTRG_Pos = 30;
    constexpr uint32_t BSWTRG_Msk = BSWTRG::mask;
    /// Enumerated values for BSWTRG
    namespace bswtrg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

}  // namespace cmr0_wave_eq_1

/// SMMR0 - Stepper Motor Mode Register (channel = 0)
namespace smmr0 {
    /// Gray Count Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using GCEN = BitField<0, 1>;
    constexpr uint32_t GCEN_Pos = 0;
    constexpr uint32_t GCEN_Msk = GCEN::mask;

    /// DOWN Count
    /// Position: 1, Width: 1
    /// Access: read-write
    using DOWN = BitField<1, 1>;
    constexpr uint32_t DOWN_Pos = 1;
    constexpr uint32_t DOWN_Msk = DOWN::mask;

}  // namespace smmr0

/// CV0 - Counter Value (channel = 0)
namespace cv0 {
    /// Counter Value
    /// Position: 0, Width: 32
    /// Access: read-only
    using CV = BitField<0, 32>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

}  // namespace cv0

/// RA0 - Register A (channel = 0)
namespace ra0 {
    /// Register A
    /// Position: 0, Width: 32
    /// Access: read-write
    using RA = BitField<0, 32>;
    constexpr uint32_t RA_Pos = 0;
    constexpr uint32_t RA_Msk = RA::mask;

}  // namespace ra0

/// RB0 - Register B (channel = 0)
namespace rb0 {
    /// Register B
    /// Position: 0, Width: 32
    /// Access: read-write
    using RB = BitField<0, 32>;
    constexpr uint32_t RB_Pos = 0;
    constexpr uint32_t RB_Msk = RB::mask;

}  // namespace rb0

/// RC0 - Register C (channel = 0)
namespace rc0 {
    /// Register C
    /// Position: 0, Width: 32
    /// Access: read-write
    using RC = BitField<0, 32>;
    constexpr uint32_t RC_Pos = 0;
    constexpr uint32_t RC_Msk = RC::mask;

}  // namespace rc0

/// SR0 - Status Register (channel = 0)
namespace sr0 {
    /// Counter Overflow Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

    /// Clock Enabling Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using CLKSTA = BitField<16, 1>;
    constexpr uint32_t CLKSTA_Pos = 16;
    constexpr uint32_t CLKSTA_Msk = CLKSTA::mask;

    /// TIOA Mirror
    /// Position: 17, Width: 1
    /// Access: read-only
    using MTIOA = BitField<17, 1>;
    constexpr uint32_t MTIOA_Pos = 17;
    constexpr uint32_t MTIOA_Msk = MTIOA::mask;

    /// TIOB Mirror
    /// Position: 18, Width: 1
    /// Access: read-only
    using MTIOB = BitField<18, 1>;
    constexpr uint32_t MTIOB_Pos = 18;
    constexpr uint32_t MTIOB_Msk = MTIOB::mask;

}  // namespace sr0

/// IER0 - Interrupt Enable Register (channel = 0)
namespace ier0 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: write-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: write-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: write-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: write-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: write-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: write-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: write-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: write-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace ier0

/// IDR0 - Interrupt Disable Register (channel = 0)
namespace idr0 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: write-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: write-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: write-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: write-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: write-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: write-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: write-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: write-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace idr0

/// IMR0 - Interrupt Mask Register (channel = 0)
namespace imr0 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: read-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: read-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: read-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: read-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: read-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: read-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: read-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: read-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace imr0

/// CCR1 - Channel Control Register (channel = 1)
namespace ccr1 {
    /// Counter Clock Enable Command
    /// Position: 0, Width: 1
    /// Access: write-only
    using CLKEN = BitField<0, 1>;
    constexpr uint32_t CLKEN_Pos = 0;
    constexpr uint32_t CLKEN_Msk = CLKEN::mask;

    /// Counter Clock Disable Command
    /// Position: 1, Width: 1
    /// Access: write-only
    using CLKDIS = BitField<1, 1>;
    constexpr uint32_t CLKDIS_Pos = 1;
    constexpr uint32_t CLKDIS_Msk = CLKDIS::mask;

    /// Software Trigger Command
    /// Position: 2, Width: 1
    /// Access: write-only
    using SWTRG = BitField<2, 1>;
    constexpr uint32_t SWTRG_Pos = 2;
    constexpr uint32_t SWTRG_Msk = SWTRG::mask;

}  // namespace ccr1

/// CMR1 - Channel Mode Register (channel = 1)
namespace cmr1 {
    /// Clock Selection
    /// Position: 0, Width: 3
    /// Access: read-write
    using TCCLKS = BitField<0, 3>;
    constexpr uint32_t TCCLKS_Pos = 0;
    constexpr uint32_t TCCLKS_Msk = TCCLKS::mask;
    /// Enumerated values for TCCLKS
    namespace tcclks {
        constexpr uint32_t TIMER_CLOCK1 = 0;
        constexpr uint32_t TIMER_CLOCK2 = 1;
        constexpr uint32_t TIMER_CLOCK3 = 2;
        constexpr uint32_t TIMER_CLOCK4 = 3;
        constexpr uint32_t TIMER_CLOCK5 = 4;
        constexpr uint32_t XC0 = 5;
        constexpr uint32_t XC1 = 6;
        constexpr uint32_t XC2 = 7;
    }

    /// Clock Invert
    /// Position: 3, Width: 1
    /// Access: read-write
    using CLKI = BitField<3, 1>;
    constexpr uint32_t CLKI_Pos = 3;
    constexpr uint32_t CLKI_Msk = CLKI::mask;

    /// Burst Signal Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using BURST = BitField<4, 2>;
    constexpr uint32_t BURST_Pos = 4;
    constexpr uint32_t BURST_Msk = BURST::mask;
    /// Enumerated values for BURST
    namespace burst {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// Counter Clock Stopped with RB Loading
    /// Position: 6, Width: 1
    /// Access: read-write
    using LDBSTOP = BitField<6, 1>;
    constexpr uint32_t LDBSTOP_Pos = 6;
    constexpr uint32_t LDBSTOP_Msk = LDBSTOP::mask;

    /// Counter Clock Disable with RB Loading
    /// Position: 7, Width: 1
    /// Access: read-write
    using LDBDIS = BitField<7, 1>;
    constexpr uint32_t LDBDIS_Pos = 7;
    constexpr uint32_t LDBDIS_Msk = LDBDIS::mask;

    /// External Trigger Edge Selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using ETRGEDG = BitField<8, 2>;
    constexpr uint32_t ETRGEDG_Pos = 8;
    constexpr uint32_t ETRGEDG_Msk = ETRGEDG::mask;
    /// Enumerated values for ETRGEDG
    namespace etrgedg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// TIOA or TIOB External Trigger Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using ABETRG = BitField<10, 1>;
    constexpr uint32_t ABETRG_Pos = 10;
    constexpr uint32_t ABETRG_Msk = ABETRG::mask;

    /// RC Compare Trigger Enable
    /// Position: 14, Width: 1
    /// Access: read-write
    using CPCTRG = BitField<14, 1>;
    constexpr uint32_t CPCTRG_Pos = 14;
    constexpr uint32_t CPCTRG_Msk = CPCTRG::mask;

    /// Waveform Mode
    /// Position: 15, Width: 1
    /// Access: read-write
    using WAVE = BitField<15, 1>;
    constexpr uint32_t WAVE_Pos = 15;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// RA Loading Edge Selection
    /// Position: 16, Width: 2
    /// Access: read-write
    using LDRA = BitField<16, 2>;
    constexpr uint32_t LDRA_Pos = 16;
    constexpr uint32_t LDRA_Msk = LDRA::mask;
    /// Enumerated values for LDRA
    namespace ldra {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// RB Loading Edge Selection
    /// Position: 18, Width: 2
    /// Access: read-write
    using LDRB = BitField<18, 2>;
    constexpr uint32_t LDRB_Pos = 18;
    constexpr uint32_t LDRB_Msk = LDRB::mask;
    /// Enumerated values for LDRB
    namespace ldrb {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

}  // namespace cmr1

/// CMR1_WAVE_EQ_1 - Channel Mode Register (channel = 1)
namespace cmr1_wave_eq_1 {
    /// Clock Selection
    /// Position: 0, Width: 3
    /// Access: read-write
    using TCCLKS = BitField<0, 3>;
    constexpr uint32_t TCCLKS_Pos = 0;
    constexpr uint32_t TCCLKS_Msk = TCCLKS::mask;
    /// Enumerated values for TCCLKS
    namespace tcclks {
        constexpr uint32_t TIMER_CLOCK1 = 0;
        constexpr uint32_t TIMER_CLOCK2 = 1;
        constexpr uint32_t TIMER_CLOCK3 = 2;
        constexpr uint32_t TIMER_CLOCK4 = 3;
        constexpr uint32_t TIMER_CLOCK5 = 4;
        constexpr uint32_t XC0 = 5;
        constexpr uint32_t XC1 = 6;
        constexpr uint32_t XC2 = 7;
    }

    /// Clock Invert
    /// Position: 3, Width: 1
    /// Access: read-write
    using CLKI = BitField<3, 1>;
    constexpr uint32_t CLKI_Pos = 3;
    constexpr uint32_t CLKI_Msk = CLKI::mask;

    /// Burst Signal Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using BURST = BitField<4, 2>;
    constexpr uint32_t BURST_Pos = 4;
    constexpr uint32_t BURST_Msk = BURST::mask;
    /// Enumerated values for BURST
    namespace burst {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// Counter Clock Stopped with RC Compare
    /// Position: 6, Width: 1
    /// Access: read-write
    using CPCSTOP = BitField<6, 1>;
    constexpr uint32_t CPCSTOP_Pos = 6;
    constexpr uint32_t CPCSTOP_Msk = CPCSTOP::mask;

    /// Counter Clock Disable with RC Compare
    /// Position: 7, Width: 1
    /// Access: read-write
    using CPCDIS = BitField<7, 1>;
    constexpr uint32_t CPCDIS_Pos = 7;
    constexpr uint32_t CPCDIS_Msk = CPCDIS::mask;

    /// External Event Edge Selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using EEVTEDG = BitField<8, 2>;
    constexpr uint32_t EEVTEDG_Pos = 8;
    constexpr uint32_t EEVTEDG_Msk = EEVTEDG::mask;
    /// Enumerated values for EEVTEDG
    namespace eevtedg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// External Event Selection
    /// Position: 10, Width: 2
    /// Access: read-write
    using EEVT = BitField<10, 2>;
    constexpr uint32_t EEVT_Pos = 10;
    constexpr uint32_t EEVT_Msk = EEVT::mask;
    /// Enumerated values for EEVT
    namespace eevt {
        constexpr uint32_t TIOB = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// External Event Trigger Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using ENETRG = BitField<12, 1>;
    constexpr uint32_t ENETRG_Pos = 12;
    constexpr uint32_t ENETRG_Msk = ENETRG::mask;

    /// Waveform Selection
    /// Position: 13, Width: 2
    /// Access: read-write
    using WAVSEL = BitField<13, 2>;
    constexpr uint32_t WAVSEL_Pos = 13;
    constexpr uint32_t WAVSEL_Msk = WAVSEL::mask;
    /// Enumerated values for WAVSEL
    namespace wavsel {
        constexpr uint32_t UP = 0;
        constexpr uint32_t UPDOWN = 1;
        constexpr uint32_t UP_RC = 2;
        constexpr uint32_t UPDOWN_RC = 3;
    }

    /// Waveform Mode
    /// Position: 15, Width: 1
    /// Access: read-write
    using WAVE = BitField<15, 1>;
    constexpr uint32_t WAVE_Pos = 15;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// RA Compare Effect on TIOA
    /// Position: 16, Width: 2
    /// Access: read-write
    using ACPA = BitField<16, 2>;
    constexpr uint32_t ACPA_Pos = 16;
    constexpr uint32_t ACPA_Msk = ACPA::mask;
    /// Enumerated values for ACPA
    namespace acpa {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RC Compare Effect on TIOA
    /// Position: 18, Width: 2
    /// Access: read-write
    using ACPC = BitField<18, 2>;
    constexpr uint32_t ACPC_Pos = 18;
    constexpr uint32_t ACPC_Msk = ACPC::mask;
    /// Enumerated values for ACPC
    namespace acpc {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// External Event Effect on TIOA
    /// Position: 20, Width: 2
    /// Access: read-write
    using AEEVT = BitField<20, 2>;
    constexpr uint32_t AEEVT_Pos = 20;
    constexpr uint32_t AEEVT_Msk = AEEVT::mask;
    /// Enumerated values for AEEVT
    namespace aeevt {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// Software Trigger Effect on TIOA
    /// Position: 22, Width: 2
    /// Access: read-write
    using ASWTRG = BitField<22, 2>;
    constexpr uint32_t ASWTRG_Pos = 22;
    constexpr uint32_t ASWTRG_Msk = ASWTRG::mask;
    /// Enumerated values for ASWTRG
    namespace aswtrg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RB Compare Effect on TIOB
    /// Position: 24, Width: 2
    /// Access: read-write
    using BCPB = BitField<24, 2>;
    constexpr uint32_t BCPB_Pos = 24;
    constexpr uint32_t BCPB_Msk = BCPB::mask;
    /// Enumerated values for BCPB
    namespace bcpb {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RC Compare Effect on TIOB
    /// Position: 26, Width: 2
    /// Access: read-write
    using BCPC = BitField<26, 2>;
    constexpr uint32_t BCPC_Pos = 26;
    constexpr uint32_t BCPC_Msk = BCPC::mask;
    /// Enumerated values for BCPC
    namespace bcpc {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// External Event Effect on TIOB
    /// Position: 28, Width: 2
    /// Access: read-write
    using BEEVT = BitField<28, 2>;
    constexpr uint32_t BEEVT_Pos = 28;
    constexpr uint32_t BEEVT_Msk = BEEVT::mask;
    /// Enumerated values for BEEVT
    namespace beevt {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// Software Trigger Effect on TIOB
    /// Position: 30, Width: 2
    /// Access: read-write
    using BSWTRG = BitField<30, 2>;
    constexpr uint32_t BSWTRG_Pos = 30;
    constexpr uint32_t BSWTRG_Msk = BSWTRG::mask;
    /// Enumerated values for BSWTRG
    namespace bswtrg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

}  // namespace cmr1_wave_eq_1

/// SMMR1 - Stepper Motor Mode Register (channel = 1)
namespace smmr1 {
    /// Gray Count Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using GCEN = BitField<0, 1>;
    constexpr uint32_t GCEN_Pos = 0;
    constexpr uint32_t GCEN_Msk = GCEN::mask;

    /// DOWN Count
    /// Position: 1, Width: 1
    /// Access: read-write
    using DOWN = BitField<1, 1>;
    constexpr uint32_t DOWN_Pos = 1;
    constexpr uint32_t DOWN_Msk = DOWN::mask;

}  // namespace smmr1

/// CV1 - Counter Value (channel = 1)
namespace cv1 {
    /// Counter Value
    /// Position: 0, Width: 32
    /// Access: read-only
    using CV = BitField<0, 32>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

}  // namespace cv1

/// RA1 - Register A (channel = 1)
namespace ra1 {
    /// Register A
    /// Position: 0, Width: 32
    /// Access: read-write
    using RA = BitField<0, 32>;
    constexpr uint32_t RA_Pos = 0;
    constexpr uint32_t RA_Msk = RA::mask;

}  // namespace ra1

/// RB1 - Register B (channel = 1)
namespace rb1 {
    /// Register B
    /// Position: 0, Width: 32
    /// Access: read-write
    using RB = BitField<0, 32>;
    constexpr uint32_t RB_Pos = 0;
    constexpr uint32_t RB_Msk = RB::mask;

}  // namespace rb1

/// RC1 - Register C (channel = 1)
namespace rc1 {
    /// Register C
    /// Position: 0, Width: 32
    /// Access: read-write
    using RC = BitField<0, 32>;
    constexpr uint32_t RC_Pos = 0;
    constexpr uint32_t RC_Msk = RC::mask;

}  // namespace rc1

/// SR1 - Status Register (channel = 1)
namespace sr1 {
    /// Counter Overflow Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

    /// Clock Enabling Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using CLKSTA = BitField<16, 1>;
    constexpr uint32_t CLKSTA_Pos = 16;
    constexpr uint32_t CLKSTA_Msk = CLKSTA::mask;

    /// TIOA Mirror
    /// Position: 17, Width: 1
    /// Access: read-only
    using MTIOA = BitField<17, 1>;
    constexpr uint32_t MTIOA_Pos = 17;
    constexpr uint32_t MTIOA_Msk = MTIOA::mask;

    /// TIOB Mirror
    /// Position: 18, Width: 1
    /// Access: read-only
    using MTIOB = BitField<18, 1>;
    constexpr uint32_t MTIOB_Pos = 18;
    constexpr uint32_t MTIOB_Msk = MTIOB::mask;

}  // namespace sr1

/// IER1 - Interrupt Enable Register (channel = 1)
namespace ier1 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: write-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: write-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: write-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: write-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: write-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: write-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: write-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: write-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace ier1

/// IDR1 - Interrupt Disable Register (channel = 1)
namespace idr1 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: write-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: write-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: write-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: write-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: write-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: write-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: write-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: write-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace idr1

/// IMR1 - Interrupt Mask Register (channel = 1)
namespace imr1 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: read-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: read-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: read-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: read-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: read-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: read-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: read-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: read-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace imr1

/// CCR2 - Channel Control Register (channel = 2)
namespace ccr2 {
    /// Counter Clock Enable Command
    /// Position: 0, Width: 1
    /// Access: write-only
    using CLKEN = BitField<0, 1>;
    constexpr uint32_t CLKEN_Pos = 0;
    constexpr uint32_t CLKEN_Msk = CLKEN::mask;

    /// Counter Clock Disable Command
    /// Position: 1, Width: 1
    /// Access: write-only
    using CLKDIS = BitField<1, 1>;
    constexpr uint32_t CLKDIS_Pos = 1;
    constexpr uint32_t CLKDIS_Msk = CLKDIS::mask;

    /// Software Trigger Command
    /// Position: 2, Width: 1
    /// Access: write-only
    using SWTRG = BitField<2, 1>;
    constexpr uint32_t SWTRG_Pos = 2;
    constexpr uint32_t SWTRG_Msk = SWTRG::mask;

}  // namespace ccr2

/// CMR2 - Channel Mode Register (channel = 2)
namespace cmr2 {
    /// Clock Selection
    /// Position: 0, Width: 3
    /// Access: read-write
    using TCCLKS = BitField<0, 3>;
    constexpr uint32_t TCCLKS_Pos = 0;
    constexpr uint32_t TCCLKS_Msk = TCCLKS::mask;
    /// Enumerated values for TCCLKS
    namespace tcclks {
        constexpr uint32_t TIMER_CLOCK1 = 0;
        constexpr uint32_t TIMER_CLOCK2 = 1;
        constexpr uint32_t TIMER_CLOCK3 = 2;
        constexpr uint32_t TIMER_CLOCK4 = 3;
        constexpr uint32_t TIMER_CLOCK5 = 4;
        constexpr uint32_t XC0 = 5;
        constexpr uint32_t XC1 = 6;
        constexpr uint32_t XC2 = 7;
    }

    /// Clock Invert
    /// Position: 3, Width: 1
    /// Access: read-write
    using CLKI = BitField<3, 1>;
    constexpr uint32_t CLKI_Pos = 3;
    constexpr uint32_t CLKI_Msk = CLKI::mask;

    /// Burst Signal Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using BURST = BitField<4, 2>;
    constexpr uint32_t BURST_Pos = 4;
    constexpr uint32_t BURST_Msk = BURST::mask;
    /// Enumerated values for BURST
    namespace burst {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// Counter Clock Stopped with RB Loading
    /// Position: 6, Width: 1
    /// Access: read-write
    using LDBSTOP = BitField<6, 1>;
    constexpr uint32_t LDBSTOP_Pos = 6;
    constexpr uint32_t LDBSTOP_Msk = LDBSTOP::mask;

    /// Counter Clock Disable with RB Loading
    /// Position: 7, Width: 1
    /// Access: read-write
    using LDBDIS = BitField<7, 1>;
    constexpr uint32_t LDBDIS_Pos = 7;
    constexpr uint32_t LDBDIS_Msk = LDBDIS::mask;

    /// External Trigger Edge Selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using ETRGEDG = BitField<8, 2>;
    constexpr uint32_t ETRGEDG_Pos = 8;
    constexpr uint32_t ETRGEDG_Msk = ETRGEDG::mask;
    /// Enumerated values for ETRGEDG
    namespace etrgedg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// TIOA or TIOB External Trigger Selection
    /// Position: 10, Width: 1
    /// Access: read-write
    using ABETRG = BitField<10, 1>;
    constexpr uint32_t ABETRG_Pos = 10;
    constexpr uint32_t ABETRG_Msk = ABETRG::mask;

    /// RC Compare Trigger Enable
    /// Position: 14, Width: 1
    /// Access: read-write
    using CPCTRG = BitField<14, 1>;
    constexpr uint32_t CPCTRG_Pos = 14;
    constexpr uint32_t CPCTRG_Msk = CPCTRG::mask;

    /// Waveform Mode
    /// Position: 15, Width: 1
    /// Access: read-write
    using WAVE = BitField<15, 1>;
    constexpr uint32_t WAVE_Pos = 15;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// RA Loading Edge Selection
    /// Position: 16, Width: 2
    /// Access: read-write
    using LDRA = BitField<16, 2>;
    constexpr uint32_t LDRA_Pos = 16;
    constexpr uint32_t LDRA_Msk = LDRA::mask;
    /// Enumerated values for LDRA
    namespace ldra {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// RB Loading Edge Selection
    /// Position: 18, Width: 2
    /// Access: read-write
    using LDRB = BitField<18, 2>;
    constexpr uint32_t LDRB_Pos = 18;
    constexpr uint32_t LDRB_Msk = LDRB::mask;
    /// Enumerated values for LDRB
    namespace ldrb {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

}  // namespace cmr2

/// CMR2_WAVE_EQ_1 - Channel Mode Register (channel = 2)
namespace cmr2_wave_eq_1 {
    /// Clock Selection
    /// Position: 0, Width: 3
    /// Access: read-write
    using TCCLKS = BitField<0, 3>;
    constexpr uint32_t TCCLKS_Pos = 0;
    constexpr uint32_t TCCLKS_Msk = TCCLKS::mask;
    /// Enumerated values for TCCLKS
    namespace tcclks {
        constexpr uint32_t TIMER_CLOCK1 = 0;
        constexpr uint32_t TIMER_CLOCK2 = 1;
        constexpr uint32_t TIMER_CLOCK3 = 2;
        constexpr uint32_t TIMER_CLOCK4 = 3;
        constexpr uint32_t TIMER_CLOCK5 = 4;
        constexpr uint32_t XC0 = 5;
        constexpr uint32_t XC1 = 6;
        constexpr uint32_t XC2 = 7;
    }

    /// Clock Invert
    /// Position: 3, Width: 1
    /// Access: read-write
    using CLKI = BitField<3, 1>;
    constexpr uint32_t CLKI_Pos = 3;
    constexpr uint32_t CLKI_Msk = CLKI::mask;

    /// Burst Signal Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using BURST = BitField<4, 2>;
    constexpr uint32_t BURST_Pos = 4;
    constexpr uint32_t BURST_Msk = BURST::mask;
    /// Enumerated values for BURST
    namespace burst {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// Counter Clock Stopped with RC Compare
    /// Position: 6, Width: 1
    /// Access: read-write
    using CPCSTOP = BitField<6, 1>;
    constexpr uint32_t CPCSTOP_Pos = 6;
    constexpr uint32_t CPCSTOP_Msk = CPCSTOP::mask;

    /// Counter Clock Disable with RC Compare
    /// Position: 7, Width: 1
    /// Access: read-write
    using CPCDIS = BitField<7, 1>;
    constexpr uint32_t CPCDIS_Pos = 7;
    constexpr uint32_t CPCDIS_Msk = CPCDIS::mask;

    /// External Event Edge Selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using EEVTEDG = BitField<8, 2>;
    constexpr uint32_t EEVTEDG_Pos = 8;
    constexpr uint32_t EEVTEDG_Msk = EEVTEDG::mask;
    /// Enumerated values for EEVTEDG
    namespace eevtedg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t RISING = 1;
        constexpr uint32_t FALLING = 2;
        constexpr uint32_t EDGE = 3;
    }

    /// External Event Selection
    /// Position: 10, Width: 2
    /// Access: read-write
    using EEVT = BitField<10, 2>;
    constexpr uint32_t EEVT_Pos = 10;
    constexpr uint32_t EEVT_Msk = EEVT::mask;
    /// Enumerated values for EEVT
    namespace eevt {
        constexpr uint32_t TIOB = 0;
        constexpr uint32_t XC0 = 1;
        constexpr uint32_t XC1 = 2;
        constexpr uint32_t XC2 = 3;
    }

    /// External Event Trigger Enable
    /// Position: 12, Width: 1
    /// Access: read-write
    using ENETRG = BitField<12, 1>;
    constexpr uint32_t ENETRG_Pos = 12;
    constexpr uint32_t ENETRG_Msk = ENETRG::mask;

    /// Waveform Selection
    /// Position: 13, Width: 2
    /// Access: read-write
    using WAVSEL = BitField<13, 2>;
    constexpr uint32_t WAVSEL_Pos = 13;
    constexpr uint32_t WAVSEL_Msk = WAVSEL::mask;
    /// Enumerated values for WAVSEL
    namespace wavsel {
        constexpr uint32_t UP = 0;
        constexpr uint32_t UPDOWN = 1;
        constexpr uint32_t UP_RC = 2;
        constexpr uint32_t UPDOWN_RC = 3;
    }

    /// Waveform Mode
    /// Position: 15, Width: 1
    /// Access: read-write
    using WAVE = BitField<15, 1>;
    constexpr uint32_t WAVE_Pos = 15;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// RA Compare Effect on TIOA
    /// Position: 16, Width: 2
    /// Access: read-write
    using ACPA = BitField<16, 2>;
    constexpr uint32_t ACPA_Pos = 16;
    constexpr uint32_t ACPA_Msk = ACPA::mask;
    /// Enumerated values for ACPA
    namespace acpa {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RC Compare Effect on TIOA
    /// Position: 18, Width: 2
    /// Access: read-write
    using ACPC = BitField<18, 2>;
    constexpr uint32_t ACPC_Pos = 18;
    constexpr uint32_t ACPC_Msk = ACPC::mask;
    /// Enumerated values for ACPC
    namespace acpc {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// External Event Effect on TIOA
    /// Position: 20, Width: 2
    /// Access: read-write
    using AEEVT = BitField<20, 2>;
    constexpr uint32_t AEEVT_Pos = 20;
    constexpr uint32_t AEEVT_Msk = AEEVT::mask;
    /// Enumerated values for AEEVT
    namespace aeevt {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// Software Trigger Effect on TIOA
    /// Position: 22, Width: 2
    /// Access: read-write
    using ASWTRG = BitField<22, 2>;
    constexpr uint32_t ASWTRG_Pos = 22;
    constexpr uint32_t ASWTRG_Msk = ASWTRG::mask;
    /// Enumerated values for ASWTRG
    namespace aswtrg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RB Compare Effect on TIOB
    /// Position: 24, Width: 2
    /// Access: read-write
    using BCPB = BitField<24, 2>;
    constexpr uint32_t BCPB_Pos = 24;
    constexpr uint32_t BCPB_Msk = BCPB::mask;
    /// Enumerated values for BCPB
    namespace bcpb {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// RC Compare Effect on TIOB
    /// Position: 26, Width: 2
    /// Access: read-write
    using BCPC = BitField<26, 2>;
    constexpr uint32_t BCPC_Pos = 26;
    constexpr uint32_t BCPC_Msk = BCPC::mask;
    /// Enumerated values for BCPC
    namespace bcpc {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// External Event Effect on TIOB
    /// Position: 28, Width: 2
    /// Access: read-write
    using BEEVT = BitField<28, 2>;
    constexpr uint32_t BEEVT_Pos = 28;
    constexpr uint32_t BEEVT_Msk = BEEVT::mask;
    /// Enumerated values for BEEVT
    namespace beevt {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

    /// Software Trigger Effect on TIOB
    /// Position: 30, Width: 2
    /// Access: read-write
    using BSWTRG = BitField<30, 2>;
    constexpr uint32_t BSWTRG_Pos = 30;
    constexpr uint32_t BSWTRG_Msk = BSWTRG::mask;
    /// Enumerated values for BSWTRG
    namespace bswtrg {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t SET = 1;
        constexpr uint32_t CLEAR = 2;
        constexpr uint32_t TOGGLE = 3;
    }

}  // namespace cmr2_wave_eq_1

/// SMMR2 - Stepper Motor Mode Register (channel = 2)
namespace smmr2 {
    /// Gray Count Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using GCEN = BitField<0, 1>;
    constexpr uint32_t GCEN_Pos = 0;
    constexpr uint32_t GCEN_Msk = GCEN::mask;

    /// DOWN Count
    /// Position: 1, Width: 1
    /// Access: read-write
    using DOWN = BitField<1, 1>;
    constexpr uint32_t DOWN_Pos = 1;
    constexpr uint32_t DOWN_Msk = DOWN::mask;

}  // namespace smmr2

/// CV2 - Counter Value (channel = 2)
namespace cv2 {
    /// Counter Value
    /// Position: 0, Width: 32
    /// Access: read-only
    using CV = BitField<0, 32>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

}  // namespace cv2

/// RA2 - Register A (channel = 2)
namespace ra2 {
    /// Register A
    /// Position: 0, Width: 32
    /// Access: read-write
    using RA = BitField<0, 32>;
    constexpr uint32_t RA_Pos = 0;
    constexpr uint32_t RA_Msk = RA::mask;

}  // namespace ra2

/// RB2 - Register B (channel = 2)
namespace rb2 {
    /// Register B
    /// Position: 0, Width: 32
    /// Access: read-write
    using RB = BitField<0, 32>;
    constexpr uint32_t RB_Pos = 0;
    constexpr uint32_t RB_Msk = RB::mask;

}  // namespace rb2

/// RC2 - Register C (channel = 2)
namespace rc2 {
    /// Register C
    /// Position: 0, Width: 32
    /// Access: read-write
    using RC = BitField<0, 32>;
    constexpr uint32_t RC_Pos = 0;
    constexpr uint32_t RC_Msk = RC::mask;

}  // namespace rc2

/// SR2 - Status Register (channel = 2)
namespace sr2 {
    /// Counter Overflow Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

    /// Clock Enabling Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using CLKSTA = BitField<16, 1>;
    constexpr uint32_t CLKSTA_Pos = 16;
    constexpr uint32_t CLKSTA_Msk = CLKSTA::mask;

    /// TIOA Mirror
    /// Position: 17, Width: 1
    /// Access: read-only
    using MTIOA = BitField<17, 1>;
    constexpr uint32_t MTIOA_Pos = 17;
    constexpr uint32_t MTIOA_Msk = MTIOA::mask;

    /// TIOB Mirror
    /// Position: 18, Width: 1
    /// Access: read-only
    using MTIOB = BitField<18, 1>;
    constexpr uint32_t MTIOB_Pos = 18;
    constexpr uint32_t MTIOB_Msk = MTIOB::mask;

}  // namespace sr2

/// IER2 - Interrupt Enable Register (channel = 2)
namespace ier2 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: write-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: write-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: write-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: write-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: write-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: write-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: write-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: write-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace ier2

/// IDR2 - Interrupt Disable Register (channel = 2)
namespace idr2 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: write-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: write-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: write-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: write-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: write-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: write-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: write-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: write-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace idr2

/// IMR2 - Interrupt Mask Register (channel = 2)
namespace imr2 {
    /// Counter Overflow
    /// Position: 0, Width: 1
    /// Access: read-only
    using COVFS = BitField<0, 1>;
    constexpr uint32_t COVFS_Pos = 0;
    constexpr uint32_t COVFS_Msk = COVFS::mask;

    /// Load Overrun
    /// Position: 1, Width: 1
    /// Access: read-only
    using LOVRS = BitField<1, 1>;
    constexpr uint32_t LOVRS_Pos = 1;
    constexpr uint32_t LOVRS_Msk = LOVRS::mask;

    /// RA Compare
    /// Position: 2, Width: 1
    /// Access: read-only
    using CPAS = BitField<2, 1>;
    constexpr uint32_t CPAS_Pos = 2;
    constexpr uint32_t CPAS_Msk = CPAS::mask;

    /// RB Compare
    /// Position: 3, Width: 1
    /// Access: read-only
    using CPBS = BitField<3, 1>;
    constexpr uint32_t CPBS_Pos = 3;
    constexpr uint32_t CPBS_Msk = CPBS::mask;

    /// RC Compare
    /// Position: 4, Width: 1
    /// Access: read-only
    using CPCS = BitField<4, 1>;
    constexpr uint32_t CPCS_Pos = 4;
    constexpr uint32_t CPCS_Msk = CPCS::mask;

    /// RA Loading
    /// Position: 5, Width: 1
    /// Access: read-only
    using LDRAS = BitField<5, 1>;
    constexpr uint32_t LDRAS_Pos = 5;
    constexpr uint32_t LDRAS_Msk = LDRAS::mask;

    /// RB Loading
    /// Position: 6, Width: 1
    /// Access: read-only
    using LDRBS = BitField<6, 1>;
    constexpr uint32_t LDRBS_Pos = 6;
    constexpr uint32_t LDRBS_Msk = LDRBS::mask;

    /// External Trigger
    /// Position: 7, Width: 1
    /// Access: read-only
    using ETRGS = BitField<7, 1>;
    constexpr uint32_t ETRGS_Pos = 7;
    constexpr uint32_t ETRGS_Msk = ETRGS::mask;

}  // namespace imr2

/// BCR - Block Control Register
namespace bcr {
    /// Synchro Command
    /// Position: 0, Width: 1
    /// Access: write-only
    using SYNC = BitField<0, 1>;
    constexpr uint32_t SYNC_Pos = 0;
    constexpr uint32_t SYNC_Msk = SYNC::mask;

}  // namespace bcr

/// BMR - Block Mode Register
namespace bmr {
    /// External Clock Signal 0 Selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using TC0XC0S = BitField<0, 2>;
    constexpr uint32_t TC0XC0S_Pos = 0;
    constexpr uint32_t TC0XC0S_Msk = TC0XC0S::mask;
    /// Enumerated values for TC0XC0S
    namespace tc0xc0s {
        constexpr uint32_t TCLK0 = 0;
        constexpr uint32_t TIOA1 = 2;
        constexpr uint32_t TIOA2 = 3;
    }

    /// External Clock Signal 1 Selection
    /// Position: 2, Width: 2
    /// Access: read-write
    using TC1XC1S = BitField<2, 2>;
    constexpr uint32_t TC1XC1S_Pos = 2;
    constexpr uint32_t TC1XC1S_Msk = TC1XC1S::mask;
    /// Enumerated values for TC1XC1S
    namespace tc1xc1s {
        constexpr uint32_t TCLK1 = 0;
        constexpr uint32_t TIOA0 = 2;
        constexpr uint32_t TIOA2 = 3;
    }

    /// External Clock Signal 2 Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using TC2XC2S = BitField<4, 2>;
    constexpr uint32_t TC2XC2S_Pos = 4;
    constexpr uint32_t TC2XC2S_Msk = TC2XC2S::mask;
    /// Enumerated values for TC2XC2S
    namespace tc2xc2s {
        constexpr uint32_t TCLK2 = 0;
        constexpr uint32_t TIOA1 = 2;
        constexpr uint32_t TIOA2 = 3;
    }

    /// Quadrature Decoder ENabled
    /// Position: 8, Width: 1
    /// Access: read-write
    using QDEN = BitField<8, 1>;
    constexpr uint32_t QDEN_Pos = 8;
    constexpr uint32_t QDEN_Msk = QDEN::mask;

    /// POSition ENabled
    /// Position: 9, Width: 1
    /// Access: read-write
    using POSEN = BitField<9, 1>;
    constexpr uint32_t POSEN_Pos = 9;
    constexpr uint32_t POSEN_Msk = POSEN::mask;

    /// SPEED ENabled
    /// Position: 10, Width: 1
    /// Access: read-write
    using SPEEDEN = BitField<10, 1>;
    constexpr uint32_t SPEEDEN_Pos = 10;
    constexpr uint32_t SPEEDEN_Msk = SPEEDEN::mask;

    /// Quadrature Decoding TRANSparent
    /// Position: 11, Width: 1
    /// Access: read-write
    using QDTRANS = BitField<11, 1>;
    constexpr uint32_t QDTRANS_Pos = 11;
    constexpr uint32_t QDTRANS_Msk = QDTRANS::mask;

    /// EDGe on PHA count mode
    /// Position: 12, Width: 1
    /// Access: read-write
    using EDGPHA = BitField<12, 1>;
    constexpr uint32_t EDGPHA_Pos = 12;
    constexpr uint32_t EDGPHA_Msk = EDGPHA::mask;

    /// INVerted phA
    /// Position: 13, Width: 1
    /// Access: read-write
    using INVA = BitField<13, 1>;
    constexpr uint32_t INVA_Pos = 13;
    constexpr uint32_t INVA_Msk = INVA::mask;

    /// INVerted phB
    /// Position: 14, Width: 1
    /// Access: read-write
    using INVB = BitField<14, 1>;
    constexpr uint32_t INVB_Pos = 14;
    constexpr uint32_t INVB_Msk = INVB::mask;

    /// INVerted InDeX
    /// Position: 15, Width: 1
    /// Access: read-write
    using INVIDX = BitField<15, 1>;
    constexpr uint32_t INVIDX_Pos = 15;
    constexpr uint32_t INVIDX_Msk = INVIDX::mask;

    /// SWAP PHA and PHB
    /// Position: 16, Width: 1
    /// Access: read-write
    using SWAP = BitField<16, 1>;
    constexpr uint32_t SWAP_Pos = 16;
    constexpr uint32_t SWAP_Msk = SWAP::mask;

    /// InDeX pin is PHB pin
    /// Position: 17, Width: 1
    /// Access: read-write
    using IDXPHB = BitField<17, 1>;
    constexpr uint32_t IDXPHB_Pos = 17;
    constexpr uint32_t IDXPHB_Msk = IDXPHB::mask;

    /// Position: 19, Width: 1
    /// Access: read-write
    using FILTER = BitField<19, 1>;
    constexpr uint32_t FILTER_Pos = 19;
    constexpr uint32_t FILTER_Msk = FILTER::mask;

    /// MAXimum FILTer
    /// Position: 20, Width: 6
    /// Access: read-write
    using MAXFILT = BitField<20, 6>;
    constexpr uint32_t MAXFILT_Pos = 20;
    constexpr uint32_t MAXFILT_Msk = MAXFILT::mask;

}  // namespace bmr

/// QIER - QDEC Interrupt Enable Register
namespace qier {
    /// InDeX
    /// Position: 0, Width: 1
    /// Access: write-only
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// DIRection CHanGe
    /// Position: 1, Width: 1
    /// Access: write-only
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature ERRor
    /// Position: 2, Width: 1
    /// Access: write-only
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

}  // namespace qier

/// QIDR - QDEC Interrupt Disable Register
namespace qidr {
    /// InDeX
    /// Position: 0, Width: 1
    /// Access: write-only
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// DIRection CHanGe
    /// Position: 1, Width: 1
    /// Access: write-only
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature ERRor
    /// Position: 2, Width: 1
    /// Access: write-only
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

}  // namespace qidr

/// QIMR - QDEC Interrupt Mask Register
namespace qimr {
    /// InDeX
    /// Position: 0, Width: 1
    /// Access: read-only
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// DIRection CHanGe
    /// Position: 1, Width: 1
    /// Access: read-only
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature ERRor
    /// Position: 2, Width: 1
    /// Access: read-only
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

}  // namespace qimr

/// QISR - QDEC Interrupt Status Register
namespace qisr {
    /// InDeX
    /// Position: 0, Width: 1
    /// Access: read-only
    using IDX = BitField<0, 1>;
    constexpr uint32_t IDX_Pos = 0;
    constexpr uint32_t IDX_Msk = IDX::mask;

    /// DIRection CHanGe
    /// Position: 1, Width: 1
    /// Access: read-only
    using DIRCHG = BitField<1, 1>;
    constexpr uint32_t DIRCHG_Pos = 1;
    constexpr uint32_t DIRCHG_Msk = DIRCHG::mask;

    /// Quadrature ERRor
    /// Position: 2, Width: 1
    /// Access: read-only
    using QERR = BitField<2, 1>;
    constexpr uint32_t QERR_Pos = 2;
    constexpr uint32_t QERR_Msk = QERR::mask;

    /// DIRection
    /// Position: 8, Width: 1
    /// Access: read-only
    using DIR = BitField<8, 1>;
    constexpr uint32_t DIR_Pos = 8;
    constexpr uint32_t DIR_Msk = DIR::mask;

}  // namespace qisr

/// FMR - Fault Mode Register
namespace fmr {
    /// ENable Compare Fault Channel 0
    /// Position: 0, Width: 1
    /// Access: read-write
    using ENCF0 = BitField<0, 1>;
    constexpr uint32_t ENCF0_Pos = 0;
    constexpr uint32_t ENCF0_Msk = ENCF0::mask;

    /// ENable Compare Fault Channel 1
    /// Position: 1, Width: 1
    /// Access: read-write
    using ENCF1 = BitField<1, 1>;
    constexpr uint32_t ENCF1_Pos = 1;
    constexpr uint32_t ENCF1_Msk = ENCF1::mask;

}  // namespace fmr

/// WPMR - Write Protect Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5523789;
    }

}  // namespace wpmr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::tc2
