{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477170278983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477170278986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 23:04:38 2016 " "Processing started: Sat Oct 22 23:04:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477170278986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477170278986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uppgift_vhdl_6 -c uppgift_vhdl_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uppgift_vhdl_6 -c uppgift_vhdl_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477170278986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477170279348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "my_package.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/my_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477170295289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_package-body " "Found design unit 2: my_package-body" {  } { { "my_package.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/my_package.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477170295289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477170295289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uppgift_vhdl_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uppgift_vhdl_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uppgift_vhdl_6-test_package " "Found design unit 1: uppgift_vhdl_6-test_package" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477170295291 ""} { "Info" "ISGN_ENTITY_NAME" "1 uppgift_vhdl_6 " "Found entity 1: uppgift_vhdl_6" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477170295291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477170295291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uppgift_vhdl_6 " "Elaborating entity \"uppgift_vhdl_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477170295317 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_copy_signal uppgift_vhdl_6.vhd(36) " "VHDL Process Statement warning at uppgift_vhdl_6.vhd(36): signal \"a_copy_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477170295318 "|uppgift_vhdl_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_copy_signal uppgift_vhdl_6.vhd(36) " "VHDL Process Statement warning at uppgift_vhdl_6.vhd(36): signal \"b_copy_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477170295318 "|uppgift_vhdl_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_copy_signal uppgift_vhdl_6.vhd(37) " "VHDL Process Statement warning at uppgift_vhdl_6.vhd(37): signal \"a_copy_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477170295318 "|uppgift_vhdl_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_copy_signal uppgift_vhdl_6.vhd(38) " "VHDL Process Statement warning at uppgift_vhdl_6.vhd(38): signal \"b_copy_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477170295318 "|uppgift_vhdl_6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[0\] GND " "Pin \"a_new\[0\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[1\] GND " "Pin \"a_new\[1\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[2\] GND " "Pin \"a_new\[2\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[3\] GND " "Pin \"a_new\[3\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[4\] GND " "Pin \"a_new\[4\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[5\] GND " "Pin \"a_new\[5\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[6\] GND " "Pin \"a_new\[6\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[7\] GND " "Pin \"a_new\[7\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[8\] GND " "Pin \"a_new\[8\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[9\] GND " "Pin \"a_new\[9\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[10\] GND " "Pin \"a_new\[10\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_new\[11\] GND " "Pin \"a_new\[11\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|a_new[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[0\] GND " "Pin \"b_new\[0\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[1\] GND " "Pin \"b_new\[1\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[2\] GND " "Pin \"b_new\[2\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[3\] GND " "Pin \"b_new\[3\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[4\] GND " "Pin \"b_new\[4\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[5\] GND " "Pin \"b_new\[5\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[6\] GND " "Pin \"b_new\[6\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[7\] GND " "Pin \"b_new\[7\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[8\] GND " "Pin \"b_new\[8\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[9\] GND " "Pin \"b_new\[9\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[10\] GND " "Pin \"b_new\[10\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_new\[11\] GND " "Pin \"b_new\[11\]\" is stuck at GND" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477170295966 "|uppgift_vhdl_6|b_new[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1477170295966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477170296087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477170296087 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "No output dependent on input pin \"b\[8\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "No output dependent on input pin \"b\[9\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "No output dependent on input pin \"b\[10\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "No output dependent on input pin \"b\[11\]\"" {  } { { "uppgift_vhdl_6.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift6/uppgift_vhdl_6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477170296138 "|uppgift_vhdl_6|b[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477170296138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477170296139 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477170296139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477170296139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477170296149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 22 23:04:56 2016 " "Processing ended: Sat Oct 22 23:04:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477170296149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477170296149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477170296149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477170296149 ""}
