23:25:44 INFO  : Platform repository initialization has completed.
23:25:44 INFO  : Registering command handlers for Vitis TCF services
23:25:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\repair\Documents\FPGA\KV260_DP\temp_xsdb_launch_script.tcl
23:25:47 INFO  : XSCT server has started successfully.
23:25:47 INFO  : plnx-install-location is set to ''
23:25:50 INFO  : Successfully done setting XSCT server connection channel  
23:25:50 INFO  : Successfully done query RDI_DATADIR 
23:25:50 INFO  : Successfully done setting workspace for the tool. 
23:30:57 INFO  : Result from executing command 'getProjects': DP260
23:30:57 INFO  : Result from executing command 'getPlatforms': 
23:33:14 INFO  : Example project xdpdma_video_example_1 has been created successfully.
19:31:00 INFO  : Result from executing command 'getProjects': DP260
19:31:00 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
19:31:00 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
19:32:09 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
19:32:19 INFO  : Build configuration of 'DP_App_system' is updated to 'Hardware'
19:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
19:32:24 INFO  : 'jtag frequency' command is executed.
19:32:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:32:24 INFO  : Context for 'APU' is selected.
19:32:25 INFO  : System reset is completed.
19:32:28 INFO  : 'after 3000' command is executed.
19:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
19:32:33 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
19:32:33 INFO  : Context for 'APU' is selected.
19:32:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
19:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:33 INFO  : Context for 'APU' is selected.
19:32:33 INFO  : Boot mode is read from the target.
19:32:42 INFO  : Boot mode of the target is set to jtag.
19:32:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:32:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:32:43 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:32:43 INFO  : 'set bp_32_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:32:44 INFO  : 'con -block -timeout 60' command is executed.
19:32:44 INFO  : 'bpremove $bp_32_43_fsbl_bp' command is executed.
19:32:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:32:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:32:45 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
19:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf
set bp_32_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:32:45 INFO  : 'con' command is executed.
19:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:32:45 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
19:33:41 INFO  : Disconnected from the channel tcfchan#2.
19:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:42 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
19:33:42 INFO  : 'jtag frequency' command is executed.
19:33:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:33:42 INFO  : Context for 'APU' is selected.
19:33:42 INFO  : System reset is completed.
19:33:45 INFO  : 'after 3000' command is executed.
19:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
19:33:50 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
19:33:50 INFO  : Context for 'APU' is selected.
19:33:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
19:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:50 INFO  : Context for 'APU' is selected.
19:33:50 INFO  : Boot mode is read from the target.
19:33:51 INFO  : Boot mode of the target is set to jtag.
19:33:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:33:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:33:52 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:33:52 INFO  : 'set bp_33_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:33:53 INFO  : 'con -block -timeout 60' command is executed.
19:33:53 INFO  : 'bpremove $bp_33_52_fsbl_bp' command is executed.
19:33:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:33:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:33:54 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
19:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf
set bp_33_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:33:54 INFO  : 'con' command is executed.
19:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:33:54 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
19:35:20 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
19:35:36 INFO  : Disconnected from the channel tcfchan#3.
19:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
19:35:36 INFO  : 'jtag frequency' command is executed.
19:35:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:35:36 INFO  : Context for 'APU' is selected.
19:35:37 INFO  : System reset is completed.
19:35:40 INFO  : 'after 3000' command is executed.
19:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
19:35:45 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
19:35:45 INFO  : Context for 'APU' is selected.
19:35:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
19:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:45 INFO  : Context for 'APU' is selected.
19:35:45 INFO  : Boot mode is read from the target.
19:35:55 INFO  : Boot mode of the target is set to jtag.
19:35:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:35:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:35:55 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:35:55 INFO  : 'set bp_35_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:35:57 INFO  : 'con -block -timeout 60' command is executed.
19:35:57 INFO  : 'bpremove $bp_35_55_fsbl_bp' command is executed.
19:35:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:35:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:35:57 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
19:35:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf
set bp_35_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:35:58 INFO  : 'con' command is executed.
19:35:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:35:58 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
19:36:45 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
19:36:56 INFO  : Disconnected from the channel tcfchan#5.
19:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
19:36:57 INFO  : 'jtag frequency' command is executed.
19:36:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:36:57 INFO  : Context for 'APU' is selected.
19:36:57 INFO  : System reset is completed.
19:37:00 INFO  : 'after 3000' command is executed.
19:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
19:37:05 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
19:37:05 INFO  : Context for 'APU' is selected.
19:37:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
19:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:05 INFO  : Context for 'APU' is selected.
19:37:05 INFO  : Boot mode is read from the target.
19:37:06 INFO  : Boot mode of the target is set to jtag.
19:37:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:37:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:37:07 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:37:07 INFO  : 'set bp_37_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:37:08 INFO  : 'con -block -timeout 60' command is executed.
19:37:08 INFO  : 'bpremove $bp_37_7_fsbl_bp' command is executed.
19:37:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:37:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:37:09 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
19:37:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf
set bp_37_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:37:09 INFO  : 'con' command is executed.
19:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:37:09 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
19:42:55 INFO  : Disconnected from the channel tcfchan#7.
19:42:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:55 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
19:42:55 INFO  : 'jtag frequency' command is executed.
19:42:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:42:55 INFO  : Context for 'APU' is selected.
19:42:56 INFO  : System reset is completed.
19:42:59 INFO  : 'after 3000' command is executed.
19:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
19:43:03 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
19:43:03 INFO  : Context for 'APU' is selected.
19:43:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
19:43:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:03 INFO  : Context for 'APU' is selected.
19:43:03 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
19:43:04 INFO  : 'psu_init' command is executed.
19:43:05 INFO  : 'after 1000' command is executed.
19:43:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:43:06 INFO  : 'after 1000' command is executed.
19:43:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:43:06 INFO  : 'catch {psu_protection}' command is executed.
19:43:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:43:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:43:07 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
19:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:43:08 INFO  : 'con' command is executed.
19:43:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:43:08 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
19:44:06 INFO  : Disconnected from the channel tcfchan#8.
19:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
19:44:06 INFO  : 'jtag frequency' command is executed.
19:44:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:06 INFO  : Context for 'APU' is selected.
19:44:06 INFO  : System reset is completed.
19:44:09 INFO  : 'after 3000' command is executed.
19:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
19:44:14 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
19:44:14 INFO  : Context for 'APU' is selected.
19:44:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
19:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:14 INFO  : Context for 'APU' is selected.
19:44:14 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
19:44:15 INFO  : 'psu_init' command is executed.
19:44:16 INFO  : 'after 1000' command is executed.
19:44:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:44:17 INFO  : 'after 1000' command is executed.
19:44:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:44:17 INFO  : 'catch {psu_protection}' command is executed.
19:44:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:18 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:18 INFO  : 'con' command is executed.
19:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:44:18 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
19:54:35 INFO  : Disconnected from the channel tcfchan#9.
19:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
19:54:36 INFO  : 'jtag frequency' command is executed.
19:54:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:54:36 INFO  : Context for 'APU' is selected.
19:54:36 INFO  : System reset is completed.
19:54:39 INFO  : 'after 3000' command is executed.
19:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
19:54:44 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
19:54:44 INFO  : Context for 'APU' is selected.
19:54:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
19:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:44 INFO  : Context for 'APU' is selected.
19:54:44 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
19:54:45 INFO  : 'psu_init' command is executed.
19:54:46 INFO  : 'after 1000' command is executed.
19:54:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:54:47 INFO  : 'after 1000' command is executed.
19:54:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:54:47 INFO  : 'catch {psu_protection}' command is executed.
19:54:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:54:48 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
19:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:54:48 INFO  : 'con' command is executed.
19:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:54:48 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
20:17:43 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
20:17:59 INFO  : Disconnected from the channel tcfchan#10.
20:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:59 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
20:17:59 INFO  : 'jtag frequency' command is executed.
20:17:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:17:59 INFO  : Context for 'APU' is selected.
20:17:59 INFO  : System reset is completed.
20:18:02 INFO  : 'after 3000' command is executed.
20:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
20:18:07 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
20:18:07 INFO  : Context for 'APU' is selected.
20:18:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
20:18:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:07 INFO  : Context for 'APU' is selected.
20:18:07 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
20:18:08 INFO  : 'psu_init' command is executed.
20:18:09 INFO  : 'after 1000' command is executed.
20:18:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:18:10 INFO  : 'after 1000' command is executed.
20:18:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:18:10 INFO  : 'catch {psu_protection}' command is executed.
20:18:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:11 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:11 INFO  : 'con' command is executed.
20:18:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:18:11 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
20:39:19 INFO  : Disconnected from the channel tcfchan#12.
20:39:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:19 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
20:39:19 INFO  : 'jtag frequency' command is executed.
20:39:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:39:19 INFO  : Context for 'APU' is selected.
20:39:19 INFO  : System reset is completed.
20:39:22 INFO  : 'after 3000' command is executed.
20:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
20:39:27 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
20:39:27 INFO  : Context for 'APU' is selected.
20:39:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
20:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:27 INFO  : Context for 'APU' is selected.
20:39:27 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
20:39:28 INFO  : 'psu_init' command is executed.
20:39:29 INFO  : 'after 1000' command is executed.
20:39:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:39:30 INFO  : 'after 1000' command is executed.
20:39:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:39:30 INFO  : 'catch {psu_protection}' command is executed.
20:39:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:39:31 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
20:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:31 INFO  : 'con' command is executed.
20:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:39:31 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
20:44:47 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
20:44:57 INFO  : Disconnected from the channel tcfchan#13.
20:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
20:44:57 INFO  : 'jtag frequency' command is executed.
20:44:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:44:57 INFO  : Context for 'APU' is selected.
20:44:58 INFO  : System reset is completed.
20:45:01 INFO  : 'after 3000' command is executed.
20:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
20:45:06 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
20:45:06 INFO  : Context for 'APU' is selected.
20:45:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
20:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:06 INFO  : Context for 'APU' is selected.
20:45:06 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
20:45:07 INFO  : 'psu_init' command is executed.
20:45:08 INFO  : 'after 1000' command is executed.
20:45:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:45:09 INFO  : 'after 1000' command is executed.
20:45:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:45:09 INFO  : 'catch {psu_protection}' command is executed.
20:45:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:10 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:10 INFO  : 'con' command is executed.
20:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:45:10 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
20:49:58 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
20:50:13 INFO  : Result from executing command 'removePlatformRepo': 
20:51:27 INFO  : Result from executing command 'getProjects': DP260
20:51:27 INFO  : Result from executing command 'getPlatforms': 
20:51:27 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
20:51:56 INFO  : Disconnected from the channel tcfchan#15.
20:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:56 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
20:51:56 INFO  : 'jtag frequency' command is executed.
20:51:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:51:57 INFO  : Context for 'APU' is selected.
20:51:57 INFO  : System reset is completed.
20:52:00 INFO  : 'after 3000' command is executed.
20:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
20:52:04 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
20:52:04 INFO  : Context for 'APU' is selected.
20:52:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
20:52:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:04 INFO  : Context for 'APU' is selected.
20:52:04 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
20:52:05 INFO  : 'psu_init' command is executed.
20:52:06 INFO  : 'after 1000' command is executed.
20:52:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:52:08 INFO  : 'after 1000' command is executed.
20:52:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:52:08 INFO  : 'catch {psu_protection}' command is executed.
20:52:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:08 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:09 INFO  : 'con' command is executed.
20:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:52:09 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
20:55:19 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
20:55:30 INFO  : Disconnected from the channel tcfchan#20.
20:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:30 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
20:55:30 INFO  : 'jtag frequency' command is executed.
20:55:30 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:55:30 INFO  : Context for 'APU' is selected.
20:55:30 INFO  : System reset is completed.
20:55:33 INFO  : 'after 3000' command is executed.
20:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
20:55:38 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
20:55:38 INFO  : Context for 'APU' is selected.
20:55:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
20:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:38 INFO  : Context for 'APU' is selected.
20:55:38 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
20:55:39 INFO  : 'psu_init' command is executed.
20:55:40 INFO  : 'after 1000' command is executed.
20:55:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:55:41 INFO  : 'after 1000' command is executed.
20:55:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:55:41 INFO  : 'catch {psu_protection}' command is executed.
20:55:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:55:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:55:42 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
20:55:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:55:42 INFO  : 'con' command is executed.
20:55:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:55:42 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
20:56:11 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
20:56:22 INFO  : Disconnected from the channel tcfchan#22.
20:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
20:56:22 INFO  : 'jtag frequency' command is executed.
20:56:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:56:22 INFO  : Context for 'APU' is selected.
20:56:23 INFO  : System reset is completed.
20:56:26 INFO  : 'after 3000' command is executed.
20:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
20:56:30 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
20:56:30 INFO  : Context for 'APU' is selected.
20:56:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
20:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:30 INFO  : Context for 'APU' is selected.
20:56:30 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
20:56:31 INFO  : 'psu_init' command is executed.
20:56:32 INFO  : 'after 1000' command is executed.
20:56:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:56:34 INFO  : 'after 1000' command is executed.
20:56:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:56:34 INFO  : 'catch {psu_protection}' command is executed.
20:56:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:56:34 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
20:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:56:35 INFO  : 'con' command is executed.
20:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:56:35 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
21:20:00 INFO  : Disconnected from the channel tcfchan#24.
21:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
21:20:01 INFO  : 'jtag frequency' command is executed.
21:20:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:20:01 INFO  : Context for 'APU' is selected.
21:20:01 INFO  : System reset is completed.
21:20:04 INFO  : 'after 3000' command is executed.
21:20:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
21:20:09 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
21:20:09 INFO  : Context for 'APU' is selected.
21:20:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
21:20:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:09 INFO  : Context for 'APU' is selected.
21:20:09 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
21:20:10 INFO  : 'psu_init' command is executed.
21:20:11 INFO  : 'after 1000' command is executed.
21:20:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:20:12 INFO  : 'after 1000' command is executed.
21:20:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:20:12 INFO  : 'catch {psu_protection}' command is executed.
21:20:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:20:13 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
21:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:20:13 INFO  : 'con' command is executed.
21:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:20:13 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
21:26:12 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
21:26:28 INFO  : Disconnected from the channel tcfchan#25.
21:26:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:28 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
21:26:28 INFO  : 'jtag frequency' command is executed.
21:26:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:26:28 INFO  : Context for 'APU' is selected.
21:26:29 INFO  : System reset is completed.
21:26:32 INFO  : 'after 3000' command is executed.
21:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
21:26:36 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
21:26:36 INFO  : Context for 'APU' is selected.
21:26:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
21:26:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:36 INFO  : Context for 'APU' is selected.
21:26:36 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
21:26:37 INFO  : 'psu_init' command is executed.
21:26:38 INFO  : 'after 1000' command is executed.
21:26:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:26:39 INFO  : 'after 1000' command is executed.
21:26:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:26:39 INFO  : 'catch {psu_protection}' command is executed.
21:26:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:26:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:26:40 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
21:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:26:40 INFO  : 'con' command is executed.
21:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:26:40 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
21:53:39 INFO  : Hardware specification for platform project 'DP260' is updated.
21:53:57 INFO  : Result from executing command 'removePlatformRepo': 
21:54:09 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:56:02 INFO  : Result from executing command 'getProjects': DP260
21:56:02 INFO  : Result from executing command 'getPlatforms': 
21:56:03 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
21:56:13 INFO  : The hardware specification used by project 'DP_App' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:56:13 INFO  : The file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
21:56:13 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App\_ide\bitstream' in project 'DP_App'.
21:56:13 INFO  : The file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App\_ide\psinit\psu_init.tcl' stored in project is removed.
21:56:14 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App\_ide\psinit' in project 'DP_App'.
21:56:31 INFO  : Disconnected from the channel tcfchan#27.
21:56:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:32 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
21:56:32 INFO  : 'jtag frequency' command is executed.
21:56:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:56:32 INFO  : Context for 'APU' is selected.
21:56:32 INFO  : System reset is completed.
21:56:35 INFO  : 'after 3000' command is executed.
21:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
21:56:40 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
21:56:40 INFO  : Context for 'APU' is selected.
21:56:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
21:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:40 INFO  : Context for 'APU' is selected.
21:56:40 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
21:56:41 INFO  : 'psu_init' command is executed.
21:56:42 INFO  : 'after 1000' command is executed.
21:56:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:56:44 INFO  : 'after 1000' command is executed.
21:56:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:56:44 INFO  : 'catch {psu_protection}' command is executed.
21:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:56:45 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
21:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:56:45 INFO  : 'con' command is executed.
21:56:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:56:45 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
21:59:13 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
21:59:23 INFO  : Disconnected from the channel tcfchan#32.
21:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:23 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
21:59:23 INFO  : 'jtag frequency' command is executed.
21:59:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:59:23 INFO  : Context for 'APU' is selected.
21:59:23 INFO  : System reset is completed.
21:59:26 INFO  : 'after 3000' command is executed.
21:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
21:59:31 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
21:59:31 INFO  : Context for 'APU' is selected.
21:59:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
21:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:31 INFO  : Context for 'APU' is selected.
21:59:31 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
21:59:32 INFO  : 'psu_init' command is executed.
21:59:33 INFO  : 'after 1000' command is executed.
21:59:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:59:34 INFO  : 'after 1000' command is executed.
21:59:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:59:34 INFO  : 'catch {psu_protection}' command is executed.
21:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:59:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:59:35 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
21:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:59:35 INFO  : 'con' command is executed.
21:59:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:59:35 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
22:00:42 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
22:01:31 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
22:01:44 INFO  : Disconnected from the channel tcfchan#34.
22:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
22:01:44 INFO  : 'jtag frequency' command is executed.
22:01:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:01:45 INFO  : Context for 'APU' is selected.
22:01:45 INFO  : System reset is completed.
22:01:48 INFO  : 'after 3000' command is executed.
22:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
22:01:53 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
22:01:53 INFO  : Context for 'APU' is selected.
22:01:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
22:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:53 INFO  : Context for 'APU' is selected.
22:01:53 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
22:01:54 INFO  : 'psu_init' command is executed.
22:01:55 INFO  : 'after 1000' command is executed.
22:01:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:01:56 INFO  : 'after 1000' command is executed.
22:01:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:01:56 INFO  : 'catch {psu_protection}' command is executed.
22:01:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:01:57 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
22:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:01:57 INFO  : 'con' command is executed.
22:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:01:57 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
22:03:11 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
22:03:22 INFO  : Disconnected from the channel tcfchan#36.
22:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
22:03:22 INFO  : 'jtag frequency' command is executed.
22:03:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:03:22 INFO  : Context for 'APU' is selected.
22:03:22 INFO  : System reset is completed.
22:03:25 INFO  : 'after 3000' command is executed.
22:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
22:03:30 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
22:03:30 INFO  : Context for 'APU' is selected.
22:03:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
22:03:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:30 INFO  : Context for 'APU' is selected.
22:03:30 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
22:03:31 INFO  : 'psu_init' command is executed.
22:03:32 INFO  : 'after 1000' command is executed.
22:03:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:03:33 INFO  : 'after 1000' command is executed.
22:03:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:03:33 INFO  : 'catch {psu_protection}' command is executed.
22:03:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:03:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:03:34 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
22:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:03:34 INFO  : 'con' command is executed.
22:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:03:34 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
22:32:36 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
22:32:49 INFO  : Disconnected from the channel tcfchan#38.
22:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:50 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
22:32:50 INFO  : 'jtag frequency' command is executed.
22:32:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:32:50 INFO  : Context for 'APU' is selected.
22:32:50 INFO  : System reset is completed.
22:32:53 INFO  : 'after 3000' command is executed.
22:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
22:32:58 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
22:32:58 INFO  : Context for 'APU' is selected.
22:32:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
22:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:58 INFO  : Context for 'APU' is selected.
22:32:58 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
22:32:59 INFO  : 'psu_init' command is executed.
22:33:00 INFO  : 'after 1000' command is executed.
22:33:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:33:01 INFO  : 'after 1000' command is executed.
22:33:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:33:01 INFO  : 'catch {psu_protection}' command is executed.
22:33:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:33:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:33:02 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
22:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:33:02 INFO  : 'con' command is executed.
22:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:33:02 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
22:35:21 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
22:35:42 INFO  : Disconnected from the channel tcfchan#40.
22:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:42 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
22:35:42 INFO  : 'jtag frequency' command is executed.
22:35:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:35:42 INFO  : Context for 'APU' is selected.
22:35:42 INFO  : System reset is completed.
22:35:45 INFO  : 'after 3000' command is executed.
22:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
22:35:50 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
22:35:50 INFO  : Context for 'APU' is selected.
22:35:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
22:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:50 INFO  : Context for 'APU' is selected.
22:35:50 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
22:35:51 INFO  : 'psu_init' command is executed.
22:35:52 INFO  : 'after 1000' command is executed.
22:35:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:35:53 INFO  : 'after 1000' command is executed.
22:35:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:35:53 INFO  : 'catch {psu_protection}' command is executed.
22:35:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:35:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:35:54 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
22:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:35:54 INFO  : 'con' command is executed.
22:35:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:35:54 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
11:42:38 INFO  : Generated template bif file for DP_App_system
11:46:26 INFO  : Invoking Bootgen: bootgen -image DP_App_system.bif -arch zynqmp -o C:/Users/repair/Documents/FPGA/KV260_DP/DP_App_system/_ide/bootimage/BOOT.bin
11:46:27 INFO  : Bootgen command execution is done.
20:38:47 INFO  : Invoking Bootgen: bootgen -image DP_App_system.bif -arch zynqmp -o C:/Users/repair/Documents/FPGA/KV260_DP/DP_App_system/_ide/bootimage/BOOT.mcs
20:38:47 INFO  : Overwriting existing bif file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App_system/_ide/bootimage/DP_App_system.bif
20:38:51 INFO  : Bootgen command execution is done.
21:37:51 INFO  : Disconnected from the channel tcfchan#42.
21:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:51 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
21:37:51 INFO  : 'jtag frequency' command is executed.
21:37:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:37:51 INFO  : Context for 'APU' is selected.
21:37:52 INFO  : System reset is completed.
21:37:55 INFO  : 'after 3000' command is executed.
21:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
21:37:59 INFO  : Device configured successfully with "C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
21:37:59 INFO  : Context for 'APU' is selected.
21:37:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
21:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:59 INFO  : Context for 'APU' is selected.
21:37:59 INFO  : Sourcing of 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
21:38:00 INFO  : 'psu_init' command is executed.
21:38:01 INFO  : 'after 1000' command is executed.
21:38:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:38:02 INFO  : 'after 1000' command is executed.
21:38:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:38:02 INFO  : 'catch {psu_protection}' command is executed.
21:38:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:38:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:38:03 INFO  : The application 'C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
21:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/repair/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/repair/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:38:03 INFO  : 'con' command is executed.
21:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:38:03 INFO  : Launch script is exported to file 'C:\Users\repair\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
22:28:23 INFO  : Disconnected from the channel tcfchan#43.
22:27:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\user\Documents\FPGA\KV260_DP\temp_xsdb_launch_script.tcl
22:27:18 INFO  : XSCT server has started successfully.
22:27:18 INFO  : plnx-install-location is set to ''
22:27:18 INFO  : Successfully done setting XSCT server connection channel  
22:27:18 INFO  : Successfully done setting workspace for the tool. 
22:27:22 INFO  : Registering command handlers for Vitis TCF services
22:27:22 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


22:27:22 INFO  : Platform repository initialization has completed.
22:27:22 INFO  : Successfully done query RDI_DATADIR 
01:54:24 INFO  : Result from executing command 'getProjects': DP260
01:54:24 INFO  : Result from executing command 'getPlatforms': 
01:54:25 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
01:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
01:55:24 INFO  : 'jtag frequency' command is executed.
01:55:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
01:55:24 INFO  : Context for 'APU' is selected.
01:55:25 INFO  : System reset is completed.
01:55:28 INFO  : 'after 3000' command is executed.
01:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
01:55:33 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
01:55:33 INFO  : Context for 'APU' is selected.
01:55:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
01:55:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:33 INFO  : Context for 'APU' is selected.
01:55:33 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
01:55:34 INFO  : 'psu_init' command is executed.
01:55:35 INFO  : 'after 1000' command is executed.
01:55:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
01:55:37 INFO  : 'after 1000' command is executed.
01:55:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
01:55:37 INFO  : 'catch {psu_protection}' command is executed.
01:55:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:55:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
01:55:37 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
01:55:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
01:55:38 INFO  : 'con' command is executed.
01:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

01:55:38 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
02:03:27 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:13:05 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:13:41 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:14:07 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:14:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:15:01 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:16:40 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:17:03 INFO  : Disconnected from the channel tcfchan#3.
02:17:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
02:17:03 INFO  : 'jtag frequency' command is executed.
02:17:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:17:03 INFO  : Context for 'APU' is selected.
02:17:04 INFO  : System reset is completed.
02:17:07 INFO  : 'after 3000' command is executed.
02:17:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
02:17:11 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
02:17:11 INFO  : Context for 'APU' is selected.
02:17:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
02:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:17:11 INFO  : Context for 'APU' is selected.
02:17:11 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
02:17:12 INFO  : 'psu_init' command is executed.
02:17:13 INFO  : 'after 1000' command is executed.
02:17:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
02:17:14 INFO  : 'after 1000' command is executed.
02:17:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
02:17:14 INFO  : 'catch {psu_protection}' command is executed.
02:17:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:17:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:17:15 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
02:17:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:17:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:17:15 INFO  : 'con' command is executed.
02:17:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:17:15 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
02:23:53 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:24:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:25:07 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:25:43 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:26:36 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:26:49 INFO  : Disconnected from the channel tcfchan#5.
02:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
02:26:49 INFO  : 'jtag frequency' command is executed.
02:26:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:26:49 INFO  : Context for 'APU' is selected.
02:26:50 INFO  : System reset is completed.
02:26:53 INFO  : 'after 3000' command is executed.
02:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
02:26:57 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
02:26:57 INFO  : Context for 'APU' is selected.
02:26:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
02:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:57 INFO  : Context for 'APU' is selected.
02:26:57 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
02:26:59 INFO  : 'psu_init' command is executed.
02:27:00 INFO  : 'after 1000' command is executed.
02:27:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
02:27:01 INFO  : 'after 1000' command is executed.
02:27:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
02:27:01 INFO  : 'catch {psu_protection}' command is executed.
02:27:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:27:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:27:01 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
02:27:01 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:27:02 INFO  : 'con' command is executed.
02:27:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:27:02 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
02:41:48 INFO  : Result from executing command 'getProjects': DP260
02:41:48 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
02:41:49 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
02:42:02 INFO  : Disconnected from the channel tcfchan#11.
02:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:02 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
02:42:02 INFO  : 'jtag frequency' command is executed.
02:42:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:42:02 INFO  : Context for 'APU' is selected.
02:42:03 INFO  : System reset is completed.
02:42:06 INFO  : 'after 3000' command is executed.
02:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
02:42:10 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
02:42:10 INFO  : Context for 'APU' is selected.
02:42:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
02:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:42:10 INFO  : Context for 'APU' is selected.
02:42:10 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
02:42:11 INFO  : 'psu_init' command is executed.
02:42:12 INFO  : 'after 1000' command is executed.
02:42:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
02:42:13 INFO  : 'after 1000' command is executed.
02:42:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
02:42:13 INFO  : 'catch {psu_protection}' command is executed.
02:42:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:42:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:42:14 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
02:42:14 INFO  : 'configparams force-mem-access 0' command is executed.
02:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:42:14 INFO  : 'con' command is executed.
02:42:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:42:14 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
11:54:07 INFO  : Result from executing command 'getProjects': DP260
11:54:07 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
11:54:08 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
14:48:45 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
14:49:35 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
14:52:56 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
14:53:23 INFO  : Disconnected from the channel tcfchan#14.
14:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:23 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
14:53:23 INFO  : 'jtag frequency' command is executed.
14:53:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:53:23 INFO  : Context for 'APU' is selected.
14:53:23 INFO  : System reset is completed.
14:53:26 INFO  : 'after 3000' command is executed.
14:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
14:53:31 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
14:53:31 INFO  : Context for 'APU' is selected.
14:53:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
14:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:31 INFO  : Context for 'APU' is selected.
14:53:31 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
14:53:32 INFO  : 'psu_init' command is executed.
14:53:33 INFO  : 'after 1000' command is executed.
14:53:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:53:34 INFO  : 'after 1000' command is executed.
14:53:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:53:34 INFO  : 'catch {psu_protection}' command is executed.
14:53:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:35 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:35 INFO  : 'con' command is executed.
14:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:53:35 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
14:56:55 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
14:57:42 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
14:57:54 INFO  : Disconnected from the channel tcfchan#17.
14:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:55 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
14:57:55 INFO  : 'jtag frequency' command is executed.
14:57:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:57:55 INFO  : Context for 'APU' is selected.
14:57:55 INFO  : System reset is completed.
14:57:58 INFO  : 'after 3000' command is executed.
14:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
14:58:03 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
14:58:03 INFO  : Context for 'APU' is selected.
14:58:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
14:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:03 INFO  : Context for 'APU' is selected.
14:58:03 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
14:58:04 INFO  : 'psu_init' command is executed.
14:58:05 INFO  : 'after 1000' command is executed.
14:58:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:58:06 INFO  : 'after 1000' command is executed.
14:58:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:58:06 INFO  : 'catch {psu_protection}' command is executed.
14:58:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:07 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:07 INFO  : 'con' command is executed.
14:58:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:07 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
14:59:38 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
14:59:50 INFO  : Disconnected from the channel tcfchan#20.
14:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:50 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
14:59:50 INFO  : 'jtag frequency' command is executed.
14:59:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:59:50 INFO  : Context for 'APU' is selected.
14:59:51 INFO  : System reset is completed.
14:59:54 INFO  : 'after 3000' command is executed.
14:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
14:59:58 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
14:59:58 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
14:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:58 INFO  : Context for 'APU' is selected.
14:59:58 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
14:59:59 INFO  : 'psu_init' command is executed.
15:00:00 INFO  : 'after 1000' command is executed.
15:00:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:00:01 INFO  : 'after 1000' command is executed.
15:00:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:00:01 INFO  : 'catch {psu_protection}' command is executed.
15:00:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:02 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:02 INFO  : 'con' command is executed.
15:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:02 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:02:52 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:03:04 INFO  : Disconnected from the channel tcfchan#22.
15:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:03:05 INFO  : 'jtag frequency' command is executed.
15:03:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:03:05 INFO  : Context for 'APU' is selected.
15:03:05 INFO  : System reset is completed.
15:03:08 INFO  : 'after 3000' command is executed.
15:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:03:13 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:03:13 INFO  : Context for 'APU' is selected.
15:03:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:03:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:13 INFO  : Context for 'APU' is selected.
15:03:13 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:03:14 INFO  : 'psu_init' command is executed.
15:03:15 INFO  : 'after 1000' command is executed.
15:03:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:03:16 INFO  : 'after 1000' command is executed.
15:03:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:03:16 INFO  : 'catch {psu_protection}' command is executed.
15:03:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:17 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:17 INFO  : 'con' command is executed.
15:03:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:03:17 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:05:01 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:05:39 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:06:46 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:07:02 INFO  : Disconnected from the channel tcfchan#24.
15:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:07:03 INFO  : 'jtag frequency' command is executed.
15:07:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:07:03 INFO  : Context for 'APU' is selected.
15:07:03 INFO  : System reset is completed.
15:07:06 INFO  : 'after 3000' command is executed.
15:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:07:10 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:07:10 INFO  : Context for 'APU' is selected.
15:07:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:10 INFO  : Context for 'APU' is selected.
15:07:10 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:07:12 INFO  : 'psu_init' command is executed.
15:07:13 INFO  : 'after 1000' command is executed.
15:07:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:07:14 INFO  : 'after 1000' command is executed.
15:07:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:07:14 INFO  : 'catch {psu_protection}' command is executed.
15:07:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:14 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:15 INFO  : 'con' command is executed.
15:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:07:15 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:11:12 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:11:25 INFO  : Disconnected from the channel tcfchan#28.
15:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:26 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:11:26 INFO  : 'jtag frequency' command is executed.
15:11:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:11:26 INFO  : Context for 'APU' is selected.
15:11:26 INFO  : System reset is completed.
15:11:29 INFO  : 'after 3000' command is executed.
15:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:11:34 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:11:34 INFO  : Context for 'APU' is selected.
15:11:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:34 INFO  : Context for 'APU' is selected.
15:11:34 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:11:35 INFO  : 'psu_init' command is executed.
15:11:36 INFO  : 'after 1000' command is executed.
15:11:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:11:37 INFO  : 'after 1000' command is executed.
15:11:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:11:37 INFO  : 'catch {psu_protection}' command is executed.
15:11:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:38 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:38 INFO  : 'con' command is executed.
15:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:11:38 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:17:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:17:50 INFO  : Disconnected from the channel tcfchan#30.
15:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:50 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:17:50 INFO  : 'jtag frequency' command is executed.
15:17:50 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:17:50 INFO  : Context for 'APU' is selected.
15:17:50 INFO  : System reset is completed.
15:17:53 INFO  : 'after 3000' command is executed.
15:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:17:58 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:17:58 INFO  : Context for 'APU' is selected.
15:17:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:58 INFO  : Context for 'APU' is selected.
15:17:58 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:17:59 INFO  : 'psu_init' command is executed.
15:18:00 INFO  : 'after 1000' command is executed.
15:18:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:18:01 INFO  : 'after 1000' command is executed.
15:18:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:18:01 INFO  : 'catch {psu_protection}' command is executed.
15:18:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:02 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:02 INFO  : 'con' command is executed.
15:18:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:18:02 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:19:20 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:19:56 INFO  : Disconnected from the channel tcfchan#32.
15:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:56 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:19:56 INFO  : 'jtag frequency' command is executed.
15:19:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:56 INFO  : Context for 'APU' is selected.
15:19:56 INFO  : System reset is completed.
15:19:59 INFO  : 'after 3000' command is executed.
15:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:20:04 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:20:04 INFO  : Context for 'APU' is selected.
15:20:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:04 INFO  : Context for 'APU' is selected.
15:20:04 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:20:05 INFO  : 'psu_init' command is executed.
15:20:06 INFO  : 'after 1000' command is executed.
15:20:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:20:07 INFO  : 'after 1000' command is executed.
15:20:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:20:07 INFO  : 'catch {psu_protection}' command is executed.
15:20:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:08 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:08 INFO  : 'con' command is executed.
15:20:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:20:08 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:20:58 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:21:12 INFO  : Disconnected from the channel tcfchan#34.
15:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:12 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:21:12 INFO  : 'jtag frequency' command is executed.
15:21:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:21:12 INFO  : Context for 'APU' is selected.
15:21:13 INFO  : System reset is completed.
15:21:16 INFO  : 'after 3000' command is executed.
15:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:21:20 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:21:20 INFO  : Context for 'APU' is selected.
15:21:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:21:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:20 INFO  : Context for 'APU' is selected.
15:21:20 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:21:21 INFO  : 'psu_init' command is executed.
15:21:22 INFO  : 'after 1000' command is executed.
15:21:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:21:23 INFO  : 'after 1000' command is executed.
15:21:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:21:24 INFO  : 'catch {psu_protection}' command is executed.
15:21:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:24 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:24 INFO  : 'con' command is executed.
15:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:21:24 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:29:06 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:29:19 INFO  : Disconnected from the channel tcfchan#36.
15:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:19 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:29:19 INFO  : 'jtag frequency' command is executed.
15:29:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:29:19 INFO  : Context for 'APU' is selected.
15:29:20 INFO  : System reset is completed.
15:29:23 INFO  : 'after 3000' command is executed.
15:29:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:29:27 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:29:27 INFO  : Context for 'APU' is selected.
15:29:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:27 INFO  : Context for 'APU' is selected.
15:29:27 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:29:29 INFO  : 'psu_init' command is executed.
15:29:30 INFO  : 'after 1000' command is executed.
15:29:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:29:31 INFO  : 'after 1000' command is executed.
15:29:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:29:31 INFO  : 'catch {psu_protection}' command is executed.
15:29:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:32 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:32 INFO  : 'con' command is executed.
15:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:29:32 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:45:45 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:48:05 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:48:23 INFO  : Disconnected from the channel tcfchan#38.
15:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:48:32 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:43 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:48:43 INFO  : 'jtag frequency' command is executed.
15:48:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:43 INFO  : Context for 'APU' is selected.
15:48:43 INFO  : System reset is completed.
15:48:46 INFO  : 'after 3000' command is executed.
15:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:48:51 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:48:51 INFO  : Context for 'APU' is selected.
15:48:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:51 INFO  : Context for 'APU' is selected.
15:48:51 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:48:52 INFO  : 'psu_init' command is executed.
15:48:53 INFO  : 'after 1000' command is executed.
15:48:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:48:54 INFO  : 'after 1000' command is executed.
15:48:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:48:54 INFO  : 'catch {psu_protection}' command is executed.
15:48:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:48:55 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:55 INFO  : 'con' command is executed.
15:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:48:55 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:50:33 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:50:48 INFO  : Disconnected from the channel tcfchan#41.
15:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:48 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:50:48 INFO  : 'jtag frequency' command is executed.
15:50:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:50:48 INFO  : Context for 'APU' is selected.
15:50:48 INFO  : System reset is completed.
15:50:51 INFO  : 'after 3000' command is executed.
15:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:50:56 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:50:56 INFO  : Context for 'APU' is selected.
15:50:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:50:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:56 INFO  : Context for 'APU' is selected.
15:50:56 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:50:57 INFO  : 'psu_init' command is executed.
15:50:58 INFO  : 'after 1000' command is executed.
15:50:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:50:59 INFO  : 'after 1000' command is executed.
15:50:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:50:59 INFO  : 'catch {psu_protection}' command is executed.
15:50:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:50:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:00 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:00 INFO  : 'con' command is executed.
15:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:51:00 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:54:39 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:55:05 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:55:18 INFO  : Disconnected from the channel tcfchan#43.
15:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:19 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:55:19 INFO  : 'jtag frequency' command is executed.
15:55:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:55:19 INFO  : Context for 'APU' is selected.
15:55:19 INFO  : System reset is completed.
15:55:22 INFO  : 'after 3000' command is executed.
15:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:55:27 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:55:27 INFO  : Context for 'APU' is selected.
15:55:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:55:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:27 INFO  : Context for 'APU' is selected.
15:55:27 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:55:28 INFO  : 'psu_init' command is executed.
15:55:29 INFO  : 'after 1000' command is executed.
15:55:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:55:30 INFO  : 'after 1000' command is executed.
15:55:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:55:30 INFO  : 'catch {psu_protection}' command is executed.
15:55:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:31 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:31 INFO  : 'con' command is executed.
15:55:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:55:31 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:56:56 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:57:15 INFO  : Disconnected from the channel tcfchan#45.
15:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:57:16 INFO  : 'jtag frequency' command is executed.
15:57:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:16 INFO  : Context for 'APU' is selected.
15:57:16 INFO  : System reset is completed.
15:57:19 INFO  : 'after 3000' command is executed.
15:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:57:24 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:57:24 INFO  : Context for 'APU' is selected.
15:57:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:24 INFO  : Context for 'APU' is selected.
15:57:24 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:57:25 INFO  : 'psu_init' command is executed.
15:57:26 INFO  : 'after 1000' command is executed.
15:57:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:57:27 INFO  : 'after 1000' command is executed.
15:57:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:57:27 INFO  : 'catch {psu_protection}' command is executed.
15:57:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:28 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:28 INFO  : 'con' command is executed.
15:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:57:28 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
15:57:56 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
15:58:12 INFO  : Disconnected from the channel tcfchan#47.
15:58:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:12 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
15:58:12 INFO  : 'jtag frequency' command is executed.
15:58:12 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:58:12 INFO  : Context for 'APU' is selected.
15:58:12 INFO  : System reset is completed.
15:58:15 INFO  : 'after 3000' command is executed.
15:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
15:58:20 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
15:58:20 INFO  : Context for 'APU' is selected.
15:58:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
15:58:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:20 INFO  : Context for 'APU' is selected.
15:58:20 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
15:58:21 INFO  : 'psu_init' command is executed.
15:58:22 INFO  : 'after 1000' command is executed.
15:58:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:58:23 INFO  : 'after 1000' command is executed.
15:58:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:58:23 INFO  : 'catch {psu_protection}' command is executed.
15:58:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:24 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:24 INFO  : 'con' command is executed.
15:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:58:24 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
16:00:32 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
16:00:52 INFO  : Disconnected from the channel tcfchan#49.
16:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:52 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
16:00:52 INFO  : 'jtag frequency' command is executed.
16:00:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:00:52 INFO  : Context for 'APU' is selected.
16:00:53 INFO  : System reset is completed.
16:00:56 INFO  : 'after 3000' command is executed.
16:00:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
16:01:00 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
16:01:00 INFO  : Context for 'APU' is selected.
16:01:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
16:01:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:00 INFO  : Context for 'APU' is selected.
16:01:00 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
16:01:01 INFO  : 'psu_init' command is executed.
16:01:02 INFO  : 'after 1000' command is executed.
16:01:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:01:03 INFO  : 'after 1000' command is executed.
16:01:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:01:04 INFO  : 'catch {psu_protection}' command is executed.
16:01:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:04 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:04 INFO  : 'con' command is executed.
16:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:04 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
16:03:48 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
16:04:05 INFO  : Disconnected from the channel tcfchan#51.
16:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
16:04:06 INFO  : 'jtag frequency' command is executed.
16:04:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:04:06 INFO  : Context for 'APU' is selected.
16:04:06 INFO  : System reset is completed.
16:04:09 INFO  : 'after 3000' command is executed.
16:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
16:04:14 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
16:04:14 INFO  : Context for 'APU' is selected.
16:04:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
16:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:14 INFO  : Context for 'APU' is selected.
16:04:14 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
16:04:15 INFO  : 'psu_init' command is executed.
16:04:16 INFO  : 'after 1000' command is executed.
16:04:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:04:17 INFO  : 'after 1000' command is executed.
16:04:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:04:17 INFO  : 'catch {psu_protection}' command is executed.
16:04:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:18 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:18 INFO  : 'con' command is executed.
16:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:04:18 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
16:05:03 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
16:05:15 INFO  : Disconnected from the channel tcfchan#53.
16:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:15 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
16:05:15 INFO  : 'jtag frequency' command is executed.
16:05:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:05:15 INFO  : Context for 'APU' is selected.
16:05:16 INFO  : System reset is completed.
16:05:19 INFO  : 'after 3000' command is executed.
16:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
16:05:23 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
16:05:23 INFO  : Context for 'APU' is selected.
16:05:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
16:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:23 INFO  : Context for 'APU' is selected.
16:05:23 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
16:05:25 INFO  : 'psu_init' command is executed.
16:05:26 INFO  : 'after 1000' command is executed.
16:05:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:05:27 INFO  : 'after 1000' command is executed.
16:05:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:05:27 INFO  : 'catch {psu_protection}' command is executed.
16:05:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:27 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:27 INFO  : 'con' command is executed.
16:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:05:27 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
16:09:56 INFO  : Result from executing command 'getProjects': DP260
16:09:56 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
16:09:56 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
16:10:08 INFO  : Disconnected from the channel tcfchan#55.
16:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:09 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
16:10:09 INFO  : 'jtag frequency' command is executed.
16:10:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:10:09 INFO  : Context for 'APU' is selected.
16:10:09 INFO  : System reset is completed.
16:10:12 INFO  : 'after 3000' command is executed.
16:10:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
16:10:16 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
16:10:16 INFO  : Context for 'APU' is selected.
16:10:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
16:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:17 INFO  : Context for 'APU' is selected.
16:10:17 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
16:10:18 INFO  : 'psu_init' command is executed.
16:10:19 INFO  : 'after 1000' command is executed.
16:10:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:10:20 INFO  : 'after 1000' command is executed.
16:10:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:10:20 INFO  : 'catch {psu_protection}' command is executed.
16:10:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:21 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:21 INFO  : 'con' command is executed.
16:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:10:21 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
16:11:55 INFO  : Result from executing command 'getProjects': DP260
16:11:55 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
16:11:55 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
16:12:08 INFO  : Disconnected from the channel tcfchan#58.
16:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
16:12:08 INFO  : 'jtag frequency' command is executed.
16:12:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:12:08 INFO  : Context for 'APU' is selected.
16:12:09 INFO  : System reset is completed.
16:12:12 INFO  : 'after 3000' command is executed.
16:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
16:12:16 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
16:12:16 INFO  : Context for 'APU' is selected.
16:12:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
16:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:16 INFO  : Context for 'APU' is selected.
16:12:16 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
16:12:17 INFO  : 'psu_init' command is executed.
16:12:18 INFO  : 'after 1000' command is executed.
16:12:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:12:20 INFO  : 'after 1000' command is executed.
16:12:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:12:20 INFO  : 'catch {psu_protection}' command is executed.
16:12:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:12:20 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
16:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:12:20 INFO  : 'con' command is executed.
16:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:12:20 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:00:33 INFO  : Result from executing command 'getProjects': DP260
17:00:33 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
17:00:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:00:51 INFO  : Disconnected from the channel tcfchan#61.
17:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:51 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:00:51 INFO  : 'jtag frequency' command is executed.
17:00:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:00:51 INFO  : Context for 'APU' is selected.
17:00:51 INFO  : System reset is completed.
17:00:54 INFO  : 'after 3000' command is executed.
17:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:00:59 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:00:59 INFO  : Context for 'APU' is selected.
17:00:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:59 INFO  : Context for 'APU' is selected.
17:00:59 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:01:00 INFO  : 'psu_init' command is executed.
17:01:01 INFO  : 'after 1000' command is executed.
17:01:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:01:02 INFO  : 'after 1000' command is executed.
17:01:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:01:02 INFO  : 'catch {psu_protection}' command is executed.
17:01:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:03 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:03 INFO  : 'con' command is executed.
17:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:01:03 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:04:00 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:04:15 INFO  : Disconnected from the channel tcfchan#64.
17:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:04:16 INFO  : 'jtag frequency' command is executed.
17:04:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:16 INFO  : Context for 'APU' is selected.
17:04:16 INFO  : System reset is completed.
17:04:19 INFO  : 'after 3000' command is executed.
17:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:04:23 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:04:23 INFO  : Context for 'APU' is selected.
17:04:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:04:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:23 INFO  : Context for 'APU' is selected.
17:04:23 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:04:25 INFO  : 'psu_init' command is executed.
17:04:26 INFO  : 'after 1000' command is executed.
17:04:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:04:27 INFO  : 'after 1000' command is executed.
17:04:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:04:27 INFO  : 'catch {psu_protection}' command is executed.
17:04:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:04:27 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:27 INFO  : 'con' command is executed.
17:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:04:27 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:06:47 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:07:00 INFO  : Disconnected from the channel tcfchan#66.
17:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:00 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:07:00 INFO  : 'jtag frequency' command is executed.
17:07:00 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:07:00 INFO  : Context for 'APU' is selected.
17:07:01 INFO  : System reset is completed.
17:07:04 INFO  : 'after 3000' command is executed.
17:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:07:09 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:07:09 INFO  : Context for 'APU' is selected.
17:07:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:09 INFO  : Context for 'APU' is selected.
17:07:09 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:07:10 INFO  : 'psu_init' command is executed.
17:07:11 INFO  : 'after 1000' command is executed.
17:07:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:07:12 INFO  : 'after 1000' command is executed.
17:07:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:07:12 INFO  : 'catch {psu_protection}' command is executed.
17:07:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:13 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:13 INFO  : 'con' command is executed.
17:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:07:13 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:08:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:08:49 INFO  : Disconnected from the channel tcfchan#68.
17:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:08:49 INFO  : 'jtag frequency' command is executed.
17:08:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:08:49 INFO  : Context for 'APU' is selected.
17:08:49 INFO  : System reset is completed.
17:08:52 INFO  : 'after 3000' command is executed.
17:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:08:57 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:08:57 INFO  : Context for 'APU' is selected.
17:08:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:57 INFO  : Context for 'APU' is selected.
17:08:57 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:08:58 INFO  : 'psu_init' command is executed.
17:08:59 INFO  : 'after 1000' command is executed.
17:08:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:09:00 INFO  : 'after 1000' command is executed.
17:09:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:09:00 INFO  : 'catch {psu_protection}' command is executed.
17:09:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:01 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:01 INFO  : 'con' command is executed.
17:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:09:01 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:09:32 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:10:18 INFO  : Disconnected from the channel tcfchan#70.
17:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:18 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:10:18 INFO  : 'jtag frequency' command is executed.
17:10:18 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:10:18 INFO  : Context for 'APU' is selected.
17:10:19 INFO  : System reset is completed.
17:10:22 INFO  : 'after 3000' command is executed.
17:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:10:26 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:10:26 INFO  : Context for 'APU' is selected.
17:10:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:26 INFO  : Context for 'APU' is selected.
17:10:26 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:10:27 INFO  : 'psu_init' command is executed.
17:10:28 INFO  : 'after 1000' command is executed.
17:10:28 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:10:29 INFO  : 'after 1000' command is executed.
17:10:29 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:10:30 INFO  : 'catch {psu_protection}' command is executed.
17:10:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:30 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:30 INFO  : 'con' command is executed.
17:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:10:30 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:11:48 INFO  : Disconnected from the channel tcfchan#72.
17:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:11:49 INFO  : 'jtag frequency' command is executed.
17:11:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:11:49 INFO  : Context for 'APU' is selected.
17:11:49 INFO  : System reset is completed.
17:11:52 INFO  : 'after 3000' command is executed.
17:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:11:57 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:11:57 INFO  : Context for 'APU' is selected.
17:11:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:57 INFO  : Context for 'APU' is selected.
17:11:57 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:11:58 INFO  : 'psu_init' command is executed.
17:11:59 INFO  : 'after 1000' command is executed.
17:11:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:12:00 INFO  : 'after 1000' command is executed.
17:12:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:12:00 INFO  : 'catch {psu_protection}' command is executed.
17:12:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:12:01 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:12:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:12:01 INFO  : 'con' command is executed.
17:12:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:12:01 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:14:07 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:14:29 INFO  : Disconnected from the channel tcfchan#73.
17:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:29 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:14:29 INFO  : 'jtag frequency' command is executed.
17:14:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:14:29 INFO  : Context for 'APU' is selected.
17:14:30 INFO  : System reset is completed.
17:14:33 INFO  : 'after 3000' command is executed.
17:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:14:37 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:14:37 INFO  : Context for 'APU' is selected.
17:14:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:37 INFO  : Context for 'APU' is selected.
17:14:37 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:14:38 INFO  : 'psu_init' command is executed.
17:14:39 INFO  : 'after 1000' command is executed.
17:14:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:14:41 INFO  : 'after 1000' command is executed.
17:14:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:14:41 INFO  : 'catch {psu_protection}' command is executed.
17:14:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:41 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:41 INFO  : 'con' command is executed.
17:14:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:14:41 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:15:57 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:16:13 INFO  : Disconnected from the channel tcfchan#75.
17:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:13 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:16:13 INFO  : 'jtag frequency' command is executed.
17:16:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:16:13 INFO  : Context for 'APU' is selected.
17:16:14 INFO  : System reset is completed.
17:16:17 INFO  : 'after 3000' command is executed.
17:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:16:21 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:16:21 INFO  : Context for 'APU' is selected.
17:16:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:21 INFO  : Context for 'APU' is selected.
17:16:21 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:16:22 INFO  : 'psu_init' command is executed.
17:16:23 INFO  : 'after 1000' command is executed.
17:16:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:16:24 INFO  : 'after 1000' command is executed.
17:16:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:16:24 INFO  : 'catch {psu_protection}' command is executed.
17:16:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:16:25 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:16:25 INFO  : 'con' command is executed.
17:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:16:25 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:28:34 INFO  : Result from executing command 'getProjects': DP260
17:28:34 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
17:28:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:28:58 INFO  : Disconnected from the channel tcfchan#77.
17:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:28:58 INFO  : 'jtag frequency' command is executed.
17:28:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:28:58 INFO  : Context for 'APU' is selected.
17:28:58 INFO  : System reset is completed.
17:29:01 INFO  : 'after 3000' command is executed.
17:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:29:06 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:29:06 INFO  : Context for 'APU' is selected.
17:29:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:06 INFO  : Context for 'APU' is selected.
17:29:06 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:29:07 INFO  : 'psu_init' command is executed.
17:29:08 INFO  : 'after 1000' command is executed.
17:29:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:29:09 INFO  : 'after 1000' command is executed.
17:29:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:29:09 INFO  : 'catch {psu_protection}' command is executed.
17:29:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:10 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:10 INFO  : 'con' command is executed.
17:29:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:29:10 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:56:05 INFO  : Result from executing command 'getProjects': DP260
17:56:06 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
17:56:06 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:56:22 INFO  : Disconnected from the channel tcfchan#80.
17:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:56:22 INFO  : 'jtag frequency' command is executed.
17:56:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:56:22 INFO  : Context for 'APU' is selected.
17:56:22 INFO  : System reset is completed.
17:56:25 INFO  : 'after 3000' command is executed.
17:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:56:30 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:56:30 INFO  : Context for 'APU' is selected.
17:56:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:30 INFO  : Context for 'APU' is selected.
17:56:30 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:56:31 INFO  : 'psu_init' command is executed.
17:56:32 INFO  : 'after 1000' command is executed.
17:56:32 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:56:33 INFO  : 'after 1000' command is executed.
17:56:33 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:56:33 INFO  : 'catch {psu_protection}' command is executed.
17:56:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:34 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:34 INFO  : 'con' command is executed.
17:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:56:34 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
17:58:53 INFO  : Result from executing command 'getProjects': DP260
17:58:53 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
17:58:54 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
17:59:08 INFO  : Disconnected from the channel tcfchan#83.
17:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
17:59:08 INFO  : 'jtag frequency' command is executed.
17:59:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:59:08 INFO  : Context for 'APU' is selected.
17:59:08 INFO  : System reset is completed.
17:59:11 INFO  : 'after 3000' command is executed.
17:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
17:59:16 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
17:59:16 INFO  : Context for 'APU' is selected.
17:59:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
17:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:16 INFO  : Context for 'APU' is selected.
17:59:16 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
17:59:17 INFO  : 'psu_init' command is executed.
17:59:18 INFO  : 'after 1000' command is executed.
17:59:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:59:19 INFO  : 'after 1000' command is executed.
17:59:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:59:19 INFO  : 'catch {psu_protection}' command is executed.
17:59:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:59:20 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
17:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:59:20 INFO  : 'con' command is executed.
17:59:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:59:20 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
18:00:42 INFO  : Result from executing command 'getProjects': DP260
18:00:42 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
18:00:42 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
18:00:56 INFO  : Disconnected from the channel tcfchan#86.
18:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:56 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
18:00:56 INFO  : 'jtag frequency' command is executed.
18:00:56 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:00:56 INFO  : Context for 'APU' is selected.
18:00:56 INFO  : System reset is completed.
18:00:59 INFO  : 'after 3000' command is executed.
18:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
18:01:04 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
18:01:04 INFO  : Context for 'APU' is selected.
18:01:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
18:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:04 INFO  : Context for 'APU' is selected.
18:01:04 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
18:01:05 INFO  : 'psu_init' command is executed.
18:01:06 INFO  : 'after 1000' command is executed.
18:01:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:01:07 INFO  : 'after 1000' command is executed.
18:01:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:01:07 INFO  : 'catch {psu_protection}' command is executed.
18:01:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:01:08 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
18:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:01:08 INFO  : 'con' command is executed.
18:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:01:08 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
18:02:30 INFO  : Result from executing command 'getProjects': DP260
18:02:30 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
18:02:30 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
18:02:45 INFO  : Disconnected from the channel tcfchan#89.
18:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:46 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
18:02:46 INFO  : 'jtag frequency' command is executed.
18:02:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:46 INFO  : Context for 'APU' is selected.
18:02:46 INFO  : System reset is completed.
18:02:49 INFO  : 'after 3000' command is executed.
18:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
18:02:54 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
18:02:54 INFO  : Context for 'APU' is selected.
18:02:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
18:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:54 INFO  : Context for 'APU' is selected.
18:02:54 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
18:02:55 INFO  : 'psu_init' command is executed.
18:02:56 INFO  : 'after 1000' command is executed.
18:02:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:02:57 INFO  : 'after 1000' command is executed.
18:02:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:02:57 INFO  : 'catch {psu_protection}' command is executed.
18:02:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:58 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:58 INFO  : 'con' command is executed.
18:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:58 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
20:52:33 INFO  : Result from executing command 'getProjects': DP260
20:52:33 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/DP260.xpfm
20:52:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
20:52:56 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
20:53:00 INFO  : Disconnected from the channel tcfchan#92.
20:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1JUSW1ZW0A' is selected.
20:53:01 INFO  : 'jtag frequency' command is executed.
20:53:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:53:01 INFO  : Context for 'APU' is selected.
20:53:01 INFO  : System reset is completed.
20:53:04 INFO  : 'after 3000' command is executed.
20:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}' command is executed.
20:53:09 INFO  : Device configured successfully with "C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
20:53:09 INFO  : Context for 'APU' is selected.
20:53:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
20:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:09 INFO  : Context for 'APU' is selected.
20:53:09 INFO  : Sourcing of 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
20:53:10 INFO  : 'psu_init' command is executed.
20:53:11 INFO  : 'after 1000' command is executed.
20:53:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:53:12 INFO  : 'after 1000' command is executed.
20:53:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:53:12 INFO  : 'catch {psu_protection}' command is executed.
20:53:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:53:13 INFO  : The application 'C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
20:53:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1JUSW1ZW0A" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1JUSW1ZW0A-04724093-0"}
fpga -file C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/user/Documents/FPGA/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/user/Documents/FPGA/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/user/Documents/FPGA/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:13 INFO  : 'con' command is executed.
20:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:53:13 INFO  : Launch script is exported to file 'C:\Users\user\Documents\FPGA\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
21:19:29 INFO  : Disconnected from the channel tcfchan#95.
16:18:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\mini_pc1\Desktop\canliu\KV260_DP_1\KV260_DP\temp_xsdb_launch_script.tcl
16:18:20 INFO  : XSCT server has started successfully.
16:18:20 INFO  : plnx-install-location is set to ''
16:18:20 INFO  : Successfully done setting XSCT server connection channel  
16:18:20 INFO  : Successfully done setting workspace for the tool. 
16:18:22 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


16:18:22 INFO  : Platform repository initialization has completed.
16:18:23 INFO  : Registering command handlers for Vitis TCF services
16:18:27 INFO  : Successfully done query RDI_DATADIR 
16:46:33 INFO  : Result from executing command 'getProjects': DP260
16:46:33 INFO  : Result from executing command 'getPlatforms': 
16:46:34 INFO  : Checking for BSP changes to sync application flags for project 'DP_App'...
16:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
16:49:05 INFO  : 'jtag frequency' command is executed.
16:49:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:49:05 INFO  : Context for 'APU' is selected.
16:49:06 INFO  : System reset is completed.
16:49:09 INFO  : 'after 3000' command is executed.
16:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
16:49:14 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit"
16:49:14 INFO  : Context for 'APU' is selected.
16:49:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
16:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:14 INFO  : Context for 'APU' is selected.
16:49:14 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP_App/_ide/psinit/psu_init.tcl' is done.
16:49:16 INFO  : 'psu_init' command is executed.
16:49:17 INFO  : 'after 1000' command is executed.
16:49:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:49:19 INFO  : 'after 1000' command is executed.
16:49:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:49:19 INFO  : 'catch {psu_protection}' command is executed.
16:49:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:20 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP_App/Debug/DP_App.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP_App/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP_App/Debug/DP_App.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:20 INFO  : 'con' command is executed.
16:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:49:20 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\KV260_DP_1\KV260_DP\DP_App_system\_ide\scripts\systemdebugger_dp_app_system_standalone.tcl'
13:12:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\temp_xsdb_launch_script.tcl
13:12:31 INFO  : Platform repository initialization has completed.
13:12:32 INFO  : Registering command handlers for Vitis TCF services
13:12:33 INFO  : XSCT server has started successfully.
13:12:41 INFO  : plnx-install-location is set to ''
13:12:41 INFO  : Successfully done setting XSCT server connection channel  
13:12:41 INFO  : Successfully done query RDI_DATADIR 
13:12:41 INFO  : Successfully done setting workspace for the tool. 
13:14:57 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:14:59 WARN  : Failed to update project references for project xdpdma_video_example_1
13:18:19 INFO  : Checking for BSP changes to sync application flags for project '4kk'...
13:19:03 INFO  : Build configuration of '4kk_system' is updated to 'Hardware'
13:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:19:08 INFO  : 'jtag frequency' command is executed.
13:19:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:19:08 INFO  : Context for 'APU' is selected.
13:19:09 INFO  : System reset is completed.
13:19:12 INFO  : 'after 3000' command is executed.
13:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:19:17 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4kk/_ide/bitstream/design_1_wrapper.bit"
13:19:17 INFO  : Context for 'APU' is selected.
13:19:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa'.
13:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:17 INFO  : Context for 'APU' is selected.
13:19:17 INFO  : Boot mode is read from the target.
13:19:19 INFO  : Boot mode of the target is set to jtag.
13:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:19:20 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:19:20 INFO  : 'set bp_19_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:19:21 INFO  : 'con -block -timeout 60' command is executed.
13:19:21 INFO  : 'bpremove $bp_19_20_fsbl_bp' command is executed.
13:19:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:19:21 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4kk/Debug/4kk.elf' is downloaded to processor 'psu_cortexa53_0'.
13:19:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4kk/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/sw/DP260/boot/fsbl.elf
set bp_19_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4kk/Debug/4kk.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:22 INFO  : 'con' command is executed.
13:19:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:19:22 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4kk_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
13:24:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:24:15 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/DP260.xpfm
13:24:15 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:24:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:24:32 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:25:26 INFO  : Example project xdpdma_video_example_2 has been created successfully.
13:37:32 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:37:32 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/DP260.xpfm;design_1_wrapper|C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:37:33 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:38:59 INFO  : Disconnected from the channel tcfchan#1.
13:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:02 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:39:02 INFO  : 'jtag frequency' command is executed.
13:39:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:39:02 INFO  : Context for 'APU' is selected.
13:39:02 INFO  : System reset is completed.
13:39:05 INFO  : 'after 3000' command is executed.
13:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:39:10 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
13:39:10 INFO  : Context for 'APU' is selected.
13:39:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:39:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:10 INFO  : Context for 'APU' is selected.
13:39:10 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
13:39:12 INFO  : 'psu_init' command is executed.
13:39:13 INFO  : 'after 1000' command is executed.
13:39:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:39:14 INFO  : 'after 1000' command is executed.
13:39:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:39:14 INFO  : 'catch {psu_protection}' command is executed.
13:39:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:39:15 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
13:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:15 INFO  : 'con' command is executed.
13:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:39:15 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
13:41:09 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:42:03 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:43:00 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:43:28 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:47:40 INFO  : Disconnected from the channel tcfchan#4.
13:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:47:41 INFO  : 'jtag frequency' command is executed.
13:47:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:47:41 INFO  : Context for 'APU' is selected.
13:47:41 INFO  : System reset is completed.
13:47:44 INFO  : 'after 3000' command is executed.
13:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:47:49 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
13:47:49 INFO  : Context for 'APU' is selected.
13:47:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:49 INFO  : Context for 'APU' is selected.
13:47:49 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
13:47:50 INFO  : 'psu_init' command is executed.
13:47:51 INFO  : 'after 1000' command is executed.
13:47:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:47:52 INFO  : 'after 1000' command is executed.
13:47:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:47:53 INFO  : 'catch {psu_protection}' command is executed.
13:47:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:47:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:47:53 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
13:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:47:53 INFO  : 'con' command is executed.
13:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:47:53 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
13:53:37 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:54:04 INFO  : Disconnected from the channel tcfchan#6.
13:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:54:04 INFO  : 'jtag frequency' command is executed.
13:54:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:54:04 INFO  : Context for 'APU' is selected.
13:54:04 INFO  : System reset is completed.
13:54:07 INFO  : 'after 3000' command is executed.
13:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:54:12 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
13:54:12 INFO  : Context for 'APU' is selected.
13:54:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:12 INFO  : Context for 'APU' is selected.
13:54:12 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
13:54:14 INFO  : 'psu_init' command is executed.
13:54:15 INFO  : 'after 1000' command is executed.
13:54:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:54:16 INFO  : 'after 1000' command is executed.
13:54:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:54:16 INFO  : 'catch {psu_protection}' command is executed.
13:54:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:54:17 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
13:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:54:17 INFO  : 'con' command is executed.
13:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:54:17 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
13:59:57 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:00:07 INFO  : Disconnected from the channel tcfchan#8.
14:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:07 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
14:00:07 INFO  : 'jtag frequency' command is executed.
14:00:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:00:07 INFO  : Context for 'APU' is selected.
14:00:07 INFO  : System reset is completed.
14:00:10 INFO  : 'after 3000' command is executed.
14:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
14:00:15 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
14:00:15 INFO  : Context for 'APU' is selected.
14:00:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:15 INFO  : Context for 'APU' is selected.
14:00:15 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
14:00:17 INFO  : 'psu_init' command is executed.
14:00:18 INFO  : 'after 1000' command is executed.
14:00:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:00:19 INFO  : 'after 1000' command is executed.
14:00:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:00:19 INFO  : 'catch {psu_protection}' command is executed.
14:00:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:20 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:20 INFO  : 'con' command is executed.
14:00:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:00:20 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
14:12:03 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:12:16 INFO  : Disconnected from the channel tcfchan#10.
14:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
14:12:16 INFO  : 'jtag frequency' command is executed.
14:12:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:16 INFO  : Context for 'APU' is selected.
14:12:17 INFO  : System reset is completed.
14:12:20 INFO  : 'after 3000' command is executed.
14:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
14:12:24 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
14:12:24 INFO  : Context for 'APU' is selected.
14:12:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:24 INFO  : Context for 'APU' is selected.
14:12:24 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
14:12:26 INFO  : 'psu_init' command is executed.
14:12:27 INFO  : 'after 1000' command is executed.
14:12:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:12:28 INFO  : 'after 1000' command is executed.
14:12:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:12:28 INFO  : 'catch {psu_protection}' command is executed.
14:12:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:29 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:29 INFO  : 'con' command is executed.
14:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:12:29 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
14:13:21 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:14:53 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:15:08 INFO  : Disconnected from the channel tcfchan#12.
14:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:09 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
14:15:09 INFO  : 'jtag frequency' command is executed.
14:15:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:15:09 INFO  : Context for 'APU' is selected.
14:15:09 INFO  : System reset is completed.
14:15:12 INFO  : 'after 3000' command is executed.
14:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
14:15:17 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
14:15:17 INFO  : Context for 'APU' is selected.
14:15:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:17 INFO  : Context for 'APU' is selected.
14:15:17 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
14:15:19 INFO  : 'psu_init' command is executed.
14:15:20 INFO  : 'after 1000' command is executed.
14:15:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:15:21 INFO  : 'after 1000' command is executed.
14:15:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:15:21 INFO  : 'catch {psu_protection}' command is executed.
14:15:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:15:22 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:22 INFO  : 'con' command is executed.
14:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:15:22 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
14:19:08 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:19:22 INFO  : Disconnected from the channel tcfchan#14.
14:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
14:19:22 INFO  : 'jtag frequency' command is executed.
14:19:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:19:22 INFO  : Context for 'APU' is selected.
14:19:23 INFO  : System reset is completed.
14:19:26 INFO  : 'after 3000' command is executed.
14:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
14:19:30 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
14:19:30 INFO  : Context for 'APU' is selected.
14:19:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:19:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:30 INFO  : Context for 'APU' is selected.
14:19:30 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
14:19:32 INFO  : 'psu_init' command is executed.
14:19:33 INFO  : 'after 1000' command is executed.
14:19:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:19:34 INFO  : 'after 1000' command is executed.
14:19:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:19:34 INFO  : 'catch {psu_protection}' command is executed.
14:19:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:19:35 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:35 INFO  : 'con' command is executed.
14:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:19:35 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
14:23:43 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:23:57 INFO  : Disconnected from the channel tcfchan#16.
14:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
14:23:57 INFO  : 'jtag frequency' command is executed.
14:23:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:23:57 INFO  : Context for 'APU' is selected.
14:23:58 INFO  : System reset is completed.
14:24:01 INFO  : 'after 3000' command is executed.
14:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
14:24:05 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
14:24:05 INFO  : Context for 'APU' is selected.
14:24:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:05 INFO  : Context for 'APU' is selected.
14:24:05 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
14:24:07 INFO  : 'psu_init' command is executed.
14:24:08 INFO  : 'after 1000' command is executed.
14:24:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:24:09 INFO  : 'after 1000' command is executed.
14:24:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:24:09 INFO  : 'catch {psu_protection}' command is executed.
14:24:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:10 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:10 INFO  : 'con' command is executed.
14:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:24:10 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
13:00:40 INFO  : Disconnected from the channel tcfchan#18.
13:48:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\temp_xsdb_launch_script.tcl
13:48:32 INFO  : XSCT server has started successfully.
13:48:32 INFO  : plnx-install-location is set to ''
13:48:32 INFO  : Platform repository initialization has completed.
13:48:33 INFO  : Registering command handlers for Vitis TCF services
13:48:38 INFO  : Successfully done setting XSCT server connection channel  
13:48:38 INFO  : Successfully done query RDI_DATADIR 
13:48:38 INFO  : Successfully done setting workspace for the tool. 
13:49:21 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:49:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

13:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:48 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:49:48 INFO  : 'jtag frequency' command is executed.
13:49:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:49:48 INFO  : Context for 'APU' is selected.
13:49:48 INFO  : System reset is completed.
13:49:51 INFO  : 'after 3000' command is executed.
13:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:49:56 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
13:49:56 INFO  : Context for 'APU' is selected.
13:49:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:49:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:56 INFO  : Context for 'APU' is selected.
13:49:56 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
13:49:58 INFO  : 'psu_init' command is executed.
13:49:59 INFO  : 'after 1000' command is executed.
13:49:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:50:00 INFO  : 'after 1000' command is executed.
13:50:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:50:00 INFO  : 'catch {psu_protection}' command is executed.
13:50:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:01 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:01 INFO  : 'con' command is executed.
13:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:50:01 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
13:52:18 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:52:18 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/DP260.xpfm;design_1_wrapper|C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:52:18 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:52:37 INFO  : Disconnected from the channel tcfchan#2.
13:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:37 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:52:37 INFO  : 'jtag frequency' command is executed.
13:52:37 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:52:37 INFO  : Context for 'APU' is selected.
13:52:37 INFO  : System reset is completed.
13:52:40 INFO  : 'after 3000' command is executed.
13:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:52:45 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
13:52:45 INFO  : Context for 'APU' is selected.
13:52:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:52:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:54 INFO  : Context for 'APU' is selected.
13:52:54 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
13:52:56 INFO  : 'psu_init' command is executed.
13:52:57 INFO  : 'after 1000' command is executed.
13:52:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:52:58 INFO  : 'after 1000' command is executed.
13:52:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:52:58 INFO  : 'catch {psu_protection}' command is executed.
13:52:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:59 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:59 INFO  : 'con' command is executed.
13:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:52:59 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
13:54:32 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:54:46 INFO  : Disconnected from the channel tcfchan#5.
13:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:47 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:54:47 INFO  : 'jtag frequency' command is executed.
13:54:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:54:47 INFO  : Context for 'APU' is selected.
13:54:47 INFO  : System reset is completed.
13:54:50 INFO  : 'after 3000' command is executed.
13:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:54:55 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
13:55:11 INFO  : Context for 'APU' is selected.
13:55:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:11 INFO  : Context for 'APU' is selected.
13:55:11 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
13:55:13 INFO  : 'psu_init' command is executed.
13:55:14 INFO  : 'after 1000' command is executed.
13:55:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:55:15 INFO  : 'after 1000' command is executed.
13:55:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:55:15 INFO  : 'catch {psu_protection}' command is executed.
13:55:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:16 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:16 INFO  : 'con' command is executed.
13:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:16 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
16:33:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\temp_xsdb_launch_script.tcl
16:33:49 INFO  : Platform repository initialization has completed.
16:33:49 INFO  : XSCT server has started successfully.
16:33:50 INFO  : Registering command handlers for Vitis TCF services
16:33:55 INFO  : plnx-install-location is set to ''
16:33:55 INFO  : Successfully done setting XSCT server connection channel  
16:33:55 INFO  : Successfully done query RDI_DATADIR 
16:33:55 INFO  : Successfully done setting workspace for the tool. 
13:59:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:59:16 INFO  : Result from executing command 'getPlatforms': DP260|C:/Users/mini_pc1/Desktop/canliu/KV260_DP_1/KV260_DP/DP260/export/DP260/DP260.xpfm;design_1_wrapper|C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:59:17 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
13:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:48 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
13:59:48 INFO  : 'jtag frequency' command is executed.
13:59:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:59:48 INFO  : Context for 'APU' is selected.
13:59:49 INFO  : System reset is completed.
13:59:52 INFO  : 'after 3000' command is executed.
13:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
13:59:57 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
13:59:57 INFO  : Context for 'APU' is selected.
13:59:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:58 INFO  : Context for 'APU' is selected.
13:59:58 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
13:59:59 INFO  : 'psu_init' command is executed.
14:00:00 INFO  : 'after 1000' command is executed.
14:00:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:00:02 INFO  : 'after 1000' command is executed.
14:00:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:00:02 INFO  : 'catch {psu_protection}' command is executed.
14:00:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:03 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:03 INFO  : 'con' command is executed.
14:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:00:03 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
14:00:37 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:00:49 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:01:06 INFO  : Disconnected from the channel tcfchan#2.
14:01:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:06 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
14:01:06 INFO  : 'jtag frequency' command is executed.
14:01:06 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:01:06 INFO  : Context for 'APU' is selected.
14:01:06 INFO  : System reset is completed.
14:01:09 INFO  : 'after 3000' command is executed.
14:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
14:01:14 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
14:01:14 INFO  : Context for 'APU' is selected.
14:01:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:14 INFO  : Context for 'APU' is selected.
14:01:14 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
14:01:15 INFO  : 'psu_init' command is executed.
14:01:16 INFO  : 'after 1000' command is executed.
14:01:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:01:17 INFO  : 'after 1000' command is executed.
14:01:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:01:17 INFO  : 'catch {psu_protection}' command is executed.
14:01:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:01:19 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:01:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:19 INFO  : 'con' command is executed.
14:01:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:01:19 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
14:03:45 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
14:03:58 INFO  : Disconnected from the channel tcfchan#4.
14:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
14:03:58 INFO  : 'jtag frequency' command is executed.
14:03:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:03:58 INFO  : Context for 'APU' is selected.
14:03:59 INFO  : System reset is completed.
14:04:02 INFO  : 'after 3000' command is executed.
14:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
14:04:06 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
14:04:06 INFO  : Context for 'APU' is selected.
14:04:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:06 INFO  : Context for 'APU' is selected.
14:04:06 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
14:04:08 INFO  : 'psu_init' command is executed.
14:04:09 INFO  : 'after 1000' command is executed.
14:04:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:04:10 INFO  : 'after 1000' command is executed.
14:04:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:04:10 INFO  : 'catch {psu_protection}' command is executed.
14:04:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:11 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:11 INFO  : 'con' command is executed.
14:04:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:04:11 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
16:52:04 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
16:52:26 INFO  : Disconnected from the channel tcfchan#6.
16:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:27 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
16:52:27 INFO  : 'jtag frequency' command is executed.
16:52:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:52:27 INFO  : Context for 'APU' is selected.
16:52:27 INFO  : System reset is completed.
16:52:30 INFO  : 'after 3000' command is executed.
16:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
16:52:34 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
16:52:34 INFO  : Context for 'APU' is selected.
16:52:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:35 INFO  : Context for 'APU' is selected.
16:52:35 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
16:52:36 INFO  : 'psu_init' command is executed.
16:52:37 INFO  : 'after 1000' command is executed.
16:52:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:52:38 INFO  : 'after 1000' command is executed.
16:52:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:52:38 INFO  : 'catch {psu_protection}' command is executed.
16:52:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:52:39 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
16:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:39 INFO  : 'con' command is executed.
16:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:52:39 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
16:53:03 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
16:53:19 INFO  : Disconnected from the channel tcfchan#8.
16:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:19 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
16:53:19 INFO  : 'jtag frequency' command is executed.
16:53:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:53:19 INFO  : Context for 'APU' is selected.
16:53:19 INFO  : System reset is completed.
16:53:22 INFO  : 'after 3000' command is executed.
16:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
16:53:27 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
16:53:27 INFO  : Context for 'APU' is selected.
16:53:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:27 INFO  : Context for 'APU' is selected.
16:53:27 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
16:53:29 INFO  : 'psu_init' command is executed.
16:53:30 INFO  : 'after 1000' command is executed.
16:53:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:53:31 INFO  : 'after 1000' command is executed.
16:53:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:53:31 INFO  : 'catch {psu_protection}' command is executed.
16:53:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:32 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:32 INFO  : 'con' command is executed.
16:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:53:32 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
16:54:06 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
16:54:20 INFO  : Disconnected from the channel tcfchan#10.
16:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:20 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
16:54:20 INFO  : 'jtag frequency' command is executed.
16:54:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:54:20 INFO  : Context for 'APU' is selected.
16:54:20 INFO  : System reset is completed.
16:54:23 INFO  : 'after 3000' command is executed.
16:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
16:54:28 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
16:54:28 INFO  : Context for 'APU' is selected.
16:54:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:28 INFO  : Context for 'APU' is selected.
16:54:28 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
16:54:30 INFO  : 'psu_init' command is executed.
16:54:31 INFO  : 'after 1000' command is executed.
16:54:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:54:32 INFO  : 'after 1000' command is executed.
16:54:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:54:32 INFO  : 'catch {psu_protection}' command is executed.
16:54:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:54:33 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
16:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:54:33 INFO  : 'con' command is executed.
16:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:54:33 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
16:54:56 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
16:55:08 INFO  : Disconnected from the channel tcfchan#12.
16:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
16:55:08 INFO  : 'jtag frequency' command is executed.
16:55:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:55:09 INFO  : Context for 'APU' is selected.
16:55:09 INFO  : System reset is completed.
16:55:12 INFO  : 'after 3000' command is executed.
16:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
16:55:17 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
16:55:17 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:17 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
16:55:18 INFO  : 'psu_init' command is executed.
16:55:19 INFO  : 'after 1000' command is executed.
16:55:19 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:55:20 INFO  : 'after 1000' command is executed.
16:55:20 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:55:21 INFO  : 'catch {psu_protection}' command is executed.
16:55:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:55:21 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
16:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:55:22 INFO  : 'con' command is executed.
16:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:55:22 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
16:55:57 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
16:56:19 INFO  : Disconnected from the channel tcfchan#14.
16:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:20 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
16:56:20 INFO  : 'jtag frequency' command is executed.
16:56:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:20 INFO  : Context for 'APU' is selected.
16:56:20 INFO  : System reset is completed.
16:56:23 INFO  : 'after 3000' command is executed.
16:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
16:56:28 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
16:56:28 INFO  : Context for 'APU' is selected.
16:56:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:28 INFO  : Context for 'APU' is selected.
16:56:28 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
16:56:29 INFO  : 'psu_init' command is executed.
16:56:30 INFO  : 'after 1000' command is executed.
16:56:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:56:32 INFO  : 'after 1000' command is executed.
16:56:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:56:32 INFO  : 'catch {psu_protection}' command is executed.
16:56:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:32 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:33 INFO  : 'con' command is executed.
16:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:56:33 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
17:01:51 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
17:02:10 INFO  : Disconnected from the channel tcfchan#16.
17:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
17:02:11 INFO  : 'jtag frequency' command is executed.
17:02:11 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:11 INFO  : Context for 'APU' is selected.
17:02:11 INFO  : System reset is completed.
17:02:14 INFO  : 'after 3000' command is executed.
17:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
17:02:19 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
17:02:19 INFO  : Context for 'APU' is selected.
17:02:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:19 INFO  : Context for 'APU' is selected.
17:02:19 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
17:02:20 INFO  : 'psu_init' command is executed.
17:02:21 INFO  : 'after 1000' command is executed.
17:02:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:02:23 INFO  : 'after 1000' command is executed.
17:02:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:02:23 INFO  : 'catch {psu_protection}' command is executed.
17:02:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:23 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:24 INFO  : 'con' command is executed.
17:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:02:24 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
17:03:03 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
17:03:16 INFO  : Disconnected from the channel tcfchan#18.
17:03:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
17:03:16 INFO  : 'jtag frequency' command is executed.
17:03:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:03:16 INFO  : Context for 'APU' is selected.
17:03:17 INFO  : System reset is completed.
17:03:20 INFO  : 'after 3000' command is executed.
17:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
17:03:24 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
17:03:24 INFO  : Context for 'APU' is selected.
17:03:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:24 INFO  : Context for 'APU' is selected.
17:03:24 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
17:03:26 INFO  : 'psu_init' command is executed.
17:03:27 INFO  : 'after 1000' command is executed.
17:03:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:03:28 INFO  : 'after 1000' command is executed.
17:03:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:03:28 INFO  : 'catch {psu_protection}' command is executed.
17:03:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:29 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:29 INFO  : 'con' command is executed.
17:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:03:29 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
08:14:01 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
08:14:42 INFO  : Disconnected from the channel tcfchan#20.
08:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:43 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
08:14:43 INFO  : 'jtag frequency' command is executed.
08:14:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:14:43 INFO  : Context for 'APU' is selected.
08:14:43 INFO  : System reset is completed.
08:14:46 INFO  : 'after 3000' command is executed.
08:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
08:14:51 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
08:14:51 INFO  : Context for 'APU' is selected.
08:14:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:14:51 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:51 INFO  : Context for 'APU' is selected.
08:14:51 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
08:14:53 INFO  : 'psu_init' command is executed.
08:14:54 INFO  : 'after 1000' command is executed.
08:14:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:14:55 INFO  : 'after 1000' command is executed.
08:14:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:14:55 INFO  : 'catch {psu_protection}' command is executed.
08:14:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:14:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:14:56 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
08:14:56 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:14:56 INFO  : 'con' command is executed.
08:14:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:14:56 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
10:42:00 INFO  : Disconnected from the channel tcfchan#22.
11:07:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\temp_xsdb_launch_script.tcl
11:07:29 INFO  : XSCT server has started successfully.
11:07:29 INFO  : plnx-install-location is set to ''
11:07:29 INFO  : Successfully done setting XSCT server connection channel  
11:07:29 INFO  : Successfully done setting workspace for the tool. 
11:07:30 INFO  : Platform repository initialization has completed.
11:07:30 INFO  : Successfully done query RDI_DATADIR 
11:07:31 INFO  : Registering command handlers for Vitis TCF services
11:09:08 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
11:09:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

11:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:42 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
11:09:42 INFO  : 'jtag frequency' command is executed.
11:09:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:09:43 INFO  : Context for 'APU' is selected.
11:09:43 INFO  : System reset is completed.
11:09:46 INFO  : 'after 3000' command is executed.
11:09:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
11:09:51 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
11:09:51 INFO  : Context for 'APU' is selected.
11:09:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:51 INFO  : Context for 'APU' is selected.
11:09:51 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
11:09:53 INFO  : 'psu_init' command is executed.
11:09:54 INFO  : 'after 1000' command is executed.
11:09:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:09:55 INFO  : 'after 1000' command is executed.
11:09:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:09:55 INFO  : 'catch {psu_protection}' command is executed.
11:09:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:09:56 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
11:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:56 INFO  : 'con' command is executed.
11:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:09:56 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
11:10:37 INFO  : Checking for BSP changes to sync application flags for project '4KK'...
11:10:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

11:10:52 INFO  : Disconnected from the channel tcfchan#2.
11:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:53 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1BQ4D12UWA' is selected.
11:10:53 INFO  : 'jtag frequency' command is executed.
11:10:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:10:53 INFO  : Context for 'APU' is selected.
11:10:53 INFO  : System reset is completed.
11:10:56 INFO  : 'after 3000' command is executed.
11:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}' command is executed.
11:11:01 INFO  : Device configured successfully with "C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit"
11:11:01 INFO  : Context for 'APU' is selected.
11:11:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:10 INFO  : Context for 'APU' is selected.
11:11:10 INFO  : Sourcing of 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl' is done.
11:11:12 INFO  : 'psu_init' command is executed.
11:11:13 INFO  : 'after 1000' command is executed.
11:11:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:11:14 INFO  : 'after 1000' command is executed.
11:11:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:11:14 INFO  : 'catch {psu_protection}' command is executed.
11:11:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:11:15 INFO  : The application 'C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf' is downloaded to processor 'psu_cortexa53_0'.
11:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1BQ4D12UWA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1BQ4D12UWA-04724093-0"}
fpga -file C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/mini_pc1/Desktop/canliu/kv260/4k_vitis/4KK/Debug/4KK.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:15 INFO  : 'con' command is executed.
11:11:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:11:15 INFO  : Launch script is exported to file 'C:\Users\mini_pc1\Desktop\canliu\kv260\4k_vitis\4KK_system\_ide\scripts\systemdebugger_4kk_system_standalone.tcl'
11:18:39 INFO  : Disconnected from the channel tcfchan#4.
