Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Apr 24 14:59:31 2018
| Host         : lzhou-dt2-vi-local running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_methodology -file example_ibert_bank_all_methodology_drc_routed.rpt -pb example_ibert_bank_all_methodology_drc_routed.pb -rpx example_ibert_bank_all_methodology_drc_routed.rpx
| Design       : example_ibert_bank_all
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1162
+-----------+----------+--------------------------------------------------+------------+
| Rule      | Severity | Description                                      | Violations |
+-----------+----------+--------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                     | 149        |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain  | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                 | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                      | 1000       |
| TIMING-35 | Warning  | No common node in paths with the same clock      | 1          |
| CLKC-48   | Advisory | GTYE4_COMMON REFCLKMONITOR pin should drive BUFG | 8          |
+-----------+----------+--------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_RXCDR_RESET/u_gtye4_channel_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/CLR, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE, u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5] in site SLICE_X74Y130 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X64Y155 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_ALU_INST/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_C_DATA_INST/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_error1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_error2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/bit_error_o_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[0]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[10]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[11]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[12]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[13]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[14]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[15]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[16]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[17]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[18]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[19]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[1]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[20]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[21]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[22]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[23]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[24]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[25]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[26]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[27]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[28]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[29]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[2]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[30]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[31]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[32]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[33]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[34]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[35]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[36]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[37]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[38]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[39]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[3]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[40]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[41]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[42]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[43]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[44]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[45]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[46]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[47]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[48]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[49]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[4]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[50]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[51]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[52]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[53]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[54]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[55]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[56]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[57]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[58]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[59]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[5]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[60]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[61]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[62]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[63]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[64]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[65]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[66]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[67]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[68]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[69]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[6]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[70]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[71]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[72]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[73]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[74]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[75]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[76]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[77]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[78]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[79]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[7]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[8]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r5_reg[9]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/data_r6_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/err_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/error_cmp_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/errored_bits_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/errored_bits_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/errored_bits_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/errored_bits_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/errored_bits_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/errored_bits_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/errored_bits_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#431 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#432 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#433 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#434 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#435 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#436 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#437 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#438 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#439 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#440 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#441 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#442 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#443 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#444 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#445 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#446 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#447 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#448 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#449 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#450 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genseed80.seed_r2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#451 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/genzero16.all_one_or_zero_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#452 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/any_one_o_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#453 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_a_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#454 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_a_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#455 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_a_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#456 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_a_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#457 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_a_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#458 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_b_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#459 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_b_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#460 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_b_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#461 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_b_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#462 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_b_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#463 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_c_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#464 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_c_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#465 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_c_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#466 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_c_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#467 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_c_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#468 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_d_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#469 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_d_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#470 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_d_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#471 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_d_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#472 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_d_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#473 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#474 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#475 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#476 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#477 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#478 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#479 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#480 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/ones_cnt_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#481 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/ones_cnt_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#482 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/ones_cnt_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#483 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/ones_cnt_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#484 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/ones_cnt_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#485 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/ones_cnt_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#486 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/i_ones_counter/ones_cnt_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#487 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/init_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#488 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_down_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#489 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/link_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#490 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#491 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#492 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#493 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#494 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#495 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#496 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#497 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#498 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#499 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#500 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#501 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#502 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#503 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#504 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#505 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#506 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#507 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#508 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#509 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#510 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#511 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#512 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#513 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#514 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#515 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#516 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#517 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#518 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#519 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#520 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#521 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#522 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#523 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#524 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#525 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#526 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#527 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#528 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#529 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#530 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#531 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#532 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#533 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#534 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#535 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#536 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#537 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#538 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#539 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#540 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#541 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#542 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#543 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#544 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#545 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#546 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#547 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#548 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#549 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#550 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#551 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#552 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#553 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#554 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#555 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#556 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#557 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#558 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#559 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#560 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#561 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#562 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#563 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#564 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#565 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#566 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#567 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#568 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#569 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/data_o_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#570 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/init_r1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#571 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pat_id_r1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#572 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pat_id_r1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#573 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pat_id_r1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#574 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pat_id_r1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#575 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pat_id_r1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#576 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#577 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#578 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#579 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#580 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#581 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#582 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#583 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#584 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#585 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#586 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#587 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#588 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#589 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#590 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#591 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#592 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#593 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#594 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#595 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#596 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#597 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#598 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#599 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#600 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#601 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#602 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#603 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#604 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#605 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#606 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#607 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#608 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#609 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#610 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#611 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#612 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#613 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#614 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#615 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#616 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#617 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#618 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#619 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#620 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#621 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#622 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#623 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#624 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#625 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#626 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#627 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#628 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#629 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#630 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#631 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#632 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#633 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#634 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#635 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#636 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#637 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#638 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#639 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#640 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#641 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#642 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#643 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#644 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#645 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#646 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#647 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#648 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#649 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#650 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#651 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#652 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#653 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#654 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#655 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/data_o_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#656 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#657 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#658 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#659 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#660 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#661 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#662 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#663 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#664 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#665 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#666 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#667 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#668 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#669 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#670 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_15bit/bit80.p15_80/prbs_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#671 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#672 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#673 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#674 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#675 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#676 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#677 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#678 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#679 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#680 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#681 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#682 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#683 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#684 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#685 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#686 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#687 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#688 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#689 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#690 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#691 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#692 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#693 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#694 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#695 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#696 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#697 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#698 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#699 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#700 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#701 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#702 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#703 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#704 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#705 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#706 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#707 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#708 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#709 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#710 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#711 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#712 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#713 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#714 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#715 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#716 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#717 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#718 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#719 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#720 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#721 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#722 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#723 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#724 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#725 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#726 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#727 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#728 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#729 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#730 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#731 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#732 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#733 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#734 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#735 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#736 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#737 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#738 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#739 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#740 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#741 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#742 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#743 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#744 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#745 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#746 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#747 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#748 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#749 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#750 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/data_o_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#751 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#752 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#753 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#754 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#755 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#756 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#757 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#758 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#759 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#760 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#761 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#762 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#763 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#764 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#765 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#766 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#767 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#768 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#769 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#770 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#771 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#772 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#773 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_23bit/bit80.p23_80/prbs_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#774 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#775 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#776 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#777 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#778 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#779 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#780 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#781 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#782 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#783 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#784 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#785 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#786 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#787 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#788 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#789 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#790 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#791 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#792 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#793 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#794 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#795 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#796 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#797 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#798 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#799 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#800 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#801 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#802 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#803 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#804 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#805 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#806 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#807 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#808 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#809 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#810 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#811 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#812 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#813 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#814 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#815 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#816 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#817 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#818 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#819 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#820 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#821 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#822 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#823 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#824 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#825 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#826 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#827 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#828 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#829 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#830 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#831 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#832 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#833 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#834 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#835 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#836 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#837 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#838 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#839 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#840 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#841 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#842 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#843 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#844 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#845 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#846 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#847 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#848 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#849 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#850 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#851 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#852 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#853 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/data_o_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#854 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#855 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#856 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#857 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#858 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#859 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#860 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#861 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#862 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#863 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#864 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#865 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#866 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#867 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#868 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#869 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#870 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#871 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#872 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#873 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#874 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#875 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#876 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#877 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#878 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#879 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#880 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#881 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#882 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#883 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#884 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_31bit/bit80.p31_80/prbs_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#885 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#886 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#887 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#888 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#889 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#890 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#891 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#892 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#893 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#894 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#895 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#896 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#897 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#898 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#899 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#900 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#901 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#902 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#903 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#904 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#905 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#906 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#907 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#908 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#909 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#910 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#911 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#912 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#913 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#914 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#915 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#916 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#917 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#918 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#919 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#920 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#921 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#922 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#923 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#924 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#925 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#926 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#927 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#928 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#929 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#930 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#931 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#932 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#933 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#934 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#935 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#936 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#937 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#938 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#939 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#940 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#941 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#942 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#943 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#944 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#945 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[64]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#946 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[65]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#947 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[66]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#948 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[67]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#949 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[68]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#950 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[69]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#951 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#952 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[70]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#953 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[71]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#954 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[72]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#955 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[73]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#956 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[74]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#957 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[75]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#958 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[76]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#959 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[77]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#960 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[78]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#961 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[79]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#962 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#963 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#964 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/data_o_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#965 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/prbs_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#966 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/prbs_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#967 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/prbs_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#968 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/prbs_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#969 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/prbs_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#970 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/prbs_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#971 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_7bit/bit80.p7_80/prbs_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#972 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#973 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#974 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#975 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#976 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#977 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#978 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#979 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#980 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#981 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#982 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#983 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#984 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#985 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#986 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#987 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#988 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#989 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#990 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#991 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#992 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#993 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#994 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#995 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#996 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#997 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#998 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#999 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#1000 Warning
Non-clocked sequential cell  
The clock pin u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk80.patchk80/patgen_rx/pattern_9bit/bit80.p7_80/data_o_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-35#1 Warning
No common node in paths with the same clock  
The clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK has paths without a common node. First path found between dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C and dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO. Please review clock constraints
Related violations: <none>

CLKC-48#1 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR0 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] (and 1 other loads).
Related violations: <none>

CLKC-48#2 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR1 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[0].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] (and 1 other loads).
Related violations: <none>

CLKC-48#3 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR0 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[1].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] (and 1 other loads).
Related violations: <none>

CLKC-48#4 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR1 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[1].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] (and 1 other loads).
Related violations: <none>

CLKC-48#5 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR0 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[2].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] (and 1 other loads).
Related violations: <none>

CLKC-48#6 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR1 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[2].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] (and 1 other loads).
Related violations: <none>

CLKC-48#7 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[3].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[3].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR0 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[3].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] (and 1 other loads).
Related violations: <none>

CLKC-48#8 Advisory
GTYE4_COMMON REFCLKMONITOR pin should drive BUFG  
The GTYE4_COMMON cell u_ibert_gty_core/inst/QUAD[3].u_q/u_common/u_gtye4_common pin u_ibert_gty_core/inst/QUAD[3].u_q/u_common/u_gtye4_common/REFCLKOUTMONITOR1 should be driving a global clock buffer such as BUFGCE, BUFGCE_DIV, or BUFGCTRL, but not a BUFG_GT. Instead, it is driving a FDRE cell u_ibert_gty_core/inst/QUAD[3].u_q/u_common/U_COMMON_REGS/reg_1000e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] (and 1 other loads).
Related violations: <none>


