// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/29/2023 12:17:03"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	reg_write,
	clk,
	reset,
	pc_en,
	alu_A_src,
	pc_src,
	reg_write_src,
	address_src,
	alu_B_src,
	alu_cont,
	instruction,
	data_from_mem,
	zero,
	mem_address,
	psr_flags,
	data_to_mem);
input 	reg_write;
input 	clk;
input 	reset;
input 	pc_en;
input 	alu_A_src;
input 	pc_src;
input 	reg_write_src;
input 	address_src;
input 	[1:0] alu_B_src;
input 	[4:0] alu_cont;
input 	[15:0] instruction;
input 	[15:0] data_from_mem;
output 	zero;
output 	[15:0] mem_address;
output 	[15:0] psr_flags;
output 	[15:0] data_to_mem;

// Design Ports Information
// instruction[12]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[0]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[1]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[3]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[4]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[5]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[8]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[9]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[10]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[11]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[12]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[13]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[14]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[2]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[3]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[5]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[6]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[7]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[8]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[9]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[10]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[11]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[12]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[13]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// psr_flags[15]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[0]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[1]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[2]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[5]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[6]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[7]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[8]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[9]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[10]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[11]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[13]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[14]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_to_mem[15]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_src	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cont[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cont[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cont[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cont[0]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_B_src[0]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_B_src[1]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_A_src	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_cont[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_src	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_en	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_src	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[0]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[1]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[4]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[6]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[8]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[10]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[11]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[12]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[13]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[14]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_from_mem[15]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \instruction[12]~input_o ;
wire \instruction[13]~input_o ;
wire \instruction[14]~input_o ;
wire \instruction[15]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \alu_cont[0]~input_o ;
wire \alu_cont[2]~input_o ;
wire \alu_cont[1]~input_o ;
wire \alu_B_src[1]~input_o ;
wire \alu_B_src[0]~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \instruction[0]~input_o ;
wire \instruction[3]~input_o ;
wire \reg_write_src~input_o ;
wire \data_from_mem[15]~input_o ;
wire \mdr_flopr|q[15]~feeder_combout ;
wire \reset~input_o ;
wire \alu_cont[3]~input_o ;
wire \instruction[6]~input_o ;
wire \instruction[7]~input_o ;
wire \data_from_mem[6]~input_o ;
wire \mdr_flopr|q[6]~feeder_combout ;
wire \alu_cont[4]~input_o ;
wire \alu_unit|WideOr2~0_combout ;
wire \alu_unit|Selector4~0_combout ;
wire \alu_unit|Selector4~1_combout ;
wire \alu_unit|Selector5~0_combout ;
wire \alu_unit|Selector7~0_combout ;
wire \alu_unit|Selector7~1_combout ;
wire \alu_A_src~input_o ;
wire \instruction[11]~input_o ;
wire \instruction[10]~input_o ;
wire \reg_file|RAM~118feeder_combout ;
wire \instruction[9]~input_o ;
wire \reg_write~input_o ;
wire \instruction[8]~input_o ;
wire \reg_file|RAM~679_combout ;
wire \reg_file|RAM~118_q ;
wire \reg_file|RAM~102feeder_combout ;
wire \reg_file|RAM~678_combout ;
wire \reg_file|RAM~102_q ;
wire \reg_file|RAM~715_combout ;
wire \reg_file|RAM~677_combout ;
wire \reg_file|RAM~86_q ;
wire \reg_file|RAM~70feeder_combout ;
wire \reg_file|RAM~676_combout ;
wire \reg_file|RAM~70_q ;
wire \reg_file|RAM~543_combout ;
wire \reg_file|RAM~198feeder_combout ;
wire \reg_file|RAM~684_combout ;
wire \reg_file|RAM~198_q ;
wire \reg_file|RAM~687_combout ;
wire \reg_file|RAM~246_q ;
wire \reg_file|RAM~686_combout ;
wire \reg_file|RAM~230_q ;
wire \reg_file|RAM~214feeder_combout ;
wire \reg_file|RAM~685_combout ;
wire \reg_file|RAM~214_q ;
wire \reg_file|RAM~545_combout ;
wire \reg_file|RAM~134feeder_combout ;
wire \reg_file|RAM~680_combout ;
wire \reg_file|RAM~134_q ;
wire \reg_file|RAM~716_combout ;
wire \reg_file|RAM~681_combout ;
wire \reg_file|RAM~150_q ;
wire \reg_file|RAM~682_combout ;
wire \reg_file|RAM~166_q ;
wire \reg_file|RAM~683_combout ;
wire \reg_file|RAM~182_q ;
wire \reg_file|RAM~544_combout ;
wire \reg_file|RAM~714_combout ;
wire \reg_file|RAM~675_combout ;
wire \reg_file|RAM~54_q ;
wire \reg_file|RAM~672_combout ;
wire \reg_file|RAM~6_q ;
wire \reg_file|RAM~674_combout ;
wire \reg_file|RAM~38_q ;
wire \reg_file|RAM~542_combout ;
wire \reg_file|RAM~546_combout ;
wire \reg_A_flopr|q[12]~0_combout ;
wire \pc_flopenr|q[6]~feeder_combout ;
wire \pc_src~input_o ;
wire \pc_en~input_o ;
wire \pc_flopenr|q[15]~0_combout ;
wire \alu_A_mux|mux2_output[6]~6_combout ;
wire \data_from_mem[5]~input_o ;
wire \mdr_flopr|q[5]~feeder_combout ;
wire \instruction[5]~input_o ;
wire \pc_flopenr|q[5]~feeder_combout ;
wire \alu_A_mux|mux2_output[5]~0_combout ;
wire \reg_file|RAM~245feeder_combout ;
wire \reg_file|RAM~245_q ;
wire \instruction[2]~input_o ;
wire \reg_file|RAM~181feeder_combout ;
wire \reg_file|RAM~181_q ;
wire \reg_file|RAM~713_combout ;
wire \reg_file|RAM~53_q ;
wire \reg_file|RAM~117_q ;
wire \reg_file|RAM~595_combout ;
wire \reg_file|RAM~673_combout ;
wire \reg_file|RAM~21_q ;
wire \reg_file|RAM~213_q ;
wire \reg_file|RAM~712_combout ;
wire \reg_file|RAM~149_q ;
wire \reg_file|RAM~711_combout ;
wire \reg_file|RAM~85_q ;
wire \reg_file|RAM~593_combout ;
wire \instruction[1]~input_o ;
wire \reg_file|RAM~133feeder_combout ;
wire \reg_file|RAM~133_q ;
wire \reg_file|RAM~5_q ;
wire \reg_file|RAM~69_q ;
wire \reg_file|RAM~592_combout ;
wire \reg_file|RAM~165feeder_combout ;
wire \reg_file|RAM~165_q ;
wire \reg_file|RAM~229_q ;
wire \reg_file|RAM~101feeder_combout ;
wire \reg_file|RAM~101_q ;
wire \reg_file|RAM~37feeder_combout ;
wire \reg_file|RAM~37_q ;
wire \reg_file|RAM~594_combout ;
wire \reg_file|RAM~596_combout ;
wire \reg_B_flopr|q[8]~0_combout ;
wire \instruction[4]~input_o ;
wire \data_from_mem[4]~input_o ;
wire \data_from_mem[3]~input_o ;
wire \alu_unit|Selector5~6_combout ;
wire \alu_unit|Selector6~1_combout ;
wire \alu_unit|Selector4~4_combout ;
wire \immediate_flopr|q[3]~feeder_combout ;
wire \reg_file|RAM~227_q ;
wire \reg_file|RAM~163_q ;
wire \reg_file|RAM~99_q ;
wire \reg_file|RAM~669_combout ;
wire \reg_file|RAM~19_q ;
wire \reg_file|RAM~211_q ;
wire \reg_file|RAM~705_combout ;
wire \reg_file|RAM~147_q ;
wire \reg_file|RAM~704_combout ;
wire \reg_file|RAM~83_q ;
wire \reg_file|RAM~668_combout ;
wire \reg_file|RAM~195feeder_combout ;
wire \reg_file|RAM~195_q ;
wire \reg_file|RAM~3_q ;
wire \reg_file|RAM~67_q ;
wire \reg_file|RAM~131feeder_combout ;
wire \reg_file|RAM~131_q ;
wire \reg_file|RAM~667_combout ;
wire \reg_file|RAM~115_q ;
wire \reg_file|RAM~706_combout ;
wire \reg_file|RAM~51_q ;
wire \reg_file|RAM~179feeder_combout ;
wire \reg_file|RAM~179_q ;
wire \reg_file|RAM~243feeder_combout ;
wire \reg_file|RAM~243_q ;
wire \reg_file|RAM~670_combout ;
wire \reg_file|RAM~671_combout ;
wire \alu_B_mux|Mux12~0_combout ;
wire \reg_file|RAM~66_q ;
wire \reg_file|RAM~701_combout ;
wire \reg_file|RAM~82_q ;
wire \reg_file|RAM~98_q ;
wire \reg_file|RAM~114_q ;
wire \reg_file|RAM~523_combout ;
wire \reg_file|RAM~703_combout ;
wire \reg_file|RAM~146_q ;
wire \reg_file|RAM~702_combout ;
wire \reg_file|RAM~130_q ;
wire \reg_file|RAM~162_q ;
wire \reg_file|RAM~178_q ;
wire \reg_file|RAM~524_combout ;
wire \reg_file|RAM~226_q ;
wire \reg_file|RAM~194_q ;
wire \reg_file|RAM~242feeder_combout ;
wire \reg_file|RAM~242_q ;
wire \reg_file|RAM~525_combout ;
wire \reg_file|RAM~698_combout ;
wire \reg_file|RAM~18_q ;
wire \reg_file|RAM~2_q ;
wire \reg_file|RAM~700_combout ;
wire \reg_file|RAM~50_q ;
wire \reg_file|RAM~699_combout ;
wire \reg_file|RAM~34_q ;
wire \reg_file|RAM~522_combout ;
wire \reg_file|RAM~526_combout ;
wire \pc_flopenr|q[2]~feeder_combout ;
wire \alu_A_mux|mux2_output[2]~5_combout ;
wire \data_from_mem[1]~input_o ;
wire \alu_unit|Selector4~2_combout ;
wire \reg_file|RAM~97_q ;
wire \reg_file|RAM~33feeder_combout ;
wire \reg_file|RAM~33_q ;
wire \reg_file|RAM~225_q ;
wire \reg_file|RAM~161_q ;
wire \reg_file|RAM~609_combout ;
wire \reg_file|RAM~177feeder_combout ;
wire \reg_file|RAM~177_q ;
wire \reg_file|RAM~113feeder_combout ;
wire \reg_file|RAM~113_q ;
wire \reg_file|RAM~241_q ;
wire \reg_file|RAM~697_combout ;
wire \reg_file|RAM~49_q ;
wire \reg_file|RAM~610_combout ;
wire \reg_file|RAM~1feeder_combout ;
wire \reg_file|RAM~1_q ;
wire \reg_file|RAM~129feeder_combout ;
wire \reg_file|RAM~129_q ;
wire \reg_file|RAM~193feeder_combout ;
wire \reg_file|RAM~193_q ;
wire \reg_file|RAM~694_combout ;
wire \reg_file|RAM~65_q ;
wire \reg_file|RAM~607_combout ;
wire \reg_file|RAM~209_q ;
wire \reg_file|RAM~17_q ;
wire \reg_file|RAM~696_combout ;
wire \reg_file|RAM~145_q ;
wire \reg_file|RAM~608_combout ;
wire \reg_file|RAM~611_combout ;
wire \alu_B_mux|Mux14~0_combout ;
wire \alu_unit|Selector4~3_combout ;
wire \immediate_flopr|q[0]~feeder_combout ;
wire \data_from_mem[0]~input_o ;
wire \pc_flopenr|q[0]~feeder_combout ;
wire \alu_unit|Add4~9_sumout ;
wire \reg_file|RAM~224_q ;
wire \reg_file|RAM~192_q ;
wire \reg_file|RAM~208_q ;
wire \reg_file|RAM~240feeder_combout ;
wire \reg_file|RAM~240_q ;
wire \reg_file|RAM~605_combout ;
wire \reg_file|RAM~693_combout ;
wire \reg_file|RAM~144_q ;
wire \reg_file|RAM~692_combout ;
wire \reg_file|RAM~128_q ;
wire \reg_file|RAM~176_q ;
wire \reg_file|RAM~160_q ;
wire \reg_file|RAM~604_combout ;
wire \reg_file|RAM~64_q ;
wire \reg_file|RAM~690_combout ;
wire \reg_file|RAM~80_q ;
wire \reg_file|RAM~691_combout ;
wire \reg_file|RAM~96_q ;
wire \reg_file|RAM~603_combout ;
wire \reg_file|RAM~688_combout ;
wire \reg_file|RAM~16_q ;
wire \reg_file|RAM~689_combout ;
wire \reg_file|RAM~32_q ;
wire \reg_file|RAM~0_q ;
wire \reg_file|RAM~48feeder_combout ;
wire \reg_file|RAM~48_q ;
wire \reg_file|RAM~602_combout ;
wire \reg_file|RAM~606_combout ;
wire \alu_unit|Add0~9_sumout ;
wire \alu_unit|Selector0~5_combout ;
wire \alu_B_mux|Mux15~0_combout ;
wire \alu_unit|Selector0~0_combout ;
wire \alu_unit|Selector0~2_combout ;
wire \alu_unit|Add1~66_cout ;
wire \alu_unit|Add1~9_sumout ;
wire \alu_unit|Selector0~1_combout ;
wire \alu_unit|ShiftLeft0~6_combout ;
wire \alu_unit|Selector15~0_combout ;
wire \alu_unit|Selector0~3_combout ;
wire \alu_unit|Selector0~4_combout ;
wire \alu_unit|Selector0~6_combout ;
wire \reg_write_src_mux|mux2_output[0]~0_combout ;
wire \reg_file|RAM~112feeder_combout ;
wire \reg_file|RAM~112_q ;
wire \reg_file|RAM~513_combout ;
wire \reg_file|RAM~512_combout ;
wire \reg_file|RAM~515_combout ;
wire \reg_file|RAM~514_combout ;
wire \reg_file|RAM~516_combout ;
wire \alu_A_mux|mux2_output[0]~1_combout ;
wire \alu_unit|Add1~10 ;
wire \alu_unit|Add1~13_sumout ;
wire \alu_unit|Selector4~5_combout ;
wire \alu_unit|Selector4~6_combout ;
wire \alu_unit|Selector4~7_combout ;
wire \alu_unit|Add0~10 ;
wire \alu_unit|Add0~13_sumout ;
wire \pc_flopenr|q[1]~feeder_combout ;
wire \alu_unit|Add4~10 ;
wire \alu_unit|Add4~13_sumout ;
wire \alu_unit|Selector4~8_combout ;
wire \reg_alu_flopr|q[1]~feeder_combout ;
wire \reg_write_src_mux|mux2_output[1]~1_combout ;
wire \reg_file|RAM~695_combout ;
wire \reg_file|RAM~81_q ;
wire \reg_file|RAM~518_combout ;
wire \reg_file|RAM~519_combout ;
wire \reg_file|RAM~517_combout ;
wire \reg_file|RAM~520_combout ;
wire \reg_file|RAM~521_combout ;
wire \alu_A_mux|mux2_output[1]~2_combout ;
wire \alu_unit|Add1~14 ;
wire \alu_unit|Add1~17_sumout ;
wire \alu_B_mux|Mux13~0_combout ;
wire \alu_unit|Selector5~2_combout ;
wire \pc_flopenr|q[3]~feeder_combout ;
wire \alu_A_mux|mux2_output[3]~3_combout ;
wire \alu_unit|Selector5~3_combout ;
wire \alu_unit|ShiftLeft0~7_combout ;
wire \alu_unit|Selector5~4_combout ;
wire \alu_unit|Selector5~5_combout ;
wire \alu_unit|Add0~14 ;
wire \alu_unit|Add0~17_sumout ;
wire \alu_unit|Selector5~1_combout ;
wire \alu_unit|Selector5~7_combout ;
wire \alu_unit|Add4~14 ;
wire \alu_unit|Add4~17_sumout ;
wire \alu_unit|Selector5~8_combout ;
wire \data_from_mem[2]~input_o ;
wire \reg_write_src_mux|mux2_output[2]~2_combout ;
wire \reg_file|RAM~210_q ;
wire \reg_file|RAM~615_combout ;
wire \reg_file|RAM~612_combout ;
wire \reg_file|RAM~613_combout ;
wire \reg_file|RAM~614_combout ;
wire \reg_file|RAM~616_combout ;
wire \alu_unit|ShiftLeft0~2_combout ;
wire \alu_unit|ShiftLeft0~3_combout ;
wire \alu_unit|Selector6~2_combout ;
wire \alu_unit|Add1~18 ;
wire \alu_unit|Add1~21_sumout ;
wire \alu_unit|Selector6~0_combout ;
wire \alu_unit|Selector6~3_combout ;
wire \alu_unit|Add4~18 ;
wire \alu_unit|Add4~21_sumout ;
wire \alu_unit|Add0~18 ;
wire \alu_unit|Add0~21_sumout ;
wire \alu_unit|Selector6~4_combout ;
wire \alu_unit|Selector6~5_combout ;
wire \reg_write_src_mux|mux2_output[3]~3_combout ;
wire \reg_file|RAM~35feeder_combout ;
wire \reg_file|RAM~35_q ;
wire \reg_file|RAM~529_combout ;
wire \reg_file|RAM~530_combout ;
wire \reg_file|RAM~528_combout ;
wire \reg_file|RAM~527_combout ;
wire \reg_file|RAM~531_combout ;
wire \alu_unit|Add4~22 ;
wire \alu_unit|Add4~25_sumout ;
wire \alu_unit|Selector7~2_combout ;
wire \data_from_mem[14]~input_o ;
wire \reg_alu_flopr|q[14]~feeder_combout ;
wire \reg_write_src_mux|mux2_output[14]~14_combout ;
wire \reg_file|RAM~14_q ;
wire \reg_file|RAM~46_q ;
wire \reg_file|RAM~738_combout ;
wire \reg_file|RAM~62_q ;
wire \reg_file|RAM~30_q ;
wire \reg_file|RAM~632_combout ;
wire \reg_file|RAM~206_q ;
wire \reg_file|RAM~222_q ;
wire \reg_file|RAM~238_q ;
wire \reg_file|RAM~254_q ;
wire \reg_file|RAM~635_combout ;
wire \reg_file|RAM~78_q ;
wire \reg_file|RAM~126feeder_combout ;
wire \reg_file|RAM~126_q ;
wire \reg_file|RAM~739_combout ;
wire \reg_file|RAM~94_q ;
wire \reg_file|RAM~110_q ;
wire \reg_file|RAM~633_combout ;
wire \reg_file|RAM~190_q ;
wire \reg_file|RAM~142_q ;
wire \reg_file|RAM~174_q ;
wire \reg_file|RAM~740_combout ;
wire \reg_file|RAM~158_q ;
wire \reg_file|RAM~634_combout ;
wire \reg_file|RAM~636_combout ;
wire \alu_B_mux|Mux12~1_combout ;
wire \alu_unit|ShiftLeft0~0_combout ;
wire \data_from_mem[8]~input_o ;
wire \pc_flopenr|q[8]~feeder_combout ;
wire \pc_flopenr|q[7]~feeder_combout ;
wire \alu_A_mux|mux2_output[7]~8_combout ;
wire \alu_unit|Add4~30 ;
wire \alu_unit|Add4~33_sumout ;
wire \alu_unit|Selector10~0_combout ;
wire \reg_file|RAM~247_q ;
wire \reg_file|RAM~183_q ;
wire \reg_file|RAM~119_q ;
wire \reg_file|RAM~719_combout ;
wire \reg_file|RAM~55_q ;
wire \reg_file|RAM~625_combout ;
wire \reg_file|RAM~231_q ;
wire \reg_file|RAM~103_q ;
wire \reg_file|RAM~167feeder_combout ;
wire \reg_file|RAM~167_q ;
wire \reg_file|RAM~624_combout ;
wire \reg_file|RAM~71_q ;
wire \reg_file|RAM~7_q ;
wire \reg_file|RAM~199feeder_combout ;
wire \reg_file|RAM~199_q ;
wire \reg_file|RAM~135feeder_combout ;
wire \reg_file|RAM~135_q ;
wire \reg_file|RAM~622_combout ;
wire \reg_file|RAM~718_combout ;
wire \reg_file|RAM~151_q ;
wire \reg_file|RAM~23_q ;
wire \reg_file|RAM~717_combout ;
wire \reg_file|RAM~87_q ;
wire \reg_file|RAM~215_q ;
wire \reg_file|RAM~623_combout ;
wire \reg_file|RAM~626_combout ;
wire \alu_unit|Add0~2 ;
wire \alu_unit|Add0~30 ;
wire \alu_unit|Add0~33_sumout ;
wire \alu_unit|ShiftLeft0~4_combout ;
wire \alu_unit|Selector10~2_combout ;
wire \alu_B_mux|Mux8~0_combout ;
wire \reg_file|RAM~708_combout ;
wire \reg_file|RAM~52_q ;
wire \reg_file|RAM~4_q ;
wire \reg_file|RAM~36_q ;
wire \reg_file|RAM~707_combout ;
wire \reg_file|RAM~20_q ;
wire \reg_file|RAM~617_combout ;
wire \reg_file|RAM~164_q ;
wire \reg_file|RAM~132_q ;
wire \reg_file|RAM~710_combout ;
wire \reg_file|RAM~148_q ;
wire \reg_file|RAM~619_combout ;
wire \reg_file|RAM~100_q ;
wire \reg_file|RAM~709_combout ;
wire \reg_file|RAM~84_q ;
wire \reg_file|RAM~68feeder_combout ;
wire \reg_file|RAM~68_q ;
wire \reg_file|RAM~116feeder_combout ;
wire \reg_file|RAM~116_q ;
wire \reg_file|RAM~618_combout ;
wire \reg_file|RAM~228_q ;
wire \reg_file|RAM~244feeder_combout ;
wire \reg_file|RAM~244_q ;
wire \reg_file|RAM~212feeder_combout ;
wire \reg_file|RAM~212_q ;
wire \reg_file|RAM~196_q ;
wire \reg_file|RAM~620_combout ;
wire \reg_file|RAM~621_combout ;
wire \alu_unit|Add1~22 ;
wire \alu_unit|Add1~26 ;
wire \alu_unit|Add1~2 ;
wire \alu_unit|Add1~30 ;
wire \alu_unit|Add1~33_sumout ;
wire \alu_unit|Selector10~3_combout ;
wire \alu_unit|Selector10~1_combout ;
wire \data_from_mem[7]~input_o ;
wire \mdr_flopr|q[7]~feeder_combout ;
wire \reg_write_src_mux|mux2_output[7]~7_combout ;
wire \reg_file|RAM~39feeder_combout ;
wire \reg_file|RAM~39_q ;
wire \reg_file|RAM~549_combout ;
wire \reg_file|RAM~550_combout ;
wire \reg_file|RAM~547_combout ;
wire \reg_file|RAM~548_combout ;
wire \reg_file|RAM~551_combout ;
wire \alu_unit|Add4~34 ;
wire \alu_unit|Add4~37_sumout ;
wire \alu_unit|Selector11~6_combout ;
wire \alu_unit|Selector11~7_combout ;
wire \alu_unit|Selector11~9_combout ;
wire \reg_file|RAM~169_q ;
wire \reg_file|RAM~41feeder_combout ;
wire \reg_file|RAM~41_q ;
wire \reg_file|RAM~105_q ;
wire \reg_file|RAM~233_q ;
wire \reg_file|RAM~659_combout ;
wire \reg_file|RAM~73_q ;
wire \reg_file|RAM~9_q ;
wire \reg_file|RAM~201_q ;
wire \reg_file|RAM~137feeder_combout ;
wire \reg_file|RAM~137_q ;
wire \reg_file|RAM~657_combout ;
wire \reg_file|RAM~724_combout ;
wire \reg_file|RAM~153_q ;
wire \reg_file|RAM~723_combout ;
wire \reg_file|RAM~89_q ;
wire \reg_file|RAM~217_q ;
wire \reg_file|RAM~25_q ;
wire \reg_file|RAM~658_combout ;
wire \reg_file|RAM~121feeder_combout ;
wire \reg_file|RAM~121_q ;
wire \reg_file|RAM~185_q ;
wire \reg_file|RAM~249_q ;
wire \reg_file|RAM~660_combout ;
wire \reg_file|RAM~661_combout ;
wire \alu_B_mux|Mux6~0_combout ;
wire \alu_unit|Selector11~0_combout ;
wire \alu_unit|Selector12~3_combout ;
wire \data_from_mem[10]~input_o ;
wire \reg_file|RAM~122_q ;
wire \reg_file|RAM~74_q ;
wire \reg_file|RAM~106_q ;
wire \reg_file|RAM~727_combout ;
wire \reg_file|RAM~90_q ;
wire \reg_file|RAM~653_combout ;
wire \reg_file|RAM~42feeder_combout ;
wire \reg_file|RAM~42_q ;
wire \reg_file|RAM~726_combout ;
wire \reg_file|RAM~58_q ;
wire \reg_file|RAM~26_q ;
wire \reg_file|RAM~652_combout ;
wire \reg_file|RAM~234_q ;
wire \reg_file|RAM~250feeder_combout ;
wire \reg_file|RAM~250_q ;
wire \reg_file|RAM~218_q ;
wire \reg_file|RAM~202_q ;
wire \reg_file|RAM~655_combout ;
wire \reg_file|RAM~186_q ;
wire \reg_file|RAM~170_q ;
wire \reg_file|RAM~138_q ;
wire \reg_file|RAM~728_combout ;
wire \reg_file|RAM~154_q ;
wire \reg_file|RAM~654_combout ;
wire \reg_file|RAM~656_combout ;
wire \reg_file|RAM~216_q ;
wire \reg_file|RAM~232_q ;
wire \reg_file|RAM~200_q ;
wire \reg_file|RAM~248feeder_combout ;
wire \reg_file|RAM~248_q ;
wire \reg_file|RAM~665_combout ;
wire \reg_file|RAM~104_q ;
wire \reg_file|RAM~120_q ;
wire \reg_file|RAM~72feeder_combout ;
wire \reg_file|RAM~72_q ;
wire \reg_file|RAM~663_combout ;
wire \reg_file|RAM~136_q ;
wire \reg_file|RAM~168_q ;
wire \reg_file|RAM~722_combout ;
wire \reg_file|RAM~152_q ;
wire \reg_file|RAM~184_q ;
wire \reg_file|RAM~664_combout ;
wire \reg_file|RAM~720_combout ;
wire \reg_file|RAM~56_q ;
wire \reg_file|RAM~40feeder_combout ;
wire \reg_file|RAM~40_q ;
wire \reg_file|RAM~24feeder_combout ;
wire \reg_file|RAM~24_q ;
wire \reg_file|RAM~8_q ;
wire \reg_file|RAM~662_combout ;
wire \reg_file|RAM~666_combout ;
wire \alu_unit|Add1~34 ;
wire \alu_unit|Add1~38 ;
wire \alu_unit|Add1~42 ;
wire \alu_unit|Add1~45_sumout ;
wire \alu_unit|ShiftLeft0~9_combout ;
wire \alu_unit|ShiftLeft0~12_combout ;
wire \alu_unit|Selector11~3_combout ;
wire \alu_unit|always0~0_combout ;
wire \reg_file|RAM~251_q ;
wire \reg_file|RAM~731_combout ;
wire \reg_file|RAM~59_q ;
wire \reg_file|RAM~187_q ;
wire \reg_file|RAM~123_q ;
wire \reg_file|RAM~570_combout ;
wire \reg_file|RAM~139_q ;
wire \reg_file|RAM~203_q ;
wire \reg_file|RAM~11_q ;
wire \reg_file|RAM~567_combout ;
wire \reg_file|RAM~730_combout ;
wire \reg_file|RAM~155_q ;
wire \reg_file|RAM~729_combout ;
wire \reg_file|RAM~91_q ;
wire \reg_file|RAM~27_q ;
wire \reg_file|RAM~219feeder_combout ;
wire \reg_file|RAM~219_q ;
wire \reg_file|RAM~568_combout ;
wire \reg_file|RAM~171_q ;
wire \reg_file|RAM~235feeder_combout ;
wire \reg_file|RAM~235_q ;
wire \reg_file|RAM~107_q ;
wire \reg_file|RAM~43feeder_combout ;
wire \reg_file|RAM~43_q ;
wire \reg_file|RAM~569_combout ;
wire \reg_file|RAM~571_combout ;
wire \pc_flopenr|q[11]~feeder_combout ;
wire \alu_A_mux|mux2_output[11]~7_combout ;
wire \alu_unit|Add0~34 ;
wire \alu_unit|Add0~38 ;
wire \alu_unit|Add0~42 ;
wire \alu_unit|Add0~46 ;
wire \alu_unit|Add0~5_sumout ;
wire \pc_flopenr|q[10]~feeder_combout ;
wire \alu_unit|Add4~38 ;
wire \alu_unit|Add4~42 ;
wire \alu_unit|Add4~46 ;
wire \alu_unit|Add4~5_sumout ;
wire \alu_unit|Selector14~1_combout ;
wire \alu_B_mux|Mux4~0_combout ;
wire \alu_unit|Selector14~3_combout ;
wire \alu_unit|Selector11~11_combout ;
wire \alu_unit|ShiftLeft0~10_combout ;
wire \alu_unit|Selector16~1_combout ;
wire \alu_unit|ShiftLeft0~8_combout ;
wire \alu_unit|Selector16~0_combout ;
wire \alu_unit|Selector15~1_combout ;
wire \alu_unit|Selector15~2_combout ;
wire \reg_file|RAM~28_q ;
wire \reg_file|RAM~732_combout ;
wire \reg_file|RAM~60_q ;
wire \reg_file|RAM~44feeder_combout ;
wire \reg_file|RAM~44_q ;
wire \reg_file|RAM~12_q ;
wire \reg_file|RAM~642_combout ;
wire \reg_file|RAM~236_q ;
wire \reg_file|RAM~252_q ;
wire \reg_file|RAM~204_q ;
wire \reg_file|RAM~220_q ;
wire \reg_file|RAM~645_combout ;
wire \reg_file|RAM~733_combout ;
wire \reg_file|RAM~92_q ;
wire \reg_file|RAM~76_q ;
wire \reg_file|RAM~108_q ;
wire \reg_file|RAM~124feeder_combout ;
wire \reg_file|RAM~124_q ;
wire \reg_file|RAM~643_combout ;
wire \reg_file|RAM~188_q ;
wire \reg_file|RAM~734_combout ;
wire \reg_file|RAM~156_q ;
wire \reg_file|RAM~140feeder_combout ;
wire \reg_file|RAM~140_q ;
wire \reg_file|RAM~644_combout ;
wire \reg_file|RAM~646_combout ;
wire \alu_unit|Add1~46 ;
wire \alu_unit|Add1~6 ;
wire \alu_unit|Add1~49_sumout ;
wire \alu_unit|Selector15~6_combout ;
wire \alu_unit|Selector16~2_combout ;
wire \alu_unit|Selector16~3_combout ;
wire \alu_unit|Selector16~4_combout ;
wire \alu_B_mux|Mux11~0_combout ;
wire \alu_unit|Add4~6 ;
wire \alu_unit|Add4~49_sumout ;
wire \alu_unit|Selector15~4_combout ;
wire \alu_unit|Add0~6 ;
wire \alu_unit|Add0~49_sumout ;
wire \alu_unit|Selector15~3_combout ;
wire \reg_file|RAM~205feeder_combout ;
wire \reg_file|RAM~205_q ;
wire \reg_file|RAM~141feeder_combout ;
wire \reg_file|RAM~141_q ;
wire \reg_file|RAM~77feeder_combout ;
wire \reg_file|RAM~77_q ;
wire \reg_file|RAM~13_q ;
wire \reg_file|RAM~577_combout ;
wire \reg_file|RAM~253_q ;
wire \reg_file|RAM~125feeder_combout ;
wire \reg_file|RAM~125_q ;
wire \reg_file|RAM~189feeder_combout ;
wire \reg_file|RAM~189_q ;
wire \reg_file|RAM~580_combout ;
wire \reg_file|RAM~237_q ;
wire \reg_file|RAM~173_q ;
wire \reg_file|RAM~109feeder_combout ;
wire \reg_file|RAM~109_q ;
wire \reg_file|RAM~45feeder_combout ;
wire \reg_file|RAM~45_q ;
wire \reg_file|RAM~579_combout ;
wire \reg_file|RAM~221_q ;
wire \reg_file|RAM~736_combout ;
wire \reg_file|RAM~157_q ;
wire \reg_file|RAM~29_q ;
wire \reg_file|RAM~735_combout ;
wire \reg_file|RAM~93_q ;
wire \reg_file|RAM~578_combout ;
wire \reg_file|RAM~581_combout ;
wire \pc_flopenr|q[13]~feeder_combout ;
wire \alu_A_mux|mux2_output[13]~13_combout ;
wire \alu_B_mux|Mux3~0_combout ;
wire \alu_unit|Selector15~7_combout ;
wire \alu_unit|Selector15~5_combout ;
wire \data_from_mem[12]~input_o ;
wire \reg_write_src_mux|mux2_output[12]~12_combout ;
wire \reg_file|RAM~172_q ;
wire \reg_file|RAM~574_combout ;
wire \reg_file|RAM~573_combout ;
wire \reg_file|RAM~575_combout ;
wire \reg_file|RAM~572_combout ;
wire \reg_file|RAM~576_combout ;
wire \pc_flopenr|q[12]~feeder_combout ;
wire \alu_A_mux|mux2_output[12]~12_combout ;
wire \alu_unit|Selector14~4_combout ;
wire \alu_unit|Add1~5_sumout ;
wire \alu_unit|ShiftLeft0~5_combout ;
wire \alu_unit|Selector11~1_combout ;
wire \alu_unit|Selector11~2_combout ;
wire \alu_unit|Selector14~0_combout ;
wire \alu_unit|Selector14~5_combout ;
wire \alu_unit|Selector14~2_combout ;
wire \data_from_mem[11]~input_o ;
wire \reg_write_src_mux|mux2_output[11]~11_combout ;
wire \reg_file|RAM~75_q ;
wire \reg_file|RAM~647_combout ;
wire \reg_file|RAM~648_combout ;
wire \reg_file|RAM~650_combout ;
wire \reg_file|RAM~649_combout ;
wire \reg_file|RAM~651_combout ;
wire \alu_unit|always0~3_combout ;
wire \alu_unit|Selector11~4_combout ;
wire \alu_unit|Selector13~0_combout ;
wire \alu_unit|Selector13~5_combout ;
wire \alu_B_mux|Mux5~0_combout ;
wire \alu_unit|Selector13~3_combout ;
wire \alu_unit|Selector13~4_combout ;
wire \alu_unit|Add0~45_sumout ;
wire \alu_unit|Add4~45_sumout ;
wire \alu_unit|Selector13~1_combout ;
wire \alu_unit|Selector13~2_combout ;
wire \reg_write_src_mux|mux2_output[10]~10_combout ;
wire \reg_file|RAM~10_q ;
wire \reg_file|RAM~562_combout ;
wire \reg_file|RAM~565_combout ;
wire \reg_file|RAM~563_combout ;
wire \reg_file|RAM~564_combout ;
wire \reg_file|RAM~566_combout ;
wire \alu_A_mux|mux2_output[10]~10_combout ;
wire \alu_unit|Selector12~4_combout ;
wire \alu_unit|Add4~41_sumout ;
wire \alu_unit|Selector12~1_combout ;
wire \alu_unit|Add1~41_sumout ;
wire \alu_unit|ShiftLeft0~1_combout ;
wire \alu_unit|Selector12~0_combout ;
wire \alu_unit|Selector12~5_combout ;
wire \alu_unit|Add0~41_sumout ;
wire \alu_unit|Selector12~2_combout ;
wire \data_from_mem[9]~input_o ;
wire \mdr_flopr|q[9]~feeder_combout ;
wire \reg_write_src_mux|mux2_output[9]~9_combout ;
wire \reg_file|RAM~725_combout ;
wire \reg_file|RAM~57_q ;
wire \reg_file|RAM~560_combout ;
wire \reg_file|RAM~557_combout ;
wire \reg_file|RAM~559_combout ;
wire \reg_file|RAM~558_combout ;
wire \reg_file|RAM~561_combout ;
wire \pc_flopenr|q[9]~feeder_combout ;
wire \alu_A_mux|mux2_output[9]~9_combout ;
wire \alu_B_mux|Mux7~0_combout ;
wire \alu_unit|Selector11~12_combout ;
wire \alu_unit|Selector11~13_combout ;
wire \alu_unit|Add0~37_sumout ;
wire \alu_unit|Add1~37_sumout ;
wire \alu_unit|Selector11~8_combout ;
wire \alu_unit|Selector11~14_combout ;
wire \alu_unit|Selector11~10_combout ;
wire \reg_alu_flopr|q[8]~feeder_combout ;
wire \reg_write_src_mux|mux2_output[8]~8_combout ;
wire \reg_file|RAM~721_combout ;
wire \reg_file|RAM~88_q ;
wire \reg_file|RAM~553_combout ;
wire \reg_file|RAM~555_combout ;
wire \reg_file|RAM~552_combout ;
wire \reg_file|RAM~554_combout ;
wire \reg_file|RAM~556_combout ;
wire \alu_A_mux|mux2_output[8]~11_combout ;
wire \alu_unit|ShiftLeft0~11_combout ;
wire \alu_unit|Selector16~5_combout ;
wire \alu_unit|Selector16~6_combout ;
wire \alu_unit|Add1~50 ;
wire \alu_unit|Add1~53_sumout ;
wire \alu_unit|Selector16~9_combout ;
wire \alu_B_mux|Mux10~0_combout ;
wire \alu_unit|Add4~50 ;
wire \alu_unit|Add4~53_sumout ;
wire \alu_unit|Selector16~7_combout ;
wire \reg_file|RAM~585_combout ;
wire \reg_file|RAM~582_combout ;
wire \reg_file|RAM~583_combout ;
wire \reg_file|RAM~584_combout ;
wire \reg_file|RAM~586_combout ;
wire \pc_flopenr|q[14]~feeder_combout ;
wire \alu_A_mux|mux2_output[14]~14_combout ;
wire \alu_B_mux|Mux2~0_combout ;
wire \alu_unit|Selector16~10_combout ;
wire \alu_unit|Add0~50 ;
wire \alu_unit|Add0~53_sumout ;
wire \alu_unit|Selector16~8_combout ;
wire \data_from_mem[13]~input_o ;
wire \reg_write_src_mux|mux2_output[13]~13_combout ;
wire \reg_file|RAM~737_combout ;
wire \reg_file|RAM~61_q ;
wire \reg_file|RAM~640_combout ;
wire \reg_file|RAM~637_combout ;
wire \reg_file|RAM~639_combout ;
wire \reg_file|RAM~638_combout ;
wire \reg_file|RAM~641_combout ;
wire \alu_unit|always0~2_combout ;
wire \alu_unit|Selector9~0_combout ;
wire \alu_unit|Selector7~4_combout ;
wire \alu_unit|Add1~25_sumout ;
wire \alu_unit|Selector7~5_combout ;
wire \alu_unit|Add0~22 ;
wire \alu_unit|Add0~25_sumout ;
wire \alu_unit|Selector7~3_combout ;
wire \reg_write_src_mux|mux2_output[4]~4_combout ;
wire \reg_file|RAM~180_q ;
wire \reg_file|RAM~534_combout ;
wire \reg_file|RAM~532_combout ;
wire \reg_file|RAM~535_combout ;
wire \reg_file|RAM~533_combout ;
wire \reg_file|RAM~536_combout ;
wire \pc_flopenr|q[4]~feeder_combout ;
wire \alu_A_mux|mux2_output[4]~4_combout ;
wire \alu_unit|Add0~26 ;
wire \alu_unit|Add0~1_sumout ;
wire \alu_unit|Add4~26 ;
wire \alu_unit|Add4~1_sumout ;
wire \alu_unit|Selector8~0_combout ;
wire \alu_unit|Selector8~2_combout ;
wire \alu_unit|Add1~1_sumout ;
wire \alu_unit|Selector8~3_combout ;
wire \alu_unit|Selector8~1_combout ;
wire \reg_alu_flopr|q[5]~feeder_combout ;
wire \reg_write_src_mux|mux2_output[5]~5_combout ;
wire \reg_file|RAM~197_q ;
wire \reg_file|RAM~537_combout ;
wire \reg_file|RAM~540_combout ;
wire \reg_file|RAM~538_combout ;
wire \reg_file|RAM~539_combout ;
wire \reg_file|RAM~541_combout ;
wire \alu_unit|Add4~2 ;
wire \alu_unit|Add4~29_sumout ;
wire \alu_unit|Selector9~1_combout ;
wire \alu_unit|Add0~29_sumout ;
wire \alu_unit|Selector9~3_combout ;
wire \alu_B_mux|Mux9~0_combout ;
wire \alu_unit|Add1~29_sumout ;
wire \alu_unit|Selector9~4_combout ;
wire \alu_unit|Selector9~2_combout ;
wire \reg_write_src_mux|mux2_output[6]~6_combout ;
wire \reg_file|RAM~22_q ;
wire \reg_file|RAM~627_combout ;
wire \reg_file|RAM~630_combout ;
wire \reg_file|RAM~629_combout ;
wire \reg_file|RAM~628_combout ;
wire \reg_file|RAM~631_combout ;
wire \alu_unit|always0~1_combout ;
wire \alu_unit|always0~4_combout ;
wire \alu_unit|Selector18~2_combout ;
wire \reg_file|RAM~207feeder_combout ;
wire \reg_file|RAM~207_q ;
wire \reg_file|RAM~15_q ;
wire \reg_file|RAM~79feeder_combout ;
wire \reg_file|RAM~79_q ;
wire \reg_file|RAM~587_combout ;
wire \reg_file|RAM~111_q ;
wire \reg_file|RAM~239_q ;
wire \reg_file|RAM~175_q ;
wire \reg_file|RAM~47_q ;
wire \reg_file|RAM~589_combout ;
wire \reg_file|RAM~191_q ;
wire \reg_file|RAM~255_q ;
wire \reg_file|RAM~743_combout ;
wire \reg_file|RAM~127_q ;
wire \reg_file|RAM~742_combout ;
wire \reg_file|RAM~63_q ;
wire \reg_file|RAM~590_combout ;
wire \reg_file|RAM~223feeder_combout ;
wire \reg_file|RAM~223_q ;
wire \reg_file|RAM~741_combout ;
wire \reg_file|RAM~159_q ;
wire \reg_file|RAM~95_q ;
wire \reg_file|RAM~31_q ;
wire \reg_file|RAM~588_combout ;
wire \reg_file|RAM~591_combout ;
wire \pc_flopenr|q[15]~feeder_combout ;
wire \alu_A_mux|mux2_output[15]~15_combout ;
wire \alu_unit|Selector18~0_combout ;
wire \alu_unit|ShiftLeft0~13_combout ;
wire \alu_unit|ShiftLeft0~14_combout ;
wire \alu_unit|Add4~54 ;
wire \alu_unit|Add4~58 ;
wire \alu_unit|Add4~61_sumout ;
wire \alu_unit|Selector18~3_combout ;
wire \alu_unit|Add0~54 ;
wire \alu_unit|Add0~58 ;
wire \alu_unit|Add0~61_sumout ;
wire \alu_unit|Add1~54 ;
wire \alu_unit|Add1~58 ;
wire \alu_unit|Add1~61_sumout ;
wire \alu_unit|Selector18~1_combout ;
wire \alu_unit|Selector18~4_combout ;
wire \reg_alu_flopr|q[15]~feeder_combout ;
wire \reg_write_src_mux|mux2_output[15]~15_combout ;
wire \reg_file|RAM~143feeder_combout ;
wire \reg_file|RAM~143_q ;
wire \reg_file|RAM~597_combout ;
wire \reg_file|RAM~600_combout ;
wire \reg_file|RAM~599_combout ;
wire \reg_file|RAM~598_combout ;
wire \reg_file|RAM~601_combout ;
wire \alu_B_mux|Mux0~0_combout ;
wire \alu_unit|Selector11~5_combout ;
wire \alu_unit|Selector17~0_combout ;
wire \alu_unit|Selector17~1_combout ;
wire \alu_unit|Add1~57_sumout ;
wire \alu_unit|Selector17~4_combout ;
wire \alu_B_mux|Mux1~0_combout ;
wire \alu_unit|Selector17~5_combout ;
wire \alu_unit|Add4~57_sumout ;
wire \alu_unit|Selector17~2_combout ;
wire \alu_unit|Add0~57_sumout ;
wire \alu_unit|Selector17~3_combout ;
wire \zero_thingy|Equal0~2_combout ;
wire \zero_thingy|Equal0~0_combout ;
wire \zero_thingy|Equal0~1_combout ;
wire \zero_thingy|Equal0~3_combout ;
wire \address_src~input_o ;
wire \mem_address_mux|mux2_output[0]~0_combout ;
wire \mem_address_mux|mux2_output[1]~1_combout ;
wire \mem_address_mux|mux2_output[2]~2_combout ;
wire \mem_address_mux|mux2_output[3]~3_combout ;
wire \mem_address_mux|mux2_output[4]~4_combout ;
wire \mem_address_mux|mux2_output[5]~5_combout ;
wire \mem_address_mux|mux2_output[6]~6_combout ;
wire \mem_address_mux|mux2_output[7]~7_combout ;
wire \mem_address_mux|mux2_output[8]~8_combout ;
wire \mem_address_mux|mux2_output[9]~9_combout ;
wire \mem_address_mux|mux2_output[10]~10_combout ;
wire \mem_address_mux|mux2_output[11]~11_combout ;
wire \mem_address_mux|mux2_output[12]~12_combout ;
wire \mem_address_mux|mux2_output[13]~13_combout ;
wire \mem_address_mux|mux2_output[14]~14_combout ;
wire \mem_address_mux|mux2_output[15]~15_combout ;
wire \alu_unit|Decoder0~0_combout ;
wire \alu_unit|always0~5_combout ;
wire \alu_unit|always0~8_combout ;
wire \alu_unit|always0~9_combout ;
wire \alu_unit|always0~10_combout ;
wire \alu_unit|always0~7_combout ;
wire \alu_unit|always0~6_combout ;
wire \alu_unit|always0~11_combout ;
wire \alu_unit|always0~12_combout ;
wire \alu_unit|Selector1~0_combout ;
wire \alu_unit|Selector1~1_combout ;
wire \alu_unit|LessThan1~2_combout ;
wire \alu_unit|Equal1~1_combout ;
wire \alu_unit|LessThan1~7_combout ;
wire \alu_unit|Equal1~0_combout ;
wire \alu_unit|LessThan1~3_combout ;
wire \alu_unit|LessThan1~4_combout ;
wire \alu_unit|Equal1~2_combout ;
wire \alu_unit|LessThan1~5_combout ;
wire \alu_unit|LessThan1~6_combout ;
wire \alu_unit|LessThan1~0_combout ;
wire \alu_unit|LessThan1~1_combout ;
wire \alu_unit|LessThan1~8_combout ;
wire \alu_unit|Selector1~2_combout ;
wire \alu_unit|Selector1~3_combout ;
wire \alu_unit|Selector1~4_combout ;
wire \alu_unit|Selector2~0_combout ;
wire \alu_unit|c_flag~combout ;
wire \alu_unit|Decoder0~1_combout ;
wire \alu_unit|l_flag~combout ;
wire \alu_unit|Selector3~0_combout ;
wire \alu_unit|f_flag~combout ;
wire \alu_unit|Equal1~4_combout ;
wire \alu_unit|Equal1~3_combout ;
wire \alu_unit|Equal1~5_combout ;
wire \alu_unit|Equal1~6_combout ;
wire \alu_unit|z_flag~combout ;
wire \alu_unit|n_flag~0_combout ;
wire \alu_unit|n_flag~combout ;
wire [15:0] \pc_flopenr|q ;
wire [15:0] \reg_A_flopr|q ;
wire [15:0] \reg_B_flopr|q ;
wire [15:0] \immediate_flopr|q ;
wire [15:0] \reg_alu_flopr|q ;
wire [15:0] \mdr_flopr|q ;
wire [15:0] \alu_unit|alu_out ;


// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \zero~output (
	.i(\zero_thingy|Equal0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zero),
	.obar());
// synopsys translate_off
defparam \zero~output .bus_hold = "false";
defparam \zero~output .open_drain_output = "false";
defparam \zero~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \mem_address[0]~output (
	.i(\mem_address_mux|mux2_output[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[0]),
	.obar());
// synopsys translate_off
defparam \mem_address[0]~output .bus_hold = "false";
defparam \mem_address[0]~output .open_drain_output = "false";
defparam \mem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \mem_address[1]~output (
	.i(\mem_address_mux|mux2_output[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[1]),
	.obar());
// synopsys translate_off
defparam \mem_address[1]~output .bus_hold = "false";
defparam \mem_address[1]~output .open_drain_output = "false";
defparam \mem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \mem_address[2]~output (
	.i(\mem_address_mux|mux2_output[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[2]),
	.obar());
// synopsys translate_off
defparam \mem_address[2]~output .bus_hold = "false";
defparam \mem_address[2]~output .open_drain_output = "false";
defparam \mem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \mem_address[3]~output (
	.i(\mem_address_mux|mux2_output[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[3]),
	.obar());
// synopsys translate_off
defparam \mem_address[3]~output .bus_hold = "false";
defparam \mem_address[3]~output .open_drain_output = "false";
defparam \mem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \mem_address[4]~output (
	.i(\mem_address_mux|mux2_output[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[4]),
	.obar());
// synopsys translate_off
defparam \mem_address[4]~output .bus_hold = "false";
defparam \mem_address[4]~output .open_drain_output = "false";
defparam \mem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \mem_address[5]~output (
	.i(\mem_address_mux|mux2_output[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[5]),
	.obar());
// synopsys translate_off
defparam \mem_address[5]~output .bus_hold = "false";
defparam \mem_address[5]~output .open_drain_output = "false";
defparam \mem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \mem_address[6]~output (
	.i(\mem_address_mux|mux2_output[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[6]),
	.obar());
// synopsys translate_off
defparam \mem_address[6]~output .bus_hold = "false";
defparam \mem_address[6]~output .open_drain_output = "false";
defparam \mem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \mem_address[7]~output (
	.i(\mem_address_mux|mux2_output[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[7]),
	.obar());
// synopsys translate_off
defparam \mem_address[7]~output .bus_hold = "false";
defparam \mem_address[7]~output .open_drain_output = "false";
defparam \mem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \mem_address[8]~output (
	.i(\mem_address_mux|mux2_output[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[8]),
	.obar());
// synopsys translate_off
defparam \mem_address[8]~output .bus_hold = "false";
defparam \mem_address[8]~output .open_drain_output = "false";
defparam \mem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \mem_address[9]~output (
	.i(\mem_address_mux|mux2_output[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[9]),
	.obar());
// synopsys translate_off
defparam \mem_address[9]~output .bus_hold = "false";
defparam \mem_address[9]~output .open_drain_output = "false";
defparam \mem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \mem_address[10]~output (
	.i(\mem_address_mux|mux2_output[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[10]),
	.obar());
// synopsys translate_off
defparam \mem_address[10]~output .bus_hold = "false";
defparam \mem_address[10]~output .open_drain_output = "false";
defparam \mem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \mem_address[11]~output (
	.i(\mem_address_mux|mux2_output[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[11]),
	.obar());
// synopsys translate_off
defparam \mem_address[11]~output .bus_hold = "false";
defparam \mem_address[11]~output .open_drain_output = "false";
defparam \mem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \mem_address[12]~output (
	.i(\mem_address_mux|mux2_output[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[12]),
	.obar());
// synopsys translate_off
defparam \mem_address[12]~output .bus_hold = "false";
defparam \mem_address[12]~output .open_drain_output = "false";
defparam \mem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \mem_address[13]~output (
	.i(\mem_address_mux|mux2_output[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[13]),
	.obar());
// synopsys translate_off
defparam \mem_address[13]~output .bus_hold = "false";
defparam \mem_address[13]~output .open_drain_output = "false";
defparam \mem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \mem_address[14]~output (
	.i(\mem_address_mux|mux2_output[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[14]),
	.obar());
// synopsys translate_off
defparam \mem_address[14]~output .bus_hold = "false";
defparam \mem_address[14]~output .open_drain_output = "false";
defparam \mem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \mem_address[15]~output (
	.i(\mem_address_mux|mux2_output[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_address[15]),
	.obar());
// synopsys translate_off
defparam \mem_address[15]~output .bus_hold = "false";
defparam \mem_address[15]~output .open_drain_output = "false";
defparam \mem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \psr_flags[0]~output (
	.i(\alu_unit|c_flag~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[0]),
	.obar());
// synopsys translate_off
defparam \psr_flags[0]~output .bus_hold = "false";
defparam \psr_flags[0]~output .open_drain_output = "false";
defparam \psr_flags[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \psr_flags[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[1]),
	.obar());
// synopsys translate_off
defparam \psr_flags[1]~output .bus_hold = "false";
defparam \psr_flags[1]~output .open_drain_output = "false";
defparam \psr_flags[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \psr_flags[2]~output (
	.i(\alu_unit|l_flag~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[2]),
	.obar());
// synopsys translate_off
defparam \psr_flags[2]~output .bus_hold = "false";
defparam \psr_flags[2]~output .open_drain_output = "false";
defparam \psr_flags[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \psr_flags[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[3]),
	.obar());
// synopsys translate_off
defparam \psr_flags[3]~output .bus_hold = "false";
defparam \psr_flags[3]~output .open_drain_output = "false";
defparam \psr_flags[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \psr_flags[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[4]),
	.obar());
// synopsys translate_off
defparam \psr_flags[4]~output .bus_hold = "false";
defparam \psr_flags[4]~output .open_drain_output = "false";
defparam \psr_flags[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \psr_flags[5]~output (
	.i(\alu_unit|f_flag~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[5]),
	.obar());
// synopsys translate_off
defparam \psr_flags[5]~output .bus_hold = "false";
defparam \psr_flags[5]~output .open_drain_output = "false";
defparam \psr_flags[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \psr_flags[6]~output (
	.i(\alu_unit|z_flag~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[6]),
	.obar());
// synopsys translate_off
defparam \psr_flags[6]~output .bus_hold = "false";
defparam \psr_flags[6]~output .open_drain_output = "false";
defparam \psr_flags[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \psr_flags[7]~output (
	.i(\alu_unit|n_flag~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[7]),
	.obar());
// synopsys translate_off
defparam \psr_flags[7]~output .bus_hold = "false";
defparam \psr_flags[7]~output .open_drain_output = "false";
defparam \psr_flags[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \psr_flags[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[8]),
	.obar());
// synopsys translate_off
defparam \psr_flags[8]~output .bus_hold = "false";
defparam \psr_flags[8]~output .open_drain_output = "false";
defparam \psr_flags[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \psr_flags[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[9]),
	.obar());
// synopsys translate_off
defparam \psr_flags[9]~output .bus_hold = "false";
defparam \psr_flags[9]~output .open_drain_output = "false";
defparam \psr_flags[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \psr_flags[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[10]),
	.obar());
// synopsys translate_off
defparam \psr_flags[10]~output .bus_hold = "false";
defparam \psr_flags[10]~output .open_drain_output = "false";
defparam \psr_flags[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \psr_flags[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[11]),
	.obar());
// synopsys translate_off
defparam \psr_flags[11]~output .bus_hold = "false";
defparam \psr_flags[11]~output .open_drain_output = "false";
defparam \psr_flags[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \psr_flags[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[12]),
	.obar());
// synopsys translate_off
defparam \psr_flags[12]~output .bus_hold = "false";
defparam \psr_flags[12]~output .open_drain_output = "false";
defparam \psr_flags[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \psr_flags[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[13]),
	.obar());
// synopsys translate_off
defparam \psr_flags[13]~output .bus_hold = "false";
defparam \psr_flags[13]~output .open_drain_output = "false";
defparam \psr_flags[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \psr_flags[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[14]),
	.obar());
// synopsys translate_off
defparam \psr_flags[14]~output .bus_hold = "false";
defparam \psr_flags[14]~output .open_drain_output = "false";
defparam \psr_flags[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \psr_flags[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(psr_flags[15]),
	.obar());
// synopsys translate_off
defparam \psr_flags[15]~output .bus_hold = "false";
defparam \psr_flags[15]~output .open_drain_output = "false";
defparam \psr_flags[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \data_to_mem[0]~output (
	.i(\reg_A_flopr|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[0]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[0]~output .bus_hold = "false";
defparam \data_to_mem[0]~output .open_drain_output = "false";
defparam \data_to_mem[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \data_to_mem[1]~output (
	.i(\reg_A_flopr|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[1]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[1]~output .bus_hold = "false";
defparam \data_to_mem[1]~output .open_drain_output = "false";
defparam \data_to_mem[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \data_to_mem[2]~output (
	.i(\reg_A_flopr|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[2]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[2]~output .bus_hold = "false";
defparam \data_to_mem[2]~output .open_drain_output = "false";
defparam \data_to_mem[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \data_to_mem[3]~output (
	.i(\reg_A_flopr|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[3]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[3]~output .bus_hold = "false";
defparam \data_to_mem[3]~output .open_drain_output = "false";
defparam \data_to_mem[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \data_to_mem[4]~output (
	.i(\reg_A_flopr|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[4]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[4]~output .bus_hold = "false";
defparam \data_to_mem[4]~output .open_drain_output = "false";
defparam \data_to_mem[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \data_to_mem[5]~output (
	.i(\reg_A_flopr|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[5]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[5]~output .bus_hold = "false";
defparam \data_to_mem[5]~output .open_drain_output = "false";
defparam \data_to_mem[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \data_to_mem[6]~output (
	.i(\reg_A_flopr|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[6]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[6]~output .bus_hold = "false";
defparam \data_to_mem[6]~output .open_drain_output = "false";
defparam \data_to_mem[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \data_to_mem[7]~output (
	.i(\reg_A_flopr|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[7]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[7]~output .bus_hold = "false";
defparam \data_to_mem[7]~output .open_drain_output = "false";
defparam \data_to_mem[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \data_to_mem[8]~output (
	.i(\reg_A_flopr|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[8]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[8]~output .bus_hold = "false";
defparam \data_to_mem[8]~output .open_drain_output = "false";
defparam \data_to_mem[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \data_to_mem[9]~output (
	.i(\reg_A_flopr|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[9]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[9]~output .bus_hold = "false";
defparam \data_to_mem[9]~output .open_drain_output = "false";
defparam \data_to_mem[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \data_to_mem[10]~output (
	.i(\reg_A_flopr|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[10]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[10]~output .bus_hold = "false";
defparam \data_to_mem[10]~output .open_drain_output = "false";
defparam \data_to_mem[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \data_to_mem[11]~output (
	.i(\reg_A_flopr|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[11]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[11]~output .bus_hold = "false";
defparam \data_to_mem[11]~output .open_drain_output = "false";
defparam \data_to_mem[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \data_to_mem[12]~output (
	.i(\reg_A_flopr|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[12]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[12]~output .bus_hold = "false";
defparam \data_to_mem[12]~output .open_drain_output = "false";
defparam \data_to_mem[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \data_to_mem[13]~output (
	.i(\reg_A_flopr|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[13]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[13]~output .bus_hold = "false";
defparam \data_to_mem[13]~output .open_drain_output = "false";
defparam \data_to_mem[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \data_to_mem[14]~output (
	.i(\reg_A_flopr|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[14]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[14]~output .bus_hold = "false";
defparam \data_to_mem[14]~output .open_drain_output = "false";
defparam \data_to_mem[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \data_to_mem[15]~output (
	.i(\reg_A_flopr|q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_to_mem[15]),
	.obar());
// synopsys translate_off
defparam \data_to_mem[15]~output .bus_hold = "false";
defparam \data_to_mem[15]~output .open_drain_output = "false";
defparam \data_to_mem[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \alu_cont[0]~input (
	.i(alu_cont[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_cont[0]~input_o ));
// synopsys translate_off
defparam \alu_cont[0]~input .bus_hold = "false";
defparam \alu_cont[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \alu_cont[2]~input (
	.i(alu_cont[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_cont[2]~input_o ));
// synopsys translate_off
defparam \alu_cont[2]~input .bus_hold = "false";
defparam \alu_cont[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \alu_cont[1]~input (
	.i(alu_cont[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_cont[1]~input_o ));
// synopsys translate_off
defparam \alu_cont[1]~input .bus_hold = "false";
defparam \alu_cont[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \alu_B_src[1]~input (
	.i(alu_B_src[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_B_src[1]~input_o ));
// synopsys translate_off
defparam \alu_B_src[1]~input .bus_hold = "false";
defparam \alu_B_src[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \alu_B_src[0]~input (
	.i(alu_B_src[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_B_src[0]~input_o ));
// synopsys translate_off
defparam \alu_B_src[0]~input .bus_hold = "false";
defparam \alu_B_src[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \instruction[0]~input (
	.i(instruction[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[0]~input_o ));
// synopsys translate_off
defparam \instruction[0]~input .bus_hold = "false";
defparam \instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \instruction[3]~input (
	.i(instruction[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[3]~input_o ));
// synopsys translate_off
defparam \instruction[3]~input .bus_hold = "false";
defparam \instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \reg_write_src~input (
	.i(reg_write_src),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_write_src~input_o ));
// synopsys translate_off
defparam \reg_write_src~input .bus_hold = "false";
defparam \reg_write_src~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \data_from_mem[15]~input (
	.i(data_from_mem[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[15]~input_o ));
// synopsys translate_off
defparam \data_from_mem[15]~input .bus_hold = "false";
defparam \data_from_mem[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \mdr_flopr|q[15]~feeder (
// Equation(s):
// \mdr_flopr|q[15]~feeder_combout  = ( \data_from_mem[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_from_mem[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mdr_flopr|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mdr_flopr|q[15]~feeder .extended_lut = "off";
defparam \mdr_flopr|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mdr_flopr|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y2_N2
dffeas \mdr_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mdr_flopr|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[15] .is_wysiwyg = "true";
defparam \mdr_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \alu_cont[3]~input (
	.i(alu_cont[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_cont[3]~input_o ));
// synopsys translate_off
defparam \alu_cont[3]~input .bus_hold = "false";
defparam \alu_cont[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \instruction[6]~input (
	.i(instruction[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[6]~input_o ));
// synopsys translate_off
defparam \instruction[6]~input .bus_hold = "false";
defparam \instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \immediate_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[6] .is_wysiwyg = "true";
defparam \immediate_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \instruction[7]~input (
	.i(instruction[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[7]~input_o ));
// synopsys translate_off
defparam \instruction[7]~input .bus_hold = "false";
defparam \instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \immediate_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[7] .is_wysiwyg = "true";
defparam \immediate_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \data_from_mem[6]~input (
	.i(data_from_mem[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[6]~input_o ));
// synopsys translate_off
defparam \data_from_mem[6]~input .bus_hold = "false";
defparam \data_from_mem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \mdr_flopr|q[6]~feeder (
// Equation(s):
// \mdr_flopr|q[6]~feeder_combout  = ( \data_from_mem[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_from_mem[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mdr_flopr|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mdr_flopr|q[6]~feeder .extended_lut = "off";
defparam \mdr_flopr|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mdr_flopr|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N2
dffeas \mdr_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mdr_flopr|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[6] .is_wysiwyg = "true";
defparam \mdr_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \alu_cont[4]~input (
	.i(alu_cont[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_cont[4]~input_o ));
// synopsys translate_off
defparam \alu_cont[4]~input .bus_hold = "false";
defparam \alu_cont[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \alu_unit|WideOr2~0 (
// Equation(s):
// \alu_unit|WideOr2~0_combout  = ( \alu_cont[0]~input_o  & ( ((\alu_cont[2]~input_o  & ((!\alu_cont[1]~input_o ) # (\alu_cont[3]~input_o )))) # (\alu_cont[4]~input_o ) ) ) # ( !\alu_cont[0]~input_o  & ( ((\alu_cont[3]~input_o  & \alu_cont[2]~input_o )) # 
// (\alu_cont[4]~input_o ) ) )

	.dataa(!\alu_cont[3]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_cont[4]~input_o ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|WideOr2~0 .extended_lut = "off";
defparam \alu_unit|WideOr2~0 .lut_mask = 64'h0F5F0F5F0FDF0FDF;
defparam \alu_unit|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N15
cyclonev_lcell_comb \alu_unit|Selector4~0 (
// Equation(s):
// \alu_unit|Selector4~0_combout  = ( \alu_cont[3]~input_o  & ( (\alu_cont[0]~input_o  & \alu_cont[1]~input_o ) ) ) # ( !\alu_cont[3]~input_o  & ( (\alu_cont[0]~input_o  & (!\alu_cont[2]~input_o  & \alu_cont[1]~input_o )) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(!\alu_cont[2]~input_o ),
	.datac(!\alu_cont[1]~input_o ),
	.datad(gnd),
	.datae(!\alu_cont[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~0 .extended_lut = "off";
defparam \alu_unit|Selector4~0 .lut_mask = 64'h0404050504040505;
defparam \alu_unit|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \alu_unit|Selector4~1 (
// Equation(s):
// \alu_unit|Selector4~1_combout  = ( !\alu_cont[0]~input_o  & ( \alu_cont[3]~input_o  ) )

	.dataa(!\alu_cont[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~1 .extended_lut = "off";
defparam \alu_unit|Selector4~1 .lut_mask = 64'h5555555500000000;
defparam \alu_unit|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \alu_unit|Selector5~0 (
// Equation(s):
// \alu_unit|Selector5~0_combout  = ( \alu_cont[0]~input_o  & ( !\alu_cont[3]~input_o  ) ) # ( !\alu_cont[0]~input_o  & ( (!\alu_cont[3]~input_o ) # (\alu_cont[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_cont[3]~input_o ),
	.datad(!\alu_cont[1]~input_o ),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~0 .extended_lut = "off";
defparam \alu_unit|Selector5~0 .lut_mask = 64'hF0FFF0FFF0F0F0F0;
defparam \alu_unit|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \alu_unit|Selector7~0 (
// Equation(s):
// \alu_unit|Selector7~0_combout  = (!\alu_unit|Selector4~0_combout  & (!\alu_unit|Selector4~1_combout  & \alu_unit|Selector5~0_combout ))

	.dataa(!\alu_unit|Selector4~0_combout ),
	.datab(!\alu_unit|Selector4~1_combout ),
	.datac(!\alu_unit|Selector5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector7~0 .extended_lut = "off";
defparam \alu_unit|Selector7~0 .lut_mask = 64'h0808080808080808;
defparam \alu_unit|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N3
cyclonev_lcell_comb \alu_unit|Selector7~1 (
// Equation(s):
// \alu_unit|Selector7~1_combout  = (\alu_cont[3]~input_o  & (!\alu_cont[0]~input_o  & \alu_cont[1]~input_o ))

	.dataa(!\alu_cont[3]~input_o ),
	.datab(!\alu_cont[0]~input_o ),
	.datac(!\alu_cont[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector7~1 .extended_lut = "off";
defparam \alu_unit|Selector7~1 .lut_mask = 64'h0404040404040404;
defparam \alu_unit|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \alu_A_src~input (
	.i(alu_A_src),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\alu_A_src~input_o ));
// synopsys translate_off
defparam \alu_A_src~input .bus_hold = "false";
defparam \alu_A_src~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \instruction[11]~input (
	.i(instruction[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[11]~input_o ));
// synopsys translate_off
defparam \instruction[11]~input .bus_hold = "false";
defparam \instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \instruction[10]~input (
	.i(instruction[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[10]~input_o ));
// synopsys translate_off
defparam \instruction[10]~input .bus_hold = "false";
defparam \instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N33
cyclonev_lcell_comb \reg_file|RAM~118feeder (
// Equation(s):
// \reg_file|RAM~118feeder_combout  = ( \reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~118feeder .extended_lut = "off";
defparam \reg_file|RAM~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \instruction[9]~input (
	.i(instruction[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[9]~input_o ));
// synopsys translate_off
defparam \instruction[9]~input .bus_hold = "false";
defparam \instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \reg_write~input (
	.i(reg_write),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_write~input_o ));
// synopsys translate_off
defparam \reg_write~input .bus_hold = "false";
defparam \reg_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \instruction[8]~input (
	.i(instruction[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[8]~input_o ));
// synopsys translate_off
defparam \instruction[8]~input .bus_hold = "false";
defparam \instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \reg_file|RAM~679 (
// Equation(s):
// \reg_file|RAM~679_combout  = ( \instruction[10]~input_o  & ( (\instruction[9]~input_o  & (!\instruction[11]~input_o  & (\reg_write~input_o  & \instruction[8]~input_o ))) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_write~input_o ),
	.datad(!\instruction[8]~input_o ),
	.datae(gnd),
	.dataf(!\instruction[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~679 .extended_lut = "off";
defparam \reg_file|RAM~679 .lut_mask = 64'h0000000000040004;
defparam \reg_file|RAM~679 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N35
dffeas \reg_file|RAM~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~118 .is_wysiwyg = "true";
defparam \reg_file|RAM~118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N9
cyclonev_lcell_comb \reg_file|RAM~102feeder (
// Equation(s):
// \reg_file|RAM~102feeder_combout  = ( \reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~102feeder .extended_lut = "off";
defparam \reg_file|RAM~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N36
cyclonev_lcell_comb \reg_file|RAM~678 (
// Equation(s):
// \reg_file|RAM~678_combout  = ( \reg_write~input_o  & ( \instruction[10]~input_o  & ( (!\instruction[8]~input_o  & (\instruction[9]~input_o  & !\instruction[11]~input_o )) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[11]~input_o ),
	.datad(gnd),
	.datae(!\reg_write~input_o ),
	.dataf(!\instruction[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~678 .extended_lut = "off";
defparam \reg_file|RAM~678 .lut_mask = 64'h0000000000002020;
defparam \reg_file|RAM~678 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N10
dffeas \reg_file|RAM~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~102 .is_wysiwyg = "true";
defparam \reg_file|RAM~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \reg_file|RAM~715 (
// Equation(s):
// \reg_file|RAM~715_combout  = ( !\reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~715 .extended_lut = "off";
defparam \reg_file|RAM~715 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N21
cyclonev_lcell_comb \reg_file|RAM~677 (
// Equation(s):
// \reg_file|RAM~677_combout  = ( \reg_write~input_o  & ( (!\instruction[11]~input_o  & (!\instruction[9]~input_o  & (\instruction[8]~input_o  & \instruction[10]~input_o ))) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\instruction[10]~input_o ),
	.datae(gnd),
	.dataf(!\reg_write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~677 .extended_lut = "off";
defparam \reg_file|RAM~677 .lut_mask = 64'h0000000000080008;
defparam \reg_file|RAM~677 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N26
dffeas \reg_file|RAM~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~715_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~86 .is_wysiwyg = "true";
defparam \reg_file|RAM~86 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \reg_file|RAM~70feeder (
// Equation(s):
// \reg_file|RAM~70feeder_combout  = ( \reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~70feeder .extended_lut = "off";
defparam \reg_file|RAM~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N45
cyclonev_lcell_comb \reg_file|RAM~676 (
// Equation(s):
// \reg_file|RAM~676_combout  = ( \reg_write~input_o  & ( (\instruction[10]~input_o  & (!\instruction[9]~input_o  & (!\instruction[8]~input_o  & !\instruction[11]~input_o ))) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\instruction[11]~input_o ),
	.datae(gnd),
	.dataf(!\reg_write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~676 .extended_lut = "off";
defparam \reg_file|RAM~676 .lut_mask = 64'h0000000040004000;
defparam \reg_file|RAM~676 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \reg_file|RAM~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~70 .is_wysiwyg = "true";
defparam \reg_file|RAM~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \reg_file|RAM~543 (
// Equation(s):
// \reg_file|RAM~543_combout  = ( \instruction[9]~input_o  & ( \reg_file|RAM~70_q  & ( (!\instruction[8]~input_o  & ((\reg_file|RAM~102_q ))) # (\instruction[8]~input_o  & (\reg_file|RAM~118_q )) ) ) ) # ( !\instruction[9]~input_o  & ( \reg_file|RAM~70_q  & 
// ( (!\instruction[8]~input_o ) # (!\reg_file|RAM~86_q ) ) ) ) # ( \instruction[9]~input_o  & ( !\reg_file|RAM~70_q  & ( (!\instruction[8]~input_o  & ((\reg_file|RAM~102_q ))) # (\instruction[8]~input_o  & (\reg_file|RAM~118_q )) ) ) ) # ( 
// !\instruction[9]~input_o  & ( !\reg_file|RAM~70_q  & ( (\instruction[8]~input_o  & !\reg_file|RAM~86_q ) ) ) )

	.dataa(!\reg_file|RAM~118_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~102_q ),
	.datad(!\reg_file|RAM~86_q ),
	.datae(!\instruction[9]~input_o ),
	.dataf(!\reg_file|RAM~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~543 .extended_lut = "off";
defparam \reg_file|RAM~543 .lut_mask = 64'h33001D1DFFCC1D1D;
defparam \reg_file|RAM~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \reg_file|RAM~198feeder (
// Equation(s):
// \reg_file|RAM~198feeder_combout  = ( \reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~198feeder .extended_lut = "off";
defparam \reg_file|RAM~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N33
cyclonev_lcell_comb \reg_file|RAM~684 (
// Equation(s):
// \reg_file|RAM~684_combout  = ( \reg_write~input_o  & ( !\instruction[8]~input_o  & ( (\instruction[11]~input_o  & (!\instruction[9]~input_o  & \instruction[10]~input_o )) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\instruction[9]~input_o ),
	.datad(!\instruction[10]~input_o ),
	.datae(!\reg_write~input_o ),
	.dataf(!\instruction[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~684 .extended_lut = "off";
defparam \reg_file|RAM~684 .lut_mask = 64'h0000005000000000;
defparam \reg_file|RAM~684 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \reg_file|RAM~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~198 .is_wysiwyg = "true";
defparam \reg_file|RAM~198 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N36
cyclonev_lcell_comb \reg_file|RAM~687 (
// Equation(s):
// \reg_file|RAM~687_combout  = ( \instruction[10]~input_o  & ( (\instruction[9]~input_o  & (\instruction[11]~input_o  & (\instruction[8]~input_o  & \reg_write~input_o ))) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\reg_write~input_o ),
	.datae(!\instruction[10]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~687 .extended_lut = "off";
defparam \reg_file|RAM~687 .lut_mask = 64'h0000000100000001;
defparam \reg_file|RAM~687 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N44
dffeas \reg_file|RAM~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~246 .is_wysiwyg = "true";
defparam \reg_file|RAM~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N12
cyclonev_lcell_comb \reg_file|RAM~686 (
// Equation(s):
// \reg_file|RAM~686_combout  = ( \reg_write~input_o  & ( (\instruction[10]~input_o  & (!\instruction[8]~input_o  & (\instruction[11]~input_o  & \instruction[9]~input_o ))) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\instruction[9]~input_o ),
	.datae(gnd),
	.dataf(!\reg_write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~686 .extended_lut = "off";
defparam \reg_file|RAM~686 .lut_mask = 64'h0000000000040004;
defparam \reg_file|RAM~686 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N44
dffeas \reg_file|RAM~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~230 .is_wysiwyg = "true";
defparam \reg_file|RAM~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N9
cyclonev_lcell_comb \reg_file|RAM~214feeder (
// Equation(s):
// \reg_file|RAM~214feeder_combout  = ( \reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~214feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~214feeder .extended_lut = "off";
defparam \reg_file|RAM~214feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~214feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N51
cyclonev_lcell_comb \reg_file|RAM~685 (
// Equation(s):
// \reg_file|RAM~685_combout  = ( \reg_write~input_o  & ( (\instruction[10]~input_o  & (!\instruction[9]~input_o  & (\instruction[8]~input_o  & \instruction[11]~input_o ))) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\instruction[11]~input_o ),
	.datae(gnd),
	.dataf(!\reg_write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~685 .extended_lut = "off";
defparam \reg_file|RAM~685 .lut_mask = 64'h0000000000040004;
defparam \reg_file|RAM~685 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \reg_file|RAM~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~214 .is_wysiwyg = "true";
defparam \reg_file|RAM~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \reg_file|RAM~545 (
// Equation(s):
// \reg_file|RAM~545_combout  = ( \reg_file|RAM~230_q  & ( \reg_file|RAM~214_q  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o )) # (\reg_file|RAM~198_q ))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o ) # (\reg_file|RAM~246_q )))) 
// ) ) ) # ( !\reg_file|RAM~230_q  & ( \reg_file|RAM~214_q  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o )) # (\reg_file|RAM~198_q ))) # (\instruction[9]~input_o  & (((\instruction[8]~input_o  & \reg_file|RAM~246_q )))) ) ) ) # ( 
// \reg_file|RAM~230_q  & ( !\reg_file|RAM~214_q  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~198_q  & (!\instruction[8]~input_o ))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o ) # (\reg_file|RAM~246_q )))) ) ) ) # ( !\reg_file|RAM~230_q  & 
// ( !\reg_file|RAM~214_q  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~198_q  & (!\instruction[8]~input_o ))) # (\instruction[9]~input_o  & (((\instruction[8]~input_o  & \reg_file|RAM~246_q )))) ) ) )

	.dataa(!\reg_file|RAM~198_q ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\reg_file|RAM~246_q ),
	.datae(!\reg_file|RAM~230_q ),
	.dataf(!\reg_file|RAM~214_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~545 .extended_lut = "off";
defparam \reg_file|RAM~545 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg_file|RAM~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N45
cyclonev_lcell_comb \reg_file|RAM~134feeder (
// Equation(s):
// \reg_file|RAM~134feeder_combout  = ( \reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~134feeder .extended_lut = "off";
defparam \reg_file|RAM~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \reg_file|RAM~680 (
// Equation(s):
// \reg_file|RAM~680_combout  = ( \reg_write~input_o  & ( (\instruction[11]~input_o  & (!\instruction[10]~input_o  & (!\instruction[8]~input_o  & !\instruction[9]~input_o ))) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\instruction[9]~input_o ),
	.datae(gnd),
	.dataf(!\reg_write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~680 .extended_lut = "off";
defparam \reg_file|RAM~680 .lut_mask = 64'h0000000040004000;
defparam \reg_file|RAM~680 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N47
dffeas \reg_file|RAM~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~134 .is_wysiwyg = "true";
defparam \reg_file|RAM~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \reg_file|RAM~716 (
// Equation(s):
// \reg_file|RAM~716_combout  = ( !\reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~716 .extended_lut = "off";
defparam \reg_file|RAM~716 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N42
cyclonev_lcell_comb \reg_file|RAM~681 (
// Equation(s):
// \reg_file|RAM~681_combout  = ( \reg_write~input_o  & ( !\instruction[10]~input_o  & ( (\instruction[8]~input_o  & (!\instruction[9]~input_o  & \instruction[11]~input_o )) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[11]~input_o ),
	.datad(gnd),
	.datae(!\reg_write~input_o ),
	.dataf(!\instruction[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~681 .extended_lut = "off";
defparam \reg_file|RAM~681 .lut_mask = 64'h0000040400000000;
defparam \reg_file|RAM~681 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N44
dffeas \reg_file|RAM~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~716_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~150 .is_wysiwyg = "true";
defparam \reg_file|RAM~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y1_N15
cyclonev_lcell_comb \reg_file|RAM~682 (
// Equation(s):
// \reg_file|RAM~682_combout  = ( \reg_write~input_o  & ( !\instruction[8]~input_o  & ( (\instruction[11]~input_o  & (\instruction[9]~input_o  & !\instruction[10]~input_o )) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(gnd),
	.datac(!\instruction[9]~input_o ),
	.datad(!\instruction[10]~input_o ),
	.datae(!\reg_write~input_o ),
	.dataf(!\instruction[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~682 .extended_lut = "off";
defparam \reg_file|RAM~682 .lut_mask = 64'h0000050000000000;
defparam \reg_file|RAM~682 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N38
dffeas \reg_file|RAM~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~166 .is_wysiwyg = "true";
defparam \reg_file|RAM~166 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N21
cyclonev_lcell_comb \reg_file|RAM~683 (
// Equation(s):
// \reg_file|RAM~683_combout  = ( \instruction[8]~input_o  & ( (!\instruction[10]~input_o  & (\reg_write~input_o  & (\instruction[11]~input_o  & \instruction[9]~input_o ))) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\reg_write~input_o ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\instruction[9]~input_o ),
	.datae(gnd),
	.dataf(!\instruction[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~683 .extended_lut = "off";
defparam \reg_file|RAM~683 .lut_mask = 64'h0000000000020002;
defparam \reg_file|RAM~683 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N20
dffeas \reg_file|RAM~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~182 .is_wysiwyg = "true";
defparam \reg_file|RAM~182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \reg_file|RAM~544 (
// Equation(s):
// \reg_file|RAM~544_combout  = ( \reg_file|RAM~166_q  & ( \reg_file|RAM~182_q  & ( ((!\instruction[8]~input_o  & (\reg_file|RAM~134_q )) # (\instruction[8]~input_o  & ((!\reg_file|RAM~150_q )))) # (\instruction[9]~input_o ) ) ) ) # ( !\reg_file|RAM~166_q  & 
// ( \reg_file|RAM~182_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~134_q  & (!\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (((!\reg_file|RAM~150_q ) # (\instruction[9]~input_o )))) ) ) ) # ( \reg_file|RAM~166_q  & ( !\reg_file|RAM~182_q  
// & ( (!\instruction[8]~input_o  & (((\instruction[9]~input_o )) # (\reg_file|RAM~134_q ))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o  & !\reg_file|RAM~150_q )))) ) ) ) # ( !\reg_file|RAM~166_q  & ( !\reg_file|RAM~182_q  & ( 
// (!\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~134_q )) # (\instruction[8]~input_o  & ((!\reg_file|RAM~150_q ))))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\reg_file|RAM~134_q ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\reg_file|RAM~150_q ),
	.datae(!\reg_file|RAM~166_q ),
	.dataf(!\reg_file|RAM~182_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~544 .extended_lut = "off";
defparam \reg_file|RAM~544 .lut_mask = 64'h70207A2A75257F2F;
defparam \reg_file|RAM~544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \reg_file|RAM~714 (
// Equation(s):
// \reg_file|RAM~714_combout  = ( !\reg_write_src_mux|mux2_output[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[6]~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~714 .extended_lut = "off";
defparam \reg_file|RAM~714 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~714 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N27
cyclonev_lcell_comb \reg_file|RAM~675 (
// Equation(s):
// \reg_file|RAM~675_combout  = ( \reg_write~input_o  & ( (!\instruction[10]~input_o  & (\instruction[9]~input_o  & (\instruction[8]~input_o  & !\instruction[11]~input_o ))) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\instruction[11]~input_o ),
	.datae(gnd),
	.dataf(!\reg_write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~675 .extended_lut = "off";
defparam \reg_file|RAM~675 .lut_mask = 64'h0000000002000200;
defparam \reg_file|RAM~675 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N56
dffeas \reg_file|RAM~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~54 .is_wysiwyg = "true";
defparam \reg_file|RAM~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N51
cyclonev_lcell_comb \reg_file|RAM~672 (
// Equation(s):
// \reg_file|RAM~672_combout  = ( !\instruction[10]~input_o  & ( (!\instruction[9]~input_o  & (!\instruction[8]~input_o  & (!\instruction[11]~input_o  & \reg_write~input_o ))) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\reg_write~input_o ),
	.datae(gnd),
	.dataf(!\instruction[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~672 .extended_lut = "off";
defparam \reg_file|RAM~672 .lut_mask = 64'h0080008000000000;
defparam \reg_file|RAM~672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \reg_file|RAM~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~6 .is_wysiwyg = "true";
defparam \reg_file|RAM~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N39
cyclonev_lcell_comb \reg_file|RAM~674 (
// Equation(s):
// \reg_file|RAM~674_combout  = ( !\instruction[8]~input_o  & ( \reg_write~input_o  & ( (!\instruction[10]~input_o  & (!\instruction[11]~input_o  & \instruction[9]~input_o )) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\instruction[9]~input_o ),
	.datad(gnd),
	.datae(!\instruction[8]~input_o ),
	.dataf(!\reg_write~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~674 .extended_lut = "off";
defparam \reg_file|RAM~674 .lut_mask = 64'h0000000008080000;
defparam \reg_file|RAM~674 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N35
dffeas \reg_file|RAM~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~38 .is_wysiwyg = "true";
defparam \reg_file|RAM~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \reg_file|RAM~542 (
// Equation(s):
// \reg_file|RAM~542_combout  = ( \reg_file|RAM~6_q  & ( \reg_file|RAM~38_q  & ( (!\instruction[8]~input_o ) # ((!\instruction[9]~input_o  & (\reg_file|RAM~22_q )) # (\instruction[9]~input_o  & ((!\reg_file|RAM~54_q )))) ) ) ) # ( !\reg_file|RAM~6_q  & ( 
// \reg_file|RAM~38_q  & ( (!\instruction[8]~input_o  & (\instruction[9]~input_o )) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~22_q )) # (\instruction[9]~input_o  & ((!\reg_file|RAM~54_q ))))) ) ) ) # ( \reg_file|RAM~6_q  & ( 
// !\reg_file|RAM~38_q  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o )) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~22_q )) # (\instruction[9]~input_o  & ((!\reg_file|RAM~54_q ))))) ) ) ) # ( !\reg_file|RAM~6_q  & 
// ( !\reg_file|RAM~38_q  & ( (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~22_q )) # (\instruction[9]~input_o  & ((!\reg_file|RAM~54_q ))))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~22_q ),
	.datad(!\reg_file|RAM~54_q ),
	.datae(!\reg_file|RAM~6_q ),
	.dataf(!\reg_file|RAM~38_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~542 .extended_lut = "off";
defparam \reg_file|RAM~542 .lut_mask = 64'h15049D8C3726BFAE;
defparam \reg_file|RAM~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \reg_file|RAM~546 (
// Equation(s):
// \reg_file|RAM~546_combout  = ( \reg_file|RAM~544_combout  & ( \reg_file|RAM~542_combout  & ( (!\instruction[10]~input_o ) # ((!\instruction[11]~input_o  & (\reg_file|RAM~543_combout )) # (\instruction[11]~input_o  & ((\reg_file|RAM~545_combout )))) ) ) ) 
// # ( !\reg_file|RAM~544_combout  & ( \reg_file|RAM~542_combout  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o ) # ((\reg_file|RAM~543_combout )))) # (\instruction[11]~input_o  & (\instruction[10]~input_o  & ((\reg_file|RAM~545_combout )))) 
// ) ) ) # ( \reg_file|RAM~544_combout  & ( !\reg_file|RAM~542_combout  & ( (!\instruction[11]~input_o  & (\instruction[10]~input_o  & (\reg_file|RAM~543_combout ))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o ) # ((\reg_file|RAM~545_combout 
// )))) ) ) ) # ( !\reg_file|RAM~544_combout  & ( !\reg_file|RAM~542_combout  & ( (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~543_combout )) # (\instruction[11]~input_o  & ((\reg_file|RAM~545_combout ))))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~543_combout ),
	.datad(!\reg_file|RAM~545_combout ),
	.datae(!\reg_file|RAM~544_combout ),
	.dataf(!\reg_file|RAM~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~546 .extended_lut = "off";
defparam \reg_file|RAM~546 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|RAM~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \reg_A_flopr|q[12]~0 (
// Equation(s):
// \reg_A_flopr|q[12]~0_combout  = ( \reset~input_o  & ( (!\instruction[10]~input_o  & (!\instruction[8]~input_o  & (!\instruction[11]~input_o  & !\instruction[9]~input_o ))) ) ) # ( !\reset~input_o  )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\instruction[9]~input_o ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A_flopr|q[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A_flopr|q[12]~0 .extended_lut = "off";
defparam \reg_A_flopr|q[12]~0 .lut_mask = 64'hFFFFFFFF80008000;
defparam \reg_A_flopr|q[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N32
dffeas \reg_A_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[6] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \pc_flopenr|q[6]~feeder (
// Equation(s):
// \pc_flopenr|q[6]~feeder_combout  = ( \reg_A_flopr|q [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[6]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \pc_src~input (
	.i(pc_src),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_src~input_o ));
// synopsys translate_off
defparam \pc_src~input .bus_hold = "false";
defparam \pc_src~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \pc_en~input (
	.i(pc_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc_en~input_o ));
// synopsys translate_off
defparam \pc_en~input .bus_hold = "false";
defparam \pc_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \pc_flopenr|q[15]~0 (
// Equation(s):
// \pc_flopenr|q[15]~0_combout  = ( \pc_en~input_o  ) # ( !\pc_en~input_o  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_en~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[15]~0 .extended_lut = "off";
defparam \pc_flopenr|q[15]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \pc_flopenr|q[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N50
dffeas \pc_flopenr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[6]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[6] .is_wysiwyg = "true";
defparam \pc_flopenr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \alu_A_mux|mux2_output[6]~6 (
// Equation(s):
// \alu_A_mux|mux2_output[6]~6_combout  = ( \pc_flopenr|q [6] & ( \reg_A_flopr|q [6] ) ) # ( !\pc_flopenr|q [6] & ( \reg_A_flopr|q [6] & ( \alu_A_src~input_o  ) ) ) # ( \pc_flopenr|q [6] & ( !\reg_A_flopr|q [6] & ( !\alu_A_src~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_A_src~input_o ),
	.datad(gnd),
	.datae(!\pc_flopenr|q [6]),
	.dataf(!\reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[6]~6 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[6]~6 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \alu_A_mux|mux2_output[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N35
cyclonev_io_ibuf \data_from_mem[5]~input (
	.i(data_from_mem[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[5]~input_o ));
// synopsys translate_off
defparam \data_from_mem[5]~input .bus_hold = "false";
defparam \data_from_mem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \mdr_flopr|q[5]~feeder (
// Equation(s):
// \mdr_flopr|q[5]~feeder_combout  = ( \data_from_mem[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_from_mem[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mdr_flopr|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mdr_flopr|q[5]~feeder .extended_lut = "off";
defparam \mdr_flopr|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mdr_flopr|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N11
dffeas \mdr_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mdr_flopr|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[5] .is_wysiwyg = "true";
defparam \mdr_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \instruction[5]~input (
	.i(instruction[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[5]~input_o ));
// synopsys translate_off
defparam \instruction[5]~input .bus_hold = "false";
defparam \instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y6_N59
dffeas \immediate_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[5] .is_wysiwyg = "true";
defparam \immediate_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \pc_flopenr|q[5]~feeder (
// Equation(s):
// \pc_flopenr|q[5]~feeder_combout  = ( \reg_A_flopr|q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[5]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \pc_flopenr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[5]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[5] .is_wysiwyg = "true";
defparam \pc_flopenr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \alu_A_mux|mux2_output[5]~0 (
// Equation(s):
// \alu_A_mux|mux2_output[5]~0_combout  = ( \reg_A_flopr|q [5] & ( (\pc_flopenr|q [5]) # (\alu_A_src~input_o ) ) ) # ( !\reg_A_flopr|q [5] & ( (!\alu_A_src~input_o  & \pc_flopenr|q [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_A_src~input_o ),
	.datad(!\pc_flopenr|q [5]),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[5]~0 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[5]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \alu_A_mux|mux2_output[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \reg_file|RAM~245feeder (
// Equation(s):
// \reg_file|RAM~245feeder_combout  = ( \reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~245feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~245feeder .extended_lut = "off";
defparam \reg_file|RAM~245feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~245feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N50
dffeas \reg_file|RAM~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~245 .is_wysiwyg = "true";
defparam \reg_file|RAM~245 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \instruction[2]~input (
	.i(instruction[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[2]~input_o ));
// synopsys translate_off
defparam \instruction[2]~input .bus_hold = "false";
defparam \instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \reg_file|RAM~181feeder (
// Equation(s):
// \reg_file|RAM~181feeder_combout  = ( \reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~181feeder .extended_lut = "off";
defparam \reg_file|RAM~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N26
dffeas \reg_file|RAM~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~181 .is_wysiwyg = "true";
defparam \reg_file|RAM~181 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \reg_file|RAM~713 (
// Equation(s):
// \reg_file|RAM~713_combout  = ( !\reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~713_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~713 .extended_lut = "off";
defparam \reg_file|RAM~713 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~713 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N53
dffeas \reg_file|RAM~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~713_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~53 .is_wysiwyg = "true";
defparam \reg_file|RAM~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \reg_file|RAM~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~117 .is_wysiwyg = "true";
defparam \reg_file|RAM~117 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N39
cyclonev_lcell_comb \reg_file|RAM~595 (
// Equation(s):
// \reg_file|RAM~595_combout  = ( \reg_file|RAM~53_q  & ( \reg_file|RAM~117_q  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~181_q ))) # (\instruction[2]~input_o  
// & (\reg_file|RAM~245_q )))) ) ) ) # ( !\reg_file|RAM~53_q  & ( \reg_file|RAM~117_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & ((\reg_file|RAM~181_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~245_q ))) ) ) ) # ( 
// \reg_file|RAM~53_q  & ( !\reg_file|RAM~117_q  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~181_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~245_q )))) ) ) ) # ( !\reg_file|RAM~53_q  & ( !\reg_file|RAM~117_q  & ( 
// (!\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~181_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~245_q )))) ) ) )

	.dataa(!\reg_file|RAM~245_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~181_q ),
	.datae(!\reg_file|RAM~53_q ),
	.dataf(!\reg_file|RAM~117_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~595 .extended_lut = "off";
defparam \reg_file|RAM~595 .lut_mask = 64'hC1F10131CDFD0D3D;
defparam \reg_file|RAM~595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N39
cyclonev_lcell_comb \reg_file|RAM~673 (
// Equation(s):
// \reg_file|RAM~673_combout  = ( !\instruction[10]~input_o  & ( (!\instruction[11]~input_o  & (!\instruction[9]~input_o  & (\instruction[8]~input_o  & \reg_write~input_o ))) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\reg_write~input_o ),
	.datae(!\instruction[10]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~673 .extended_lut = "off";
defparam \reg_file|RAM~673 .lut_mask = 64'h0008000000080000;
defparam \reg_file|RAM~673 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N17
dffeas \reg_file|RAM~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~21 .is_wysiwyg = "true";
defparam \reg_file|RAM~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N44
dffeas \reg_file|RAM~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~213 .is_wysiwyg = "true";
defparam \reg_file|RAM~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \reg_file|RAM~712 (
// Equation(s):
// \reg_file|RAM~712_combout  = ( !\reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~712 .extended_lut = "off";
defparam \reg_file|RAM~712 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~712 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N50
dffeas \reg_file|RAM~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~712_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~149 .is_wysiwyg = "true";
defparam \reg_file|RAM~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N15
cyclonev_lcell_comb \reg_file|RAM~711 (
// Equation(s):
// \reg_file|RAM~711_combout  = ( !\reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~711 .extended_lut = "off";
defparam \reg_file|RAM~711 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~711 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N17
dffeas \reg_file|RAM~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~711_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~85 .is_wysiwyg = "true";
defparam \reg_file|RAM~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N45
cyclonev_lcell_comb \reg_file|RAM~593 (
// Equation(s):
// \reg_file|RAM~593_combout  = ( \reg_file|RAM~149_q  & ( \reg_file|RAM~85_q  & ( (!\instruction[2]~input_o  & (\reg_file|RAM~21_q  & ((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (((\reg_file|RAM~213_q  & \instruction[3]~input_o )))) ) ) ) 
// # ( !\reg_file|RAM~149_q  & ( \reg_file|RAM~85_q  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o )) # (\reg_file|RAM~21_q ))) # (\instruction[2]~input_o  & (((\reg_file|RAM~213_q  & \instruction[3]~input_o )))) ) ) ) # ( \reg_file|RAM~149_q  
// & ( !\reg_file|RAM~85_q  & ( (!\instruction[2]~input_o  & (\reg_file|RAM~21_q  & ((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o ) # (\reg_file|RAM~213_q )))) ) ) ) # ( !\reg_file|RAM~149_q  & ( 
// !\reg_file|RAM~85_q  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o )) # (\reg_file|RAM~21_q ))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o ) # (\reg_file|RAM~213_q )))) ) ) )

	.dataa(!\reg_file|RAM~21_q ),
	.datab(!\reg_file|RAM~213_q ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\reg_file|RAM~149_q ),
	.dataf(!\reg_file|RAM~85_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~593 .extended_lut = "off";
defparam \reg_file|RAM~593 .lut_mask = 64'h5FF35F0350F35003;
defparam \reg_file|RAM~593 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \instruction[1]~input (
	.i(instruction[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[1]~input_o ));
// synopsys translate_off
defparam \instruction[1]~input .bus_hold = "false";
defparam \instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \reg_file|RAM~133feeder (
// Equation(s):
// \reg_file|RAM~133feeder_combout  = ( \reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~133feeder .extended_lut = "off";
defparam \reg_file|RAM~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \reg_file|RAM~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~133 .is_wysiwyg = "true";
defparam \reg_file|RAM~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N29
dffeas \reg_file|RAM~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~5 .is_wysiwyg = "true";
defparam \reg_file|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N50
dffeas \reg_file|RAM~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~69 .is_wysiwyg = "true";
defparam \reg_file|RAM~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \reg_file|RAM~592 (
// Equation(s):
// \reg_file|RAM~592_combout  = ( \reg_file|RAM~197_q  & ( \reg_file|RAM~69_q  & ( ((!\instruction[3]~input_o  & ((\reg_file|RAM~5_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~133_q ))) # (\instruction[2]~input_o ) ) ) ) # ( !\reg_file|RAM~197_q  & ( 
// \reg_file|RAM~69_q  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~5_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~133_q )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o )))) ) ) ) # ( \reg_file|RAM~197_q 
//  & ( !\reg_file|RAM~69_q  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~5_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~133_q )))) # (\instruction[2]~input_o  & (((\instruction[3]~input_o )))) ) ) ) # ( 
// !\reg_file|RAM~197_q  & ( !\reg_file|RAM~69_q  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~5_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~133_q )))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~133_q ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~5_q ),
	.datae(!\reg_file|RAM~197_q ),
	.dataf(!\reg_file|RAM~69_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~592 .extended_lut = "off";
defparam \reg_file|RAM~592 .lut_mask = 64'h02A207A752F257F7;
defparam \reg_file|RAM~592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \reg_file|RAM~165feeder (
// Equation(s):
// \reg_file|RAM~165feeder_combout  = ( \reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~165feeder .extended_lut = "off";
defparam \reg_file|RAM~165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N26
dffeas \reg_file|RAM~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~165 .is_wysiwyg = "true";
defparam \reg_file|RAM~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N14
dffeas \reg_file|RAM~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~229 .is_wysiwyg = "true";
defparam \reg_file|RAM~229 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N54
cyclonev_lcell_comb \reg_file|RAM~101feeder (
// Equation(s):
// \reg_file|RAM~101feeder_combout  = ( \reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~101feeder .extended_lut = "off";
defparam \reg_file|RAM~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N56
dffeas \reg_file|RAM~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~101 .is_wysiwyg = "true";
defparam \reg_file|RAM~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N27
cyclonev_lcell_comb \reg_file|RAM~37feeder (
// Equation(s):
// \reg_file|RAM~37feeder_combout  = ( \reg_write_src_mux|mux2_output[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~37feeder .extended_lut = "off";
defparam \reg_file|RAM~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N28
dffeas \reg_file|RAM~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~37 .is_wysiwyg = "true";
defparam \reg_file|RAM~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \reg_file|RAM~594 (
// Equation(s):
// \reg_file|RAM~594_combout  = ( \reg_file|RAM~101_q  & ( \reg_file|RAM~37_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & (\reg_file|RAM~165_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~229_q )))) ) ) ) # ( !\reg_file|RAM~101_q  & 
// ( \reg_file|RAM~37_q  & ( (!\instruction[3]~input_o  & (!\instruction[2]~input_o )) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~165_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~229_q ))))) ) ) ) # ( \reg_file|RAM~101_q 
//  & ( !\reg_file|RAM~37_q  & ( (!\instruction[3]~input_o  & (\instruction[2]~input_o )) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~165_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~229_q ))))) ) ) ) # ( 
// !\reg_file|RAM~101_q  & ( !\reg_file|RAM~37_q  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~165_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~229_q ))))) ) ) )

	.dataa(!\instruction[3]~input_o ),
	.datab(!\instruction[2]~input_o ),
	.datac(!\reg_file|RAM~165_q ),
	.datad(!\reg_file|RAM~229_q ),
	.datae(!\reg_file|RAM~101_q ),
	.dataf(!\reg_file|RAM~37_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~594 .extended_lut = "off";
defparam \reg_file|RAM~594 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|RAM~594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \reg_file|RAM~596 (
// Equation(s):
// \reg_file|RAM~596_combout  = ( \reg_file|RAM~592_combout  & ( \reg_file|RAM~594_combout  & ( (!\instruction[0]~input_o ) # ((!\instruction[1]~input_o  & ((\reg_file|RAM~593_combout ))) # (\instruction[1]~input_o  & (\reg_file|RAM~595_combout ))) ) ) ) # ( 
// !\reg_file|RAM~592_combout  & ( \reg_file|RAM~594_combout  & ( (!\instruction[0]~input_o  & (((\instruction[1]~input_o )))) # (\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~593_combout ))) # (\instruction[1]~input_o  & 
// (\reg_file|RAM~595_combout )))) ) ) ) # ( \reg_file|RAM~592_combout  & ( !\reg_file|RAM~594_combout  & ( (!\instruction[0]~input_o  & (((!\instruction[1]~input_o )))) # (\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~593_combout 
// ))) # (\instruction[1]~input_o  & (\reg_file|RAM~595_combout )))) ) ) ) # ( !\reg_file|RAM~592_combout  & ( !\reg_file|RAM~594_combout  & ( (\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~593_combout ))) # 
// (\instruction[1]~input_o  & (\reg_file|RAM~595_combout )))) ) ) )

	.dataa(!\reg_file|RAM~595_combout ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~593_combout ),
	.datad(!\instruction[1]~input_o ),
	.datae(!\reg_file|RAM~592_combout ),
	.dataf(!\reg_file|RAM~594_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~596 .extended_lut = "off";
defparam \reg_file|RAM~596 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_file|RAM~596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N18
cyclonev_lcell_comb \reg_B_flopr|q[8]~0 (
// Equation(s):
// \reg_B_flopr|q[8]~0_combout  = ( \instruction[0]~input_o  & ( \instruction[3]~input_o  & ( !\reset~input_o  ) ) ) # ( !\instruction[0]~input_o  & ( \instruction[3]~input_o  & ( !\reset~input_o  ) ) ) # ( \instruction[0]~input_o  & ( 
// !\instruction[3]~input_o  & ( !\reset~input_o  ) ) ) # ( !\instruction[0]~input_o  & ( !\instruction[3]~input_o  & ( (!\reset~input_o ) # ((!\instruction[2]~input_o  & !\instruction[1]~input_o )) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(gnd),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reset~input_o ),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\instruction[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B_flopr|q[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B_flopr|q[8]~0 .extended_lut = "off";
defparam \reg_B_flopr|q[8]~0 .lut_mask = 64'hFFA0FF00FF00FF00;
defparam \reg_B_flopr|q[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \reg_B_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~596_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[5] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \instruction[4]~input (
	.i(instruction[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[4]~input_o ));
// synopsys translate_off
defparam \instruction[4]~input .bus_hold = "false";
defparam \instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \immediate_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[4] .is_wysiwyg = "true";
defparam \immediate_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \data_from_mem[4]~input (
	.i(data_from_mem[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[4]~input_o ));
// synopsys translate_off
defparam \data_from_mem[4]~input .bus_hold = "false";
defparam \data_from_mem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \mdr_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[4] .is_wysiwyg = "true";
defparam \mdr_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \data_from_mem[3]~input (
	.i(data_from_mem[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[3]~input_o ));
// synopsys translate_off
defparam \data_from_mem[3]~input .bus_hold = "false";
defparam \data_from_mem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \mdr_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[3] .is_wysiwyg = "true";
defparam \mdr_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N33
cyclonev_lcell_comb \alu_unit|Selector5~6 (
// Equation(s):
// \alu_unit|Selector5~6_combout  = ( \alu_unit|Selector5~0_combout  & ( !\alu_unit|Selector4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_unit|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~6 .extended_lut = "off";
defparam \alu_unit|Selector5~6 .lut_mask = 64'h00000000FF00FF00;
defparam \alu_unit|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N33
cyclonev_lcell_comb \alu_unit|Selector6~1 (
// Equation(s):
// \alu_unit|Selector6~1_combout  = ( \alu_B_mux|Mux0~0_combout  & ( \alu_cont[0]~input_o  & ( \alu_A_mux|mux2_output[4]~4_combout  ) ) )

	.dataa(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_B_mux|Mux0~0_combout ),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector6~1 .extended_lut = "off";
defparam \alu_unit|Selector6~1 .lut_mask = 64'h0000000000005555;
defparam \alu_unit|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \alu_unit|Selector4~4 (
// Equation(s):
// \alu_unit|Selector4~4_combout  = (!\alu_cont[0]~input_o  & !\alu_cont[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_cont[0]~input_o ),
	.datad(!\alu_cont[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~4 .extended_lut = "off";
defparam \alu_unit|Selector4~4 .lut_mask = 64'hF000F000F000F000;
defparam \alu_unit|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \immediate_flopr|q[3]~feeder (
// Equation(s):
// \immediate_flopr|q[3]~feeder_combout  = ( \instruction[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immediate_flopr|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immediate_flopr|q[3]~feeder .extended_lut = "off";
defparam \immediate_flopr|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immediate_flopr|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N41
dffeas \immediate_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\immediate_flopr|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[3] .is_wysiwyg = "true";
defparam \immediate_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N2
dffeas \reg_file|RAM~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~227 .is_wysiwyg = "true";
defparam \reg_file|RAM~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N14
dffeas \reg_file|RAM~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~163 .is_wysiwyg = "true";
defparam \reg_file|RAM~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N32
dffeas \reg_file|RAM~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~99 .is_wysiwyg = "true";
defparam \reg_file|RAM~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N21
cyclonev_lcell_comb \reg_file|RAM~669 (
// Equation(s):
// \reg_file|RAM~669_combout  = ( \instruction[3]~input_o  & ( \reg_file|RAM~35_q  & ( (!\instruction[2]~input_o  & ((\reg_file|RAM~163_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~227_q )) ) ) ) # ( !\instruction[3]~input_o  & ( \reg_file|RAM~35_q  & 
// ( (!\instruction[2]~input_o ) # (\reg_file|RAM~99_q ) ) ) ) # ( \instruction[3]~input_o  & ( !\reg_file|RAM~35_q  & ( (!\instruction[2]~input_o  & ((\reg_file|RAM~163_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~227_q )) ) ) ) # ( 
// !\instruction[3]~input_o  & ( !\reg_file|RAM~35_q  & ( (\reg_file|RAM~99_q  & \instruction[2]~input_o ) ) ) )

	.dataa(!\reg_file|RAM~227_q ),
	.datab(!\reg_file|RAM~163_q ),
	.datac(!\reg_file|RAM~99_q ),
	.datad(!\instruction[2]~input_o ),
	.datae(!\instruction[3]~input_o ),
	.dataf(!\reg_file|RAM~35_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~669 .extended_lut = "off";
defparam \reg_file|RAM~669 .lut_mask = 64'h000F3355FF0F3355;
defparam \reg_file|RAM~669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \reg_file|RAM~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~19 .is_wysiwyg = "true";
defparam \reg_file|RAM~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N44
dffeas \reg_file|RAM~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~211 .is_wysiwyg = "true";
defparam \reg_file|RAM~211 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \reg_file|RAM~705 (
// Equation(s):
// \reg_file|RAM~705_combout  = ( !\reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~705_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~705 .extended_lut = "off";
defparam \reg_file|RAM~705 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~705 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N59
dffeas \reg_file|RAM~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~705_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~147 .is_wysiwyg = "true";
defparam \reg_file|RAM~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \reg_file|RAM~704 (
// Equation(s):
// \reg_file|RAM~704_combout  = ( !\reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~704 .extended_lut = "off";
defparam \reg_file|RAM~704 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~704 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N38
dffeas \reg_file|RAM~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~704_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~83 .is_wysiwyg = "true";
defparam \reg_file|RAM~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \reg_file|RAM~668 (
// Equation(s):
// \reg_file|RAM~668_combout  = ( \reg_file|RAM~147_q  & ( \reg_file|RAM~83_q  & ( (!\instruction[3]~input_o  & (\reg_file|RAM~19_q  & (!\instruction[2]~input_o ))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o  & \reg_file|RAM~211_q )))) ) ) ) # 
// ( !\reg_file|RAM~147_q  & ( \reg_file|RAM~83_q  & ( (!\instruction[3]~input_o  & (\reg_file|RAM~19_q  & (!\instruction[2]~input_o ))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # (\reg_file|RAM~211_q )))) ) ) ) # ( \reg_file|RAM~147_q  & 
// ( !\reg_file|RAM~83_q  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~19_q ))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o  & \reg_file|RAM~211_q )))) ) ) ) # ( !\reg_file|RAM~147_q  & ( !\reg_file|RAM~83_q  & 
// ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~19_q ))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # (\reg_file|RAM~211_q )))) ) ) )

	.dataa(!\reg_file|RAM~19_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~211_q ),
	.datae(!\reg_file|RAM~147_q ),
	.dataf(!\reg_file|RAM~83_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~668 .extended_lut = "off";
defparam \reg_file|RAM~668 .lut_mask = 64'h7C7F4C4F70734043;
defparam \reg_file|RAM~668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N33
cyclonev_lcell_comb \reg_file|RAM~195feeder (
// Equation(s):
// \reg_file|RAM~195feeder_combout  = ( \reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~195feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~195feeder .extended_lut = "off";
defparam \reg_file|RAM~195feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~195feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N35
dffeas \reg_file|RAM~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~195 .is_wysiwyg = "true";
defparam \reg_file|RAM~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N8
dffeas \reg_file|RAM~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~3 .is_wysiwyg = "true";
defparam \reg_file|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N26
dffeas \reg_file|RAM~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~67 .is_wysiwyg = "true";
defparam \reg_file|RAM~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \reg_file|RAM~131feeder (
// Equation(s):
// \reg_file|RAM~131feeder_combout  = ( \reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~131feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~131feeder .extended_lut = "off";
defparam \reg_file|RAM~131feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~131feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N50
dffeas \reg_file|RAM~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~131 .is_wysiwyg = "true";
defparam \reg_file|RAM~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N27
cyclonev_lcell_comb \reg_file|RAM~667 (
// Equation(s):
// \reg_file|RAM~667_combout  = ( \instruction[2]~input_o  & ( \reg_file|RAM~131_q  & ( (!\instruction[3]~input_o  & ((\reg_file|RAM~67_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~195_q )) ) ) ) # ( !\instruction[2]~input_o  & ( \reg_file|RAM~131_q  & 
// ( (\instruction[3]~input_o ) # (\reg_file|RAM~3_q ) ) ) ) # ( \instruction[2]~input_o  & ( !\reg_file|RAM~131_q  & ( (!\instruction[3]~input_o  & ((\reg_file|RAM~67_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~195_q )) ) ) ) # ( 
// !\instruction[2]~input_o  & ( !\reg_file|RAM~131_q  & ( (\reg_file|RAM~3_q  & !\instruction[3]~input_o ) ) ) )

	.dataa(!\reg_file|RAM~195_q ),
	.datab(!\reg_file|RAM~3_q ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~67_q ),
	.datae(!\instruction[2]~input_o ),
	.dataf(!\reg_file|RAM~131_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~667 .extended_lut = "off";
defparam \reg_file|RAM~667 .lut_mask = 64'h303005F53F3F05F5;
defparam \reg_file|RAM~667 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N32
dffeas \reg_file|RAM~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~115 .is_wysiwyg = "true";
defparam \reg_file|RAM~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \reg_file|RAM~706 (
// Equation(s):
// \reg_file|RAM~706_combout  = ( !\reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~706 .extended_lut = "off";
defparam \reg_file|RAM~706 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~706 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N26
dffeas \reg_file|RAM~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~706_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~51 .is_wysiwyg = "true";
defparam \reg_file|RAM~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \reg_file|RAM~179feeder (
// Equation(s):
// \reg_file|RAM~179feeder_combout  = ( \reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~179feeder .extended_lut = "off";
defparam \reg_file|RAM~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N26
dffeas \reg_file|RAM~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~179 .is_wysiwyg = "true";
defparam \reg_file|RAM~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \reg_file|RAM~243feeder (
// Equation(s):
// \reg_file|RAM~243feeder_combout  = ( \reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~243feeder .extended_lut = "off";
defparam \reg_file|RAM~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N2
dffeas \reg_file|RAM~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~243 .is_wysiwyg = "true";
defparam \reg_file|RAM~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N39
cyclonev_lcell_comb \reg_file|RAM~670 (
// Equation(s):
// \reg_file|RAM~670_combout  = ( \reg_file|RAM~243_q  & ( \instruction[3]~input_o  & ( (\reg_file|RAM~179_q ) # (\instruction[2]~input_o ) ) ) ) # ( !\reg_file|RAM~243_q  & ( \instruction[3]~input_o  & ( (!\instruction[2]~input_o  & \reg_file|RAM~179_q ) ) 
// ) ) # ( \reg_file|RAM~243_q  & ( !\instruction[3]~input_o  & ( (!\instruction[2]~input_o  & ((!\reg_file|RAM~51_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~115_q )) ) ) ) # ( !\reg_file|RAM~243_q  & ( !\instruction[3]~input_o  & ( 
// (!\instruction[2]~input_o  & ((!\reg_file|RAM~51_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~115_q )) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~115_q ),
	.datac(!\reg_file|RAM~51_q ),
	.datad(!\reg_file|RAM~179_q ),
	.datae(!\reg_file|RAM~243_q ),
	.dataf(!\instruction[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~670 .extended_lut = "off";
defparam \reg_file|RAM~670 .lut_mask = 64'hB1B1B1B100AA55FF;
defparam \reg_file|RAM~670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \reg_file|RAM~671 (
// Equation(s):
// \reg_file|RAM~671_combout  = ( \reg_file|RAM~667_combout  & ( \reg_file|RAM~670_combout  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o ) # (\reg_file|RAM~668_combout )))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o )) # 
// (\reg_file|RAM~669_combout ))) ) ) ) # ( !\reg_file|RAM~667_combout  & ( \reg_file|RAM~670_combout  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~668_combout  & \instruction[0]~input_o )))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o )) # 
// (\reg_file|RAM~669_combout ))) ) ) ) # ( \reg_file|RAM~667_combout  & ( !\reg_file|RAM~670_combout  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o ) # (\reg_file|RAM~668_combout )))) # (\instruction[1]~input_o  & (\reg_file|RAM~669_combout  
// & ((!\instruction[0]~input_o )))) ) ) ) # ( !\reg_file|RAM~667_combout  & ( !\reg_file|RAM~670_combout  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~668_combout  & \instruction[0]~input_o )))) # (\instruction[1]~input_o  & (\reg_file|RAM~669_combout  
// & ((!\instruction[0]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~669_combout ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~668_combout ),
	.datad(!\instruction[0]~input_o ),
	.datae(!\reg_file|RAM~667_combout ),
	.dataf(!\reg_file|RAM~670_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~671 .extended_lut = "off";
defparam \reg_file|RAM~671 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \reg_file|RAM~671 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N26
dffeas \reg_B_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[3] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \alu_B_mux|Mux12~0 (
// Equation(s):
// \alu_B_mux|Mux12~0_combout  = ( \reg_B_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # (\immediate_flopr|q [3]))) ) ) # ( !\reg_B_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & (\alu_B_src[0]~input_o  & \immediate_flopr|q [3])) ) )

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux12~0 .extended_lut = "off";
defparam \alu_B_mux|Mux12~0 .lut_mask = 64'h020202028A8A8A8A;
defparam \alu_B_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N59
dffeas \immediate_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[2] .is_wysiwyg = "true";
defparam \immediate_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N50
dffeas \reg_file|RAM~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~66 .is_wysiwyg = "true";
defparam \reg_file|RAM~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N57
cyclonev_lcell_comb \reg_file|RAM~701 (
// Equation(s):
// \reg_file|RAM~701_combout  = ( !\reg_write_src_mux|mux2_output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~701 .extended_lut = "off";
defparam \reg_file|RAM~701 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~701 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N59
dffeas \reg_file|RAM~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~701_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~82 .is_wysiwyg = "true";
defparam \reg_file|RAM~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N17
dffeas \reg_file|RAM~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~98 .is_wysiwyg = "true";
defparam \reg_file|RAM~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \reg_file|RAM~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~114 .is_wysiwyg = "true";
defparam \reg_file|RAM~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \reg_file|RAM~523 (
// Equation(s):
// \reg_file|RAM~523_combout  = ( \reg_file|RAM~98_q  & ( \reg_file|RAM~114_q  & ( ((!\instruction[8]~input_o  & (\reg_file|RAM~66_q )) # (\instruction[8]~input_o  & ((!\reg_file|RAM~82_q )))) # (\instruction[9]~input_o ) ) ) ) # ( !\reg_file|RAM~98_q  & ( 
// \reg_file|RAM~114_q  & ( (!\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~66_q )) # (\instruction[8]~input_o  & ((!\reg_file|RAM~82_q ))))) # (\instruction[9]~input_o  & (((\instruction[8]~input_o )))) ) ) ) # ( \reg_file|RAM~98_q 
//  & ( !\reg_file|RAM~114_q  & ( (!\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~66_q )) # (\instruction[8]~input_o  & ((!\reg_file|RAM~82_q ))))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o )))) ) ) ) # ( 
// !\reg_file|RAM~98_q  & ( !\reg_file|RAM~114_q  & ( (!\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~66_q )) # (\instruction[8]~input_o  & ((!\reg_file|RAM~82_q ))))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\reg_file|RAM~66_q ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\reg_file|RAM~82_q ),
	.datae(!\reg_file|RAM~98_q ),
	.dataf(!\reg_file|RAM~114_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~523 .extended_lut = "off";
defparam \reg_file|RAM~523 .lut_mask = 64'h2A207A702F257F75;
defparam \reg_file|RAM~523 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \reg_file|RAM~703 (
// Equation(s):
// \reg_file|RAM~703_combout  = ( !\reg_write_src_mux|mux2_output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~703 .extended_lut = "off";
defparam \reg_file|RAM~703 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~703 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \reg_file|RAM~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~703_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~146 .is_wysiwyg = "true";
defparam \reg_file|RAM~146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \reg_file|RAM~702 (
// Equation(s):
// \reg_file|RAM~702_combout  = ( !\reg_write_src_mux|mux2_output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~702 .extended_lut = "off";
defparam \reg_file|RAM~702 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N38
dffeas \reg_file|RAM~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~702_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~130 .is_wysiwyg = "true";
defparam \reg_file|RAM~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N56
dffeas \reg_file|RAM~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~162 .is_wysiwyg = "true";
defparam \reg_file|RAM~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N26
dffeas \reg_file|RAM~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~178 .is_wysiwyg = "true";
defparam \reg_file|RAM~178 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \reg_file|RAM~524 (
// Equation(s):
// \reg_file|RAM~524_combout  = ( \reg_file|RAM~162_q  & ( \reg_file|RAM~178_q  & ( ((!\instruction[8]~input_o  & ((!\reg_file|RAM~130_q ))) # (\instruction[8]~input_o  & (!\reg_file|RAM~146_q ))) # (\instruction[9]~input_o ) ) ) ) # ( !\reg_file|RAM~162_q  
// & ( \reg_file|RAM~178_q  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & ((!\reg_file|RAM~130_q )))) # (\instruction[8]~input_o  & (((!\reg_file|RAM~146_q )) # (\instruction[9]~input_o ))) ) ) ) # ( \reg_file|RAM~162_q  & ( 
// !\reg_file|RAM~178_q  & ( (!\instruction[8]~input_o  & (((!\reg_file|RAM~130_q )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (!\instruction[9]~input_o  & (!\reg_file|RAM~146_q ))) ) ) ) # ( !\reg_file|RAM~162_q  & ( !\reg_file|RAM~178_q  
// & ( (!\instruction[9]~input_o  & ((!\instruction[8]~input_o  & ((!\reg_file|RAM~130_q ))) # (\instruction[8]~input_o  & (!\reg_file|RAM~146_q )))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~146_q ),
	.datad(!\reg_file|RAM~130_q ),
	.datae(!\reg_file|RAM~162_q ),
	.dataf(!\reg_file|RAM~178_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~524 .extended_lut = "off";
defparam \reg_file|RAM~524 .lut_mask = 64'hC840EA62D951FB73;
defparam \reg_file|RAM~524 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N8
dffeas \reg_file|RAM~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~226 .is_wysiwyg = "true";
defparam \reg_file|RAM~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N26
dffeas \reg_file|RAM~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~194 .is_wysiwyg = "true";
defparam \reg_file|RAM~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N18
cyclonev_lcell_comb \reg_file|RAM~242feeder (
// Equation(s):
// \reg_file|RAM~242feeder_combout  = ( \reg_write_src_mux|mux2_output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~242feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~242feeder .extended_lut = "off";
defparam \reg_file|RAM~242feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~242feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N20
dffeas \reg_file|RAM~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~242 .is_wysiwyg = "true";
defparam \reg_file|RAM~242 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N51
cyclonev_lcell_comb \reg_file|RAM~525 (
// Equation(s):
// \reg_file|RAM~525_combout  = ( \instruction[9]~input_o  & ( \reg_file|RAM~242_q  & ( (\reg_file|RAM~226_q ) # (\instruction[8]~input_o ) ) ) ) # ( !\instruction[9]~input_o  & ( \reg_file|RAM~242_q  & ( (!\instruction[8]~input_o  & ((\reg_file|RAM~194_q 
// ))) # (\instruction[8]~input_o  & (\reg_file|RAM~210_q )) ) ) ) # ( \instruction[9]~input_o  & ( !\reg_file|RAM~242_q  & ( (!\instruction[8]~input_o  & \reg_file|RAM~226_q ) ) ) ) # ( !\instruction[9]~input_o  & ( !\reg_file|RAM~242_q  & ( 
// (!\instruction[8]~input_o  & ((\reg_file|RAM~194_q ))) # (\instruction[8]~input_o  & (\reg_file|RAM~210_q )) ) ) )

	.dataa(!\reg_file|RAM~210_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~226_q ),
	.datad(!\reg_file|RAM~194_q ),
	.datae(!\instruction[9]~input_o ),
	.dataf(!\reg_file|RAM~242_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~525 .extended_lut = "off";
defparam \reg_file|RAM~525 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \reg_file|RAM~525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N30
cyclonev_lcell_comb \reg_file|RAM~698 (
// Equation(s):
// \reg_file|RAM~698_combout  = !\reg_write_src_mux|mux2_output[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~698 .extended_lut = "off";
defparam \reg_file|RAM~698 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N32
dffeas \reg_file|RAM~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~698_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~18 .is_wysiwyg = "true";
defparam \reg_file|RAM~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N2
dffeas \reg_file|RAM~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~2 .is_wysiwyg = "true";
defparam \reg_file|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N36
cyclonev_lcell_comb \reg_file|RAM~700 (
// Equation(s):
// \reg_file|RAM~700_combout  = !\reg_write_src_mux|mux2_output[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~700 .extended_lut = "off";
defparam \reg_file|RAM~700 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N38
dffeas \reg_file|RAM~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~700_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~50 .is_wysiwyg = "true";
defparam \reg_file|RAM~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \reg_file|RAM~699 (
// Equation(s):
// \reg_file|RAM~699_combout  = ( !\reg_write_src_mux|mux2_output[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~699 .extended_lut = "off";
defparam \reg_file|RAM~699 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N41
dffeas \reg_file|RAM~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~699_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~34 .is_wysiwyg = "true";
defparam \reg_file|RAM~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N42
cyclonev_lcell_comb \reg_file|RAM~522 (
// Equation(s):
// \reg_file|RAM~522_combout  = ( \reg_file|RAM~50_q  & ( \reg_file|RAM~34_q  & ( (!\instruction[9]~input_o  & ((!\instruction[8]~input_o  & ((\reg_file|RAM~2_q ))) # (\instruction[8]~input_o  & (!\reg_file|RAM~18_q )))) ) ) ) # ( !\reg_file|RAM~50_q  & ( 
// \reg_file|RAM~34_q  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~2_q  & !\instruction[9]~input_o )))) # (\instruction[8]~input_o  & ((!\reg_file|RAM~18_q ) # ((\instruction[9]~input_o )))) ) ) ) # ( \reg_file|RAM~50_q  & ( !\reg_file|RAM~34_q  & ( 
// (!\instruction[8]~input_o  & (((\instruction[9]~input_o ) # (\reg_file|RAM~2_q )))) # (\instruction[8]~input_o  & (!\reg_file|RAM~18_q  & ((!\instruction[9]~input_o )))) ) ) ) # ( !\reg_file|RAM~50_q  & ( !\reg_file|RAM~34_q  & ( 
// ((!\instruction[8]~input_o  & ((\reg_file|RAM~2_q ))) # (\instruction[8]~input_o  & (!\reg_file|RAM~18_q ))) # (\instruction[9]~input_o ) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\reg_file|RAM~18_q ),
	.datac(!\reg_file|RAM~2_q ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~50_q ),
	.dataf(!\reg_file|RAM~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~522 .extended_lut = "off";
defparam \reg_file|RAM~522 .lut_mask = 64'h4EFF4EAA4E554E00;
defparam \reg_file|RAM~522 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \reg_file|RAM~526 (
// Equation(s):
// \reg_file|RAM~526_combout  = ( \reg_file|RAM~525_combout  & ( \reg_file|RAM~522_combout  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o ) # ((\reg_file|RAM~524_combout )))) # (\instruction[10]~input_o  & (((\reg_file|RAM~523_combout )) # 
// (\instruction[11]~input_o ))) ) ) ) # ( !\reg_file|RAM~525_combout  & ( \reg_file|RAM~522_combout  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o ) # ((\reg_file|RAM~524_combout )))) # (\instruction[10]~input_o  & (!\instruction[11]~input_o 
//  & (\reg_file|RAM~523_combout ))) ) ) ) # ( \reg_file|RAM~525_combout  & ( !\reg_file|RAM~522_combout  & ( (!\instruction[10]~input_o  & (\instruction[11]~input_o  & ((\reg_file|RAM~524_combout )))) # (\instruction[10]~input_o  & 
// (((\reg_file|RAM~523_combout )) # (\instruction[11]~input_o ))) ) ) ) # ( !\reg_file|RAM~525_combout  & ( !\reg_file|RAM~522_combout  & ( (!\instruction[10]~input_o  & (\instruction[11]~input_o  & ((\reg_file|RAM~524_combout )))) # 
// (\instruction[10]~input_o  & (!\instruction[11]~input_o  & (\reg_file|RAM~523_combout ))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~523_combout ),
	.datad(!\reg_file|RAM~524_combout ),
	.datae(!\reg_file|RAM~525_combout ),
	.dataf(!\reg_file|RAM~522_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~526 .extended_lut = "off";
defparam \reg_file|RAM~526 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|RAM~526 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N38
dffeas \reg_A_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~526_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[2] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \pc_flopenr|q[2]~feeder (
// Equation(s):
// \pc_flopenr|q[2]~feeder_combout  = ( \reg_A_flopr|q [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[2]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \pc_flopenr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[2]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[2] .is_wysiwyg = "true";
defparam \pc_flopenr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \alu_A_mux|mux2_output[2]~5 (
// Equation(s):
// \alu_A_mux|mux2_output[2]~5_combout  = ( \reg_A_flopr|q [2] & ( \pc_flopenr|q [2] ) ) # ( !\reg_A_flopr|q [2] & ( \pc_flopenr|q [2] & ( !\alu_A_src~input_o  ) ) ) # ( \reg_A_flopr|q [2] & ( !\pc_flopenr|q [2] & ( \alu_A_src~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_A_src~input_o ),
	.datad(gnd),
	.datae(!\reg_A_flopr|q [2]),
	.dataf(!\pc_flopenr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[2]~5 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[2]~5 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \alu_A_mux|mux2_output[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N47
dffeas \immediate_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[1] .is_wysiwyg = "true";
defparam \immediate_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \data_from_mem[1]~input (
	.i(data_from_mem[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[1]~input_o ));
// synopsys translate_off
defparam \data_from_mem[1]~input .bus_hold = "false";
defparam \data_from_mem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y5_N16
dffeas \mdr_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[1] .is_wysiwyg = "true";
defparam \mdr_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \alu_unit|Selector4~2 (
// Equation(s):
// \alu_unit|Selector4~2_combout  = ( \alu_A_mux|mux2_output[1]~2_combout  & ( (\alu_cont[0]~input_o  & \alu_cont[3]~input_o ) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_cont[3]~input_o ),
	.datae(!\alu_A_mux|mux2_output[1]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~2 .extended_lut = "off";
defparam \alu_unit|Selector4~2 .lut_mask = 64'h0000005500000055;
defparam \alu_unit|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N35
dffeas \reg_file|RAM~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~97 .is_wysiwyg = "true";
defparam \reg_file|RAM~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N24
cyclonev_lcell_comb \reg_file|RAM~33feeder (
// Equation(s):
// \reg_file|RAM~33feeder_combout  = ( \reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~33feeder .extended_lut = "off";
defparam \reg_file|RAM~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N26
dffeas \reg_file|RAM~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~33 .is_wysiwyg = "true";
defparam \reg_file|RAM~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N38
dffeas \reg_file|RAM~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~225 .is_wysiwyg = "true";
defparam \reg_file|RAM~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N8
dffeas \reg_file|RAM~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~161 .is_wysiwyg = "true";
defparam \reg_file|RAM~161 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \reg_file|RAM~609 (
// Equation(s):
// \reg_file|RAM~609_combout  = ( \reg_file|RAM~225_q  & ( \reg_file|RAM~161_q  & ( ((!\instruction[2]~input_o  & ((\reg_file|RAM~33_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~97_q ))) # (\instruction[3]~input_o ) ) ) ) # ( !\reg_file|RAM~225_q  & ( 
// \reg_file|RAM~161_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~33_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~97_q )))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~225_q  & ( !\reg_file|RAM~161_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~33_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~97_q )))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o )))) ) ) 
// ) # ( !\reg_file|RAM~225_q  & ( !\reg_file|RAM~161_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~33_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~97_q )))) ) ) )

	.dataa(!\reg_file|RAM~97_q ),
	.datab(!\reg_file|RAM~33_q ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\instruction[2]~input_o ),
	.datae(!\reg_file|RAM~225_q ),
	.dataf(!\reg_file|RAM~161_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~609 .extended_lut = "off";
defparam \reg_file|RAM~609 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file|RAM~609 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \reg_file|RAM~177feeder (
// Equation(s):
// \reg_file|RAM~177feeder_combout  = ( \reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~177feeder .extended_lut = "off";
defparam \reg_file|RAM~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N2
dffeas \reg_file|RAM~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~177 .is_wysiwyg = "true";
defparam \reg_file|RAM~177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \reg_file|RAM~113feeder (
// Equation(s):
// \reg_file|RAM~113feeder_combout  = ( \reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~113feeder .extended_lut = "off";
defparam \reg_file|RAM~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N35
dffeas \reg_file|RAM~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~113 .is_wysiwyg = "true";
defparam \reg_file|RAM~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N50
dffeas \reg_file|RAM~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~241 .is_wysiwyg = "true";
defparam \reg_file|RAM~241 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N51
cyclonev_lcell_comb \reg_file|RAM~697 (
// Equation(s):
// \reg_file|RAM~697_combout  = ( !\reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~697 .extended_lut = "off";
defparam \reg_file|RAM~697 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~697 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N53
dffeas \reg_file|RAM~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~697_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~49 .is_wysiwyg = "true";
defparam \reg_file|RAM~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \reg_file|RAM~610 (
// Equation(s):
// \reg_file|RAM~610_combout  = ( \reg_file|RAM~241_q  & ( \reg_file|RAM~49_q  & ( (!\instruction[3]~input_o  & (((\reg_file|RAM~113_q  & \instruction[2]~input_o )))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~177_q ))) ) ) 
// ) # ( !\reg_file|RAM~241_q  & ( \reg_file|RAM~49_q  & ( (!\instruction[3]~input_o  & (((\reg_file|RAM~113_q  & \instruction[2]~input_o )))) # (\instruction[3]~input_o  & (\reg_file|RAM~177_q  & ((!\instruction[2]~input_o )))) ) ) ) # ( \reg_file|RAM~241_q 
//  & ( !\reg_file|RAM~49_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # (\reg_file|RAM~113_q )))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~177_q ))) ) ) ) # ( !\reg_file|RAM~241_q  & ( 
// !\reg_file|RAM~49_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # (\reg_file|RAM~113_q )))) # (\instruction[3]~input_o  & (\reg_file|RAM~177_q  & ((!\instruction[2]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~177_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\reg_file|RAM~113_q ),
	.datad(!\instruction[2]~input_o ),
	.datae(!\reg_file|RAM~241_q ),
	.dataf(!\reg_file|RAM~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~610 .extended_lut = "off";
defparam \reg_file|RAM~610 .lut_mask = 64'hDD0CDD3F110C113F;
defparam \reg_file|RAM~610 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \reg_file|RAM~1feeder (
// Equation(s):
// \reg_file|RAM~1feeder_combout  = ( \reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~1feeder .extended_lut = "off";
defparam \reg_file|RAM~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \reg_file|RAM~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~1 .is_wysiwyg = "true";
defparam \reg_file|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N15
cyclonev_lcell_comb \reg_file|RAM~129feeder (
// Equation(s):
// \reg_file|RAM~129feeder_combout  = ( \reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~129feeder .extended_lut = "off";
defparam \reg_file|RAM~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \reg_file|RAM~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~129 .is_wysiwyg = "true";
defparam \reg_file|RAM~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \reg_file|RAM~193feeder (
// Equation(s):
// \reg_file|RAM~193feeder_combout  = ( \reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~193feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~193feeder .extended_lut = "off";
defparam \reg_file|RAM~193feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~193feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \reg_file|RAM~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~193 .is_wysiwyg = "true";
defparam \reg_file|RAM~193 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N0
cyclonev_lcell_comb \reg_file|RAM~694 (
// Equation(s):
// \reg_file|RAM~694_combout  = ( !\reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~694 .extended_lut = "off";
defparam \reg_file|RAM~694 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~694 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N2
dffeas \reg_file|RAM~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~694_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~65 .is_wysiwyg = "true";
defparam \reg_file|RAM~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \reg_file|RAM~607 (
// Equation(s):
// \reg_file|RAM~607_combout  = ( \reg_file|RAM~193_q  & ( \reg_file|RAM~65_q  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & (\reg_file|RAM~1_q )) # (\instruction[3]~input_o  & ((\reg_file|RAM~129_q ))))) # (\instruction[2]~input_o  & 
// (((\instruction[3]~input_o )))) ) ) ) # ( !\reg_file|RAM~193_q  & ( \reg_file|RAM~65_q  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & (\reg_file|RAM~1_q )) # (\instruction[3]~input_o  & ((\reg_file|RAM~129_q ))))) ) ) ) # ( 
// \reg_file|RAM~193_q  & ( !\reg_file|RAM~65_q  & ( ((!\instruction[3]~input_o  & (\reg_file|RAM~1_q )) # (\instruction[3]~input_o  & ((\reg_file|RAM~129_q )))) # (\instruction[2]~input_o ) ) ) ) # ( !\reg_file|RAM~193_q  & ( !\reg_file|RAM~65_q  & ( 
// (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & (\reg_file|RAM~1_q )) # (\instruction[3]~input_o  & ((\reg_file|RAM~129_q ))))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~1_q ),
	.datab(!\reg_file|RAM~129_q ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\reg_file|RAM~193_q ),
	.dataf(!\reg_file|RAM~65_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~607 .extended_lut = "off";
defparam \reg_file|RAM~607 .lut_mask = 64'h5F305F3F5030503F;
defparam \reg_file|RAM~607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N44
dffeas \reg_file|RAM~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~209 .is_wysiwyg = "true";
defparam \reg_file|RAM~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N53
dffeas \reg_file|RAM~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~17 .is_wysiwyg = "true";
defparam \reg_file|RAM~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \reg_file|RAM~696 (
// Equation(s):
// \reg_file|RAM~696_combout  = ( !\reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~696 .extended_lut = "off";
defparam \reg_file|RAM~696 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~696 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N56
dffeas \reg_file|RAM~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~696_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~145 .is_wysiwyg = "true";
defparam \reg_file|RAM~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \reg_file|RAM~608 (
// Equation(s):
// \reg_file|RAM~608_combout  = ( \reg_file|RAM~145_q  & ( \reg_file|RAM~81_q  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~17_q  & !\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (\reg_file|RAM~209_q  & ((\instruction[3]~input_o )))) ) ) ) 
// # ( !\reg_file|RAM~145_q  & ( \reg_file|RAM~81_q  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o ) # (\reg_file|RAM~17_q )))) # (\instruction[2]~input_o  & (\reg_file|RAM~209_q  & ((\instruction[3]~input_o )))) ) ) ) # ( \reg_file|RAM~145_q  
// & ( !\reg_file|RAM~81_q  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~17_q  & !\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o )) # (\reg_file|RAM~209_q ))) ) ) ) # ( !\reg_file|RAM~145_q  & ( 
// !\reg_file|RAM~81_q  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o ) # (\reg_file|RAM~17_q )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o )) # (\reg_file|RAM~209_q ))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~209_q ),
	.datac(!\reg_file|RAM~17_q ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\reg_file|RAM~145_q ),
	.dataf(!\reg_file|RAM~81_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~608 .extended_lut = "off";
defparam \reg_file|RAM~608 .lut_mask = 64'h5FBB5F110ABB0A11;
defparam \reg_file|RAM~608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \reg_file|RAM~611 (
// Equation(s):
// \reg_file|RAM~611_combout  = ( \reg_file|RAM~607_combout  & ( \reg_file|RAM~608_combout  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & (\reg_file|RAM~609_combout )) # (\instruction[0]~input_o  & ((\reg_file|RAM~610_combout )))) ) ) ) # ( 
// !\reg_file|RAM~607_combout  & ( \reg_file|RAM~608_combout  & ( (!\instruction[0]~input_o  & (\reg_file|RAM~609_combout  & ((\instruction[1]~input_o )))) # (\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # (\reg_file|RAM~610_combout )))) ) ) ) # 
// ( \reg_file|RAM~607_combout  & ( !\reg_file|RAM~608_combout  & ( (!\instruction[0]~input_o  & (((!\instruction[1]~input_o )) # (\reg_file|RAM~609_combout ))) # (\instruction[0]~input_o  & (((\reg_file|RAM~610_combout  & \instruction[1]~input_o )))) ) ) ) 
// # ( !\reg_file|RAM~607_combout  & ( !\reg_file|RAM~608_combout  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~609_combout )) # (\instruction[0]~input_o  & ((\reg_file|RAM~610_combout ))))) ) ) )

	.dataa(!\reg_file|RAM~609_combout ),
	.datab(!\reg_file|RAM~610_combout ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\instruction[1]~input_o ),
	.datae(!\reg_file|RAM~607_combout ),
	.dataf(!\reg_file|RAM~608_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~611 .extended_lut = "off";
defparam \reg_file|RAM~611 .lut_mask = 64'h0053F0530F53FF53;
defparam \reg_file|RAM~611 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N20
dffeas \reg_B_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~611_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[1] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N9
cyclonev_lcell_comb \alu_B_mux|Mux14~0 (
// Equation(s):
// \alu_B_mux|Mux14~0_combout  = ( \reg_B_flopr|q [1] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # (\immediate_flopr|q [1]))) ) ) # ( !\reg_B_flopr|q [1] & ( (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & \immediate_flopr|q [1])) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(gnd),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(!\immediate_flopr|q [1]),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux14~0 .extended_lut = "off";
defparam \alu_B_mux|Mux14~0 .lut_mask = 64'h00500050A0F0A0F0;
defparam \alu_B_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \alu_unit|Selector4~3 (
// Equation(s):
// \alu_unit|Selector4~3_combout  = ( \alu_B_mux|Mux14~0_combout  & ( (!\alu_cont[0]~input_o  & (!\alu_cont[1]~input_o  $ (\alu_A_mux|mux2_output[1]~2_combout ))) ) ) # ( !\alu_B_mux|Mux14~0_combout  & ( (!\alu_A_mux|mux2_output[1]~2_combout ) # 
// ((!\alu_cont[0]~input_o  & !\alu_cont[1]~input_o )) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(gnd),
	.datac(!\alu_cont[1]~input_o ),
	.datad(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datae(!\alu_B_mux|Mux14~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~3 .extended_lut = "off";
defparam \alu_unit|Selector4~3 .lut_mask = 64'hFFA0A00AFFA0A00A;
defparam \alu_unit|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \immediate_flopr|q[0]~feeder (
// Equation(s):
// \immediate_flopr|q[0]~feeder_combout  = ( \instruction[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immediate_flopr|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immediate_flopr|q[0]~feeder .extended_lut = "off";
defparam \immediate_flopr|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immediate_flopr|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N14
dffeas \immediate_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\immediate_flopr|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immediate_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \immediate_flopr|q[0] .is_wysiwyg = "true";
defparam \immediate_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \data_from_mem[0]~input (
	.i(data_from_mem[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[0]~input_o ));
// synopsys translate_off
defparam \data_from_mem[0]~input .bus_hold = "false";
defparam \data_from_mem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \mdr_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[0] .is_wysiwyg = "true";
defparam \mdr_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \pc_flopenr|q[0]~feeder (
// Equation(s):
// \pc_flopenr|q[0]~feeder_combout  = ( \reg_A_flopr|q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[0]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \pc_flopenr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[0]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[0] .is_wysiwyg = "true";
defparam \pc_flopenr|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \alu_unit|Add4~9 (
// Equation(s):
// \alu_unit|Add4~9_sumout  = SUM(( VCC ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [0]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [0])) ) + ( !VCC ))
// \alu_unit|Add4~10  = CARRY(( VCC ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [0]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [0])) ) + ( !VCC ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~9_sumout ),
	.cout(\alu_unit|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~9 .extended_lut = "off";
defparam \alu_unit|Add4~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \alu_unit|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N47
dffeas \reg_file|RAM~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~224 .is_wysiwyg = "true";
defparam \reg_file|RAM~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N41
dffeas \reg_file|RAM~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~192 .is_wysiwyg = "true";
defparam \reg_file|RAM~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N2
dffeas \reg_file|RAM~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~208 .is_wysiwyg = "true";
defparam \reg_file|RAM~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \reg_file|RAM~240feeder (
// Equation(s):
// \reg_file|RAM~240feeder_combout  = ( \reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~240feeder .extended_lut = "off";
defparam \reg_file|RAM~240feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N35
dffeas \reg_file|RAM~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~240 .is_wysiwyg = "true";
defparam \reg_file|RAM~240 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \reg_file|RAM~605 (
// Equation(s):
// \reg_file|RAM~605_combout  = ( \reg_file|RAM~208_q  & ( \reg_file|RAM~240_q  & ( ((!\instruction[1]~input_o  & ((\reg_file|RAM~192_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~224_q ))) # (\instruction[0]~input_o ) ) ) ) # ( !\reg_file|RAM~208_q  & 
// ( \reg_file|RAM~240_q  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~192_q  & !\instruction[0]~input_o )))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o )) # (\reg_file|RAM~224_q ))) ) ) ) # ( \reg_file|RAM~208_q  & ( !\reg_file|RAM~240_q  
// & ( (!\instruction[1]~input_o  & (((\instruction[0]~input_o ) # (\reg_file|RAM~192_q )))) # (\instruction[1]~input_o  & (\reg_file|RAM~224_q  & ((!\instruction[0]~input_o )))) ) ) ) # ( !\reg_file|RAM~208_q  & ( !\reg_file|RAM~240_q  & ( 
// (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~192_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~224_q )))) ) ) )

	.dataa(!\reg_file|RAM~224_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~192_q ),
	.datad(!\instruction[0]~input_o ),
	.datae(!\reg_file|RAM~208_q ),
	.dataf(!\reg_file|RAM~240_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~605 .extended_lut = "off";
defparam \reg_file|RAM~605 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_file|RAM~605 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N51
cyclonev_lcell_comb \reg_file|RAM~693 (
// Equation(s):
// \reg_file|RAM~693_combout  = ( !\reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~693 .extended_lut = "off";
defparam \reg_file|RAM~693 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N53
dffeas \reg_file|RAM~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~693_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~144 .is_wysiwyg = "true";
defparam \reg_file|RAM~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N39
cyclonev_lcell_comb \reg_file|RAM~692 (
// Equation(s):
// \reg_file|RAM~692_combout  = ( !\reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~692 .extended_lut = "off";
defparam \reg_file|RAM~692 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~692 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N41
dffeas \reg_file|RAM~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~692_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~128 .is_wysiwyg = "true";
defparam \reg_file|RAM~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \reg_file|RAM~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~176 .is_wysiwyg = "true";
defparam \reg_file|RAM~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N44
dffeas \reg_file|RAM~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~160 .is_wysiwyg = "true";
defparam \reg_file|RAM~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \reg_file|RAM~604 (
// Equation(s):
// \reg_file|RAM~604_combout  = ( \reg_file|RAM~176_q  & ( \reg_file|RAM~160_q  & ( ((!\instruction[0]~input_o  & ((!\reg_file|RAM~128_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~144_q ))) # (\instruction[1]~input_o ) ) ) ) # ( !\reg_file|RAM~176_q  
// & ( \reg_file|RAM~160_q  & ( (!\instruction[0]~input_o  & (((!\reg_file|RAM~128_q )) # (\instruction[1]~input_o ))) # (\instruction[0]~input_o  & (!\instruction[1]~input_o  & (!\reg_file|RAM~144_q ))) ) ) ) # ( \reg_file|RAM~176_q  & ( 
// !\reg_file|RAM~160_q  & ( (!\instruction[0]~input_o  & (!\instruction[1]~input_o  & ((!\reg_file|RAM~128_q )))) # (\instruction[0]~input_o  & (((!\reg_file|RAM~144_q )) # (\instruction[1]~input_o ))) ) ) ) # ( !\reg_file|RAM~176_q  & ( 
// !\reg_file|RAM~160_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((!\reg_file|RAM~128_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~144_q )))) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~144_q ),
	.datad(!\reg_file|RAM~128_q ),
	.datae(!\reg_file|RAM~176_q ),
	.dataf(!\reg_file|RAM~160_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~604 .extended_lut = "off";
defparam \reg_file|RAM~604 .lut_mask = 64'hC840D951EA62FB73;
defparam \reg_file|RAM~604 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N56
dffeas \reg_file|RAM~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~64 .is_wysiwyg = "true";
defparam \reg_file|RAM~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \reg_file|RAM~690 (
// Equation(s):
// \reg_file|RAM~690_combout  = ( !\reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~690 .extended_lut = "off";
defparam \reg_file|RAM~690 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N32
dffeas \reg_file|RAM~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~690_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~80 .is_wysiwyg = "true";
defparam \reg_file|RAM~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N51
cyclonev_lcell_comb \reg_file|RAM~691 (
// Equation(s):
// \reg_file|RAM~691_combout  = ( !\reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~691 .extended_lut = "off";
defparam \reg_file|RAM~691 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~691 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N53
dffeas \reg_file|RAM~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~691_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~96 .is_wysiwyg = "true";
defparam \reg_file|RAM~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \reg_file|RAM~603 (
// Equation(s):
// \reg_file|RAM~603_combout  = ( \reg_file|RAM~96_q  & ( \reg_file|RAM~112_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~64_q )) # (\instruction[0]~input_o  & ((!\reg_file|RAM~80_q ))))) # (\instruction[1]~input_o  & 
// (((\instruction[0]~input_o )))) ) ) ) # ( !\reg_file|RAM~96_q  & ( \reg_file|RAM~112_q  & ( ((!\instruction[0]~input_o  & (\reg_file|RAM~64_q )) # (\instruction[0]~input_o  & ((!\reg_file|RAM~80_q )))) # (\instruction[1]~input_o ) ) ) ) # ( 
// \reg_file|RAM~96_q  & ( !\reg_file|RAM~112_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~64_q )) # (\instruction[0]~input_o  & ((!\reg_file|RAM~80_q ))))) ) ) ) # ( !\reg_file|RAM~96_q  & ( !\reg_file|RAM~112_q  & ( 
// (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~64_q )) # (\instruction[0]~input_o  & ((!\reg_file|RAM~80_q ))))) # (\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~64_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~80_q ),
	.datad(!\instruction[0]~input_o ),
	.datae(!\reg_file|RAM~96_q ),
	.dataf(!\reg_file|RAM~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~603 .extended_lut = "off";
defparam \reg_file|RAM~603 .lut_mask = 64'h77C044C077F344F3;
defparam \reg_file|RAM~603 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \reg_file|RAM~688 (
// Equation(s):
// \reg_file|RAM~688_combout  = ( !\reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~688 .extended_lut = "off";
defparam \reg_file|RAM~688 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~688 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N20
dffeas \reg_file|RAM~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~688_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~16 .is_wysiwyg = "true";
defparam \reg_file|RAM~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N18
cyclonev_lcell_comb \reg_file|RAM~689 (
// Equation(s):
// \reg_file|RAM~689_combout  = ( !\reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~689 .extended_lut = "off";
defparam \reg_file|RAM~689 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~689 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N20
dffeas \reg_file|RAM~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~689_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~32 .is_wysiwyg = "true";
defparam \reg_file|RAM~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \reg_file|RAM~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~0 .is_wysiwyg = "true";
defparam \reg_file|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N57
cyclonev_lcell_comb \reg_file|RAM~48feeder (
// Equation(s):
// \reg_file|RAM~48feeder_combout  = ( \reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~48feeder .extended_lut = "off";
defparam \reg_file|RAM~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N59
dffeas \reg_file|RAM~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~48 .is_wysiwyg = "true";
defparam \reg_file|RAM~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N39
cyclonev_lcell_comb \reg_file|RAM~602 (
// Equation(s):
// \reg_file|RAM~602_combout  = ( \reg_file|RAM~0_q  & ( \reg_file|RAM~48_q  & ( (!\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # (!\reg_file|RAM~32_q )))) # (\instruction[0]~input_o  & ((!\reg_file|RAM~16_q ) # ((\instruction[1]~input_o )))) ) ) 
// ) # ( !\reg_file|RAM~0_q  & ( \reg_file|RAM~48_q  & ( (!\instruction[0]~input_o  & (((\instruction[1]~input_o  & !\reg_file|RAM~32_q )))) # (\instruction[0]~input_o  & ((!\reg_file|RAM~16_q ) # ((\instruction[1]~input_o )))) ) ) ) # ( \reg_file|RAM~0_q  & 
// ( !\reg_file|RAM~48_q  & ( (!\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # (!\reg_file|RAM~32_q )))) # (\instruction[0]~input_o  & (!\reg_file|RAM~16_q  & (!\instruction[1]~input_o ))) ) ) ) # ( !\reg_file|RAM~0_q  & ( !\reg_file|RAM~48_q  & 
// ( (!\instruction[0]~input_o  & (((\instruction[1]~input_o  & !\reg_file|RAM~32_q )))) # (\instruction[0]~input_o  & (!\reg_file|RAM~16_q  & (!\instruction[1]~input_o ))) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\reg_file|RAM~16_q ),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reg_file|RAM~32_q ),
	.datae(!\reg_file|RAM~0_q ),
	.dataf(!\reg_file|RAM~48_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~602 .extended_lut = "off";
defparam \reg_file|RAM~602 .lut_mask = 64'h4A40EAE04F45EFE5;
defparam \reg_file|RAM~602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \reg_file|RAM~606 (
// Equation(s):
// \reg_file|RAM~606_combout  = ( \reg_file|RAM~603_combout  & ( \reg_file|RAM~602_combout  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & ((\reg_file|RAM~604_combout ))) # (\instruction[2]~input_o  & (\reg_file|RAM~605_combout ))) ) ) ) # ( 
// !\reg_file|RAM~603_combout  & ( \reg_file|RAM~602_combout  & ( (!\instruction[2]~input_o  & (((!\instruction[3]~input_o ) # (\reg_file|RAM~604_combout )))) # (\instruction[2]~input_o  & (\reg_file|RAM~605_combout  & ((\instruction[3]~input_o )))) ) ) ) # 
// ( \reg_file|RAM~603_combout  & ( !\reg_file|RAM~602_combout  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~604_combout  & \instruction[3]~input_o )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o )) # (\reg_file|RAM~605_combout ))) ) ) ) 
// # ( !\reg_file|RAM~603_combout  & ( !\reg_file|RAM~602_combout  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~604_combout ))) # (\instruction[2]~input_o  & (\reg_file|RAM~605_combout )))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~605_combout ),
	.datac(!\reg_file|RAM~604_combout ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\reg_file|RAM~603_combout ),
	.dataf(!\reg_file|RAM~602_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~606 .extended_lut = "off";
defparam \reg_file|RAM~606 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|RAM~606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \reg_B_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~606_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[0] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \alu_unit|Add0~9 (
// Equation(s):
// \alu_unit|Add0~9_sumout  = SUM(( \alu_A_mux|mux2_output[0]~1_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [0]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [0])))) # (\alu_B_src[1]~input_o  & 
// (!\alu_B_src[0]~input_o )) ) + ( !VCC ))
// \alu_unit|Add0~10  = CARRY(( \alu_A_mux|mux2_output[0]~1_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [0]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [0])))) # (\alu_B_src[1]~input_o  & 
// (!\alu_B_src[0]~input_o )) ) + ( !VCC ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [0]),
	.datad(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~9_sumout ),
	.cout(\alu_unit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~9 .extended_lut = "off";
defparam \alu_unit|Add0~9 .lut_mask = 64'h0000B931000000FF;
defparam \alu_unit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \alu_unit|Selector0~5 (
// Equation(s):
// \alu_unit|Selector0~5_combout  = ( \alu_unit|Add0~9_sumout  & ( (!\alu_cont[0]~input_o  & (((\alu_cont[1]~input_o  & \alu_unit|Add4~9_sumout )))) # (\alu_cont[0]~input_o  & (((\alu_cont[1]~input_o )) # (\alu_A_mux|mux2_output[0]~1_combout ))) ) ) # ( 
// !\alu_unit|Add0~9_sumout  & ( (!\alu_cont[0]~input_o  & (((\alu_cont[1]~input_o  & \alu_unit|Add4~9_sumout )))) # (\alu_cont[0]~input_o  & (\alu_A_mux|mux2_output[0]~1_combout  & (!\alu_cont[1]~input_o ))) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datac(!\alu_cont[1]~input_o ),
	.datad(!\alu_unit|Add4~9_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~5 .extended_lut = "off";
defparam \alu_unit|Selector0~5 .lut_mask = 64'h101A101A151F151F;
defparam \alu_unit|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \alu_B_mux|Mux15~0 (
// Equation(s):
// \alu_B_mux|Mux15~0_combout  = ( \reg_B_flopr|q [0] & ( \immediate_flopr|q [0] & ( (!\alu_B_src[0]~input_o ) # (!\alu_B_src[1]~input_o ) ) ) ) # ( !\reg_B_flopr|q [0] & ( \immediate_flopr|q [0] & ( !\alu_B_src[0]~input_o  $ (!\alu_B_src[1]~input_o ) ) ) ) 
// # ( \reg_B_flopr|q [0] & ( !\immediate_flopr|q [0] & ( !\alu_B_src[0]~input_o  ) ) ) # ( !\reg_B_flopr|q [0] & ( !\immediate_flopr|q [0] & ( (!\alu_B_src[0]~input_o  & \alu_B_src[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(gnd),
	.datae(!\reg_B_flopr|q [0]),
	.dataf(!\immediate_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux15~0 .extended_lut = "off";
defparam \alu_B_mux|Mux15~0 .lut_mask = 64'h0C0CCCCC3C3CFCFC;
defparam \alu_B_mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \alu_unit|Selector0~0 (
// Equation(s):
// \alu_unit|Selector0~0_combout  = ( \alu_unit|Add0~9_sumout  & ( ((\alu_A_mux|mux2_output[0]~1_combout  & \alu_B_mux|Mux15~0_combout )) # (\alu_cont[1]~input_o ) ) ) # ( !\alu_unit|Add0~9_sumout  & ( (!\alu_cont[1]~input_o  & 
// (\alu_A_mux|mux2_output[0]~1_combout  & \alu_B_mux|Mux15~0_combout )) ) )

	.dataa(!\alu_cont[1]~input_o ),
	.datab(gnd),
	.datac(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datad(!\alu_B_mux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~0 .extended_lut = "off";
defparam \alu_unit|Selector0~0 .lut_mask = 64'h000A000A555F555F;
defparam \alu_unit|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \alu_unit|Selector0~2 (
// Equation(s):
// \alu_unit|Selector0~2_combout  = ( \alu_B_mux|Mux15~0_combout  & ( (\alu_cont[1]~input_o  & !\alu_unit|Add0~9_sumout ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( (!\alu_cont[1]~input_o  & (!\alu_A_mux|mux2_output[0]~1_combout )) # (\alu_cont[1]~input_o  & 
// ((!\alu_unit|Add0~9_sumout ))) ) )

	.dataa(!\alu_cont[1]~input_o ),
	.datab(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datac(gnd),
	.datad(!\alu_unit|Add0~9_sumout ),
	.datae(!\alu_B_mux|Mux15~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~2 .extended_lut = "off";
defparam \alu_unit|Selector0~2 .lut_mask = 64'hDD885500DD885500;
defparam \alu_unit|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \alu_unit|Add1~66 (
// Equation(s):
// \alu_unit|Add1~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_unit|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~66 .extended_lut = "off";
defparam \alu_unit|Add1~66 .lut_mask = 64'h000000000000FFFF;
defparam \alu_unit|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \alu_unit|Add1~9 (
// Equation(s):
// \alu_unit|Add1~9_sumout  = SUM(( \alu_A_mux|mux2_output[0]~1_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [0]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [0])))) # (\alu_B_src[1]~input_o  & 
// (\alu_B_src[0]~input_o )) ) + ( \alu_unit|Add1~66_cout  ))
// \alu_unit|Add1~10  = CARRY(( \alu_A_mux|mux2_output[0]~1_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [0]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [0])))) # (\alu_B_src[1]~input_o  & 
// (\alu_B_src[0]~input_o )) ) + ( \alu_unit|Add1~66_cout  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [0]),
	.datad(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [0]),
	.datag(gnd),
	.cin(\alu_unit|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~9_sumout ),
	.cout(\alu_unit|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~9 .extended_lut = "off";
defparam \alu_unit|Add1~9 .lut_mask = 64'h000046CE000000FF;
defparam \alu_unit|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \alu_unit|Selector0~1 (
// Equation(s):
// \alu_unit|Selector0~1_combout  = ( \alu_unit|Add1~9_sumout  & ( (!\alu_cont[1]~input_o ) # (\alu_B_mux|Mux15~0_combout ) ) ) # ( !\alu_unit|Add1~9_sumout  & ( (\alu_cont[1]~input_o  & \alu_B_mux|Mux15~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_cont[1]~input_o ),
	.datad(!\alu_B_mux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~1 .extended_lut = "off";
defparam \alu_unit|Selector0~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \alu_unit|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \alu_unit|ShiftLeft0~6 (
// Equation(s):
// \alu_unit|ShiftLeft0~6_combout  = ( \immediate_flopr|q [1] & ( \reg_B_flopr|q [1] & ( (\alu_B_src[1]~input_o  & \alu_B_src[0]~input_o ) ) ) ) # ( !\immediate_flopr|q [1] & ( \reg_B_flopr|q [1] & ( (\alu_B_src[0]~input_o  & ((!\immediate_flopr|q [0]) # 
// (\alu_B_src[1]~input_o ))) ) ) ) # ( \immediate_flopr|q [1] & ( !\reg_B_flopr|q [1] & ( (!\alu_B_src[1]~input_o  & (!\reg_B_flopr|q [0] & !\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o  & ((\alu_B_src[0]~input_o ))) ) ) ) # ( !\immediate_flopr|q [1] & 
// ( !\reg_B_flopr|q [1] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & (!\reg_B_flopr|q [0])) # (\alu_B_src[0]~input_o  & ((!\immediate_flopr|q [0]))))) # (\alu_B_src[1]~input_o  & (((\alu_B_src[0]~input_o )))) ) ) )

	.dataa(!\reg_B_flopr|q [0]),
	.datab(!\alu_B_src[1]~input_o ),
	.datac(!\alu_B_src[0]~input_o ),
	.datad(!\immediate_flopr|q [0]),
	.datae(!\immediate_flopr|q [1]),
	.dataf(!\reg_B_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~6 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~6 .lut_mask = 64'h8F8383830F030303;
defparam \alu_unit|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N21
cyclonev_lcell_comb \alu_unit|Selector15~0 (
// Equation(s):
// \alu_unit|Selector15~0_combout  = ( \alu_unit|ShiftLeft0~6_combout  & ( \alu_A_mux|mux2_output[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~0 .extended_lut = "off";
defparam \alu_unit|Selector15~0 .lut_mask = 64'h0000000000FF00FF;
defparam \alu_unit|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \alu_unit|Selector0~3 (
// Equation(s):
// \alu_unit|Selector0~3_combout  = ( \alu_unit|Selector15~0_combout  & ( \alu_unit|always0~4_combout  & ( (\alu_cont[1]~input_o  & ((!\alu_B_mux|Mux0~0_combout  & (!\alu_unit|ShiftLeft0~2_combout )) # (\alu_B_mux|Mux0~0_combout  & 
// ((\alu_A_mux|mux2_output[1]~2_combout ))))) ) ) ) # ( !\alu_unit|Selector15~0_combout  & ( \alu_unit|always0~4_combout  & ( (\alu_cont[1]~input_o  & (\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[1]~2_combout )) ) ) ) # ( 
// \alu_unit|Selector15~0_combout  & ( !\alu_unit|always0~4_combout  & ( (\alu_cont[1]~input_o  & (\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[1]~2_combout )) ) ) ) # ( !\alu_unit|Selector15~0_combout  & ( !\alu_unit|always0~4_combout  & ( 
// (\alu_cont[1]~input_o  & (\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[1]~2_combout )) ) ) )

	.dataa(!\alu_cont[1]~input_o ),
	.datab(!\alu_B_mux|Mux0~0_combout ),
	.datac(!\alu_unit|ShiftLeft0~2_combout ),
	.datad(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datae(!\alu_unit|Selector15~0_combout ),
	.dataf(!\alu_unit|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~3 .extended_lut = "off";
defparam \alu_unit|Selector0~3 .lut_mask = 64'h0011001100114051;
defparam \alu_unit|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \alu_unit|Selector0~4 (
// Equation(s):
// \alu_unit|Selector0~4_combout  = ( \alu_unit|Selector0~1_combout  & ( \alu_unit|Selector0~3_combout  & ( ((!\alu_cont[0]~input_o  & (\alu_unit|Selector0~0_combout )) # (\alu_cont[0]~input_o  & ((!\alu_unit|Selector0~2_combout )))) # (\alu_cont[2]~input_o 
// ) ) ) ) # ( !\alu_unit|Selector0~1_combout  & ( \alu_unit|Selector0~3_combout  & ( (!\alu_cont[2]~input_o  & ((!\alu_cont[0]~input_o  & (\alu_unit|Selector0~0_combout )) # (\alu_cont[0]~input_o  & ((!\alu_unit|Selector0~2_combout ))))) # 
// (\alu_cont[2]~input_o  & (\alu_cont[0]~input_o )) ) ) ) # ( \alu_unit|Selector0~1_combout  & ( !\alu_unit|Selector0~3_combout  & ( (!\alu_cont[2]~input_o  & ((!\alu_cont[0]~input_o  & (\alu_unit|Selector0~0_combout )) # (\alu_cont[0]~input_o  & 
// ((!\alu_unit|Selector0~2_combout ))))) # (\alu_cont[2]~input_o  & (!\alu_cont[0]~input_o )) ) ) ) # ( !\alu_unit|Selector0~1_combout  & ( !\alu_unit|Selector0~3_combout  & ( (!\alu_cont[2]~input_o  & ((!\alu_cont[0]~input_o  & 
// (\alu_unit|Selector0~0_combout )) # (\alu_cont[0]~input_o  & ((!\alu_unit|Selector0~2_combout ))))) ) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_cont[0]~input_o ),
	.datac(!\alu_unit|Selector0~0_combout ),
	.datad(!\alu_unit|Selector0~2_combout ),
	.datae(!\alu_unit|Selector0~1_combout ),
	.dataf(!\alu_unit|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~4 .extended_lut = "off";
defparam \alu_unit|Selector0~4 .lut_mask = 64'h2A086E4C3B197F5D;
defparam \alu_unit|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \alu_unit|Selector0~6 (
// Equation(s):
// \alu_unit|Selector0~6_combout  = ( \alu_unit|Selector0~4_combout  & ( (!\alu_cont[4]~input_o  & ((!\alu_cont[3]~input_o ) # ((\alu_unit|Selector0~5_combout  & !\alu_cont[2]~input_o )))) ) ) # ( !\alu_unit|Selector0~4_combout  & ( (!\alu_cont[4]~input_o  & 
// (\alu_unit|Selector0~5_combout  & (!\alu_cont[2]~input_o  & \alu_cont[3]~input_o ))) ) )

	.dataa(!\alu_cont[4]~input_o ),
	.datab(!\alu_unit|Selector0~5_combout ),
	.datac(!\alu_cont[2]~input_o ),
	.datad(!\alu_cont[3]~input_o ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector0~6 .extended_lut = "off";
defparam \alu_unit|Selector0~6 .lut_mask = 64'h00200020AA20AA20;
defparam \alu_unit|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \alu_unit|alu_out[0] (
// Equation(s):
// \alu_unit|alu_out [0] = ( \alu_unit|Selector0~6_combout  & ( (!\alu_unit|WideOr2~0_combout ) # (\alu_unit|alu_out [0]) ) ) # ( !\alu_unit|Selector0~6_combout  & ( (\alu_unit|WideOr2~0_combout  & \alu_unit|alu_out [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|WideOr2~0_combout ),
	.datad(!\alu_unit|alu_out [0]),
	.datae(gnd),
	.dataf(!\alu_unit|Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[0] .extended_lut = "off";
defparam \alu_unit|alu_out[0] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \alu_unit|alu_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N47
dffeas \reg_alu_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[0] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[0]~0 (
// Equation(s):
// \reg_write_src_mux|mux2_output[0]~0_combout  = ( \mdr_flopr|q [0] & ( \reg_alu_flopr|q [0] ) ) # ( !\mdr_flopr|q [0] & ( \reg_alu_flopr|q [0] & ( !\reg_write_src~input_o  ) ) ) # ( \mdr_flopr|q [0] & ( !\reg_alu_flopr|q [0] & ( \reg_write_src~input_o  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_write_src~input_o ),
	.datad(gnd),
	.datae(!\mdr_flopr|q [0]),
	.dataf(!\reg_alu_flopr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[0]~0 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[0]~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_write_src_mux|mux2_output[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N33
cyclonev_lcell_comb \reg_file|RAM~112feeder (
// Equation(s):
// \reg_file|RAM~112feeder_combout  = ( \reg_write_src_mux|mux2_output[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~112feeder .extended_lut = "off";
defparam \reg_file|RAM~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N35
dffeas \reg_file|RAM~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~112 .is_wysiwyg = "true";
defparam \reg_file|RAM~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N12
cyclonev_lcell_comb \reg_file|RAM~513 (
// Equation(s):
// \reg_file|RAM~513_combout  = ( \reg_file|RAM~80_q  & ( \reg_file|RAM~96_q  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & ((\reg_file|RAM~64_q )))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  & (\reg_file|RAM~112_q ))) ) ) ) # ( 
// !\reg_file|RAM~80_q  & ( \reg_file|RAM~96_q  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & ((\reg_file|RAM~64_q )))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) # ((\reg_file|RAM~112_q )))) ) ) ) # ( \reg_file|RAM~80_q  & ( 
// !\reg_file|RAM~96_q  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~64_q )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  & (\reg_file|RAM~112_q ))) ) ) ) # ( !\reg_file|RAM~80_q  & ( !\reg_file|RAM~96_q  & ( 
// (!\instruction[8]~input_o  & (((\reg_file|RAM~64_q )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) # ((\reg_file|RAM~112_q )))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~112_q ),
	.datad(!\reg_file|RAM~64_q ),
	.datae(!\reg_file|RAM~80_q ),
	.dataf(!\reg_file|RAM~96_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~513 .extended_lut = "off";
defparam \reg_file|RAM~513 .lut_mask = 64'h67EF23AB45CD0189;
defparam \reg_file|RAM~513 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N45
cyclonev_lcell_comb \reg_file|RAM~512 (
// Equation(s):
// \reg_file|RAM~512_combout  = ( \reg_file|RAM~16_q  & ( \reg_file|RAM~32_q  & ( (!\instruction[9]~input_o  & (((\reg_file|RAM~0_q  & !\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (\reg_file|RAM~48_q  & ((\instruction[8]~input_o )))) ) ) ) # ( 
// !\reg_file|RAM~16_q  & ( \reg_file|RAM~32_q  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o ) # (\reg_file|RAM~0_q )))) # (\instruction[9]~input_o  & (\reg_file|RAM~48_q  & ((\instruction[8]~input_o )))) ) ) ) # ( \reg_file|RAM~16_q  & ( 
// !\reg_file|RAM~32_q  & ( (!\instruction[9]~input_o  & (((\reg_file|RAM~0_q  & !\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~48_q ))) ) ) ) # ( !\reg_file|RAM~16_q  & ( !\reg_file|RAM~32_q  & ( 
// (!\instruction[9]~input_o  & (((\instruction[8]~input_o ) # (\reg_file|RAM~0_q )))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~48_q ))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\reg_file|RAM~48_q ),
	.datac(!\reg_file|RAM~0_q ),
	.datad(!\instruction[8]~input_o ),
	.datae(!\reg_file|RAM~16_q ),
	.dataf(!\reg_file|RAM~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~512 .extended_lut = "off";
defparam \reg_file|RAM~512 .lut_mask = 64'h5FBB5F110ABB0A11;
defparam \reg_file|RAM~512 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_lcell_comb \reg_file|RAM~515 (
// Equation(s):
// \reg_file|RAM~515_combout  = ( \reg_file|RAM~208_q  & ( \reg_file|RAM~240_q  & ( ((!\instruction[9]~input_o  & (\reg_file|RAM~192_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~224_q )))) # (\instruction[8]~input_o ) ) ) ) # ( !\reg_file|RAM~208_q  & 
// ( \reg_file|RAM~240_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~192_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~224_q ))))) # (\instruction[8]~input_o  & (((\instruction[9]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~208_q  & ( !\reg_file|RAM~240_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~192_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~224_q ))))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~208_q  & ( !\reg_file|RAM~240_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~192_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~224_q ))))) ) ) )

	.dataa(!\reg_file|RAM~192_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\reg_file|RAM~224_q ),
	.datae(!\reg_file|RAM~208_q ),
	.dataf(!\reg_file|RAM~240_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~515 .extended_lut = "off";
defparam \reg_file|RAM~515 .lut_mask = 64'h404C707C434F737F;
defparam \reg_file|RAM~515 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \reg_file|RAM~514 (
// Equation(s):
// \reg_file|RAM~514_combout  = ( \reg_file|RAM~144_q  & ( \reg_file|RAM~176_q  & ( (!\instruction[9]~input_o  & (!\reg_file|RAM~128_q  & (!\instruction[8]~input_o ))) # (\instruction[9]~input_o  & (((\reg_file|RAM~160_q ) # (\instruction[8]~input_o )))) ) ) 
// ) # ( !\reg_file|RAM~144_q  & ( \reg_file|RAM~176_q  & ( ((!\instruction[9]~input_o  & (!\reg_file|RAM~128_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~160_q )))) # (\instruction[8]~input_o ) ) ) ) # ( \reg_file|RAM~144_q  & ( !\reg_file|RAM~176_q  
// & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (!\reg_file|RAM~128_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~160_q ))))) ) ) ) # ( !\reg_file|RAM~144_q  & ( !\reg_file|RAM~176_q  & ( (!\instruction[9]~input_o  & 
// ((!\reg_file|RAM~128_q ) # ((\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o  & \reg_file|RAM~160_q )))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\reg_file|RAM~128_q ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\reg_file|RAM~160_q ),
	.datae(!\reg_file|RAM~144_q ),
	.dataf(!\reg_file|RAM~176_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~514 .extended_lut = "off";
defparam \reg_file|RAM~514 .lut_mask = 64'h8ADA80D08FDF85D5;
defparam \reg_file|RAM~514 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \reg_file|RAM~516 (
// Equation(s):
// \reg_file|RAM~516_combout  = ( \reg_file|RAM~515_combout  & ( \reg_file|RAM~514_combout  & ( ((!\instruction[10]~input_o  & ((\reg_file|RAM~512_combout ))) # (\instruction[10]~input_o  & (\reg_file|RAM~513_combout ))) # (\instruction[11]~input_o ) ) ) ) # 
// ( !\reg_file|RAM~515_combout  & ( \reg_file|RAM~514_combout  & ( (!\instruction[10]~input_o  & (((\reg_file|RAM~512_combout ) # (\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (\reg_file|RAM~513_combout  & (!\instruction[11]~input_o ))) ) ) 
// ) # ( \reg_file|RAM~515_combout  & ( !\reg_file|RAM~514_combout  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o  & \reg_file|RAM~512_combout )))) # (\instruction[10]~input_o  & (((\instruction[11]~input_o )) # (\reg_file|RAM~513_combout 
// ))) ) ) ) # ( !\reg_file|RAM~515_combout  & ( !\reg_file|RAM~514_combout  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((\reg_file|RAM~512_combout ))) # (\instruction[10]~input_o  & (\reg_file|RAM~513_combout )))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\reg_file|RAM~513_combout ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\reg_file|RAM~512_combout ),
	.datae(!\reg_file|RAM~515_combout ),
	.dataf(!\reg_file|RAM~514_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~516 .extended_lut = "off";
defparam \reg_file|RAM~516 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|RAM~516 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N26
dffeas \reg_A_flopr|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[0] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N18
cyclonev_lcell_comb \alu_A_mux|mux2_output[0]~1 (
// Equation(s):
// \alu_A_mux|mux2_output[0]~1_combout  = ( \pc_flopenr|q [0] & ( (!\alu_A_src~input_o ) # (\reg_A_flopr|q [0]) ) ) # ( !\pc_flopenr|q [0] & ( (\reg_A_flopr|q [0] & \alu_A_src~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [0]),
	.datad(!\alu_A_src~input_o ),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[0]~1 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[0]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \alu_A_mux|mux2_output[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \alu_unit|Add1~13 (
// Equation(s):
// \alu_unit|Add1~13_sumout  = SUM(( \alu_A_mux|mux2_output[1]~2_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [1]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [1]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~10  ))
// \alu_unit|Add1~14  = CARRY(( \alu_A_mux|mux2_output[1]~2_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [1]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [1]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~10  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [1]),
	.datad(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [1]),
	.datag(gnd),
	.cin(\alu_unit|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~13_sumout ),
	.cout(\alu_unit|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~13 .extended_lut = "off";
defparam \alu_unit|Add1~13 .lut_mask = 64'h0000028A000000FF;
defparam \alu_unit|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \alu_unit|Selector4~5 (
// Equation(s):
// \alu_unit|Selector4~5_combout  = ( \alu_A_mux|mux2_output[1]~2_combout  & ( \alu_cont[0]~input_o  & ( (!\alu_B_mux|Mux14~0_combout  & (!\alu_B_mux|Mux0~0_combout  & ((!\alu_B_mux|Mux15~0_combout ) # (\alu_A_mux|mux2_output[0]~1_combout )))) # 
// (\alu_B_mux|Mux14~0_combout  & (((\alu_B_mux|Mux0~0_combout )))) ) ) ) # ( !\alu_A_mux|mux2_output[1]~2_combout  & ( \alu_cont[0]~input_o  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[0]~1_combout  & (!\alu_B_mux|Mux0~0_combout  & 
// \alu_B_mux|Mux15~0_combout ))) # (\alu_B_mux|Mux14~0_combout  & (((\alu_B_mux|Mux0~0_combout )))) ) ) ) # ( \alu_A_mux|mux2_output[1]~2_combout  & ( !\alu_cont[0]~input_o  & ( \alu_B_mux|Mux14~0_combout  ) ) ) # ( !\alu_A_mux|mux2_output[1]~2_combout  & ( 
// !\alu_cont[0]~input_o  & ( \alu_B_mux|Mux14~0_combout  ) ) )

	.dataa(!\alu_B_mux|Mux14~0_combout ),
	.datab(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datac(!\alu_B_mux|Mux0~0_combout ),
	.datad(!\alu_B_mux|Mux15~0_combout ),
	.datae(!\alu_A_mux|mux2_output[1]~2_combout ),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~5 .extended_lut = "off";
defparam \alu_unit|Selector4~5 .lut_mask = 64'h555555550525A525;
defparam \alu_unit|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \alu_unit|Selector4~6 (
// Equation(s):
// \alu_unit|Selector4~6_combout  = ( \alu_B_mux|Mux0~0_combout  & ( \alu_unit|always0~4_combout  & ( (!\alu_cont[0]~input_o  & (\alu_unit|Selector4~5_combout )) # (\alu_cont[0]~input_o  & ((\alu_A_mux|mux2_output[2]~5_combout ))) ) ) ) # ( 
// !\alu_B_mux|Mux0~0_combout  & ( \alu_unit|always0~4_combout  & ( (\alu_unit|Selector4~5_combout  & ((!\alu_cont[0]~input_o ) # (!\alu_unit|ShiftLeft0~2_combout ))) ) ) ) # ( \alu_B_mux|Mux0~0_combout  & ( !\alu_unit|always0~4_combout  & ( 
// (!\alu_cont[0]~input_o  & (\alu_unit|Selector4~5_combout )) # (\alu_cont[0]~input_o  & ((\alu_A_mux|mux2_output[2]~5_combout ))) ) ) ) # ( !\alu_B_mux|Mux0~0_combout  & ( !\alu_unit|always0~4_combout  & ( (!\alu_cont[0]~input_o  & 
// \alu_unit|Selector4~5_combout ) ) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(!\alu_unit|Selector4~5_combout ),
	.datac(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datad(!\alu_unit|ShiftLeft0~2_combout ),
	.datae(!\alu_B_mux|Mux0~0_combout ),
	.dataf(!\alu_unit|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~6 .extended_lut = "off";
defparam \alu_unit|Selector4~6 .lut_mask = 64'h2222272733222727;
defparam \alu_unit|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \alu_unit|Selector4~7 (
// Equation(s):
// \alu_unit|Selector4~7_combout  = ( !\alu_unit|Selector4~1_combout  & ( \alu_unit|Selector4~6_combout  & ( (!\alu_cont[2]~input_o  & (!\alu_unit|Selector4~3_combout )) # (\alu_cont[2]~input_o  & (((!\alu_unit|Selector4~4_combout ) # 
// (\alu_unit|Add1~13_sumout )))) ) ) ) # ( !\alu_unit|Selector4~1_combout  & ( !\alu_unit|Selector4~6_combout  & ( (!\alu_cont[2]~input_o  & (!\alu_unit|Selector4~3_combout )) # (\alu_cont[2]~input_o  & (((\alu_unit|Selector4~4_combout  & 
// \alu_unit|Add1~13_sumout )))) ) ) )

	.dataa(!\alu_unit|Selector4~3_combout ),
	.datab(!\alu_unit|Selector4~4_combout ),
	.datac(!\alu_cont[2]~input_o ),
	.datad(!\alu_unit|Add1~13_sumout ),
	.datae(!\alu_unit|Selector4~1_combout ),
	.dataf(!\alu_unit|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~7 .extended_lut = "off";
defparam \alu_unit|Selector4~7 .lut_mask = 64'hA0A30000ACAF0000;
defparam \alu_unit|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \alu_unit|Add0~13 (
// Equation(s):
// \alu_unit|Add0~13_sumout  = SUM(( \alu_A_mux|mux2_output[1]~2_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [1]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [1])))) ) + ( \alu_unit|Add0~10  ))
// \alu_unit|Add0~14  = CARRY(( \alu_A_mux|mux2_output[1]~2_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [1]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [1])))) ) + ( \alu_unit|Add0~10  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [1]),
	.datad(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [1]),
	.datag(gnd),
	.cin(\alu_unit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~13_sumout ),
	.cout(\alu_unit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~13 .extended_lut = "off";
defparam \alu_unit|Add0~13 .lut_mask = 64'h0000FD75000000FF;
defparam \alu_unit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \pc_flopenr|q[1]~feeder (
// Equation(s):
// \pc_flopenr|q[1]~feeder_combout  = ( \reg_A_flopr|q [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[1]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \pc_flopenr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[1]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[1] .is_wysiwyg = "true";
defparam \pc_flopenr|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \alu_unit|Add4~13 (
// Equation(s):
// \alu_unit|Add4~13_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [1]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [1])) ) + ( GND ) + ( \alu_unit|Add4~10  ))
// \alu_unit|Add4~14  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [1]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [1])) ) + ( GND ) + ( \alu_unit|Add4~10  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [1]),
	.datad(!\pc_flopenr|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~13_sumout ),
	.cout(\alu_unit|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~13 .extended_lut = "off";
defparam \alu_unit|Add4~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \alu_unit|Selector4~8 (
// Equation(s):
// \alu_unit|Selector4~8_combout  = ( !\alu_unit|Selector4~0_combout  & ( ((\alu_unit|Selector5~0_combout  & (((\alu_unit|Selector4~1_combout  & \alu_unit|Add4~13_sumout )) # (\alu_unit|Selector4~7_combout )))) # (\alu_unit|Selector4~2_combout ) ) ) # ( 
// \alu_unit|Selector4~0_combout  & ( (((\alu_unit|Add0~13_sumout ))) ) )

	.dataa(!\alu_unit|Selector4~2_combout ),
	.datab(!\alu_unit|Selector4~7_combout ),
	.datac(!\alu_unit|Add0~13_sumout ),
	.datad(!\alu_unit|Selector5~0_combout ),
	.datae(!\alu_unit|Selector4~0_combout ),
	.dataf(!\alu_unit|Add4~13_sumout ),
	.datag(!\alu_unit|Selector4~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector4~8 .extended_lut = "on";
defparam \alu_unit|Selector4~8 .lut_mask = 64'h55770F0F557F0F0F;
defparam \alu_unit|Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \alu_unit|alu_out[1] (
// Equation(s):
// \alu_unit|alu_out [1] = ( \alu_unit|alu_out [1] & ( (\alu_unit|WideOr2~0_combout ) # (\alu_unit|Selector4~8_combout ) ) ) # ( !\alu_unit|alu_out [1] & ( (\alu_unit|Selector4~8_combout  & !\alu_unit|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector4~8_combout ),
	.datac(gnd),
	.datad(!\alu_unit|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[1] .extended_lut = "off";
defparam \alu_unit|alu_out[1] .lut_mask = 64'h3300330033FF33FF;
defparam \alu_unit|alu_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \reg_alu_flopr|q[1]~feeder (
// Equation(s):
// \reg_alu_flopr|q[1]~feeder_combout  = ( \alu_unit|alu_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_alu_flopr|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_alu_flopr|q[1]~feeder .extended_lut = "off";
defparam \reg_alu_flopr|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_alu_flopr|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \reg_alu_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_alu_flopr|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[1] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[1]~1 (
// Equation(s):
// \reg_write_src_mux|mux2_output[1]~1_combout  = ( \reg_alu_flopr|q [1] & ( (!\reg_write_src~input_o ) # (\mdr_flopr|q [1]) ) ) # ( !\reg_alu_flopr|q [1] & ( (\mdr_flopr|q [1] & \reg_write_src~input_o ) ) )

	.dataa(gnd),
	.datab(!\mdr_flopr|q [1]),
	.datac(!\reg_write_src~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_alu_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[1]~1 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[1]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \reg_write_src_mux|mux2_output[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N39
cyclonev_lcell_comb \reg_file|RAM~695 (
// Equation(s):
// \reg_file|RAM~695_combout  = ( !\reg_write_src_mux|mux2_output[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~695 .extended_lut = "off";
defparam \reg_file|RAM~695 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~695 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N41
dffeas \reg_file|RAM~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~695_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~81 .is_wysiwyg = "true";
defparam \reg_file|RAM~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \reg_file|RAM~518 (
// Equation(s):
// \reg_file|RAM~518_combout  = ( \instruction[11]~input_o  & ( \reg_file|RAM~209_q  & ( (!\reg_file|RAM~145_q ) # (\instruction[10]~input_o ) ) ) ) # ( !\instruction[11]~input_o  & ( \reg_file|RAM~209_q  & ( (!\instruction[10]~input_o  & 
// ((\reg_file|RAM~17_q ))) # (\instruction[10]~input_o  & (!\reg_file|RAM~81_q )) ) ) ) # ( \instruction[11]~input_o  & ( !\reg_file|RAM~209_q  & ( (!\instruction[10]~input_o  & !\reg_file|RAM~145_q ) ) ) ) # ( !\instruction[11]~input_o  & ( 
// !\reg_file|RAM~209_q  & ( (!\instruction[10]~input_o  & ((\reg_file|RAM~17_q ))) # (\instruction[10]~input_o  & (!\reg_file|RAM~81_q )) ) ) )

	.dataa(!\reg_file|RAM~81_q ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~17_q ),
	.datad(!\reg_file|RAM~145_q ),
	.datae(!\instruction[11]~input_o ),
	.dataf(!\reg_file|RAM~209_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~518 .extended_lut = "off";
defparam \reg_file|RAM~518 .lut_mask = 64'h2E2ECC002E2EFF33;
defparam \reg_file|RAM~518 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \reg_file|RAM~519 (
// Equation(s):
// \reg_file|RAM~519_combout  = ( \reg_file|RAM~225_q  & ( \reg_file|RAM~33_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o ) # ((\reg_file|RAM~97_q )))) # (\instruction[11]~input_o  & (((\reg_file|RAM~161_q )) # (\instruction[10]~input_o 
// ))) ) ) ) # ( !\reg_file|RAM~225_q  & ( \reg_file|RAM~33_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o ) # ((\reg_file|RAM~97_q )))) # (\instruction[11]~input_o  & (!\instruction[10]~input_o  & (\reg_file|RAM~161_q ))) ) ) ) # ( 
// \reg_file|RAM~225_q  & ( !\reg_file|RAM~33_q  & ( (!\instruction[11]~input_o  & (\instruction[10]~input_o  & ((\reg_file|RAM~97_q )))) # (\instruction[11]~input_o  & (((\reg_file|RAM~161_q )) # (\instruction[10]~input_o ))) ) ) ) # ( !\reg_file|RAM~225_q  
// & ( !\reg_file|RAM~33_q  & ( (!\instruction[11]~input_o  & (\instruction[10]~input_o  & ((\reg_file|RAM~97_q )))) # (\instruction[11]~input_o  & (!\instruction[10]~input_o  & (\reg_file|RAM~161_q ))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~161_q ),
	.datad(!\reg_file|RAM~97_q ),
	.datae(!\reg_file|RAM~225_q ),
	.dataf(!\reg_file|RAM~33_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~519 .extended_lut = "off";
defparam \reg_file|RAM~519 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|RAM~519 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N9
cyclonev_lcell_comb \reg_file|RAM~517 (
// Equation(s):
// \reg_file|RAM~517_combout  = ( \reg_file|RAM~129_q  & ( \reg_file|RAM~1_q  & ( (!\instruction[10]~input_o ) # ((!\instruction[11]~input_o  & (!\reg_file|RAM~65_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~193_q )))) ) ) ) # ( !\reg_file|RAM~129_q  
// & ( \reg_file|RAM~1_q  & ( (!\instruction[11]~input_o  & ((!\reg_file|RAM~65_q ) # ((!\instruction[10]~input_o )))) # (\instruction[11]~input_o  & (((\reg_file|RAM~193_q  & \instruction[10]~input_o )))) ) ) ) # ( \reg_file|RAM~129_q  & ( 
// !\reg_file|RAM~1_q  & ( (!\instruction[11]~input_o  & (!\reg_file|RAM~65_q  & ((\instruction[10]~input_o )))) # (\instruction[11]~input_o  & (((!\instruction[10]~input_o ) # (\reg_file|RAM~193_q )))) ) ) ) # ( !\reg_file|RAM~129_q  & ( !\reg_file|RAM~1_q  
// & ( (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (!\reg_file|RAM~65_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~193_q ))))) ) ) )

	.dataa(!\reg_file|RAM~65_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~193_q ),
	.datad(!\instruction[10]~input_o ),
	.datae(!\reg_file|RAM~129_q ),
	.dataf(!\reg_file|RAM~1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~517 .extended_lut = "off";
defparam \reg_file|RAM~517 .lut_mask = 64'h008B338BCC8BFF8B;
defparam \reg_file|RAM~517 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \reg_file|RAM~520 (
// Equation(s):
// \reg_file|RAM~520_combout  = ( \reg_file|RAM~177_q  & ( \reg_file|RAM~241_q  & ( ((!\instruction[10]~input_o  & (!\reg_file|RAM~49_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~113_q )))) # (\instruction[11]~input_o ) ) ) ) # ( !\reg_file|RAM~177_q  
// & ( \reg_file|RAM~241_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (!\reg_file|RAM~49_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~113_q ))))) # (\instruction[11]~input_o  & (((\instruction[10]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~177_q  & ( !\reg_file|RAM~241_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (!\reg_file|RAM~49_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~113_q ))))) # (\instruction[11]~input_o  & (((!\instruction[10]~input_o 
// )))) ) ) ) # ( !\reg_file|RAM~177_q  & ( !\reg_file|RAM~241_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (!\reg_file|RAM~49_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~113_q ))))) ) ) )

	.dataa(!\reg_file|RAM~49_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\reg_file|RAM~113_q ),
	.datae(!\reg_file|RAM~177_q ),
	.dataf(!\reg_file|RAM~241_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~520 .extended_lut = "off";
defparam \reg_file|RAM~520 .lut_mask = 64'h808CB0BC838FB3BF;
defparam \reg_file|RAM~520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \reg_file|RAM~521 (
// Equation(s):
// \reg_file|RAM~521_combout  = ( \reg_file|RAM~517_combout  & ( \reg_file|RAM~520_combout  & ( (!\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~518_combout ))) # (\instruction[9]~input_o  & (((\instruction[8]~input_o ) # 
// (\reg_file|RAM~519_combout )))) ) ) ) # ( !\reg_file|RAM~517_combout  & ( \reg_file|RAM~520_combout  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~518_combout  & ((\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (((\instruction[8]~input_o ) # 
// (\reg_file|RAM~519_combout )))) ) ) ) # ( \reg_file|RAM~517_combout  & ( !\reg_file|RAM~520_combout  & ( (!\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~518_combout ))) # (\instruction[9]~input_o  & 
// (((\reg_file|RAM~519_combout  & !\instruction[8]~input_o )))) ) ) ) # ( !\reg_file|RAM~517_combout  & ( !\reg_file|RAM~520_combout  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~518_combout  & ((\instruction[8]~input_o )))) # (\instruction[9]~input_o  & 
// (((\reg_file|RAM~519_combout  & !\instruction[8]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~518_combout ),
	.datab(!\reg_file|RAM~519_combout ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\instruction[8]~input_o ),
	.datae(!\reg_file|RAM~517_combout ),
	.dataf(!\reg_file|RAM~520_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~521 .extended_lut = "off";
defparam \reg_file|RAM~521 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_file|RAM~521 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N32
dffeas \reg_A_flopr|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~521_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[1] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \alu_A_mux|mux2_output[1]~2 (
// Equation(s):
// \alu_A_mux|mux2_output[1]~2_combout  = ( \pc_flopenr|q [1] & ( (!\alu_A_src~input_o ) # (\reg_A_flopr|q [1]) ) ) # ( !\pc_flopenr|q [1] & ( (\alu_A_src~input_o  & \reg_A_flopr|q [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_A_src~input_o ),
	.datad(!\reg_A_flopr|q [1]),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[1]~2 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[1]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \alu_A_mux|mux2_output[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \alu_unit|Add1~17 (
// Equation(s):
// \alu_unit|Add1~17_sumout  = SUM(( \alu_A_mux|mux2_output[2]~5_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [2]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [2]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~14  ))
// \alu_unit|Add1~18  = CARRY(( \alu_A_mux|mux2_output[2]~5_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [2]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [2]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~14  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [2]),
	.datad(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [2]),
	.datag(gnd),
	.cin(\alu_unit|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~17_sumout ),
	.cout(\alu_unit|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~17 .extended_lut = "off";
defparam \alu_unit|Add1~17 .lut_mask = 64'h0000028A000000FF;
defparam \alu_unit|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N51
cyclonev_lcell_comb \alu_B_mux|Mux13~0 (
// Equation(s):
// \alu_B_mux|Mux13~0_combout  = ( \reg_B_flopr|q [2] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # (\immediate_flopr|q [2]))) ) ) # ( !\reg_B_flopr|q [2] & ( (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & \immediate_flopr|q [2])) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(gnd),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(!\immediate_flopr|q [2]),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux13~0 .extended_lut = "off";
defparam \alu_B_mux|Mux13~0 .lut_mask = 64'h00500050A0F0A0F0;
defparam \alu_B_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \alu_unit|Selector5~2 (
// Equation(s):
// \alu_unit|Selector5~2_combout  = ( \alu_A_mux|mux2_output[2]~5_combout  & ( (!\alu_cont[0]~input_o  & (!\alu_cont[1]~input_o  $ (\alu_B_mux|Mux13~0_combout ))) ) ) # ( !\alu_A_mux|mux2_output[2]~5_combout  & ( (!\alu_B_mux|Mux13~0_combout ) # 
// ((!\alu_cont[1]~input_o  & !\alu_cont[0]~input_o )) ) )

	.dataa(!\alu_cont[1]~input_o ),
	.datab(!\alu_cont[0]~input_o ),
	.datac(!\alu_B_mux|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~2 .extended_lut = "off";
defparam \alu_unit|Selector5~2 .lut_mask = 64'hF8F8F8F884848484;
defparam \alu_unit|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \pc_flopenr|q[3]~feeder (
// Equation(s):
// \pc_flopenr|q[3]~feeder_combout  = ( \reg_A_flopr|q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[3]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N47
dffeas \pc_flopenr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[3]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[3] .is_wysiwyg = "true";
defparam \pc_flopenr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \alu_A_mux|mux2_output[3]~3 (
// Equation(s):
// \alu_A_mux|mux2_output[3]~3_combout  = ( \alu_A_src~input_o  & ( \pc_flopenr|q [3] & ( \reg_A_flopr|q [3] ) ) ) # ( !\alu_A_src~input_o  & ( \pc_flopenr|q [3] ) ) # ( \alu_A_src~input_o  & ( !\pc_flopenr|q [3] & ( \reg_A_flopr|q [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [3]),
	.datad(gnd),
	.datae(!\alu_A_src~input_o ),
	.dataf(!\pc_flopenr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[3]~3 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[3]~3 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \alu_A_mux|mux2_output[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N39
cyclonev_lcell_comb \alu_unit|Selector5~3 (
// Equation(s):
// \alu_unit|Selector5~3_combout  = ( \alu_B_mux|Mux0~0_combout  & ( (\alu_cont[0]~input_o  & \alu_A_mux|mux2_output[3]~3_combout ) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(gnd),
	.datac(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datad(gnd),
	.datae(!\alu_B_mux|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~3 .extended_lut = "off";
defparam \alu_unit|Selector5~3 .lut_mask = 64'h0000050500000505;
defparam \alu_unit|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \alu_unit|ShiftLeft0~7 (
// Equation(s):
// \alu_unit|ShiftLeft0~7_combout  = ( \alu_B_mux|Mux15~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & \alu_A_mux|mux2_output[1]~2_combout ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[2]~5_combout )) # 
// (\alu_B_mux|Mux14~0_combout  & ((\alu_A_mux|mux2_output[0]~1_combout ))) ) )

	.dataa(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datab(!\alu_B_mux|Mux14~0_combout ),
	.datac(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datad(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datae(gnd),
	.dataf(!\alu_B_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~7 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~7 .lut_mask = 64'h447744770C0C0C0C;
defparam \alu_unit|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N27
cyclonev_lcell_comb \alu_unit|Selector5~4 (
// Equation(s):
// \alu_unit|Selector5~4_combout  = ( \alu_B_mux|Mux13~0_combout  & ( \alu_cont[0]~input_o  & ( (!\alu_unit|ShiftLeft0~2_combout  & (\alu_unit|ShiftLeft0~7_combout  & (\alu_unit|always0~4_combout  & !\alu_B_mux|Mux0~0_combout ))) ) ) ) # ( 
// !\alu_B_mux|Mux13~0_combout  & ( \alu_cont[0]~input_o  & ( (!\alu_unit|ShiftLeft0~2_combout  & (\alu_unit|ShiftLeft0~7_combout  & (\alu_unit|always0~4_combout  & !\alu_B_mux|Mux0~0_combout ))) ) ) ) # ( \alu_B_mux|Mux13~0_combout  & ( 
// !\alu_cont[0]~input_o  ) )

	.dataa(!\alu_unit|ShiftLeft0~2_combout ),
	.datab(!\alu_unit|ShiftLeft0~7_combout ),
	.datac(!\alu_unit|always0~4_combout ),
	.datad(!\alu_B_mux|Mux0~0_combout ),
	.datae(!\alu_B_mux|Mux13~0_combout ),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~4 .extended_lut = "off";
defparam \alu_unit|Selector5~4 .lut_mask = 64'h0000FFFF02000200;
defparam \alu_unit|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \alu_unit|Selector5~5 (
// Equation(s):
// \alu_unit|Selector5~5_combout  = ( \alu_unit|Selector5~3_combout  & ( \alu_unit|Selector5~4_combout  & ( (!\alu_cont[2]~input_o  & (((\alu_unit|Selector5~2_combout )))) # (\alu_cont[2]~input_o  & (\alu_unit|Selector4~4_combout  & 
// (!\alu_unit|Add1~17_sumout ))) ) ) ) # ( !\alu_unit|Selector5~3_combout  & ( \alu_unit|Selector5~4_combout  & ( (!\alu_cont[2]~input_o  & (((\alu_unit|Selector5~2_combout )))) # (\alu_cont[2]~input_o  & (\alu_unit|Selector4~4_combout  & 
// (!\alu_unit|Add1~17_sumout ))) ) ) ) # ( \alu_unit|Selector5~3_combout  & ( !\alu_unit|Selector5~4_combout  & ( (!\alu_cont[2]~input_o  & (((\alu_unit|Selector5~2_combout )))) # (\alu_cont[2]~input_o  & (\alu_unit|Selector4~4_combout  & 
// (!\alu_unit|Add1~17_sumout ))) ) ) ) # ( !\alu_unit|Selector5~3_combout  & ( !\alu_unit|Selector5~4_combout  & ( (!\alu_cont[2]~input_o  & (((\alu_unit|Selector5~2_combout )))) # (\alu_cont[2]~input_o  & ((!\alu_unit|Selector4~4_combout ) # 
// ((!\alu_unit|Add1~17_sumout )))) ) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_unit|Selector4~4_combout ),
	.datac(!\alu_unit|Add1~17_sumout ),
	.datad(!\alu_unit|Selector5~2_combout ),
	.datae(!\alu_unit|Selector5~3_combout ),
	.dataf(!\alu_unit|Selector5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~5 .extended_lut = "off";
defparam \alu_unit|Selector5~5 .lut_mask = 64'h54FE10BA10BA10BA;
defparam \alu_unit|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \alu_unit|Add0~17 (
// Equation(s):
// \alu_unit|Add0~17_sumout  = SUM(( \alu_A_mux|mux2_output[2]~5_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [2]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [2])))) ) + ( \alu_unit|Add0~14  ))
// \alu_unit|Add0~18  = CARRY(( \alu_A_mux|mux2_output[2]~5_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [2]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [2])))) ) + ( \alu_unit|Add0~14  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [2]),
	.datad(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [2]),
	.datag(gnd),
	.cin(\alu_unit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~17_sumout ),
	.cout(\alu_unit|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~17 .extended_lut = "off";
defparam \alu_unit|Add0~17 .lut_mask = 64'h0000FD75000000FF;
defparam \alu_unit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N21
cyclonev_lcell_comb \alu_unit|Selector5~1 (
// Equation(s):
// \alu_unit|Selector5~1_combout  = ( \alu_cont[0]~input_o  & ( !\alu_unit|Selector4~0_combout  & ( \alu_cont[3]~input_o  ) ) )

	.dataa(!\alu_cont[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~1 .extended_lut = "off";
defparam \alu_unit|Selector5~1 .lut_mask = 64'h0000555500000000;
defparam \alu_unit|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N45
cyclonev_lcell_comb \alu_unit|Selector5~7 (
// Equation(s):
// \alu_unit|Selector5~7_combout  = ( \alu_A_mux|mux2_output[2]~5_combout  & ( ((\alu_unit|Selector4~0_combout  & \alu_unit|Add0~17_sumout )) # (\alu_unit|Selector5~1_combout ) ) ) # ( !\alu_A_mux|mux2_output[2]~5_combout  & ( (\alu_unit|Selector4~0_combout  
// & \alu_unit|Add0~17_sumout ) ) )

	.dataa(!\alu_unit|Selector4~0_combout ),
	.datab(gnd),
	.datac(!\alu_unit|Add0~17_sumout ),
	.datad(!\alu_unit|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~7 .extended_lut = "off";
defparam \alu_unit|Selector5~7 .lut_mask = 64'h0505050505FF05FF;
defparam \alu_unit|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \alu_unit|Add4~17 (
// Equation(s):
// \alu_unit|Add4~17_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [2]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [2])) ) + ( GND ) + ( \alu_unit|Add4~14  ))
// \alu_unit|Add4~18  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [2]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [2])) ) + ( GND ) + ( \alu_unit|Add4~14  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [2]),
	.datad(!\pc_flopenr|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~17_sumout ),
	.cout(\alu_unit|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~17 .extended_lut = "off";
defparam \alu_unit|Add4~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \alu_unit|Selector5~8 (
// Equation(s):
// \alu_unit|Selector5~8_combout  = ( \alu_unit|Add4~17_sumout  & ( ((\alu_unit|Selector5~6_combout  & ((!\alu_unit|Selector5~5_combout ) # (\alu_unit|Selector4~1_combout )))) # (\alu_unit|Selector5~7_combout ) ) ) # ( !\alu_unit|Add4~17_sumout  & ( 
// ((!\alu_unit|Selector4~1_combout  & (!\alu_unit|Selector5~5_combout  & \alu_unit|Selector5~6_combout ))) # (\alu_unit|Selector5~7_combout ) ) )

	.dataa(!\alu_unit|Selector4~1_combout ),
	.datab(!\alu_unit|Selector5~5_combout ),
	.datac(!\alu_unit|Selector5~6_combout ),
	.datad(!\alu_unit|Selector5~7_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector5~8 .extended_lut = "off";
defparam \alu_unit|Selector5~8 .lut_mask = 64'h08FF08FF0DFF0DFF;
defparam \alu_unit|Selector5~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \alu_unit|alu_out[2] (
// Equation(s):
// \alu_unit|alu_out [2] = ( \alu_unit|Selector5~8_combout  & ( (!\alu_unit|WideOr2~0_combout ) # (\alu_unit|alu_out [2]) ) ) # ( !\alu_unit|Selector5~8_combout  & ( (\alu_unit|WideOr2~0_combout  & \alu_unit|alu_out [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|WideOr2~0_combout ),
	.datad(!\alu_unit|alu_out [2]),
	.datae(gnd),
	.dataf(!\alu_unit|Selector5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[2] .extended_lut = "off";
defparam \alu_unit|alu_out[2] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \alu_unit|alu_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N29
dffeas \reg_alu_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[2] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N1
cyclonev_io_ibuf \data_from_mem[2]~input (
	.i(data_from_mem[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[2]~input_o ));
// synopsys translate_off
defparam \data_from_mem[2]~input .bus_hold = "false";
defparam \data_from_mem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y2_N41
dffeas \mdr_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[2] .is_wysiwyg = "true";
defparam \mdr_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[2]~2 (
// Equation(s):
// \reg_write_src_mux|mux2_output[2]~2_combout  = ( \mdr_flopr|q [2] & ( (\reg_alu_flopr|q [2]) # (\reg_write_src~input_o ) ) ) # ( !\mdr_flopr|q [2] & ( (!\reg_write_src~input_o  & \reg_alu_flopr|q [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_write_src~input_o ),
	.datad(!\reg_alu_flopr|q [2]),
	.datae(gnd),
	.dataf(!\mdr_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[2]~2 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[2]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_write_src_mux|mux2_output[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N50
dffeas \reg_file|RAM~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~210 .is_wysiwyg = "true";
defparam \reg_file|RAM~210 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N12
cyclonev_lcell_comb \reg_file|RAM~615 (
// Equation(s):
// \reg_file|RAM~615_combout  = ( \instruction[0]~input_o  & ( \reg_file|RAM~242_q  & ( (\instruction[1]~input_o ) # (\reg_file|RAM~210_q ) ) ) ) # ( !\instruction[0]~input_o  & ( \reg_file|RAM~242_q  & ( (!\instruction[1]~input_o  & (\reg_file|RAM~194_q )) 
// # (\instruction[1]~input_o  & ((\reg_file|RAM~226_q ))) ) ) ) # ( \instruction[0]~input_o  & ( !\reg_file|RAM~242_q  & ( (\reg_file|RAM~210_q  & !\instruction[1]~input_o ) ) ) ) # ( !\instruction[0]~input_o  & ( !\reg_file|RAM~242_q  & ( 
// (!\instruction[1]~input_o  & (\reg_file|RAM~194_q )) # (\instruction[1]~input_o  & ((\reg_file|RAM~226_q ))) ) ) )

	.dataa(!\reg_file|RAM~210_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~194_q ),
	.datad(!\reg_file|RAM~226_q ),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\reg_file|RAM~242_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~615 .extended_lut = "off";
defparam \reg_file|RAM~615 .lut_mask = 64'h0C3F44440C3F7777;
defparam \reg_file|RAM~615 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N3
cyclonev_lcell_comb \reg_file|RAM~612 (
// Equation(s):
// \reg_file|RAM~612_combout  = ( \reg_file|RAM~2_q  & ( \reg_file|RAM~18_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((!\reg_file|RAM~34_q ))) # (\instruction[0]~input_o  & 
// (!\reg_file|RAM~50_q )))) ) ) ) # ( !\reg_file|RAM~2_q  & ( \reg_file|RAM~18_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((!\reg_file|RAM~34_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~50_q )))) ) ) ) # ( \reg_file|RAM~2_q  & 
// ( !\reg_file|RAM~18_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & ((!\reg_file|RAM~34_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~50_q ))) ) ) ) # ( !\reg_file|RAM~2_q  & ( !\reg_file|RAM~18_q  & ( (!\instruction[1]~input_o  & 
// (((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((!\reg_file|RAM~34_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~50_q )))) ) ) )

	.dataa(!\reg_file|RAM~50_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\reg_file|RAM~34_q ),
	.datae(!\reg_file|RAM~2_q ),
	.dataf(!\reg_file|RAM~18_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~612 .extended_lut = "off";
defparam \reg_file|RAM~612 .lut_mask = 64'h3E0EFECE3202F2C2;
defparam \reg_file|RAM~612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N21
cyclonev_lcell_comb \reg_file|RAM~613 (
// Equation(s):
// \reg_file|RAM~613_combout  = ( \reg_file|RAM~82_q  & ( \reg_file|RAM~66_q  & ( (!\instruction[0]~input_o  & (((!\instruction[1]~input_o )) # (\reg_file|RAM~98_q ))) # (\instruction[0]~input_o  & (((\instruction[1]~input_o  & \reg_file|RAM~114_q )))) ) ) ) 
// # ( !\reg_file|RAM~82_q  & ( \reg_file|RAM~66_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & (\reg_file|RAM~98_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~114_q )))) ) ) ) # ( \reg_file|RAM~82_q  & ( !\reg_file|RAM~66_q  & ( 
// (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~98_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~114_q ))))) ) ) ) # ( !\reg_file|RAM~82_q  & ( !\reg_file|RAM~66_q  & ( (!\instruction[0]~input_o  & (\reg_file|RAM~98_q  & 
// (\instruction[1]~input_o ))) # (\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # (\reg_file|RAM~114_q )))) ) ) )

	.dataa(!\reg_file|RAM~98_q ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reg_file|RAM~114_q ),
	.datae(!\reg_file|RAM~82_q ),
	.dataf(!\reg_file|RAM~66_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~613 .extended_lut = "off";
defparam \reg_file|RAM~613 .lut_mask = 64'h34370407F4F7C4C7;
defparam \reg_file|RAM~613 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \reg_file|RAM~614 (
// Equation(s):
// \reg_file|RAM~614_combout  = ( \reg_file|RAM~162_q  & ( \reg_file|RAM~146_q  & ( (!\instruction[1]~input_o  & (!\reg_file|RAM~130_q  & (!\instruction[0]~input_o ))) # (\instruction[1]~input_o  & (((!\instruction[0]~input_o ) # (\reg_file|RAM~178_q )))) ) 
// ) ) # ( !\reg_file|RAM~162_q  & ( \reg_file|RAM~146_q  & ( (!\instruction[1]~input_o  & (!\reg_file|RAM~130_q  & (!\instruction[0]~input_o ))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o  & \reg_file|RAM~178_q )))) ) ) ) # ( 
// \reg_file|RAM~162_q  & ( !\reg_file|RAM~146_q  & ( (!\instruction[1]~input_o  & ((!\reg_file|RAM~130_q ) # ((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & (((!\instruction[0]~input_o ) # (\reg_file|RAM~178_q )))) ) ) ) # ( 
// !\reg_file|RAM~162_q  & ( !\reg_file|RAM~146_q  & ( (!\instruction[1]~input_o  & ((!\reg_file|RAM~130_q ) # ((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o  & \reg_file|RAM~178_q )))) ) ) )

	.dataa(!\reg_file|RAM~130_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\reg_file|RAM~178_q ),
	.datae(!\reg_file|RAM~162_q ),
	.dataf(!\reg_file|RAM~146_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~614 .extended_lut = "off";
defparam \reg_file|RAM~614 .lut_mask = 64'h8C8FBCBF8083B0B3;
defparam \reg_file|RAM~614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N0
cyclonev_lcell_comb \reg_file|RAM~616 (
// Equation(s):
// \reg_file|RAM~616_combout  = ( \reg_file|RAM~613_combout  & ( \reg_file|RAM~614_combout  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~612_combout )) # (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o ) # 
// ((\reg_file|RAM~615_combout )))) ) ) ) # ( !\reg_file|RAM~613_combout  & ( \reg_file|RAM~614_combout  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~612_combout )) # (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & (\instruction[3]~input_o  & 
// (\reg_file|RAM~615_combout ))) ) ) ) # ( \reg_file|RAM~613_combout  & ( !\reg_file|RAM~614_combout  & ( (!\instruction[2]~input_o  & (!\instruction[3]~input_o  & ((\reg_file|RAM~612_combout )))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o ) # 
// ((\reg_file|RAM~615_combout )))) ) ) ) # ( !\reg_file|RAM~613_combout  & ( !\reg_file|RAM~614_combout  & ( (!\instruction[2]~input_o  & (!\instruction[3]~input_o  & ((\reg_file|RAM~612_combout )))) # (\instruction[2]~input_o  & (\instruction[3]~input_o  & 
// (\reg_file|RAM~615_combout ))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\reg_file|RAM~615_combout ),
	.datad(!\reg_file|RAM~612_combout ),
	.datae(!\reg_file|RAM~613_combout ),
	.dataf(!\reg_file|RAM~614_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~616 .extended_lut = "off";
defparam \reg_file|RAM~616 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|RAM~616 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N2
dffeas \reg_B_flopr|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~616_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[2] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \alu_unit|ShiftLeft0~2 (
// Equation(s):
// \alu_unit|ShiftLeft0~2_combout  = ( \alu_B_src[0]~input_o  & ( \immediate_flopr|q [3] & ( !\alu_B_src[1]~input_o  ) ) ) # ( !\alu_B_src[0]~input_o  & ( \immediate_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & ((\reg_B_flopr|q [3]) # (\reg_B_flopr|q [2]))) ) 
// ) ) # ( \alu_B_src[0]~input_o  & ( !\immediate_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & \immediate_flopr|q [2]) ) ) ) # ( !\alu_B_src[0]~input_o  & ( !\immediate_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & ((\reg_B_flopr|q [3]) # (\reg_B_flopr|q [2]))) ) 
// ) )

	.dataa(!\reg_B_flopr|q [2]),
	.datab(!\reg_B_flopr|q [3]),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(!\immediate_flopr|q [2]),
	.datae(!\alu_B_src[0]~input_o ),
	.dataf(!\immediate_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~2 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~2 .lut_mask = 64'h707000F07070F0F0;
defparam \alu_unit|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \alu_unit|ShiftLeft0~3 (
// Equation(s):
// \alu_unit|ShiftLeft0~3_combout  = ( \alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[0]~1_combout  & ( (\alu_B_mux|Mux15~0_combout ) # (\alu_A_mux|mux2_output[1]~2_combout ) ) ) ) # ( !\alu_B_mux|Mux14~0_combout  & ( 
// \alu_A_mux|mux2_output[0]~1_combout  & ( (!\alu_B_mux|Mux15~0_combout  & ((\alu_A_mux|mux2_output[3]~3_combout ))) # (\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[2]~5_combout )) ) ) ) # ( \alu_B_mux|Mux14~0_combout  & ( 
// !\alu_A_mux|mux2_output[0]~1_combout  & ( (\alu_A_mux|mux2_output[1]~2_combout  & !\alu_B_mux|Mux15~0_combout ) ) ) ) # ( !\alu_B_mux|Mux14~0_combout  & ( !\alu_A_mux|mux2_output[0]~1_combout  & ( (!\alu_B_mux|Mux15~0_combout  & 
// ((\alu_A_mux|mux2_output[3]~3_combout ))) # (\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[2]~5_combout )) ) ) )

	.dataa(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datab(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datac(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datad(!\alu_B_mux|Mux15~0_combout ),
	.datae(!\alu_B_mux|Mux14~0_combout ),
	.dataf(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~3 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~3 .lut_mask = 64'h33550F0033550FFF;
defparam \alu_unit|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \alu_unit|Selector6~2 (
// Equation(s):
// \alu_unit|Selector6~2_combout  = ( \alu_unit|ShiftLeft0~3_combout  & ( \alu_cont[0]~input_o  & ( (!\alu_B_mux|Mux0~0_combout  & (\alu_unit|always0~4_combout  & !\alu_unit|ShiftLeft0~2_combout )) ) ) ) # ( \alu_unit|ShiftLeft0~3_combout  & ( 
// !\alu_cont[0]~input_o  & ( \alu_B_mux|Mux12~0_combout  ) ) ) # ( !\alu_unit|ShiftLeft0~3_combout  & ( !\alu_cont[0]~input_o  & ( \alu_B_mux|Mux12~0_combout  ) ) )

	.dataa(!\alu_B_mux|Mux12~0_combout ),
	.datab(!\alu_B_mux|Mux0~0_combout ),
	.datac(!\alu_unit|always0~4_combout ),
	.datad(!\alu_unit|ShiftLeft0~2_combout ),
	.datae(!\alu_unit|ShiftLeft0~3_combout ),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector6~2 .extended_lut = "off";
defparam \alu_unit|Selector6~2 .lut_mask = 64'h5555555500000C00;
defparam \alu_unit|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \alu_unit|Add1~21 (
// Equation(s):
// \alu_unit|Add1~21_sumout  = SUM(( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [3]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [3]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[3]~3_combout  ) + ( \alu_unit|Add1~18  ))
// \alu_unit|Add1~22  = CARRY(( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [3]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [3]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[3]~3_combout  ) + ( \alu_unit|Add1~18  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [3]),
	.datad(!\reg_B_flopr|q [3]),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(\alu_unit|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~21_sumout ),
	.cout(\alu_unit|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~21 .extended_lut = "off";
defparam \alu_unit|Add1~21 .lut_mask = 64'h0000FF000000FD75;
defparam \alu_unit|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \alu_unit|Selector6~0 (
// Equation(s):
// \alu_unit|Selector6~0_combout  = ( !\alu_A_mux|mux2_output[3]~3_combout  & ( \alu_cont[0]~input_o  & ( !\alu_B_mux|Mux12~0_combout  ) ) ) # ( \alu_A_mux|mux2_output[3]~3_combout  & ( !\alu_cont[0]~input_o  & ( !\alu_B_mux|Mux12~0_combout  $ 
// (\alu_cont[1]~input_o ) ) ) ) # ( !\alu_A_mux|mux2_output[3]~3_combout  & ( !\alu_cont[0]~input_o  & ( (!\alu_B_mux|Mux12~0_combout ) # (!\alu_cont[1]~input_o ) ) ) )

	.dataa(!\alu_B_mux|Mux12~0_combout ),
	.datab(gnd),
	.datac(!\alu_cont[1]~input_o ),
	.datad(gnd),
	.datae(!\alu_A_mux|mux2_output[3]~3_combout ),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector6~0 .extended_lut = "off";
defparam \alu_unit|Selector6~0 .lut_mask = 64'hFAFAA5A5AAAA0000;
defparam \alu_unit|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \alu_unit|Selector6~3 (
// Equation(s):
// \alu_unit|Selector6~3_combout  = ( \alu_unit|Add1~21_sumout  & ( \alu_unit|Selector6~0_combout  & ( (!\alu_cont[2]~input_o ) # ((!\alu_unit|Selector6~1_combout  & (!\alu_unit|Selector4~4_combout  & !\alu_unit|Selector6~2_combout ))) ) ) ) # ( 
// !\alu_unit|Add1~21_sumout  & ( \alu_unit|Selector6~0_combout  & ( ((!\alu_cont[2]~input_o ) # ((!\alu_unit|Selector6~1_combout  & !\alu_unit|Selector6~2_combout ))) # (\alu_unit|Selector4~4_combout ) ) ) ) # ( \alu_unit|Add1~21_sumout  & ( 
// !\alu_unit|Selector6~0_combout  & ( (!\alu_unit|Selector6~1_combout  & (!\alu_unit|Selector4~4_combout  & (\alu_cont[2]~input_o  & !\alu_unit|Selector6~2_combout ))) ) ) ) # ( !\alu_unit|Add1~21_sumout  & ( !\alu_unit|Selector6~0_combout  & ( 
// (\alu_cont[2]~input_o  & (((!\alu_unit|Selector6~1_combout  & !\alu_unit|Selector6~2_combout )) # (\alu_unit|Selector4~4_combout ))) ) ) )

	.dataa(!\alu_unit|Selector6~1_combout ),
	.datab(!\alu_unit|Selector4~4_combout ),
	.datac(!\alu_cont[2]~input_o ),
	.datad(!\alu_unit|Selector6~2_combout ),
	.datae(!\alu_unit|Add1~21_sumout ),
	.dataf(!\alu_unit|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector6~3 .extended_lut = "off";
defparam \alu_unit|Selector6~3 .lut_mask = 64'h0B030800FBF3F8F0;
defparam \alu_unit|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \alu_unit|Add4~21 (
// Equation(s):
// \alu_unit|Add4~21_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [3]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [3])) ) + ( GND ) + ( \alu_unit|Add4~18  ))
// \alu_unit|Add4~22  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [3]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [3])) ) + ( GND ) + ( \alu_unit|Add4~18  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [3]),
	.datad(!\pc_flopenr|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~21_sumout ),
	.cout(\alu_unit|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~21 .extended_lut = "off";
defparam \alu_unit|Add4~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N9
cyclonev_lcell_comb \alu_unit|Add0~21 (
// Equation(s):
// \alu_unit|Add0~21_sumout  = SUM(( \alu_A_mux|mux2_output[3]~3_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [3]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [3])))) ) + ( \alu_unit|Add0~18  ))
// \alu_unit|Add0~22  = CARRY(( \alu_A_mux|mux2_output[3]~3_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [3]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [3])))) ) + ( \alu_unit|Add0~18  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [3]),
	.datad(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [3]),
	.datag(gnd),
	.cin(\alu_unit|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~21_sumout ),
	.cout(\alu_unit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~21 .extended_lut = "off";
defparam \alu_unit|Add0~21 .lut_mask = 64'h0000FD75000000FF;
defparam \alu_unit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \alu_unit|Selector6~4 (
// Equation(s):
// \alu_unit|Selector6~4_combout  = ( \alu_A_mux|mux2_output[3]~3_combout  & ( ((\alu_unit|Add0~21_sumout  & \alu_unit|Selector4~0_combout )) # (\alu_unit|Selector5~1_combout ) ) ) # ( !\alu_A_mux|mux2_output[3]~3_combout  & ( (\alu_unit|Add0~21_sumout  & 
// \alu_unit|Selector4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|Add0~21_sumout ),
	.datac(!\alu_unit|Selector5~1_combout ),
	.datad(!\alu_unit|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector6~4 .extended_lut = "off";
defparam \alu_unit|Selector6~4 .lut_mask = 64'h003300330F3F0F3F;
defparam \alu_unit|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N57
cyclonev_lcell_comb \alu_unit|Selector6~5 (
// Equation(s):
// \alu_unit|Selector6~5_combout  = ( \alu_unit|Selector6~4_combout  ) # ( !\alu_unit|Selector6~4_combout  & ( (\alu_unit|Selector5~6_combout  & ((!\alu_unit|Selector4~1_combout  & (!\alu_unit|Selector6~3_combout )) # (\alu_unit|Selector4~1_combout  & 
// ((\alu_unit|Add4~21_sumout ))))) ) )

	.dataa(!\alu_unit|Selector4~1_combout ),
	.datab(!\alu_unit|Selector5~6_combout ),
	.datac(!\alu_unit|Selector6~3_combout ),
	.datad(!\alu_unit|Add4~21_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector6~5 .extended_lut = "off";
defparam \alu_unit|Selector6~5 .lut_mask = 64'h20312031FFFFFFFF;
defparam \alu_unit|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \alu_unit|alu_out[3] (
// Equation(s):
// \alu_unit|alu_out [3] = ( \alu_unit|alu_out [3] & ( (\alu_unit|Selector6~5_combout ) # (\alu_unit|WideOr2~0_combout ) ) ) # ( !\alu_unit|alu_out [3] & ( (!\alu_unit|WideOr2~0_combout  & \alu_unit|Selector6~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|WideOr2~0_combout ),
	.datad(!\alu_unit|Selector6~5_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[3] .extended_lut = "off";
defparam \alu_unit|alu_out[3] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \alu_unit|alu_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N47
dffeas \reg_alu_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[3] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[3]~3 (
// Equation(s):
// \reg_write_src_mux|mux2_output[3]~3_combout  = ( \mdr_flopr|q [3] & ( \reg_alu_flopr|q [3] ) ) # ( !\mdr_flopr|q [3] & ( \reg_alu_flopr|q [3] & ( !\reg_write_src~input_o  ) ) ) # ( \mdr_flopr|q [3] & ( !\reg_alu_flopr|q [3] & ( \reg_write_src~input_o  ) ) 
// )

	.dataa(gnd),
	.datab(!\reg_write_src~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mdr_flopr|q [3]),
	.dataf(!\reg_alu_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[3]~3 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[3]~3 .lut_mask = 64'h00003333CCCCFFFF;
defparam \reg_write_src_mux|mux2_output[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N12
cyclonev_lcell_comb \reg_file|RAM~35feeder (
// Equation(s):
// \reg_file|RAM~35feeder_combout  = ( \reg_write_src_mux|mux2_output[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~35feeder .extended_lut = "off";
defparam \reg_file|RAM~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N14
dffeas \reg_file|RAM~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~35 .is_wysiwyg = "true";
defparam \reg_file|RAM~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \reg_file|RAM~529 (
// Equation(s):
// \reg_file|RAM~529_combout  = ( \reg_file|RAM~227_q  & ( \reg_file|RAM~163_q  & ( ((!\instruction[10]~input_o  & (\reg_file|RAM~35_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~99_q )))) # (\instruction[11]~input_o ) ) ) ) # ( !\reg_file|RAM~227_q  & 
// ( \reg_file|RAM~163_q  & ( (!\instruction[10]~input_o  & (((\instruction[11]~input_o )) # (\reg_file|RAM~35_q ))) # (\instruction[10]~input_o  & (((\reg_file|RAM~99_q  & !\instruction[11]~input_o )))) ) ) ) # ( \reg_file|RAM~227_q  & ( 
// !\reg_file|RAM~163_q  & ( (!\instruction[10]~input_o  & (\reg_file|RAM~35_q  & ((!\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (((\instruction[11]~input_o ) # (\reg_file|RAM~99_q )))) ) ) ) # ( !\reg_file|RAM~227_q  & ( 
// !\reg_file|RAM~163_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~35_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~99_q ))))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\reg_file|RAM~35_q ),
	.datac(!\reg_file|RAM~99_q ),
	.datad(!\instruction[11]~input_o ),
	.datae(!\reg_file|RAM~227_q ),
	.dataf(!\reg_file|RAM~163_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~529 .extended_lut = "off";
defparam \reg_file|RAM~529 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_file|RAM~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \reg_file|RAM~530 (
// Equation(s):
// \reg_file|RAM~530_combout  = ( \reg_file|RAM~51_q  & ( \reg_file|RAM~115_q  & ( (!\instruction[11]~input_o  & (((\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~179_q )) # 
// (\instruction[10]~input_o  & ((\reg_file|RAM~243_q ))))) ) ) ) # ( !\reg_file|RAM~51_q  & ( \reg_file|RAM~115_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & (\reg_file|RAM~179_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~243_q 
// )))) ) ) ) # ( \reg_file|RAM~51_q  & ( !\reg_file|RAM~115_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~179_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~243_q ))))) ) ) ) # ( !\reg_file|RAM~51_q  & ( 
// !\reg_file|RAM~115_q  & ( (!\instruction[11]~input_o  & (((!\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~179_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~243_q ))))) ) ) )

	.dataa(!\reg_file|RAM~179_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\reg_file|RAM~243_q ),
	.datae(!\reg_file|RAM~51_q ),
	.dataf(!\reg_file|RAM~115_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~530 .extended_lut = "off";
defparam \reg_file|RAM~530 .lut_mask = 64'hD0D31013DCDF1C1F;
defparam \reg_file|RAM~530 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \reg_file|RAM~528 (
// Equation(s):
// \reg_file|RAM~528_combout  = ( \instruction[10]~input_o  & ( \reg_file|RAM~83_q  & ( (\instruction[11]~input_o  & \reg_file|RAM~211_q ) ) ) ) # ( !\instruction[10]~input_o  & ( \reg_file|RAM~83_q  & ( (!\instruction[11]~input_o  & ((\reg_file|RAM~19_q ))) 
// # (\instruction[11]~input_o  & (!\reg_file|RAM~147_q )) ) ) ) # ( \instruction[10]~input_o  & ( !\reg_file|RAM~83_q  & ( (!\instruction[11]~input_o ) # (\reg_file|RAM~211_q ) ) ) ) # ( !\instruction[10]~input_o  & ( !\reg_file|RAM~83_q  & ( 
// (!\instruction[11]~input_o  & ((\reg_file|RAM~19_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~147_q )) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\reg_file|RAM~147_q ),
	.datac(!\reg_file|RAM~211_q ),
	.datad(!\reg_file|RAM~19_q ),
	.datae(!\instruction[10]~input_o ),
	.dataf(!\reg_file|RAM~83_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~528 .extended_lut = "off";
defparam \reg_file|RAM~528 .lut_mask = 64'h44EEAFAF44EE0505;
defparam \reg_file|RAM~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N39
cyclonev_lcell_comb \reg_file|RAM~527 (
// Equation(s):
// \reg_file|RAM~527_combout  = ( \instruction[10]~input_o  & ( \reg_file|RAM~131_q  & ( (!\instruction[11]~input_o  & (\reg_file|RAM~67_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~195_q ))) ) ) ) # ( !\instruction[10]~input_o  & ( 
// \reg_file|RAM~131_q  & ( (\reg_file|RAM~3_q ) # (\instruction[11]~input_o ) ) ) ) # ( \instruction[10]~input_o  & ( !\reg_file|RAM~131_q  & ( (!\instruction[11]~input_o  & (\reg_file|RAM~67_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~195_q ))) ) ) 
// ) # ( !\instruction[10]~input_o  & ( !\reg_file|RAM~131_q  & ( (!\instruction[11]~input_o  & \reg_file|RAM~3_q ) ) ) )

	.dataa(!\reg_file|RAM~67_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~3_q ),
	.datad(!\reg_file|RAM~195_q ),
	.datae(!\instruction[10]~input_o ),
	.dataf(!\reg_file|RAM~131_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~527 .extended_lut = "off";
defparam \reg_file|RAM~527 .lut_mask = 64'h0C0C44773F3F4477;
defparam \reg_file|RAM~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \reg_file|RAM~531 (
// Equation(s):
// \reg_file|RAM~531_combout  = ( \reg_file|RAM~528_combout  & ( \reg_file|RAM~527_combout  & ( (!\instruction[9]~input_o ) # ((!\instruction[8]~input_o  & (\reg_file|RAM~529_combout )) # (\instruction[8]~input_o  & ((\reg_file|RAM~530_combout )))) ) ) ) # ( 
// !\reg_file|RAM~528_combout  & ( \reg_file|RAM~527_combout  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~529_combout ))) # (\instruction[8]~input_o  & (((\reg_file|RAM~530_combout  & \instruction[9]~input_o )))) ) ) ) # 
// ( \reg_file|RAM~528_combout  & ( !\reg_file|RAM~527_combout  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~529_combout  & ((\instruction[9]~input_o )))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o ) # (\reg_file|RAM~530_combout )))) ) ) ) 
// # ( !\reg_file|RAM~528_combout  & ( !\reg_file|RAM~527_combout  & ( (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~529_combout )) # (\instruction[8]~input_o  & ((\reg_file|RAM~530_combout ))))) ) ) )

	.dataa(!\reg_file|RAM~529_combout ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~530_combout ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~528_combout ),
	.dataf(!\reg_file|RAM~527_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~531 .extended_lut = "off";
defparam \reg_file|RAM~531 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file|RAM~531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N56
dffeas \reg_A_flopr|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[3] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \alu_unit|Add4~25 (
// Equation(s):
// \alu_unit|Add4~25_sumout  = SUM(( GND ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [4]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [4])) ) + ( \alu_unit|Add4~22  ))
// \alu_unit|Add4~26  = CARRY(( GND ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [4]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [4])) ) + ( \alu_unit|Add4~22  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(!\reg_A_flopr|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [4]),
	.datag(gnd),
	.cin(\alu_unit|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~25_sumout ),
	.cout(\alu_unit|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~25 .extended_lut = "off";
defparam \alu_unit|Add4~25 .lut_mask = 64'h0000EE4400000000;
defparam \alu_unit|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N33
cyclonev_lcell_comb \alu_unit|Selector7~2 (
// Equation(s):
// \alu_unit|Selector7~2_combout  = ( \alu_unit|Selector5~1_combout  & ( ((\alu_unit|Selector7~1_combout  & \alu_unit|Add4~25_sumout )) # (\alu_A_mux|mux2_output[4]~4_combout ) ) ) # ( !\alu_unit|Selector5~1_combout  & ( (\alu_unit|Selector7~1_combout  & 
// \alu_unit|Add4~25_sumout ) ) )

	.dataa(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datab(!\alu_unit|Selector7~1_combout ),
	.datac(gnd),
	.datad(!\alu_unit|Add4~25_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector7~2 .extended_lut = "off";
defparam \alu_unit|Selector7~2 .lut_mask = 64'h0033003355775577;
defparam \alu_unit|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \data_from_mem[14]~input (
	.i(data_from_mem[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[14]~input_o ));
// synopsys translate_off
defparam \data_from_mem[14]~input .bus_hold = "false";
defparam \data_from_mem[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y3_N56
dffeas \mdr_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[14] .is_wysiwyg = "true";
defparam \mdr_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N39
cyclonev_lcell_comb \reg_alu_flopr|q[14]~feeder (
// Equation(s):
// \reg_alu_flopr|q[14]~feeder_combout  = ( \alu_unit|alu_out [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_alu_flopr|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_alu_flopr|q[14]~feeder .extended_lut = "off";
defparam \reg_alu_flopr|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_alu_flopr|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N41
dffeas \reg_alu_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_alu_flopr|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[14] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N51
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[14]~14 (
// Equation(s):
// \reg_write_src_mux|mux2_output[14]~14_combout  = ( \reg_alu_flopr|q [14] & ( (!\reg_write_src~input_o ) # (\mdr_flopr|q [14]) ) ) # ( !\reg_alu_flopr|q [14] & ( (\reg_write_src~input_o  & \mdr_flopr|q [14]) ) )

	.dataa(!\reg_write_src~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mdr_flopr|q [14]),
	.datae(gnd),
	.dataf(!\reg_alu_flopr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[14]~14 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[14]~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \reg_write_src_mux|mux2_output[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N14
dffeas \reg_file|RAM~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~14 .is_wysiwyg = "true";
defparam \reg_file|RAM~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N2
dffeas \reg_file|RAM~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~46 .is_wysiwyg = "true";
defparam \reg_file|RAM~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N48
cyclonev_lcell_comb \reg_file|RAM~738 (
// Equation(s):
// \reg_file|RAM~738_combout  = ( !\reg_write_src_mux|mux2_output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~738 .extended_lut = "off";
defparam \reg_file|RAM~738 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N50
dffeas \reg_file|RAM~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~738_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~62 .is_wysiwyg = "true";
defparam \reg_file|RAM~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N20
dffeas \reg_file|RAM~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~30 .is_wysiwyg = "true";
defparam \reg_file|RAM~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N54
cyclonev_lcell_comb \reg_file|RAM~632 (
// Equation(s):
// \reg_file|RAM~632_combout  = ( \reg_file|RAM~62_q  & ( \reg_file|RAM~30_q  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~14_q )) # (\instruction[0]~input_o ))) # (\instruction[1]~input_o  & (!\instruction[0]~input_o  & ((\reg_file|RAM~46_q )))) ) ) ) 
// # ( !\reg_file|RAM~62_q  & ( \reg_file|RAM~30_q  & ( ((!\instruction[1]~input_o  & (\reg_file|RAM~14_q )) # (\instruction[1]~input_o  & ((\reg_file|RAM~46_q )))) # (\instruction[0]~input_o ) ) ) ) # ( \reg_file|RAM~62_q  & ( !\reg_file|RAM~30_q  & ( 
// (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & (\reg_file|RAM~14_q )) # (\instruction[1]~input_o  & ((\reg_file|RAM~46_q ))))) ) ) ) # ( !\reg_file|RAM~62_q  & ( !\reg_file|RAM~30_q  & ( (!\instruction[1]~input_o  & (!\instruction[0]~input_o  
// & (\reg_file|RAM~14_q ))) # (\instruction[1]~input_o  & (((\reg_file|RAM~46_q )) # (\instruction[0]~input_o ))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~14_q ),
	.datad(!\reg_file|RAM~46_q ),
	.datae(!\reg_file|RAM~62_q ),
	.dataf(!\reg_file|RAM~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~632 .extended_lut = "off";
defparam \reg_file|RAM~632 .lut_mask = 64'h195D084C3B7F2A6E;
defparam \reg_file|RAM~632 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N29
dffeas \reg_file|RAM~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~206 .is_wysiwyg = "true";
defparam \reg_file|RAM~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N53
dffeas \reg_file|RAM~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~222 .is_wysiwyg = "true";
defparam \reg_file|RAM~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N2
dffeas \reg_file|RAM~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~238 .is_wysiwyg = "true";
defparam \reg_file|RAM~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \reg_file|RAM~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~254 .is_wysiwyg = "true";
defparam \reg_file|RAM~254 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N9
cyclonev_lcell_comb \reg_file|RAM~635 (
// Equation(s):
// \reg_file|RAM~635_combout  = ( \reg_file|RAM~238_q  & ( \reg_file|RAM~254_q  & ( ((!\instruction[0]~input_o  & (\reg_file|RAM~206_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~222_q )))) # (\instruction[1]~input_o ) ) ) ) # ( !\reg_file|RAM~238_q  & 
// ( \reg_file|RAM~254_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~206_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~222_q ))))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~238_q  & ( !\reg_file|RAM~254_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~206_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~222_q ))))) # (\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~238_q  & ( !\reg_file|RAM~254_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~206_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~222_q ))))) ) ) )

	.dataa(!\reg_file|RAM~206_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\reg_file|RAM~222_q ),
	.datae(!\reg_file|RAM~238_q ),
	.dataf(!\reg_file|RAM~254_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~635 .extended_lut = "off";
defparam \reg_file|RAM~635 .lut_mask = 64'h404C707C434F737F;
defparam \reg_file|RAM~635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N26
dffeas \reg_file|RAM~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~78 .is_wysiwyg = "true";
defparam \reg_file|RAM~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N24
cyclonev_lcell_comb \reg_file|RAM~126feeder (
// Equation(s):
// \reg_file|RAM~126feeder_combout  = ( \reg_write_src_mux|mux2_output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~126feeder .extended_lut = "off";
defparam \reg_file|RAM~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y1_N26
dffeas \reg_file|RAM~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~126 .is_wysiwyg = "true";
defparam \reg_file|RAM~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N39
cyclonev_lcell_comb \reg_file|RAM~739 (
// Equation(s):
// \reg_file|RAM~739_combout  = !\reg_write_src_mux|mux2_output[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[14]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~739 .extended_lut = "off";
defparam \reg_file|RAM~739 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~739 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N41
dffeas \reg_file|RAM~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~94 .is_wysiwyg = "true";
defparam \reg_file|RAM~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N29
dffeas \reg_file|RAM~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~110 .is_wysiwyg = "true";
defparam \reg_file|RAM~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N27
cyclonev_lcell_comb \reg_file|RAM~633 (
// Equation(s):
// \reg_file|RAM~633_combout  = ( \reg_file|RAM~110_q  & ( \instruction[0]~input_o  & ( (!\instruction[1]~input_o  & ((!\reg_file|RAM~94_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~126_q )) ) ) ) # ( !\reg_file|RAM~110_q  & ( \instruction[0]~input_o  
// & ( (!\instruction[1]~input_o  & ((!\reg_file|RAM~94_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~126_q )) ) ) ) # ( \reg_file|RAM~110_q  & ( !\instruction[0]~input_o  & ( (\instruction[1]~input_o ) # (\reg_file|RAM~78_q ) ) ) ) # ( 
// !\reg_file|RAM~110_q  & ( !\instruction[0]~input_o  & ( (\reg_file|RAM~78_q  & !\instruction[1]~input_o ) ) ) )

	.dataa(!\reg_file|RAM~78_q ),
	.datab(!\reg_file|RAM~126_q ),
	.datac(!\reg_file|RAM~94_q ),
	.datad(!\instruction[1]~input_o ),
	.datae(!\reg_file|RAM~110_q ),
	.dataf(!\instruction[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~633 .extended_lut = "off";
defparam \reg_file|RAM~633 .lut_mask = 64'h550055FFF033F033;
defparam \reg_file|RAM~633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \reg_file|RAM~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~190 .is_wysiwyg = "true";
defparam \reg_file|RAM~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \reg_file|RAM~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~142 .is_wysiwyg = "true";
defparam \reg_file|RAM~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N2
dffeas \reg_file|RAM~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~174 .is_wysiwyg = "true";
defparam \reg_file|RAM~174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \reg_file|RAM~740 (
// Equation(s):
// \reg_file|RAM~740_combout  = ( !\reg_write_src_mux|mux2_output[14]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~740 .extended_lut = "off";
defparam \reg_file|RAM~740 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N35
dffeas \reg_file|RAM~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~740_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~158 .is_wysiwyg = "true";
defparam \reg_file|RAM~158 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N9
cyclonev_lcell_comb \reg_file|RAM~634 (
// Equation(s):
// \reg_file|RAM~634_combout  = ( \reg_file|RAM~174_q  & ( \reg_file|RAM~158_q  & ( (!\instruction[1]~input_o  & (!\instruction[0]~input_o  & ((\reg_file|RAM~142_q )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o ) # ((\reg_file|RAM~190_q )))) ) 
// ) ) # ( !\reg_file|RAM~174_q  & ( \reg_file|RAM~158_q  & ( (!\instruction[1]~input_o  & (!\instruction[0]~input_o  & ((\reg_file|RAM~142_q )))) # (\instruction[1]~input_o  & (\instruction[0]~input_o  & (\reg_file|RAM~190_q ))) ) ) ) # ( 
// \reg_file|RAM~174_q  & ( !\reg_file|RAM~158_q  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~142_q )) # (\instruction[0]~input_o ))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o ) # ((\reg_file|RAM~190_q )))) ) ) ) # ( !\reg_file|RAM~174_q 
//  & ( !\reg_file|RAM~158_q  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~142_q )) # (\instruction[0]~input_o ))) # (\instruction[1]~input_o  & (\instruction[0]~input_o  & (\reg_file|RAM~190_q ))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~190_q ),
	.datad(!\reg_file|RAM~142_q ),
	.datae(!\reg_file|RAM~174_q ),
	.dataf(!\reg_file|RAM~158_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~634 .extended_lut = "off";
defparam \reg_file|RAM~634 .lut_mask = 64'h23AB67EF018945CD;
defparam \reg_file|RAM~634 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N42
cyclonev_lcell_comb \reg_file|RAM~636 (
// Equation(s):
// \reg_file|RAM~636_combout  = ( \reg_file|RAM~633_combout  & ( \reg_file|RAM~634_combout  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o )) # (\reg_file|RAM~632_combout ))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o ) # 
// (\reg_file|RAM~635_combout )))) ) ) ) # ( !\reg_file|RAM~633_combout  & ( \reg_file|RAM~634_combout  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o )) # (\reg_file|RAM~632_combout ))) # (\instruction[2]~input_o  & (((\reg_file|RAM~635_combout 
//  & \instruction[3]~input_o )))) ) ) ) # ( \reg_file|RAM~633_combout  & ( !\reg_file|RAM~634_combout  & ( (!\instruction[2]~input_o  & (\reg_file|RAM~632_combout  & ((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o ) 
// # (\reg_file|RAM~635_combout )))) ) ) ) # ( !\reg_file|RAM~633_combout  & ( !\reg_file|RAM~634_combout  & ( (!\instruction[2]~input_o  & (\reg_file|RAM~632_combout  & ((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & 
// (((\reg_file|RAM~635_combout  & \instruction[3]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~632_combout ),
	.datab(!\instruction[2]~input_o ),
	.datac(!\reg_file|RAM~635_combout ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\reg_file|RAM~633_combout ),
	.dataf(!\reg_file|RAM~634_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~636 .extended_lut = "off";
defparam \reg_file|RAM~636 .lut_mask = 64'h4403770344CF77CF;
defparam \reg_file|RAM~636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N44
dffeas \reg_B_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~636_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[14] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N51
cyclonev_lcell_comb \alu_B_mux|Mux12~1 (
// Equation(s):
// \alu_B_mux|Mux12~1_combout  = ( \reg_B_flopr|q [3] & ( \immediate_flopr|q [3] ) ) # ( !\reg_B_flopr|q [3] & ( \immediate_flopr|q [3] & ( \alu_B_src[0]~input_o  ) ) ) # ( \reg_B_flopr|q [3] & ( !\immediate_flopr|q [3] & ( !\alu_B_src[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_B_src[0]~input_o ),
	.datad(gnd),
	.datae(!\reg_B_flopr|q [3]),
	.dataf(!\immediate_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux12~1 .extended_lut = "off";
defparam \alu_B_mux|Mux12~1 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \alu_B_mux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N6
cyclonev_lcell_comb \alu_unit|ShiftLeft0~0 (
// Equation(s):
// \alu_unit|ShiftLeft0~0_combout  = ( \alu_B_mux|Mux15~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & \alu_A_mux|mux2_output[0]~1_combout ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & \alu_A_mux|mux2_output[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_B_mux|Mux14~0_combout ),
	.datac(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datad(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datae(gnd),
	.dataf(!\alu_B_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~0 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~0 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \alu_unit|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \data_from_mem[8]~input (
	.i(data_from_mem[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[8]~input_o ));
// synopsys translate_off
defparam \data_from_mem[8]~input .bus_hold = "false";
defparam \data_from_mem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y1_N8
dffeas \mdr_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[8] .is_wysiwyg = "true";
defparam \mdr_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \pc_flopenr|q[8]~feeder (
// Equation(s):
// \pc_flopenr|q[8]~feeder_combout  = \reg_A_flopr|q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_A_flopr|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[8]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \pc_flopenr|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \pc_flopenr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[8]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[8] .is_wysiwyg = "true";
defparam \pc_flopenr|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \pc_flopenr|q[7]~feeder (
// Equation(s):
// \pc_flopenr|q[7]~feeder_combout  = ( \reg_A_flopr|q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[7]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N59
dffeas \pc_flopenr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[7]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[7] .is_wysiwyg = "true";
defparam \pc_flopenr|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \alu_A_mux|mux2_output[7]~8 (
// Equation(s):
// \alu_A_mux|mux2_output[7]~8_combout  = ( \pc_flopenr|q [7] & ( (!\alu_A_src~input_o ) # (\reg_A_flopr|q [7]) ) ) # ( !\pc_flopenr|q [7] & ( (\alu_A_src~input_o  & \reg_A_flopr|q [7]) ) )

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_A_flopr|q [7]),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[7]~8 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[7]~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \alu_A_mux|mux2_output[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \alu_unit|Add4~29 (
// Equation(s):
// \alu_unit|Add4~29_sumout  = SUM(( GND ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [6]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [6])) ) + ( \alu_unit|Add4~2  ))
// \alu_unit|Add4~30  = CARRY(( GND ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [6]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [6])) ) + ( \alu_unit|Add4~2  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [6]),
	.datag(gnd),
	.cin(\alu_unit|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~29_sumout ),
	.cout(\alu_unit|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~29 .extended_lut = "off";
defparam \alu_unit|Add4~29 .lut_mask = 64'h0000FA5000000000;
defparam \alu_unit|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \alu_unit|Add4~33 (
// Equation(s):
// \alu_unit|Add4~33_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [7]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [7])) ) + ( GND ) + ( \alu_unit|Add4~30  ))
// \alu_unit|Add4~34  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [7]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [7])) ) + ( GND ) + ( \alu_unit|Add4~30  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [7]),
	.datad(!\pc_flopenr|q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~33_sumout ),
	.cout(\alu_unit|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~33 .extended_lut = "off";
defparam \alu_unit|Add4~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \alu_unit|Selector10~0 (
// Equation(s):
// \alu_unit|Selector10~0_combout  = ( \alu_unit|Add4~33_sumout  & ( ((\alu_unit|Selector5~1_combout  & \alu_A_mux|mux2_output[7]~8_combout )) # (\alu_unit|Selector7~1_combout ) ) ) # ( !\alu_unit|Add4~33_sumout  & ( (\alu_unit|Selector5~1_combout  & 
// \alu_A_mux|mux2_output[7]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector5~1_combout ),
	.datac(!\alu_unit|Selector7~1_combout ),
	.datad(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector10~0 .extended_lut = "off";
defparam \alu_unit|Selector10~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \alu_unit|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N53
dffeas \reg_file|RAM~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~247 .is_wysiwyg = "true";
defparam \reg_file|RAM~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N14
dffeas \reg_file|RAM~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~183 .is_wysiwyg = "true";
defparam \reg_file|RAM~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N20
dffeas \reg_file|RAM~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~119 .is_wysiwyg = "true";
defparam \reg_file|RAM~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \reg_file|RAM~719 (
// Equation(s):
// \reg_file|RAM~719_combout  = ( !\reg_write_src_mux|mux2_output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~719 .extended_lut = "off";
defparam \reg_file|RAM~719 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~719 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \reg_file|RAM~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~55 .is_wysiwyg = "true";
defparam \reg_file|RAM~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \reg_file|RAM~625 (
// Equation(s):
// \reg_file|RAM~625_combout  = ( \instruction[2]~input_o  & ( \reg_file|RAM~55_q  & ( (!\instruction[3]~input_o  & ((\reg_file|RAM~119_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~247_q )) ) ) ) # ( !\instruction[2]~input_o  & ( \reg_file|RAM~55_q  & 
// ( (\reg_file|RAM~183_q  & \instruction[3]~input_o ) ) ) ) # ( \instruction[2]~input_o  & ( !\reg_file|RAM~55_q  & ( (!\instruction[3]~input_o  & ((\reg_file|RAM~119_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~247_q )) ) ) ) # ( 
// !\instruction[2]~input_o  & ( !\reg_file|RAM~55_q  & ( (!\instruction[3]~input_o ) # (\reg_file|RAM~183_q ) ) ) )

	.dataa(!\reg_file|RAM~247_q ),
	.datab(!\reg_file|RAM~183_q ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~119_q ),
	.datae(!\instruction[2]~input_o ),
	.dataf(!\reg_file|RAM~55_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~625 .extended_lut = "off";
defparam \reg_file|RAM~625 .lut_mask = 64'hF3F305F5030305F5;
defparam \reg_file|RAM~625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N26
dffeas \reg_file|RAM~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~231 .is_wysiwyg = "true";
defparam \reg_file|RAM~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N20
dffeas \reg_file|RAM~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~103 .is_wysiwyg = "true";
defparam \reg_file|RAM~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N51
cyclonev_lcell_comb \reg_file|RAM~167feeder (
// Equation(s):
// \reg_file|RAM~167feeder_combout  = ( \reg_write_src_mux|mux2_output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~167feeder .extended_lut = "off";
defparam \reg_file|RAM~167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~167feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N53
dffeas \reg_file|RAM~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~167 .is_wysiwyg = "true";
defparam \reg_file|RAM~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \reg_file|RAM~624 (
// Equation(s):
// \reg_file|RAM~624_combout  = ( \reg_file|RAM~39_q  & ( \reg_file|RAM~167_q  & ( (!\instruction[2]~input_o ) # ((!\instruction[3]~input_o  & ((\reg_file|RAM~103_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~231_q ))) ) ) ) # ( !\reg_file|RAM~39_q  & ( 
// \reg_file|RAM~167_q  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o )))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~103_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~231_q )))) ) ) ) # ( 
// \reg_file|RAM~39_q  & ( !\reg_file|RAM~167_q  & ( (!\instruction[2]~input_o  & (((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~103_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~231_q )))) ) 
// ) ) # ( !\reg_file|RAM~39_q  & ( !\reg_file|RAM~167_q  & ( (\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~103_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~231_q )))) ) ) )

	.dataa(!\reg_file|RAM~231_q ),
	.datab(!\instruction[2]~input_o ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~103_q ),
	.datae(!\reg_file|RAM~39_q ),
	.dataf(!\reg_file|RAM~167_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~624 .extended_lut = "off";
defparam \reg_file|RAM~624 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_file|RAM~624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N20
dffeas \reg_file|RAM~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~71 .is_wysiwyg = "true";
defparam \reg_file|RAM~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \reg_file|RAM~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~7 .is_wysiwyg = "true";
defparam \reg_file|RAM~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \reg_file|RAM~199feeder (
// Equation(s):
// \reg_file|RAM~199feeder_combout  = ( \reg_write_src_mux|mux2_output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~199feeder .extended_lut = "off";
defparam \reg_file|RAM~199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~199feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N56
dffeas \reg_file|RAM~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~199 .is_wysiwyg = "true";
defparam \reg_file|RAM~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \reg_file|RAM~135feeder (
// Equation(s):
// \reg_file|RAM~135feeder_combout  = ( \reg_write_src_mux|mux2_output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~135feeder .extended_lut = "off";
defparam \reg_file|RAM~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \reg_file|RAM~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~135 .is_wysiwyg = "true";
defparam \reg_file|RAM~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N21
cyclonev_lcell_comb \reg_file|RAM~622 (
// Equation(s):
// \reg_file|RAM~622_combout  = ( \reg_file|RAM~199_q  & ( \reg_file|RAM~135_q  & ( ((!\instruction[2]~input_o  & ((\reg_file|RAM~7_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~71_q ))) # (\instruction[3]~input_o ) ) ) ) # ( !\reg_file|RAM~199_q  & ( 
// \reg_file|RAM~135_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~7_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~71_q )))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) ) ) ) # ( \reg_file|RAM~199_q 
//  & ( !\reg_file|RAM~135_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~7_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~71_q )))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o )))) ) ) ) # ( 
// !\reg_file|RAM~199_q  & ( !\reg_file|RAM~135_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~7_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~71_q )))) ) ) )

	.dataa(!\reg_file|RAM~71_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\reg_file|RAM~7_q ),
	.datad(!\instruction[2]~input_o ),
	.datae(!\reg_file|RAM~199_q ),
	.dataf(!\reg_file|RAM~135_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~622 .extended_lut = "off";
defparam \reg_file|RAM~622 .lut_mask = 64'h0C440C773F443F77;
defparam \reg_file|RAM~622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \reg_file|RAM~718 (
// Equation(s):
// \reg_file|RAM~718_combout  = !\reg_write_src_mux|mux2_output[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[7]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~718 .extended_lut = "off";
defparam \reg_file|RAM~718 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N32
dffeas \reg_file|RAM~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~718_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~151 .is_wysiwyg = "true";
defparam \reg_file|RAM~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N41
dffeas \reg_file|RAM~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~23 .is_wysiwyg = "true";
defparam \reg_file|RAM~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \reg_file|RAM~717 (
// Equation(s):
// \reg_file|RAM~717_combout  = ( !\reg_write_src_mux|mux2_output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~717_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~717 .extended_lut = "off";
defparam \reg_file|RAM~717 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~717 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N56
dffeas \reg_file|RAM~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~717_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~87 .is_wysiwyg = "true";
defparam \reg_file|RAM~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \reg_file|RAM~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~215 .is_wysiwyg = "true";
defparam \reg_file|RAM~215 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N51
cyclonev_lcell_comb \reg_file|RAM~623 (
// Equation(s):
// \reg_file|RAM~623_combout  = ( \reg_file|RAM~87_q  & ( \reg_file|RAM~215_q  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~23_q ))) # (\instruction[3]~input_o  & (!\reg_file|RAM~151_q )))) # (\instruction[2]~input_o  & 
// (\instruction[3]~input_o )) ) ) ) # ( !\reg_file|RAM~87_q  & ( \reg_file|RAM~215_q  & ( ((!\instruction[3]~input_o  & ((\reg_file|RAM~23_q ))) # (\instruction[3]~input_o  & (!\reg_file|RAM~151_q ))) # (\instruction[2]~input_o ) ) ) ) # ( 
// \reg_file|RAM~87_q  & ( !\reg_file|RAM~215_q  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~23_q ))) # (\instruction[3]~input_o  & (!\reg_file|RAM~151_q )))) ) ) ) # ( !\reg_file|RAM~87_q  & ( !\reg_file|RAM~215_q  & ( 
// (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~23_q ))) # (\instruction[3]~input_o  & (!\reg_file|RAM~151_q )))) # (\instruction[2]~input_o  & (!\instruction[3]~input_o )) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\reg_file|RAM~151_q ),
	.datad(!\reg_file|RAM~23_q ),
	.datae(!\reg_file|RAM~87_q ),
	.dataf(!\reg_file|RAM~215_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~623 .extended_lut = "off";
defparam \reg_file|RAM~623 .lut_mask = 64'h64EC20A875FD31B9;
defparam \reg_file|RAM~623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \reg_file|RAM~626 (
// Equation(s):
// \reg_file|RAM~626_combout  = ( \reg_file|RAM~622_combout  & ( \reg_file|RAM~623_combout  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & ((\reg_file|RAM~624_combout ))) # (\instruction[0]~input_o  & (\reg_file|RAM~625_combout ))) ) ) ) # ( 
// !\reg_file|RAM~622_combout  & ( \reg_file|RAM~623_combout  & ( (!\instruction[0]~input_o  & (\instruction[1]~input_o  & ((\reg_file|RAM~624_combout )))) # (\instruction[0]~input_o  & ((!\instruction[1]~input_o ) # ((\reg_file|RAM~625_combout )))) ) ) ) # 
// ( \reg_file|RAM~622_combout  & ( !\reg_file|RAM~623_combout  & ( (!\instruction[0]~input_o  & ((!\instruction[1]~input_o ) # ((\reg_file|RAM~624_combout )))) # (\instruction[0]~input_o  & (\instruction[1]~input_o  & (\reg_file|RAM~625_combout ))) ) ) ) # 
// ( !\reg_file|RAM~622_combout  & ( !\reg_file|RAM~623_combout  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~624_combout ))) # (\instruction[0]~input_o  & (\reg_file|RAM~625_combout )))) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~625_combout ),
	.datad(!\reg_file|RAM~624_combout ),
	.datae(!\reg_file|RAM~622_combout ),
	.dataf(!\reg_file|RAM~623_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~626 .extended_lut = "off";
defparam \reg_file|RAM~626 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_file|RAM~626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N8
dffeas \reg_B_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~626_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[7] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \alu_unit|Add0~1 (
// Equation(s):
// \alu_unit|Add0~1_sumout  = SUM(( \alu_A_mux|mux2_output[5]~0_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [5]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [5])))) ) + ( \alu_unit|Add0~26  ))
// \alu_unit|Add0~2  = CARRY(( \alu_A_mux|mux2_output[5]~0_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [5]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [5])))) ) + ( \alu_unit|Add0~26  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [5]),
	.datad(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [5]),
	.datag(gnd),
	.cin(\alu_unit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~1_sumout ),
	.cout(\alu_unit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~1 .extended_lut = "off";
defparam \alu_unit|Add0~1 .lut_mask = 64'h0000FD75000000FF;
defparam \alu_unit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \alu_unit|Add0~29 (
// Equation(s):
// \alu_unit|Add0~29_sumout  = SUM(( \alu_A_mux|mux2_output[6]~6_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [6]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [6])))) ) + ( \alu_unit|Add0~2  ))
// \alu_unit|Add0~30  = CARRY(( \alu_A_mux|mux2_output[6]~6_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [6]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [6])))) ) + ( \alu_unit|Add0~2  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [6]),
	.datad(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [6]),
	.datag(gnd),
	.cin(\alu_unit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~29_sumout ),
	.cout(\alu_unit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~29 .extended_lut = "off";
defparam \alu_unit|Add0~29 .lut_mask = 64'h0000FD75000000FF;
defparam \alu_unit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N21
cyclonev_lcell_comb \alu_unit|Add0~33 (
// Equation(s):
// \alu_unit|Add0~33_sumout  = SUM(( \alu_A_mux|mux2_output[7]~8_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [7]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [7])))) ) + ( \alu_unit|Add0~30  ))
// \alu_unit|Add0~34  = CARRY(( \alu_A_mux|mux2_output[7]~8_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [7]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [7])))) ) + ( \alu_unit|Add0~30  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [7]),
	.datad(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [7]),
	.datag(gnd),
	.cin(\alu_unit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~33_sumout ),
	.cout(\alu_unit|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~33 .extended_lut = "off";
defparam \alu_unit|Add0~33 .lut_mask = 64'h0000FD75000000FF;
defparam \alu_unit|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \alu_unit|ShiftLeft0~4 (
// Equation(s):
// \alu_unit|ShiftLeft0~4_combout  = ( \alu_A_mux|mux2_output[6]~6_combout  & ( \alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[5]~0_combout )) # (\alu_B_mux|Mux15~0_combout  & ((\alu_A_mux|mux2_output[4]~4_combout ))) 
// ) ) ) # ( !\alu_A_mux|mux2_output[6]~6_combout  & ( \alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[5]~0_combout )) # (\alu_B_mux|Mux15~0_combout  & ((\alu_A_mux|mux2_output[4]~4_combout ))) ) ) ) # ( 
// \alu_A_mux|mux2_output[6]~6_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( (\alu_A_mux|mux2_output[7]~8_combout ) # (\alu_B_mux|Mux15~0_combout ) ) ) ) # ( !\alu_A_mux|mux2_output[6]~6_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( 
// (!\alu_B_mux|Mux15~0_combout  & \alu_A_mux|mux2_output[7]~8_combout ) ) ) )

	.dataa(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datab(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datac(!\alu_B_mux|Mux15~0_combout ),
	.datad(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datae(!\alu_A_mux|mux2_output[6]~6_combout ),
	.dataf(!\alu_B_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~4 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~4 .lut_mask = 64'h00F00FFF53535353;
defparam \alu_unit|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \alu_unit|Selector10~2 (
// Equation(s):
// \alu_unit|Selector10~2_combout  = ( \alu_unit|Selector9~0_combout  & ( \alu_unit|ShiftLeft0~3_combout  & ( (!\alu_B_mux|Mux0~0_combout  & (((\alu_B_mux|Mux13~0_combout ) # (\alu_unit|ShiftLeft0~4_combout )))) # (\alu_B_mux|Mux0~0_combout  & 
// (\alu_A_mux|mux2_output[8]~11_combout )) ) ) ) # ( !\alu_unit|Selector9~0_combout  & ( \alu_unit|ShiftLeft0~3_combout  & ( (\alu_A_mux|mux2_output[8]~11_combout  & \alu_B_mux|Mux0~0_combout ) ) ) ) # ( \alu_unit|Selector9~0_combout  & ( 
// !\alu_unit|ShiftLeft0~3_combout  & ( (!\alu_B_mux|Mux0~0_combout  & (((\alu_unit|ShiftLeft0~4_combout  & !\alu_B_mux|Mux13~0_combout )))) # (\alu_B_mux|Mux0~0_combout  & (\alu_A_mux|mux2_output[8]~11_combout )) ) ) ) # ( !\alu_unit|Selector9~0_combout  & 
// ( !\alu_unit|ShiftLeft0~3_combout  & ( (\alu_A_mux|mux2_output[8]~11_combout  & \alu_B_mux|Mux0~0_combout ) ) ) )

	.dataa(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datab(!\alu_unit|ShiftLeft0~4_combout ),
	.datac(!\alu_B_mux|Mux13~0_combout ),
	.datad(!\alu_B_mux|Mux0~0_combout ),
	.datae(!\alu_unit|Selector9~0_combout ),
	.dataf(!\alu_unit|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector10~2 .extended_lut = "off";
defparam \alu_unit|Selector10~2 .lut_mask = 64'h0055305500553F55;
defparam \alu_unit|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \alu_B_mux|Mux8~0 (
// Equation(s):
// \alu_B_mux|Mux8~0_combout  = ( \reg_B_flopr|q [7] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # (\immediate_flopr|q [7]))) ) ) # ( !\reg_B_flopr|q [7] & ( (\immediate_flopr|q [7] & (\alu_B_src[0]~input_o  & !\alu_B_src[1]~input_o )) ) )

	.dataa(!\immediate_flopr|q [7]),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux8~0 .extended_lut = "off";
defparam \alu_B_mux|Mux8~0 .lut_mask = 64'h10101010D0D0D0D0;
defparam \alu_B_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \reg_file|RAM~708 (
// Equation(s):
// \reg_file|RAM~708_combout  = ( !\reg_write_src_mux|mux2_output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~708 .extended_lut = "off";
defparam \reg_file|RAM~708 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \reg_file|RAM~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~708_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~52 .is_wysiwyg = "true";
defparam \reg_file|RAM~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \reg_file|RAM~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~4 .is_wysiwyg = "true";
defparam \reg_file|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \reg_file|RAM~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~36 .is_wysiwyg = "true";
defparam \reg_file|RAM~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \reg_file|RAM~707 (
// Equation(s):
// \reg_file|RAM~707_combout  = ( !\reg_write_src_mux|mux2_output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~707 .extended_lut = "off";
defparam \reg_file|RAM~707 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~707 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N14
dffeas \reg_file|RAM~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~707_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~20 .is_wysiwyg = "true";
defparam \reg_file|RAM~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \reg_file|RAM~617 (
// Equation(s):
// \reg_file|RAM~617_combout  = ( \reg_file|RAM~20_q  & ( \instruction[0]~input_o  & ( (!\reg_file|RAM~52_q  & \instruction[1]~input_o ) ) ) ) # ( !\reg_file|RAM~20_q  & ( \instruction[0]~input_o  & ( (!\reg_file|RAM~52_q ) # (!\instruction[1]~input_o ) ) ) 
// ) # ( \reg_file|RAM~20_q  & ( !\instruction[0]~input_o  & ( (!\instruction[1]~input_o  & (\reg_file|RAM~4_q )) # (\instruction[1]~input_o  & ((\reg_file|RAM~36_q ))) ) ) ) # ( !\reg_file|RAM~20_q  & ( !\instruction[0]~input_o  & ( 
// (!\instruction[1]~input_o  & (\reg_file|RAM~4_q )) # (\instruction[1]~input_o  & ((\reg_file|RAM~36_q ))) ) ) )

	.dataa(!\reg_file|RAM~52_q ),
	.datab(!\reg_file|RAM~4_q ),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reg_file|RAM~36_q ),
	.datae(!\reg_file|RAM~20_q ),
	.dataf(!\instruction[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~617 .extended_lut = "off";
defparam \reg_file|RAM~617 .lut_mask = 64'h303F303FFAFA0A0A;
defparam \reg_file|RAM~617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N53
dffeas \reg_file|RAM~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~164 .is_wysiwyg = "true";
defparam \reg_file|RAM~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \reg_file|RAM~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~132 .is_wysiwyg = "true";
defparam \reg_file|RAM~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \reg_file|RAM~710 (
// Equation(s):
// \reg_file|RAM~710_combout  = !\reg_write_src_mux|mux2_output[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~710 .extended_lut = "off";
defparam \reg_file|RAM~710 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \reg_file|RAM~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~710_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~148 .is_wysiwyg = "true";
defparam \reg_file|RAM~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \reg_file|RAM~619 (
// Equation(s):
// \reg_file|RAM~619_combout  = ( \instruction[1]~input_o  & ( \reg_file|RAM~148_q  & ( (!\instruction[0]~input_o  & (\reg_file|RAM~164_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~180_q ))) ) ) ) # ( !\instruction[1]~input_o  & ( \reg_file|RAM~148_q  
// & ( (!\instruction[0]~input_o  & \reg_file|RAM~132_q ) ) ) ) # ( \instruction[1]~input_o  & ( !\reg_file|RAM~148_q  & ( (!\instruction[0]~input_o  & (\reg_file|RAM~164_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~180_q ))) ) ) ) # ( 
// !\instruction[1]~input_o  & ( !\reg_file|RAM~148_q  & ( (\reg_file|RAM~132_q ) # (\instruction[0]~input_o ) ) ) )

	.dataa(!\reg_file|RAM~164_q ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~180_q ),
	.datad(!\reg_file|RAM~132_q ),
	.datae(!\instruction[1]~input_o ),
	.dataf(!\reg_file|RAM~148_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~619 .extended_lut = "off";
defparam \reg_file|RAM~619 .lut_mask = 64'h33FF474700CC4747;
defparam \reg_file|RAM~619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N40
dffeas \reg_file|RAM~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~100 .is_wysiwyg = "true";
defparam \reg_file|RAM~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \reg_file|RAM~709 (
// Equation(s):
// \reg_file|RAM~709_combout  = ( !\reg_write_src_mux|mux2_output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~709_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~709 .extended_lut = "off";
defparam \reg_file|RAM~709 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~709 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N38
dffeas \reg_file|RAM~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~709_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~84 .is_wysiwyg = "true";
defparam \reg_file|RAM~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \reg_file|RAM~68feeder (
// Equation(s):
// \reg_file|RAM~68feeder_combout  = ( \reg_write_src_mux|mux2_output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~68feeder .extended_lut = "off";
defparam \reg_file|RAM~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \reg_file|RAM~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~68 .is_wysiwyg = "true";
defparam \reg_file|RAM~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \reg_file|RAM~116feeder (
// Equation(s):
// \reg_file|RAM~116feeder_combout  = ( \reg_write_src_mux|mux2_output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~116feeder .extended_lut = "off";
defparam \reg_file|RAM~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \reg_file|RAM~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~116 .is_wysiwyg = "true";
defparam \reg_file|RAM~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \reg_file|RAM~618 (
// Equation(s):
// \reg_file|RAM~618_combout  = ( \reg_file|RAM~68_q  & ( \reg_file|RAM~116_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o ) # ((!\reg_file|RAM~84_q )))) # (\instruction[1]~input_o  & (((\reg_file|RAM~100_q )) # (\instruction[0]~input_o ))) ) 
// ) ) # ( !\reg_file|RAM~68_q  & ( \reg_file|RAM~116_q  & ( (!\instruction[1]~input_o  & (\instruction[0]~input_o  & ((!\reg_file|RAM~84_q )))) # (\instruction[1]~input_o  & (((\reg_file|RAM~100_q )) # (\instruction[0]~input_o ))) ) ) ) # ( 
// \reg_file|RAM~68_q  & ( !\reg_file|RAM~116_q  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o ) # ((!\reg_file|RAM~84_q )))) # (\instruction[1]~input_o  & (!\instruction[0]~input_o  & (\reg_file|RAM~100_q ))) ) ) ) # ( !\reg_file|RAM~68_q  & ( 
// !\reg_file|RAM~116_q  & ( (!\instruction[1]~input_o  & (\instruction[0]~input_o  & ((!\reg_file|RAM~84_q )))) # (\instruction[1]~input_o  & (!\instruction[0]~input_o  & (\reg_file|RAM~100_q ))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~100_q ),
	.datad(!\reg_file|RAM~84_q ),
	.datae(!\reg_file|RAM~68_q ),
	.dataf(!\reg_file|RAM~116_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~618 .extended_lut = "off";
defparam \reg_file|RAM~618 .lut_mask = 64'h2604AE8C3715BF9D;
defparam \reg_file|RAM~618 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N2
dffeas \reg_file|RAM~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~228 .is_wysiwyg = "true";
defparam \reg_file|RAM~228 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \reg_file|RAM~244feeder (
// Equation(s):
// \reg_file|RAM~244feeder_combout  = ( \reg_write_src_mux|mux2_output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~244feeder .extended_lut = "off";
defparam \reg_file|RAM~244feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N23
dffeas \reg_file|RAM~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~244 .is_wysiwyg = "true";
defparam \reg_file|RAM~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \reg_file|RAM~212feeder (
// Equation(s):
// \reg_file|RAM~212feeder_combout  = ( \reg_write_src_mux|mux2_output[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~212feeder .extended_lut = "off";
defparam \reg_file|RAM~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N8
dffeas \reg_file|RAM~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~212 .is_wysiwyg = "true";
defparam \reg_file|RAM~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N38
dffeas \reg_file|RAM~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~196 .is_wysiwyg = "true";
defparam \reg_file|RAM~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N9
cyclonev_lcell_comb \reg_file|RAM~620 (
// Equation(s):
// \reg_file|RAM~620_combout  = ( \reg_file|RAM~212_q  & ( \reg_file|RAM~196_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & (\reg_file|RAM~228_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~244_q )))) ) ) ) # ( !\reg_file|RAM~212_q  & 
// ( \reg_file|RAM~196_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~228_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~244_q ))))) ) ) ) # ( 
// \reg_file|RAM~212_q  & ( !\reg_file|RAM~196_q  & ( (!\instruction[1]~input_o  & (((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~228_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~244_q ))))) ) 
// ) ) # ( !\reg_file|RAM~212_q  & ( !\reg_file|RAM~196_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~228_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~244_q ))))) ) ) )

	.dataa(!\reg_file|RAM~228_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\reg_file|RAM~244_q ),
	.datae(!\reg_file|RAM~212_q ),
	.dataf(!\reg_file|RAM~196_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~620 .extended_lut = "off";
defparam \reg_file|RAM~620 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|RAM~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \reg_file|RAM~621 (
// Equation(s):
// \reg_file|RAM~621_combout  = ( \reg_file|RAM~618_combout  & ( \reg_file|RAM~620_combout  & ( ((!\instruction[3]~input_o  & (\reg_file|RAM~617_combout )) # (\instruction[3]~input_o  & ((\reg_file|RAM~619_combout )))) # (\instruction[2]~input_o ) ) ) ) # ( 
// !\reg_file|RAM~618_combout  & ( \reg_file|RAM~620_combout  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & (\reg_file|RAM~617_combout )) # (\instruction[3]~input_o  & ((\reg_file|RAM~619_combout ))))) # (\instruction[2]~input_o  & 
// (((\instruction[3]~input_o )))) ) ) ) # ( \reg_file|RAM~618_combout  & ( !\reg_file|RAM~620_combout  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & (\reg_file|RAM~617_combout )) # (\instruction[3]~input_o  & ((\reg_file|RAM~619_combout 
// ))))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o )))) ) ) ) # ( !\reg_file|RAM~618_combout  & ( !\reg_file|RAM~620_combout  & ( (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & (\reg_file|RAM~617_combout )) # 
// (\instruction[3]~input_o  & ((\reg_file|RAM~619_combout ))))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~617_combout ),
	.datac(!\reg_file|RAM~619_combout ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\reg_file|RAM~618_combout ),
	.dataf(!\reg_file|RAM~620_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~621 .extended_lut = "off";
defparam \reg_file|RAM~621 .lut_mask = 64'h220A770A225F775F;
defparam \reg_file|RAM~621 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N53
dffeas \reg_B_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[4] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \alu_unit|Add1~25 (
// Equation(s):
// \alu_unit|Add1~25_sumout  = SUM(( \alu_A_mux|mux2_output[4]~4_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [4]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [4]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~22  ))
// \alu_unit|Add1~26  = CARRY(( \alu_A_mux|mux2_output[4]~4_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [4]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [4]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~22  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [4]),
	.datad(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [4]),
	.datag(gnd),
	.cin(\alu_unit|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~25_sumout ),
	.cout(\alu_unit|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~25 .extended_lut = "off";
defparam \alu_unit|Add1~25 .lut_mask = 64'h0000028A000000FF;
defparam \alu_unit|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \alu_unit|Add1~1 (
// Equation(s):
// \alu_unit|Add1~1_sumout  = SUM(( \alu_A_mux|mux2_output[5]~0_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [5]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [5]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~26  ))
// \alu_unit|Add1~2  = CARRY(( \alu_A_mux|mux2_output[5]~0_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [5]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [5]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~26  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [5]),
	.datad(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [5]),
	.datag(gnd),
	.cin(\alu_unit|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~1_sumout ),
	.cout(\alu_unit|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~1 .extended_lut = "off";
defparam \alu_unit|Add1~1 .lut_mask = 64'h0000028A000000FF;
defparam \alu_unit|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \alu_unit|Add1~29 (
// Equation(s):
// \alu_unit|Add1~29_sumout  = SUM(( \alu_A_mux|mux2_output[6]~6_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [6]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [6]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~2  ))
// \alu_unit|Add1~30  = CARRY(( \alu_A_mux|mux2_output[6]~6_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [6]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [6]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~2  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [6]),
	.datad(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [6]),
	.datag(gnd),
	.cin(\alu_unit|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~29_sumout ),
	.cout(\alu_unit|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~29 .extended_lut = "off";
defparam \alu_unit|Add1~29 .lut_mask = 64'h0000028A000000FF;
defparam \alu_unit|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \alu_unit|Add1~33 (
// Equation(s):
// \alu_unit|Add1~33_sumout  = SUM(( \alu_A_mux|mux2_output[7]~8_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [7]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [7]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~30  ))
// \alu_unit|Add1~34  = CARRY(( \alu_A_mux|mux2_output[7]~8_combout  ) + ( ((!\alu_B_src[0]~input_o  & ((!\reg_B_flopr|q [7]))) # (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [7]))) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~30  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [7]),
	.datad(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [7]),
	.datag(gnd),
	.cin(\alu_unit|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~33_sumout ),
	.cout(\alu_unit|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~33 .extended_lut = "off";
defparam \alu_unit|Add1~33 .lut_mask = 64'h0000028A000000FF;
defparam \alu_unit|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \alu_unit|Selector10~3 (
// Equation(s):
// \alu_unit|Selector10~3_combout  = ( !\alu_cont[0]~input_o  & ( (!\alu_cont[1]~input_o  & ((!\alu_cont[2]~input_o  & (((\alu_A_mux|mux2_output[7]~8_combout  & \alu_B_mux|Mux8~0_combout )))) # (\alu_cont[2]~input_o  & (\alu_unit|Add1~33_sumout )))) # 
// (\alu_cont[1]~input_o  & ((!\alu_B_mux|Mux8~0_combout  $ (((!\alu_A_mux|mux2_output[7]~8_combout ) # (\alu_cont[2]~input_o )))))) ) ) # ( \alu_cont[0]~input_o  & ( (!\alu_cont[2]~input_o  & ((((\alu_B_mux|Mux8~0_combout ) # 
// (\alu_A_mux|mux2_output[7]~8_combout ))))) # (\alu_cont[2]~input_o  & (((\alu_unit|Selector10~2_combout )))) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_unit|Selector10~2_combout ),
	.datad(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_B_mux|Mux8~0_combout ),
	.datag(!\alu_unit|Add1~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector10~3 .extended_lut = "on";
defparam \alu_unit|Selector10~3 .lut_mask = 64'h042605AF379DAFAF;
defparam \alu_unit|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \alu_unit|Selector10~1 (
// Equation(s):
// \alu_unit|Selector10~1_combout  = ( \alu_unit|Selector4~0_combout  & ( \alu_unit|Selector10~3_combout  & ( ((\alu_unit|Add0~33_sumout ) # (\alu_unit|Selector10~0_combout )) # (\alu_unit|Selector7~0_combout ) ) ) ) # ( !\alu_unit|Selector4~0_combout  & ( 
// \alu_unit|Selector10~3_combout  & ( (\alu_unit|Selector10~0_combout ) # (\alu_unit|Selector7~0_combout ) ) ) ) # ( \alu_unit|Selector4~0_combout  & ( !\alu_unit|Selector10~3_combout  & ( (\alu_unit|Add0~33_sumout ) # (\alu_unit|Selector10~0_combout ) ) ) 
// ) # ( !\alu_unit|Selector4~0_combout  & ( !\alu_unit|Selector10~3_combout  & ( \alu_unit|Selector10~0_combout  ) ) )

	.dataa(!\alu_unit|Selector7~0_combout ),
	.datab(!\alu_unit|Selector10~0_combout ),
	.datac(gnd),
	.datad(!\alu_unit|Add0~33_sumout ),
	.datae(!\alu_unit|Selector4~0_combout ),
	.dataf(!\alu_unit|Selector10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector10~1 .extended_lut = "off";
defparam \alu_unit|Selector10~1 .lut_mask = 64'h333333FF777777FF;
defparam \alu_unit|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \alu_unit|alu_out[7] (
// Equation(s):
// \alu_unit|alu_out [7] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [7] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [7] & ( \alu_unit|Selector10~1_combout  ) ) ) # ( !\alu_unit|WideOr2~0_combout  & ( !\alu_unit|alu_out [7] & ( 
// \alu_unit|Selector10~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector10~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_unit|WideOr2~0_combout ),
	.dataf(!\alu_unit|alu_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[7] .extended_lut = "off";
defparam \alu_unit|alu_out[7] .lut_mask = 64'h333300003333FFFF;
defparam \alu_unit|alu_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N8
dffeas \reg_alu_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[7] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \data_from_mem[7]~input (
	.i(data_from_mem[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[7]~input_o ));
// synopsys translate_off
defparam \data_from_mem[7]~input .bus_hold = "false";
defparam \data_from_mem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \mdr_flopr|q[7]~feeder (
// Equation(s):
// \mdr_flopr|q[7]~feeder_combout  = ( \data_from_mem[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_from_mem[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mdr_flopr|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mdr_flopr|q[7]~feeder .extended_lut = "off";
defparam \mdr_flopr|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mdr_flopr|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \mdr_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mdr_flopr|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[7] .is_wysiwyg = "true";
defparam \mdr_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[7]~7 (
// Equation(s):
// \reg_write_src_mux|mux2_output[7]~7_combout  = ( \reg_alu_flopr|q [7] & ( \mdr_flopr|q [7] ) ) # ( !\reg_alu_flopr|q [7] & ( \mdr_flopr|q [7] & ( \reg_write_src~input_o  ) ) ) # ( \reg_alu_flopr|q [7] & ( !\mdr_flopr|q [7] & ( !\reg_write_src~input_o  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_write_src~input_o ),
	.datad(gnd),
	.datae(!\reg_alu_flopr|q [7]),
	.dataf(!\mdr_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[7]~7 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[7]~7 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_write_src_mux|mux2_output[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N15
cyclonev_lcell_comb \reg_file|RAM~39feeder (
// Equation(s):
// \reg_file|RAM~39feeder_combout  = ( \reg_write_src_mux|mux2_output[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~39feeder .extended_lut = "off";
defparam \reg_file|RAM~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \reg_file|RAM~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~39 .is_wysiwyg = "true";
defparam \reg_file|RAM~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N45
cyclonev_lcell_comb \reg_file|RAM~549 (
// Equation(s):
// \reg_file|RAM~549_combout  = ( \reg_file|RAM~231_q  & ( \reg_file|RAM~103_q  & ( ((!\instruction[11]~input_o  & (\reg_file|RAM~39_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~167_q )))) # (\instruction[10]~input_o ) ) ) ) # ( !\reg_file|RAM~231_q  
// & ( \reg_file|RAM~103_q  & ( (!\instruction[11]~input_o  & (((\instruction[10]~input_o )) # (\reg_file|RAM~39_q ))) # (\instruction[11]~input_o  & (((!\instruction[10]~input_o  & \reg_file|RAM~167_q )))) ) ) ) # ( \reg_file|RAM~231_q  & ( 
// !\reg_file|RAM~103_q  & ( (!\instruction[11]~input_o  & (\reg_file|RAM~39_q  & (!\instruction[10]~input_o ))) # (\instruction[11]~input_o  & (((\reg_file|RAM~167_q ) # (\instruction[10]~input_o )))) ) ) ) # ( !\reg_file|RAM~231_q  & ( !\reg_file|RAM~103_q 
//  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~39_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~167_q ))))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\reg_file|RAM~39_q ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\reg_file|RAM~167_q ),
	.datae(!\reg_file|RAM~231_q ),
	.dataf(!\reg_file|RAM~103_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~549 .extended_lut = "off";
defparam \reg_file|RAM~549 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_file|RAM~549 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N21
cyclonev_lcell_comb \reg_file|RAM~550 (
// Equation(s):
// \reg_file|RAM~550_combout  = ( \instruction[10]~input_o  & ( \reg_file|RAM~55_q  & ( (!\instruction[11]~input_o  & ((\reg_file|RAM~119_q ))) # (\instruction[11]~input_o  & (\reg_file|RAM~247_q )) ) ) ) # ( !\instruction[10]~input_o  & ( \reg_file|RAM~55_q 
//  & ( (\reg_file|RAM~183_q  & \instruction[11]~input_o ) ) ) ) # ( \instruction[10]~input_o  & ( !\reg_file|RAM~55_q  & ( (!\instruction[11]~input_o  & ((\reg_file|RAM~119_q ))) # (\instruction[11]~input_o  & (\reg_file|RAM~247_q )) ) ) ) # ( 
// !\instruction[10]~input_o  & ( !\reg_file|RAM~55_q  & ( (!\instruction[11]~input_o ) # (\reg_file|RAM~183_q ) ) ) )

	.dataa(!\reg_file|RAM~247_q ),
	.datab(!\reg_file|RAM~183_q ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\reg_file|RAM~119_q ),
	.datae(!\instruction[10]~input_o ),
	.dataf(!\reg_file|RAM~55_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~550 .extended_lut = "off";
defparam \reg_file|RAM~550 .lut_mask = 64'hF3F305F5030305F5;
defparam \reg_file|RAM~550 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N15
cyclonev_lcell_comb \reg_file|RAM~547 (
// Equation(s):
// \reg_file|RAM~547_combout  = ( \reg_file|RAM~199_q  & ( \reg_file|RAM~135_q  & ( ((!\instruction[10]~input_o  & (\reg_file|RAM~7_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~71_q )))) # (\instruction[11]~input_o ) ) ) ) # ( !\reg_file|RAM~199_q  & 
// ( \reg_file|RAM~135_q  & ( (!\instruction[10]~input_o  & (((\instruction[11]~input_o )) # (\reg_file|RAM~7_q ))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o  & \reg_file|RAM~71_q )))) ) ) ) # ( \reg_file|RAM~199_q  & ( !\reg_file|RAM~135_q 
//  & ( (!\instruction[10]~input_o  & (\reg_file|RAM~7_q  & (!\instruction[11]~input_o ))) # (\instruction[10]~input_o  & (((\reg_file|RAM~71_q ) # (\instruction[11]~input_o )))) ) ) ) # ( !\reg_file|RAM~199_q  & ( !\reg_file|RAM~135_q  & ( 
// (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~7_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~71_q ))))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\reg_file|RAM~7_q ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\reg_file|RAM~71_q ),
	.datae(!\reg_file|RAM~199_q ),
	.dataf(!\reg_file|RAM~135_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~547 .extended_lut = "off";
defparam \reg_file|RAM~547 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_file|RAM~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \reg_file|RAM~548 (
// Equation(s):
// \reg_file|RAM~548_combout  = ( \reg_file|RAM~87_q  & ( \reg_file|RAM~23_q  & ( (!\instruction[10]~input_o  & (((!\reg_file|RAM~151_q ) # (!\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (\reg_file|RAM~215_q  & ((\instruction[11]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~87_q  & ( \reg_file|RAM~23_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & ((!\reg_file|RAM~151_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~215_q ))) ) ) ) # ( \reg_file|RAM~87_q  & ( 
// !\reg_file|RAM~23_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((!\reg_file|RAM~151_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~215_q )))) ) ) ) # ( !\reg_file|RAM~87_q  & ( !\reg_file|RAM~23_q  & ( (!\instruction[10]~input_o 
//  & (((!\reg_file|RAM~151_q  & \instruction[11]~input_o )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~215_q ))) ) ) )

	.dataa(!\reg_file|RAM~215_q ),
	.datab(!\reg_file|RAM~151_q ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\instruction[11]~input_o ),
	.datae(!\reg_file|RAM~87_q ),
	.dataf(!\reg_file|RAM~23_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~548 .extended_lut = "off";
defparam \reg_file|RAM~548 .lut_mask = 64'h0FC500C5FFC5F0C5;
defparam \reg_file|RAM~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \reg_file|RAM~551 (
// Equation(s):
// \reg_file|RAM~551_combout  = ( \reg_file|RAM~547_combout  & ( \reg_file|RAM~548_combout  & ( (!\instruction[9]~input_o ) # ((!\instruction[8]~input_o  & (\reg_file|RAM~549_combout )) # (\instruction[8]~input_o  & ((\reg_file|RAM~550_combout )))) ) ) ) # ( 
// !\reg_file|RAM~547_combout  & ( \reg_file|RAM~548_combout  & ( (!\instruction[9]~input_o  & (\instruction[8]~input_o )) # (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~549_combout )) # (\instruction[8]~input_o  & 
// ((\reg_file|RAM~550_combout ))))) ) ) ) # ( \reg_file|RAM~547_combout  & ( !\reg_file|RAM~548_combout  & ( (!\instruction[9]~input_o  & (!\instruction[8]~input_o )) # (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~549_combout )) 
// # (\instruction[8]~input_o  & ((\reg_file|RAM~550_combout ))))) ) ) ) # ( !\reg_file|RAM~547_combout  & ( !\reg_file|RAM~548_combout  & ( (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~549_combout )) # (\instruction[8]~input_o  & 
// ((\reg_file|RAM~550_combout ))))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~549_combout ),
	.datad(!\reg_file|RAM~550_combout ),
	.datae(!\reg_file|RAM~547_combout ),
	.dataf(!\reg_file|RAM~548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~551 .extended_lut = "off";
defparam \reg_file|RAM~551 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_file|RAM~551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N8
dffeas \reg_A_flopr|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[7] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \alu_unit|Add4~37 (
// Equation(s):
// \alu_unit|Add4~37_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [8]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [8])) ) + ( GND ) + ( \alu_unit|Add4~34  ))
// \alu_unit|Add4~38  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [8]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [8])) ) + ( GND ) + ( \alu_unit|Add4~34  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [8]),
	.datad(!\pc_flopenr|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~37_sumout ),
	.cout(\alu_unit|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~37 .extended_lut = "off";
defparam \alu_unit|Add4~37 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \alu_unit|Selector11~6 (
// Equation(s):
// \alu_unit|Selector11~6_combout  = ( !\alu_cont[0]~input_o  & ( (\alu_cont[3]~input_o  & !\alu_cont[1]~input_o ) ) )

	.dataa(!\alu_cont[3]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~6 .extended_lut = "off";
defparam \alu_unit|Selector11~6 .lut_mask = 64'h4444444400000000;
defparam \alu_unit|Selector11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N39
cyclonev_lcell_comb \alu_unit|Selector11~7 (
// Equation(s):
// \alu_unit|Selector11~7_combout  = (\alu_cont[0]~input_o  & (!\alu_cont[1]~input_o  & \alu_cont[3]~input_o ))

	.dataa(gnd),
	.datab(!\alu_cont[0]~input_o ),
	.datac(!\alu_cont[1]~input_o ),
	.datad(!\alu_cont[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~7 .extended_lut = "off";
defparam \alu_unit|Selector11~7 .lut_mask = 64'h0030003000300030;
defparam \alu_unit|Selector11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N54
cyclonev_lcell_comb \alu_unit|Selector11~9 (
// Equation(s):
// \alu_unit|Selector11~9_combout  = ( \alu_unit|Selector11~6_combout  & ( \alu_unit|Selector11~7_combout  & ( (!\alu_B_mux|Mux15~0_combout  & (!\alu_A_mux|mux2_output[8]~11_combout  & ((!\alu_unit|Selector7~1_combout ) # (!\alu_unit|Add4~37_sumout )))) ) ) 
// ) # ( !\alu_unit|Selector11~6_combout  & ( \alu_unit|Selector11~7_combout  & ( (!\alu_A_mux|mux2_output[8]~11_combout  & ((!\alu_unit|Selector7~1_combout ) # (!\alu_unit|Add4~37_sumout ))) ) ) ) # ( \alu_unit|Selector11~6_combout  & ( 
// !\alu_unit|Selector11~7_combout  & ( (!\alu_B_mux|Mux15~0_combout  & ((!\alu_unit|Selector7~1_combout ) # (!\alu_unit|Add4~37_sumout ))) ) ) ) # ( !\alu_unit|Selector11~6_combout  & ( !\alu_unit|Selector11~7_combout  & ( (!\alu_unit|Selector7~1_combout ) 
// # (!\alu_unit|Add4~37_sumout ) ) ) )

	.dataa(!\alu_B_mux|Mux15~0_combout ),
	.datab(!\alu_unit|Selector7~1_combout ),
	.datac(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datad(!\alu_unit|Add4~37_sumout ),
	.datae(!\alu_unit|Selector11~6_combout ),
	.dataf(!\alu_unit|Selector11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~9 .extended_lut = "off";
defparam \alu_unit|Selector11~9 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \alu_unit|Selector11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N50
dffeas \reg_file|RAM~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~169 .is_wysiwyg = "true";
defparam \reg_file|RAM~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N6
cyclonev_lcell_comb \reg_file|RAM~41feeder (
// Equation(s):
// \reg_file|RAM~41feeder_combout  = ( \reg_write_src_mux|mux2_output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~41feeder .extended_lut = "off";
defparam \reg_file|RAM~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N8
dffeas \reg_file|RAM~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~41 .is_wysiwyg = "true";
defparam \reg_file|RAM~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N59
dffeas \reg_file|RAM~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~105 .is_wysiwyg = "true";
defparam \reg_file|RAM~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N44
dffeas \reg_file|RAM~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~233 .is_wysiwyg = "true";
defparam \reg_file|RAM~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \reg_file|RAM~659 (
// Equation(s):
// \reg_file|RAM~659_combout  = ( \reg_file|RAM~105_q  & ( \reg_file|RAM~233_q  & ( ((!\instruction[3]~input_o  & ((\reg_file|RAM~41_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~169_q ))) # (\instruction[2]~input_o ) ) ) ) # ( !\reg_file|RAM~105_q  & ( 
// \reg_file|RAM~233_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o  & \reg_file|RAM~41_q )))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~169_q ))) ) ) ) # ( \reg_file|RAM~105_q  & ( !\reg_file|RAM~233_q  & 
// ( (!\instruction[3]~input_o  & (((\reg_file|RAM~41_q ) # (\instruction[2]~input_o )))) # (\instruction[3]~input_o  & (\reg_file|RAM~169_q  & (!\instruction[2]~input_o ))) ) ) ) # ( !\reg_file|RAM~105_q  & ( !\reg_file|RAM~233_q  & ( 
// (!\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~41_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~169_q )))) ) ) )

	.dataa(!\reg_file|RAM~169_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~41_q ),
	.datae(!\reg_file|RAM~105_q ),
	.dataf(!\reg_file|RAM~233_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~659 .extended_lut = "off";
defparam \reg_file|RAM~659 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \reg_file|RAM~659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N44
dffeas \reg_file|RAM~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~73 .is_wysiwyg = "true";
defparam \reg_file|RAM~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N53
dffeas \reg_file|RAM~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~9 .is_wysiwyg = "true";
defparam \reg_file|RAM~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N59
dffeas \reg_file|RAM~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~201 .is_wysiwyg = "true";
defparam \reg_file|RAM~201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N24
cyclonev_lcell_comb \reg_file|RAM~137feeder (
// Equation(s):
// \reg_file|RAM~137feeder_combout  = ( \reg_write_src_mux|mux2_output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~137feeder .extended_lut = "off";
defparam \reg_file|RAM~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N26
dffeas \reg_file|RAM~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~137 .is_wysiwyg = "true";
defparam \reg_file|RAM~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N45
cyclonev_lcell_comb \reg_file|RAM~657 (
// Equation(s):
// \reg_file|RAM~657_combout  = ( \reg_file|RAM~201_q  & ( \reg_file|RAM~137_q  & ( ((!\instruction[2]~input_o  & ((\reg_file|RAM~9_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~73_q ))) # (\instruction[3]~input_o ) ) ) ) # ( !\reg_file|RAM~201_q  & ( 
// \reg_file|RAM~137_q  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~9_q )) # (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & (!\instruction[3]~input_o  & (\reg_file|RAM~73_q ))) ) ) ) # ( \reg_file|RAM~201_q  & ( !\reg_file|RAM~137_q  & ( 
// (!\instruction[2]~input_o  & (!\instruction[3]~input_o  & ((\reg_file|RAM~9_q )))) # (\instruction[2]~input_o  & (((\reg_file|RAM~73_q )) # (\instruction[3]~input_o ))) ) ) ) # ( !\reg_file|RAM~201_q  & ( !\reg_file|RAM~137_q  & ( 
// (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~9_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~73_q )))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\reg_file|RAM~73_q ),
	.datad(!\reg_file|RAM~9_q ),
	.datae(!\reg_file|RAM~201_q ),
	.dataf(!\reg_file|RAM~137_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~657 .extended_lut = "off";
defparam \reg_file|RAM~657 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|RAM~657 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \reg_file|RAM~724 (
// Equation(s):
// \reg_file|RAM~724_combout  = !\reg_write_src_mux|mux2_output[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~724 .extended_lut = "off";
defparam \reg_file|RAM~724 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N35
dffeas \reg_file|RAM~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~153 .is_wysiwyg = "true";
defparam \reg_file|RAM~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \reg_file|RAM~723 (
// Equation(s):
// \reg_file|RAM~723_combout  = !\reg_write_src_mux|mux2_output[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~723 .extended_lut = "off";
defparam \reg_file|RAM~723 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~723 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N59
dffeas \reg_file|RAM~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~723_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~89 .is_wysiwyg = "true";
defparam \reg_file|RAM~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N8
dffeas \reg_file|RAM~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~217 .is_wysiwyg = "true";
defparam \reg_file|RAM~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \reg_file|RAM~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~25 .is_wysiwyg = "true";
defparam \reg_file|RAM~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \reg_file|RAM~658 (
// Equation(s):
// \reg_file|RAM~658_combout  = ( \reg_file|RAM~217_q  & ( \reg_file|RAM~25_q  & ( (!\instruction[2]~input_o  & ((!\reg_file|RAM~153_q ) # ((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (((!\reg_file|RAM~89_q ) # (\instruction[3]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~217_q  & ( \reg_file|RAM~25_q  & ( (!\instruction[2]~input_o  & ((!\reg_file|RAM~153_q ) # ((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o  & !\reg_file|RAM~89_q )))) ) ) ) # ( 
// \reg_file|RAM~217_q  & ( !\reg_file|RAM~25_q  & ( (!\instruction[2]~input_o  & (!\reg_file|RAM~153_q  & (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & (((!\reg_file|RAM~89_q ) # (\instruction[3]~input_o )))) ) ) ) # ( !\reg_file|RAM~217_q  & ( 
// !\reg_file|RAM~25_q  & ( (!\instruction[2]~input_o  & (!\reg_file|RAM~153_q  & (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o  & !\reg_file|RAM~89_q )))) ) ) )

	.dataa(!\reg_file|RAM~153_q ),
	.datab(!\instruction[2]~input_o ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~89_q ),
	.datae(!\reg_file|RAM~217_q ),
	.dataf(!\reg_file|RAM~25_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~658 .extended_lut = "off";
defparam \reg_file|RAM~658 .lut_mask = 64'h38083B0BF8C8FBCB;
defparam \reg_file|RAM~658 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \reg_file|RAM~121feeder (
// Equation(s):
// \reg_file|RAM~121feeder_combout  = ( \reg_write_src_mux|mux2_output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~121feeder .extended_lut = "off";
defparam \reg_file|RAM~121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N56
dffeas \reg_file|RAM~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~121 .is_wysiwyg = "true";
defparam \reg_file|RAM~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N38
dffeas \reg_file|RAM~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~185 .is_wysiwyg = "true";
defparam \reg_file|RAM~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N20
dffeas \reg_file|RAM~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~249 .is_wysiwyg = "true";
defparam \reg_file|RAM~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \reg_file|RAM~660 (
// Equation(s):
// \reg_file|RAM~660_combout  = ( \reg_file|RAM~185_q  & ( \reg_file|RAM~249_q  & ( ((!\instruction[2]~input_o  & ((!\reg_file|RAM~57_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~121_q ))) # (\instruction[3]~input_o ) ) ) ) # ( !\reg_file|RAM~185_q  & 
// ( \reg_file|RAM~249_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((!\reg_file|RAM~57_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~121_q )))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~185_q  & ( !\reg_file|RAM~249_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((!\reg_file|RAM~57_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~121_q )))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~185_q  & ( !\reg_file|RAM~249_q  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((!\reg_file|RAM~57_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~121_q )))) ) ) )

	.dataa(!\reg_file|RAM~121_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~57_q ),
	.datae(!\reg_file|RAM~185_q ),
	.dataf(!\reg_file|RAM~249_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~660 .extended_lut = "off";
defparam \reg_file|RAM~660 .lut_mask = 64'hC404F434C707F737;
defparam \reg_file|RAM~660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \reg_file|RAM~661 (
// Equation(s):
// \reg_file|RAM~661_combout  = ( \reg_file|RAM~658_combout  & ( \reg_file|RAM~660_combout  & ( ((!\instruction[1]~input_o  & ((\reg_file|RAM~657_combout ))) # (\instruction[1]~input_o  & (\reg_file|RAM~659_combout ))) # (\instruction[0]~input_o ) ) ) ) # ( 
// !\reg_file|RAM~658_combout  & ( \reg_file|RAM~660_combout  & ( (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~657_combout ))) # (\instruction[1]~input_o  & (\reg_file|RAM~659_combout )))) # (\instruction[0]~input_o  & 
// (((\instruction[1]~input_o )))) ) ) ) # ( \reg_file|RAM~658_combout  & ( !\reg_file|RAM~660_combout  & ( (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~657_combout ))) # (\instruction[1]~input_o  & (\reg_file|RAM~659_combout 
// )))) # (\instruction[0]~input_o  & (((!\instruction[1]~input_o )))) ) ) ) # ( !\reg_file|RAM~658_combout  & ( !\reg_file|RAM~660_combout  & ( (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~657_combout ))) # 
// (\instruction[1]~input_o  & (\reg_file|RAM~659_combout )))) ) ) )

	.dataa(!\reg_file|RAM~659_combout ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~657_combout ),
	.datad(!\instruction[1]~input_o ),
	.datae(!\reg_file|RAM~658_combout ),
	.dataf(!\reg_file|RAM~660_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~661 .extended_lut = "off";
defparam \reg_file|RAM~661 .lut_mask = 64'h0C443F440C773F77;
defparam \reg_file|RAM~661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \reg_B_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~661_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[9] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \alu_B_mux|Mux6~0 (
// Equation(s):
// \alu_B_mux|Mux6~0_combout  = (!\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & \reg_B_flopr|q [9]))

	.dataa(gnd),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(!\reg_B_flopr|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux6~0 .extended_lut = "off";
defparam \alu_B_mux|Mux6~0 .lut_mask = 64'h00C000C000C000C0;
defparam \alu_B_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N27
cyclonev_lcell_comb \alu_unit|Selector11~0 (
// Equation(s):
// \alu_unit|Selector11~0_combout  = ( \alu_cont[1]~input_o  & ( \alu_cont[0]~input_o  & ( (\alu_cont[2]~input_o  & !\alu_cont[3]~input_o ) ) ) ) # ( !\alu_cont[1]~input_o  & ( \alu_cont[0]~input_o  & ( !\alu_cont[3]~input_o  ) ) ) # ( \alu_cont[1]~input_o  
// & ( !\alu_cont[0]~input_o  & ( !\alu_cont[3]~input_o  ) ) ) # ( !\alu_cont[1]~input_o  & ( !\alu_cont[0]~input_o  & ( !\alu_cont[3]~input_o  ) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(gnd),
	.datac(!\alu_cont[3]~input_o ),
	.datad(gnd),
	.datae(!\alu_cont[1]~input_o ),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~0 .extended_lut = "off";
defparam \alu_unit|Selector11~0 .lut_mask = 64'hF0F0F0F0F0F05050;
defparam \alu_unit|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N57
cyclonev_lcell_comb \alu_unit|Selector12~3 (
// Equation(s):
// \alu_unit|Selector12~3_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~0_combout  & ( ((\alu_B_mux|Mux6~0_combout ) # (\alu_cont[2]~input_o )) # (\alu_A_mux|mux2_output[9]~9_combout ) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~0_combout  & ( ((!\alu_A_mux|mux2_output[9]~9_combout  & (\alu_B_mux|Mux6~0_combout  & \alu_cont[1]~input_o )) # (\alu_A_mux|mux2_output[9]~9_combout  & (!\alu_B_mux|Mux6~0_combout  $ (!\alu_cont[1]~input_o )))) # 
// (\alu_cont[2]~input_o ) ) ) )

	.dataa(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datab(!\alu_cont[2]~input_o ),
	.datac(!\alu_B_mux|Mux6~0_combout ),
	.datad(!\alu_cont[1]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector12~3 .extended_lut = "off";
defparam \alu_unit|Selector12~3 .lut_mask = 64'h00000000377B7F7F;
defparam \alu_unit|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \data_from_mem[10]~input (
	.i(data_from_mem[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[10]~input_o ));
// synopsys translate_off
defparam \data_from_mem[10]~input .bus_hold = "false";
defparam \data_from_mem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y3_N59
dffeas \mdr_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[10] .is_wysiwyg = "true";
defparam \mdr_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N8
dffeas \reg_file|RAM~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~122 .is_wysiwyg = "true";
defparam \reg_file|RAM~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N20
dffeas \reg_file|RAM~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~74 .is_wysiwyg = "true";
defparam \reg_file|RAM~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y1_N41
dffeas \reg_file|RAM~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~106 .is_wysiwyg = "true";
defparam \reg_file|RAM~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \reg_file|RAM~727 (
// Equation(s):
// \reg_file|RAM~727_combout  = !\reg_write_src_mux|mux2_output[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_write_src_mux|mux2_output[10]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~727 .extended_lut = "off";
defparam \reg_file|RAM~727 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \reg_file|RAM~727 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N56
dffeas \reg_file|RAM~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~727_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~90 .is_wysiwyg = "true";
defparam \reg_file|RAM~90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N36
cyclonev_lcell_comb \reg_file|RAM~653 (
// Equation(s):
// \reg_file|RAM~653_combout  = ( \instruction[0]~input_o  & ( \reg_file|RAM~90_q  & ( (\instruction[1]~input_o  & \reg_file|RAM~122_q ) ) ) ) # ( !\instruction[0]~input_o  & ( \reg_file|RAM~90_q  & ( (!\instruction[1]~input_o  & (\reg_file|RAM~74_q )) # 
// (\instruction[1]~input_o  & ((\reg_file|RAM~106_q ))) ) ) ) # ( \instruction[0]~input_o  & ( !\reg_file|RAM~90_q  & ( (!\instruction[1]~input_o ) # (\reg_file|RAM~122_q ) ) ) ) # ( !\instruction[0]~input_o  & ( !\reg_file|RAM~90_q  & ( 
// (!\instruction[1]~input_o  & (\reg_file|RAM~74_q )) # (\instruction[1]~input_o  & ((\reg_file|RAM~106_q ))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\reg_file|RAM~122_q ),
	.datac(!\reg_file|RAM~74_q ),
	.datad(!\reg_file|RAM~106_q ),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\reg_file|RAM~90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~653 .extended_lut = "off";
defparam \reg_file|RAM~653 .lut_mask = 64'h0A5FBBBB0A5F1111;
defparam \reg_file|RAM~653 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N0
cyclonev_lcell_comb \reg_file|RAM~42feeder (
// Equation(s):
// \reg_file|RAM~42feeder_combout  = ( \reg_write_src_mux|mux2_output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~42feeder .extended_lut = "off";
defparam \reg_file|RAM~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N2
dffeas \reg_file|RAM~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~42 .is_wysiwyg = "true";
defparam \reg_file|RAM~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N57
cyclonev_lcell_comb \reg_file|RAM~726 (
// Equation(s):
// \reg_file|RAM~726_combout  = ( !\reg_write_src_mux|mux2_output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~726 .extended_lut = "off";
defparam \reg_file|RAM~726 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N59
dffeas \reg_file|RAM~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~726_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~58 .is_wysiwyg = "true";
defparam \reg_file|RAM~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y1_N32
dffeas \reg_file|RAM~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~26 .is_wysiwyg = "true";
defparam \reg_file|RAM~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N9
cyclonev_lcell_comb \reg_file|RAM~652 (
// Equation(s):
// \reg_file|RAM~652_combout  = ( \reg_file|RAM~58_q  & ( \reg_file|RAM~26_q  & ( (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~10_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~42_q )))) # (\instruction[0]~input_o  & 
// (((!\instruction[1]~input_o )))) ) ) ) # ( !\reg_file|RAM~58_q  & ( \reg_file|RAM~26_q  & ( ((!\instruction[1]~input_o  & ((\reg_file|RAM~10_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~42_q ))) # (\instruction[0]~input_o ) ) ) ) # ( 
// \reg_file|RAM~58_q  & ( !\reg_file|RAM~26_q  & ( (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~10_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~42_q )))) ) ) ) # ( !\reg_file|RAM~58_q  & ( !\reg_file|RAM~26_q  & ( 
// (!\instruction[0]~input_o  & ((!\instruction[1]~input_o  & ((\reg_file|RAM~10_q ))) # (\instruction[1]~input_o  & (\reg_file|RAM~42_q )))) # (\instruction[0]~input_o  & (((\instruction[1]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~42_q ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reg_file|RAM~10_q ),
	.datae(!\reg_file|RAM~58_q ),
	.dataf(!\reg_file|RAM~26_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~652 .extended_lut = "off";
defparam \reg_file|RAM~652 .lut_mask = 64'h07C704C437F734F4;
defparam \reg_file|RAM~652 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N20
dffeas \reg_file|RAM~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~234 .is_wysiwyg = "true";
defparam \reg_file|RAM~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N45
cyclonev_lcell_comb \reg_file|RAM~250feeder (
// Equation(s):
// \reg_file|RAM~250feeder_combout  = ( \reg_write_src_mux|mux2_output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~250feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~250feeder .extended_lut = "off";
defparam \reg_file|RAM~250feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~250feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N47
dffeas \reg_file|RAM~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~250 .is_wysiwyg = "true";
defparam \reg_file|RAM~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N38
dffeas \reg_file|RAM~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~218 .is_wysiwyg = "true";
defparam \reg_file|RAM~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N17
dffeas \reg_file|RAM~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~202 .is_wysiwyg = "true";
defparam \reg_file|RAM~202 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N57
cyclonev_lcell_comb \reg_file|RAM~655 (
// Equation(s):
// \reg_file|RAM~655_combout  = ( \reg_file|RAM~218_q  & ( \reg_file|RAM~202_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & (\reg_file|RAM~234_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~250_q )))) ) ) ) # ( !\reg_file|RAM~218_q  & 
// ( \reg_file|RAM~202_q  & ( (!\instruction[0]~input_o  & (((!\instruction[1]~input_o )) # (\reg_file|RAM~234_q ))) # (\instruction[0]~input_o  & (((\instruction[1]~input_o  & \reg_file|RAM~250_q )))) ) ) ) # ( \reg_file|RAM~218_q  & ( !\reg_file|RAM~202_q  
// & ( (!\instruction[0]~input_o  & (\reg_file|RAM~234_q  & (\instruction[1]~input_o ))) # (\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # (\reg_file|RAM~250_q )))) ) ) ) # ( !\reg_file|RAM~218_q  & ( !\reg_file|RAM~202_q  & ( 
// (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~234_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~250_q ))))) ) ) )

	.dataa(!\reg_file|RAM~234_q ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reg_file|RAM~250_q ),
	.datae(!\reg_file|RAM~218_q ),
	.dataf(!\reg_file|RAM~202_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~655 .extended_lut = "off";
defparam \reg_file|RAM~655 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|RAM~655 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \reg_file|RAM~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~186 .is_wysiwyg = "true";
defparam \reg_file|RAM~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \reg_file|RAM~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~170 .is_wysiwyg = "true";
defparam \reg_file|RAM~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \reg_file|RAM~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~138 .is_wysiwyg = "true";
defparam \reg_file|RAM~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \reg_file|RAM~728 (
// Equation(s):
// \reg_file|RAM~728_combout  = ( !\reg_write_src_mux|mux2_output[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[10]~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~728 .extended_lut = "off";
defparam \reg_file|RAM~728 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N26
dffeas \reg_file|RAM~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~728_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~154 .is_wysiwyg = "true";
defparam \reg_file|RAM~154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \reg_file|RAM~654 (
// Equation(s):
// \reg_file|RAM~654_combout  = ( \reg_file|RAM~138_q  & ( \reg_file|RAM~154_q  & ( (!\instruction[1]~input_o  & (!\instruction[0]~input_o )) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~170_q ))) # (\instruction[0]~input_o  & 
// (\reg_file|RAM~186_q )))) ) ) ) # ( !\reg_file|RAM~138_q  & ( \reg_file|RAM~154_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~170_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~186_q )))) ) ) ) # ( 
// \reg_file|RAM~138_q  & ( !\reg_file|RAM~154_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & ((\reg_file|RAM~170_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~186_q ))) ) ) ) # ( !\reg_file|RAM~138_q  & ( !\reg_file|RAM~154_q  & ( 
// (!\instruction[1]~input_o  & (\instruction[0]~input_o )) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~170_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~186_q )))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~186_q ),
	.datad(!\reg_file|RAM~170_q ),
	.datae(!\reg_file|RAM~138_q ),
	.dataf(!\reg_file|RAM~154_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~654 .extended_lut = "off";
defparam \reg_file|RAM~654 .lut_mask = 64'h2367ABEF014589CD;
defparam \reg_file|RAM~654 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N12
cyclonev_lcell_comb \reg_file|RAM~656 (
// Equation(s):
// \reg_file|RAM~656_combout  = ( \reg_file|RAM~655_combout  & ( \reg_file|RAM~654_combout  & ( ((!\instruction[2]~input_o  & ((\reg_file|RAM~652_combout ))) # (\instruction[2]~input_o  & (\reg_file|RAM~653_combout ))) # (\instruction[3]~input_o ) ) ) ) # ( 
// !\reg_file|RAM~655_combout  & ( \reg_file|RAM~654_combout  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~652_combout )) # (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & (!\instruction[3]~input_o  & (\reg_file|RAM~653_combout ))) ) ) ) # ( 
// \reg_file|RAM~655_combout  & ( !\reg_file|RAM~654_combout  & ( (!\instruction[2]~input_o  & (!\instruction[3]~input_o  & ((\reg_file|RAM~652_combout )))) # (\instruction[2]~input_o  & (((\reg_file|RAM~653_combout )) # (\instruction[3]~input_o ))) ) ) ) # 
// ( !\reg_file|RAM~655_combout  & ( !\reg_file|RAM~654_combout  & ( (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~652_combout ))) # (\instruction[2]~input_o  & (\reg_file|RAM~653_combout )))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\reg_file|RAM~653_combout ),
	.datad(!\reg_file|RAM~652_combout ),
	.datae(!\reg_file|RAM~655_combout ),
	.dataf(!\reg_file|RAM~654_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~656 .extended_lut = "off";
defparam \reg_file|RAM~656 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|RAM~656 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N14
dffeas \reg_B_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[10] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N32
dffeas \reg_file|RAM~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~216 .is_wysiwyg = "true";
defparam \reg_file|RAM~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N44
dffeas \reg_file|RAM~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~232 .is_wysiwyg = "true";
defparam \reg_file|RAM~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N56
dffeas \reg_file|RAM~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~200 .is_wysiwyg = "true";
defparam \reg_file|RAM~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N12
cyclonev_lcell_comb \reg_file|RAM~248feeder (
// Equation(s):
// \reg_file|RAM~248feeder_combout  = ( \reg_write_src_mux|mux2_output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~248feeder .extended_lut = "off";
defparam \reg_file|RAM~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N14
dffeas \reg_file|RAM~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~248 .is_wysiwyg = "true";
defparam \reg_file|RAM~248 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N45
cyclonev_lcell_comb \reg_file|RAM~665 (
// Equation(s):
// \reg_file|RAM~665_combout  = ( \instruction[1]~input_o  & ( \reg_file|RAM~248_q  & ( (\reg_file|RAM~232_q ) # (\instruction[0]~input_o ) ) ) ) # ( !\instruction[1]~input_o  & ( \reg_file|RAM~248_q  & ( (!\instruction[0]~input_o  & ((\reg_file|RAM~200_q 
// ))) # (\instruction[0]~input_o  & (\reg_file|RAM~216_q )) ) ) ) # ( \instruction[1]~input_o  & ( !\reg_file|RAM~248_q  & ( (!\instruction[0]~input_o  & \reg_file|RAM~232_q ) ) ) ) # ( !\instruction[1]~input_o  & ( !\reg_file|RAM~248_q  & ( 
// (!\instruction[0]~input_o  & ((\reg_file|RAM~200_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~216_q )) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\reg_file|RAM~216_q ),
	.datac(!\reg_file|RAM~232_q ),
	.datad(!\reg_file|RAM~200_q ),
	.datae(!\instruction[1]~input_o ),
	.dataf(!\reg_file|RAM~248_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~665 .extended_lut = "off";
defparam \reg_file|RAM~665 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \reg_file|RAM~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y1_N20
dffeas \reg_file|RAM~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~104 .is_wysiwyg = "true";
defparam \reg_file|RAM~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \reg_file|RAM~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~120 .is_wysiwyg = "true";
defparam \reg_file|RAM~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N30
cyclonev_lcell_comb \reg_file|RAM~72feeder (
// Equation(s):
// \reg_file|RAM~72feeder_combout  = ( \reg_write_src_mux|mux2_output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~72feeder .extended_lut = "off";
defparam \reg_file|RAM~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N32
dffeas \reg_file|RAM~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~72 .is_wysiwyg = "true";
defparam \reg_file|RAM~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N45
cyclonev_lcell_comb \reg_file|RAM~663 (
// Equation(s):
// \reg_file|RAM~663_combout  = ( \reg_file|RAM~88_q  & ( \reg_file|RAM~72_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~104_q )) # (\instruction[0]~input_o  & 
// ((\reg_file|RAM~120_q ))))) ) ) ) # ( !\reg_file|RAM~88_q  & ( \reg_file|RAM~72_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & (\reg_file|RAM~104_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~120_q )))) ) ) ) # ( 
// \reg_file|RAM~88_q  & ( !\reg_file|RAM~72_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~104_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~120_q ))))) ) ) ) # ( !\reg_file|RAM~88_q  & ( !\reg_file|RAM~72_q  & ( 
// (!\instruction[1]~input_o  & (((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~104_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~120_q ))))) ) ) )

	.dataa(!\reg_file|RAM~104_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~120_q ),
	.datad(!\instruction[0]~input_o ),
	.datae(!\reg_file|RAM~88_q ),
	.dataf(!\reg_file|RAM~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~663 .extended_lut = "off";
defparam \reg_file|RAM~663 .lut_mask = 64'h11CF1103DDCFDD03;
defparam \reg_file|RAM~663 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \reg_file|RAM~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~136 .is_wysiwyg = "true";
defparam \reg_file|RAM~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \reg_file|RAM~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~168 .is_wysiwyg = "true";
defparam \reg_file|RAM~168 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N45
cyclonev_lcell_comb \reg_file|RAM~722 (
// Equation(s):
// \reg_file|RAM~722_combout  = ( !\reg_write_src_mux|mux2_output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~722 .extended_lut = "off";
defparam \reg_file|RAM~722 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N47
dffeas \reg_file|RAM~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~722_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~152 .is_wysiwyg = "true";
defparam \reg_file|RAM~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \reg_file|RAM~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~184 .is_wysiwyg = "true";
defparam \reg_file|RAM~184 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \reg_file|RAM~664 (
// Equation(s):
// \reg_file|RAM~664_combout  = ( \instruction[0]~input_o  & ( \reg_file|RAM~184_q  & ( (!\reg_file|RAM~152_q ) # (\instruction[1]~input_o ) ) ) ) # ( !\instruction[0]~input_o  & ( \reg_file|RAM~184_q  & ( (!\instruction[1]~input_o  & (\reg_file|RAM~136_q )) 
// # (\instruction[1]~input_o  & ((\reg_file|RAM~168_q ))) ) ) ) # ( \instruction[0]~input_o  & ( !\reg_file|RAM~184_q  & ( (!\instruction[1]~input_o  & !\reg_file|RAM~152_q ) ) ) ) # ( !\instruction[0]~input_o  & ( !\reg_file|RAM~184_q  & ( 
// (!\instruction[1]~input_o  & (\reg_file|RAM~136_q )) # (\instruction[1]~input_o  & ((\reg_file|RAM~168_q ))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\reg_file|RAM~136_q ),
	.datac(!\reg_file|RAM~168_q ),
	.datad(!\reg_file|RAM~152_q ),
	.datae(!\instruction[0]~input_o ),
	.dataf(!\reg_file|RAM~184_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~664 .extended_lut = "off";
defparam \reg_file|RAM~664 .lut_mask = 64'h2727AA002727FF55;
defparam \reg_file|RAM~664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N45
cyclonev_lcell_comb \reg_file|RAM~720 (
// Equation(s):
// \reg_file|RAM~720_combout  = ( !\reg_write_src_mux|mux2_output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~720 .extended_lut = "off";
defparam \reg_file|RAM~720 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~720 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N47
dffeas \reg_file|RAM~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~720_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~56 .is_wysiwyg = "true";
defparam \reg_file|RAM~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N18
cyclonev_lcell_comb \reg_file|RAM~40feeder (
// Equation(s):
// \reg_file|RAM~40feeder_combout  = ( \reg_write_src_mux|mux2_output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~40feeder .extended_lut = "off";
defparam \reg_file|RAM~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N20
dffeas \reg_file|RAM~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~40 .is_wysiwyg = "true";
defparam \reg_file|RAM~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N54
cyclonev_lcell_comb \reg_file|RAM~24feeder (
// Equation(s):
// \reg_file|RAM~24feeder_combout  = ( \reg_write_src_mux|mux2_output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~24feeder .extended_lut = "off";
defparam \reg_file|RAM~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y1_N56
dffeas \reg_file|RAM~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~24 .is_wysiwyg = "true";
defparam \reg_file|RAM~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N2
dffeas \reg_file|RAM~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~8 .is_wysiwyg = "true";
defparam \reg_file|RAM~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N33
cyclonev_lcell_comb \reg_file|RAM~662 (
// Equation(s):
// \reg_file|RAM~662_combout  = ( \reg_file|RAM~24_q  & ( \reg_file|RAM~8_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & ((\reg_file|RAM~40_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~56_q ))) ) ) ) # ( !\reg_file|RAM~24_q  & ( 
// \reg_file|RAM~8_q  & ( (!\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # (\reg_file|RAM~40_q )))) # (\instruction[0]~input_o  & (!\reg_file|RAM~56_q  & (\instruction[1]~input_o ))) ) ) ) # ( \reg_file|RAM~24_q  & ( !\reg_file|RAM~8_q  & ( 
// (!\instruction[0]~input_o  & (((\instruction[1]~input_o  & \reg_file|RAM~40_q )))) # (\instruction[0]~input_o  & ((!\reg_file|RAM~56_q ) # ((!\instruction[1]~input_o )))) ) ) ) # ( !\reg_file|RAM~24_q  & ( !\reg_file|RAM~8_q  & ( (\instruction[1]~input_o  
// & ((!\instruction[0]~input_o  & ((\reg_file|RAM~40_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~56_q )))) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\reg_file|RAM~56_q ),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reg_file|RAM~40_q ),
	.datae(!\reg_file|RAM~24_q ),
	.dataf(!\reg_file|RAM~8_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~662 .extended_lut = "off";
defparam \reg_file|RAM~662 .lut_mask = 64'h040E545EA4AEF4FE;
defparam \reg_file|RAM~662 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N6
cyclonev_lcell_comb \reg_file|RAM~666 (
// Equation(s):
// \reg_file|RAM~666_combout  = ( \reg_file|RAM~664_combout  & ( \reg_file|RAM~662_combout  & ( (!\instruction[2]~input_o ) # ((!\instruction[3]~input_o  & ((\reg_file|RAM~663_combout ))) # (\instruction[3]~input_o  & (\reg_file|RAM~665_combout ))) ) ) ) # ( 
// !\reg_file|RAM~664_combout  & ( \reg_file|RAM~662_combout  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # (\reg_file|RAM~663_combout )))) # (\instruction[3]~input_o  & (\reg_file|RAM~665_combout  & (\instruction[2]~input_o ))) ) ) ) # ( 
// \reg_file|RAM~664_combout  & ( !\reg_file|RAM~662_combout  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o  & \reg_file|RAM~663_combout )))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o )) # (\reg_file|RAM~665_combout ))) ) ) ) # 
// ( !\reg_file|RAM~664_combout  & ( !\reg_file|RAM~662_combout  & ( (\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~663_combout ))) # (\instruction[3]~input_o  & (\reg_file|RAM~665_combout )))) ) ) )

	.dataa(!\reg_file|RAM~665_combout ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~663_combout ),
	.datae(!\reg_file|RAM~664_combout ),
	.dataf(!\reg_file|RAM~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~666 .extended_lut = "off";
defparam \reg_file|RAM~666 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg_file|RAM~666 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N8
dffeas \reg_B_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~666_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[8] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \alu_unit|Add1~37 (
// Equation(s):
// \alu_unit|Add1~37_sumout  = SUM(( \alu_A_mux|mux2_output[8]~11_combout  ) + ( ((!\reg_B_flopr|q [8]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~34  ))
// \alu_unit|Add1~38  = CARRY(( \alu_A_mux|mux2_output[8]~11_combout  ) + ( ((!\reg_B_flopr|q [8]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~34  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(gnd),
	.datac(!\alu_B_src[0]~input_o ),
	.datad(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [8]),
	.datag(gnd),
	.cin(\alu_unit|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~37_sumout ),
	.cout(\alu_unit|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~37 .extended_lut = "off";
defparam \alu_unit|Add1~37 .lut_mask = 64'h000000A0000000FF;
defparam \alu_unit|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \alu_unit|Add1~41 (
// Equation(s):
// \alu_unit|Add1~41_sumout  = SUM(( \alu_A_mux|mux2_output[9]~9_combout  ) + ( ((!\reg_B_flopr|q [9]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~38  ))
// \alu_unit|Add1~42  = CARRY(( \alu_A_mux|mux2_output[9]~9_combout  ) + ( ((!\reg_B_flopr|q [9]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~38  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\reg_B_flopr|q [9]),
	.datad(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~41_sumout ),
	.cout(\alu_unit|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~41 .extended_lut = "off";
defparam \alu_unit|Add1~41 .lut_mask = 64'h00000808000000FF;
defparam \alu_unit|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \alu_unit|Add1~45 (
// Equation(s):
// \alu_unit|Add1~45_sumout  = SUM(( \alu_A_mux|mux2_output[10]~10_combout  ) + ( ((!\reg_B_flopr|q [10]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~42  ))
// \alu_unit|Add1~46  = CARRY(( \alu_A_mux|mux2_output[10]~10_combout  ) + ( ((!\reg_B_flopr|q [10]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~42  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\reg_B_flopr|q [10]),
	.datad(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~45_sumout ),
	.cout(\alu_unit|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~45 .extended_lut = "off";
defparam \alu_unit|Add1~45 .lut_mask = 64'h00000808000000FF;
defparam \alu_unit|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \alu_unit|ShiftLeft0~9 (
// Equation(s):
// \alu_unit|ShiftLeft0~9_combout  = ( \alu_B_mux|Mux15~0_combout  & ( \alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[3]~3_combout  ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( \alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[4]~4_combout  ) ) ) 
// # ( \alu_B_mux|Mux15~0_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[5]~0_combout  ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[6]~6_combout  ) ) )

	.dataa(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datab(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datac(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datad(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datae(!\alu_B_mux|Mux15~0_combout ),
	.dataf(!\alu_B_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~9 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~9 .lut_mask = 64'h5555333300FF0F0F;
defparam \alu_unit|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \alu_unit|ShiftLeft0~12 (
// Equation(s):
// \alu_unit|ShiftLeft0~12_combout  = ( \alu_A_mux|mux2_output[10]~10_combout  & ( \alu_A_mux|mux2_output[7]~8_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (((!\alu_B_mux|Mux15~0_combout ) # (\alu_A_mux|mux2_output[9]~9_combout )))) # 
// (\alu_B_mux|Mux14~0_combout  & (((\alu_B_mux|Mux15~0_combout )) # (\alu_A_mux|mux2_output[8]~11_combout ))) ) ) ) # ( !\alu_A_mux|mux2_output[10]~10_combout  & ( \alu_A_mux|mux2_output[7]~8_combout  & ( (!\alu_B_mux|Mux14~0_combout  & 
// (((\alu_B_mux|Mux15~0_combout  & \alu_A_mux|mux2_output[9]~9_combout )))) # (\alu_B_mux|Mux14~0_combout  & (((\alu_B_mux|Mux15~0_combout )) # (\alu_A_mux|mux2_output[8]~11_combout ))) ) ) ) # ( \alu_A_mux|mux2_output[10]~10_combout  & ( 
// !\alu_A_mux|mux2_output[7]~8_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (((!\alu_B_mux|Mux15~0_combout ) # (\alu_A_mux|mux2_output[9]~9_combout )))) # (\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[8]~11_combout  & (!\alu_B_mux|Mux15~0_combout 
// ))) ) ) ) # ( !\alu_A_mux|mux2_output[10]~10_combout  & ( !\alu_A_mux|mux2_output[7]~8_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (((\alu_B_mux|Mux15~0_combout  & \alu_A_mux|mux2_output[9]~9_combout )))) # (\alu_B_mux|Mux14~0_combout  & 
// (\alu_A_mux|mux2_output[8]~11_combout  & (!\alu_B_mux|Mux15~0_combout ))) ) ) )

	.dataa(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datab(!\alu_B_mux|Mux14~0_combout ),
	.datac(!\alu_B_mux|Mux15~0_combout ),
	.datad(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datae(!\alu_A_mux|mux2_output[10]~10_combout ),
	.dataf(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~12 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~12 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \alu_unit|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \alu_unit|Selector11~3 (
// Equation(s):
// \alu_unit|Selector11~3_combout  = ( \reg_B_flopr|q [2] & ( \reg_B_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((\immediate_flopr|q [3] & \immediate_flopr|q [2])))) ) ) ) # ( !\reg_B_flopr|q [2] & ( \reg_B_flopr|q [3] & ( 
// (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & (\immediate_flopr|q [3] & \immediate_flopr|q [2]))) ) ) ) # ( \reg_B_flopr|q [2] & ( !\reg_B_flopr|q [3] & ( (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & (\immediate_flopr|q [3] & 
// \immediate_flopr|q [2]))) ) ) ) # ( !\reg_B_flopr|q [2] & ( !\reg_B_flopr|q [3] & ( (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & (\immediate_flopr|q [3] & \immediate_flopr|q [2]))) ) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(!\alu_B_src[1]~input_o ),
	.datac(!\immediate_flopr|q [3]),
	.datad(!\immediate_flopr|q [2]),
	.datae(!\reg_B_flopr|q [2]),
	.dataf(!\reg_B_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~3 .extended_lut = "off";
defparam \alu_unit|Selector11~3 .lut_mask = 64'h000400040004888C;
defparam \alu_unit|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \alu_unit|always0~0 (
// Equation(s):
// \alu_unit|always0~0_combout  = ( \reg_B_flopr|q [5] & ( \reg_B_flopr|q [4] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((\immediate_flopr|q [5]) # (\immediate_flopr|q [4])))) ) ) ) # ( !\reg_B_flopr|q [5] & ( \reg_B_flopr|q [4] & ( 
// (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((\immediate_flopr|q [5]) # (\immediate_flopr|q [4])))) ) ) ) # ( \reg_B_flopr|q [5] & ( !\reg_B_flopr|q [4] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((\immediate_flopr|q [5]) # 
// (\immediate_flopr|q [4])))) ) ) ) # ( !\reg_B_flopr|q [5] & ( !\reg_B_flopr|q [4] & ( (!\alu_B_src[1]~input_o  & (\alu_B_src[0]~input_o  & ((\immediate_flopr|q [5]) # (\immediate_flopr|q [4])))) ) ) )

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [4]),
	.datad(!\immediate_flopr|q [5]),
	.datae(!\reg_B_flopr|q [5]),
	.dataf(!\reg_B_flopr|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~0 .extended_lut = "off";
defparam \alu_unit|always0~0 .lut_mask = 64'h02228AAA8AAA8AAA;
defparam \alu_unit|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \reg_file|RAM~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~251 .is_wysiwyg = "true";
defparam \reg_file|RAM~251 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N45
cyclonev_lcell_comb \reg_file|RAM~731 (
// Equation(s):
// \reg_file|RAM~731_combout  = ( !\reg_write_src_mux|mux2_output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[11]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~731 .extended_lut = "off";
defparam \reg_file|RAM~731 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~731 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N47
dffeas \reg_file|RAM~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~59 .is_wysiwyg = "true";
defparam \reg_file|RAM~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N56
dffeas \reg_file|RAM~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~187 .is_wysiwyg = "true";
defparam \reg_file|RAM~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \reg_file|RAM~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~123 .is_wysiwyg = "true";
defparam \reg_file|RAM~123 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \reg_file|RAM~570 (
// Equation(s):
// \reg_file|RAM~570_combout  = ( \reg_file|RAM~187_q  & ( \reg_file|RAM~123_q  & ( (!\instruction[10]~input_o  & (((!\reg_file|RAM~59_q ) # (\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~251_q 
// ))) ) ) ) # ( !\reg_file|RAM~187_q  & ( \reg_file|RAM~123_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o  & !\reg_file|RAM~59_q )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~251_q ))) ) ) ) # ( 
// \reg_file|RAM~187_q  & ( !\reg_file|RAM~123_q  & ( (!\instruction[10]~input_o  & (((!\reg_file|RAM~59_q ) # (\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (\reg_file|RAM~251_q  & (\instruction[11]~input_o ))) ) ) ) # ( !\reg_file|RAM~187_q  
// & ( !\reg_file|RAM~123_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o  & !\reg_file|RAM~59_q )))) # (\instruction[10]~input_o  & (\reg_file|RAM~251_q  & (\instruction[11]~input_o ))) ) ) )

	.dataa(!\reg_file|RAM~251_q ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\reg_file|RAM~59_q ),
	.datae(!\reg_file|RAM~187_q ),
	.dataf(!\reg_file|RAM~123_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~570 .extended_lut = "off";
defparam \reg_file|RAM~570 .lut_mask = 64'hC101CD0DF131FD3D;
defparam \reg_file|RAM~570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \reg_file|RAM~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~139 .is_wysiwyg = "true";
defparam \reg_file|RAM~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N1
dffeas \reg_file|RAM~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~203 .is_wysiwyg = "true";
defparam \reg_file|RAM~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N35
dffeas \reg_file|RAM~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~11 .is_wysiwyg = "true";
defparam \reg_file|RAM~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \reg_file|RAM~567 (
// Equation(s):
// \reg_file|RAM~567_combout  = ( \instruction[10]~input_o  & ( \reg_file|RAM~11_q  & ( (!\instruction[11]~input_o  & (\reg_file|RAM~75_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~203_q ))) ) ) ) # ( !\instruction[10]~input_o  & ( \reg_file|RAM~11_q  
// & ( (!\instruction[11]~input_o ) # (\reg_file|RAM~139_q ) ) ) ) # ( \instruction[10]~input_o  & ( !\reg_file|RAM~11_q  & ( (!\instruction[11]~input_o  & (\reg_file|RAM~75_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~203_q ))) ) ) ) # ( 
// !\instruction[10]~input_o  & ( !\reg_file|RAM~11_q  & ( (\instruction[11]~input_o  & \reg_file|RAM~139_q ) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\reg_file|RAM~75_q ),
	.datac(!\reg_file|RAM~139_q ),
	.datad(!\reg_file|RAM~203_q ),
	.datae(!\instruction[10]~input_o ),
	.dataf(!\reg_file|RAM~11_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~567 .extended_lut = "off";
defparam \reg_file|RAM~567 .lut_mask = 64'h05052277AFAF2277;
defparam \reg_file|RAM~567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \reg_file|RAM~730 (
// Equation(s):
// \reg_file|RAM~730_combout  = ( !\reg_write_src_mux|mux2_output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[11]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~730 .extended_lut = "off";
defparam \reg_file|RAM~730 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \reg_file|RAM~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~730_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~155 .is_wysiwyg = "true";
defparam \reg_file|RAM~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N24
cyclonev_lcell_comb \reg_file|RAM~729 (
// Equation(s):
// \reg_file|RAM~729_combout  = ( !\reg_write_src_mux|mux2_output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~729 .extended_lut = "off";
defparam \reg_file|RAM~729 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~729 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N26
dffeas \reg_file|RAM~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~91 .is_wysiwyg = "true";
defparam \reg_file|RAM~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N23
dffeas \reg_file|RAM~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~27 .is_wysiwyg = "true";
defparam \reg_file|RAM~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N9
cyclonev_lcell_comb \reg_file|RAM~219feeder (
// Equation(s):
// \reg_file|RAM~219feeder_combout  = ( \reg_write_src_mux|mux2_output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~219feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~219feeder .extended_lut = "off";
defparam \reg_file|RAM~219feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~219feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N11
dffeas \reg_file|RAM~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~219 .is_wysiwyg = "true";
defparam \reg_file|RAM~219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \reg_file|RAM~568 (
// Equation(s):
// \reg_file|RAM~568_combout  = ( \reg_file|RAM~27_q  & ( \reg_file|RAM~219_q  & ( (!\instruction[11]~input_o  & (((!\instruction[10]~input_o ) # (!\reg_file|RAM~91_q )))) # (\instruction[11]~input_o  & ((!\reg_file|RAM~155_q ) # ((\instruction[10]~input_o 
// )))) ) ) ) # ( !\reg_file|RAM~27_q  & ( \reg_file|RAM~219_q  & ( (!\instruction[11]~input_o  & (((\instruction[10]~input_o  & !\reg_file|RAM~91_q )))) # (\instruction[11]~input_o  & ((!\reg_file|RAM~155_q ) # ((\instruction[10]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~27_q  & ( !\reg_file|RAM~219_q  & ( (!\instruction[11]~input_o  & (((!\instruction[10]~input_o ) # (!\reg_file|RAM~91_q )))) # (\instruction[11]~input_o  & (!\reg_file|RAM~155_q  & (!\instruction[10]~input_o ))) ) ) ) # ( !\reg_file|RAM~27_q 
//  & ( !\reg_file|RAM~219_q  & ( (!\instruction[11]~input_o  & (((\instruction[10]~input_o  & !\reg_file|RAM~91_q )))) # (\instruction[11]~input_o  & (!\reg_file|RAM~155_q  & (!\instruction[10]~input_o ))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\reg_file|RAM~155_q ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\reg_file|RAM~91_q ),
	.datae(!\reg_file|RAM~27_q ),
	.dataf(!\reg_file|RAM~219_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~568 .extended_lut = "off";
defparam \reg_file|RAM~568 .lut_mask = 64'h4A40EAE04F45EFE5;
defparam \reg_file|RAM~568 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N32
dffeas \reg_file|RAM~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~171 .is_wysiwyg = "true";
defparam \reg_file|RAM~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \reg_file|RAM~235feeder (
// Equation(s):
// \reg_file|RAM~235feeder_combout  = ( \reg_write_src_mux|mux2_output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~235feeder .extended_lut = "off";
defparam \reg_file|RAM~235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~235feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \reg_file|RAM~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~235 .is_wysiwyg = "true";
defparam \reg_file|RAM~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N2
dffeas \reg_file|RAM~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~107 .is_wysiwyg = "true";
defparam \reg_file|RAM~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N15
cyclonev_lcell_comb \reg_file|RAM~43feeder (
// Equation(s):
// \reg_file|RAM~43feeder_combout  = ( \reg_write_src_mux|mux2_output[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~43feeder .extended_lut = "off";
defparam \reg_file|RAM~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N17
dffeas \reg_file|RAM~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~43 .is_wysiwyg = "true";
defparam \reg_file|RAM~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \reg_file|RAM~569 (
// Equation(s):
// \reg_file|RAM~569_combout  = ( \reg_file|RAM~107_q  & ( \reg_file|RAM~43_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~235_q )))) ) ) ) # ( !\reg_file|RAM~107_q  
// & ( \reg_file|RAM~43_q  & ( (!\instruction[11]~input_o  & (!\instruction[10]~input_o )) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~235_q ))))) ) ) ) # ( 
// \reg_file|RAM~107_q  & ( !\reg_file|RAM~43_q  & ( (!\instruction[11]~input_o  & (\instruction[10]~input_o )) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~235_q ))))) ) 
// ) ) # ( !\reg_file|RAM~107_q  & ( !\reg_file|RAM~43_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~235_q ))))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~171_q ),
	.datad(!\reg_file|RAM~235_q ),
	.datae(!\reg_file|RAM~107_q ),
	.dataf(!\reg_file|RAM~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~569 .extended_lut = "off";
defparam \reg_file|RAM~569 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|RAM~569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \reg_file|RAM~571 (
// Equation(s):
// \reg_file|RAM~571_combout  = ( \reg_file|RAM~568_combout  & ( \reg_file|RAM~569_combout  & ( (!\instruction[8]~input_o  & (((\instruction[9]~input_o ) # (\reg_file|RAM~567_combout )))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # 
// (\reg_file|RAM~570_combout ))) ) ) ) # ( !\reg_file|RAM~568_combout  & ( \reg_file|RAM~569_combout  & ( (!\instruction[8]~input_o  & (((\instruction[9]~input_o ) # (\reg_file|RAM~567_combout )))) # (\instruction[8]~input_o  & (\reg_file|RAM~570_combout  & 
// ((\instruction[9]~input_o )))) ) ) ) # ( \reg_file|RAM~568_combout  & ( !\reg_file|RAM~569_combout  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~567_combout  & !\instruction[9]~input_o )))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o )) 
// # (\reg_file|RAM~570_combout ))) ) ) ) # ( !\reg_file|RAM~568_combout  & ( !\reg_file|RAM~569_combout  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~567_combout  & !\instruction[9]~input_o )))) # (\instruction[8]~input_o  & (\reg_file|RAM~570_combout  
// & ((\instruction[9]~input_o )))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\reg_file|RAM~570_combout ),
	.datac(!\reg_file|RAM~567_combout ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~568_combout ),
	.dataf(!\reg_file|RAM~569_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~571 .extended_lut = "off";
defparam \reg_file|RAM~571 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg_file|RAM~571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \reg_A_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~571_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[11] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \pc_flopenr|q[11]~feeder (
// Equation(s):
// \pc_flopenr|q[11]~feeder_combout  = ( \reg_A_flopr|q [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[11]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \pc_flopenr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[11]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[11] .is_wysiwyg = "true";
defparam \pc_flopenr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \alu_A_mux|mux2_output[11]~7 (
// Equation(s):
// \alu_A_mux|mux2_output[11]~7_combout  = ( \reg_A_flopr|q [11] & ( (\pc_flopenr|q [11]) # (\alu_A_src~input_o ) ) ) # ( !\reg_A_flopr|q [11] & ( (!\alu_A_src~input_o  & \pc_flopenr|q [11]) ) )

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\pc_flopenr|q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[11]~7 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[11]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \alu_A_mux|mux2_output[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \alu_unit|Add0~37 (
// Equation(s):
// \alu_unit|Add0~37_sumout  = SUM(( \alu_A_mux|mux2_output[8]~11_combout  ) + ( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [8])) ) + ( \alu_unit|Add0~34  ))
// \alu_unit|Add0~38  = CARRY(( \alu_A_mux|mux2_output[8]~11_combout  ) + ( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [8])) ) + ( \alu_unit|Add0~34  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\reg_B_flopr|q [8]),
	.datad(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~37_sumout ),
	.cout(\alu_unit|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~37 .extended_lut = "off";
defparam \alu_unit|Add0~37 .lut_mask = 64'h0000F7F7000000FF;
defparam \alu_unit|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \alu_unit|Add0~41 (
// Equation(s):
// \alu_unit|Add0~41_sumout  = SUM(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [9])) ) + ( \alu_A_mux|mux2_output[9]~9_combout  ) + ( \alu_unit|Add0~38  ))
// \alu_unit|Add0~42  = CARRY(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [9])) ) + ( \alu_A_mux|mux2_output[9]~9_combout  ) + ( \alu_unit|Add0~38  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datad(!\reg_B_flopr|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~41_sumout ),
	.cout(\alu_unit|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~41 .extended_lut = "off";
defparam \alu_unit|Add0~41 .lut_mask = 64'h0000F0F000000088;
defparam \alu_unit|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \alu_unit|Add0~45 (
// Equation(s):
// \alu_unit|Add0~45_sumout  = SUM(( \alu_A_mux|mux2_output[10]~10_combout  ) + ( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [10])) ) + ( \alu_unit|Add0~42  ))
// \alu_unit|Add0~46  = CARRY(( \alu_A_mux|mux2_output[10]~10_combout  ) + ( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [10])) ) + ( \alu_unit|Add0~42  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\reg_B_flopr|q [10]),
	.datad(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~45_sumout ),
	.cout(\alu_unit|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~45 .extended_lut = "off";
defparam \alu_unit|Add0~45 .lut_mask = 64'h0000F7F7000000FF;
defparam \alu_unit|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N33
cyclonev_lcell_comb \alu_unit|Add0~5 (
// Equation(s):
// \alu_unit|Add0~5_sumout  = SUM(( \alu_A_mux|mux2_output[11]~7_combout  ) + ( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [11])) ) + ( \alu_unit|Add0~46  ))
// \alu_unit|Add0~6  = CARRY(( \alu_A_mux|mux2_output[11]~7_combout  ) + ( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [11])) ) + ( \alu_unit|Add0~46  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\reg_B_flopr|q [11]),
	.datad(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~5_sumout ),
	.cout(\alu_unit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~5 .extended_lut = "off";
defparam \alu_unit|Add0~5 .lut_mask = 64'h0000F7F7000000FF;
defparam \alu_unit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \pc_flopenr|q[10]~feeder (
// Equation(s):
// \pc_flopenr|q[10]~feeder_combout  = ( \reg_A_flopr|q [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[10]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \pc_flopenr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[10]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[10] .is_wysiwyg = "true";
defparam \pc_flopenr|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \alu_unit|Add4~41 (
// Equation(s):
// \alu_unit|Add4~41_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [9]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [9])) ) + ( GND ) + ( \alu_unit|Add4~38  ))
// \alu_unit|Add4~42  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [9]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [9])) ) + ( GND ) + ( \alu_unit|Add4~38  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [9]),
	.datad(!\pc_flopenr|q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~41_sumout ),
	.cout(\alu_unit|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~41 .extended_lut = "off";
defparam \alu_unit|Add4~41 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \alu_unit|Add4~45 (
// Equation(s):
// \alu_unit|Add4~45_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [10]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [10])) ) + ( GND ) + ( \alu_unit|Add4~42  ))
// \alu_unit|Add4~46  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [10]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [10])) ) + ( GND ) + ( \alu_unit|Add4~42  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [10]),
	.datad(!\pc_flopenr|q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~45_sumout ),
	.cout(\alu_unit|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~45 .extended_lut = "off";
defparam \alu_unit|Add4~45 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \alu_unit|Add4~5 (
// Equation(s):
// \alu_unit|Add4~5_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [11]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [11])) ) + ( GND ) + ( \alu_unit|Add4~46  ))
// \alu_unit|Add4~6  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [11]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [11])) ) + ( GND ) + ( \alu_unit|Add4~46  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [11]),
	.datad(!\pc_flopenr|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~5_sumout ),
	.cout(\alu_unit|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~5 .extended_lut = "off";
defparam \alu_unit|Add4~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \alu_unit|Selector14~1 (
// Equation(s):
// \alu_unit|Selector14~1_combout  = ( \alu_unit|Add4~5_sumout  & ( \alu_A_mux|mux2_output[11]~7_combout  & ( (!\alu_unit|Selector7~1_combout  & (!\alu_unit|Selector11~7_combout  & ((!\alu_unit|Selector11~6_combout ) # (!\alu_B_mux|Mux12~0_combout )))) ) ) ) 
// # ( !\alu_unit|Add4~5_sumout  & ( \alu_A_mux|mux2_output[11]~7_combout  & ( (!\alu_unit|Selector11~7_combout  & ((!\alu_unit|Selector11~6_combout ) # (!\alu_B_mux|Mux12~0_combout ))) ) ) ) # ( \alu_unit|Add4~5_sumout  & ( 
// !\alu_A_mux|mux2_output[11]~7_combout  & ( (!\alu_unit|Selector7~1_combout  & ((!\alu_unit|Selector11~6_combout ) # (!\alu_B_mux|Mux12~0_combout ))) ) ) ) # ( !\alu_unit|Add4~5_sumout  & ( !\alu_A_mux|mux2_output[11]~7_combout  & ( 
// (!\alu_unit|Selector11~6_combout ) # (!\alu_B_mux|Mux12~0_combout ) ) ) )

	.dataa(!\alu_unit|Selector7~1_combout ),
	.datab(!\alu_unit|Selector11~6_combout ),
	.datac(!\alu_unit|Selector11~7_combout ),
	.datad(!\alu_B_mux|Mux12~0_combout ),
	.datae(!\alu_unit|Add4~5_sumout ),
	.dataf(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector14~1 .extended_lut = "off";
defparam \alu_unit|Selector14~1 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \alu_unit|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N3
cyclonev_lcell_comb \alu_B_mux|Mux4~0 (
// Equation(s):
// \alu_B_mux|Mux4~0_combout  = (!\alu_B_src[1]~input_o  & (\reg_B_flopr|q [11] & !\alu_B_src[0]~input_o ))

	.dataa(gnd),
	.datab(!\alu_B_src[1]~input_o ),
	.datac(!\reg_B_flopr|q [11]),
	.datad(!\alu_B_src[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux4~0 .extended_lut = "off";
defparam \alu_B_mux|Mux4~0 .lut_mask = 64'h0C000C000C000C00;
defparam \alu_B_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N9
cyclonev_lcell_comb \alu_unit|Selector14~3 (
// Equation(s):
// \alu_unit|Selector14~3_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~0_combout  & ( ((\alu_A_mux|mux2_output[11]~7_combout ) # (\alu_cont[2]~input_o )) # (\alu_B_mux|Mux4~0_combout ) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~0_combout  & ( ((!\alu_B_mux|Mux4~0_combout  & (\alu_A_mux|mux2_output[11]~7_combout  & \alu_cont[1]~input_o )) # (\alu_B_mux|Mux4~0_combout  & (!\alu_A_mux|mux2_output[11]~7_combout  $ (!\alu_cont[1]~input_o )))) # 
// (\alu_cont[2]~input_o ) ) ) )

	.dataa(!\alu_B_mux|Mux4~0_combout ),
	.datab(!\alu_cont[2]~input_o ),
	.datac(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datad(!\alu_cont[1]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector14~3 .extended_lut = "off";
defparam \alu_unit|Selector14~3 .lut_mask = 64'h00000000377B7F7F;
defparam \alu_unit|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \alu_unit|Selector11~11 (
// Equation(s):
// \alu_unit|Selector11~11_combout  = ( \alu_unit|always0~3_combout  & ( !\alu_B_mux|Mux0~0_combout  ) ) # ( !\alu_unit|always0~3_combout  & ( !\alu_B_mux|Mux0~0_combout  & ( ((\alu_unit|always0~2_combout ) # (\alu_unit|always0~0_combout )) # 
// (\alu_unit|always0~1_combout ) ) ) )

	.dataa(!\alu_unit|always0~1_combout ),
	.datab(!\alu_unit|always0~0_combout ),
	.datac(!\alu_unit|always0~2_combout ),
	.datad(gnd),
	.datae(!\alu_unit|always0~3_combout ),
	.dataf(!\alu_B_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~11 .extended_lut = "off";
defparam \alu_unit|Selector11~11 .lut_mask = 64'h7F7FFFFF00000000;
defparam \alu_unit|Selector11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \alu_unit|ShiftLeft0~10 (
// Equation(s):
// \alu_unit|ShiftLeft0~10_combout  = ( \alu_A_mux|mux2_output[6]~6_combout  & ( \alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux15~0_combout ) # (\alu_A_mux|mux2_output[5]~0_combout ) ) ) ) # ( !\alu_A_mux|mux2_output[6]~6_combout  & ( 
// \alu_B_mux|Mux14~0_combout  & ( (\alu_A_mux|mux2_output[5]~0_combout  & \alu_B_mux|Mux15~0_combout ) ) ) ) # ( \alu_A_mux|mux2_output[6]~6_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[8]~11_combout 
// )) # (\alu_B_mux|Mux15~0_combout  & ((\alu_A_mux|mux2_output[7]~8_combout ))) ) ) ) # ( !\alu_A_mux|mux2_output[6]~6_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[8]~11_combout )) # 
// (\alu_B_mux|Mux15~0_combout  & ((\alu_A_mux|mux2_output[7]~8_combout ))) ) ) )

	.dataa(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datab(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datac(!\alu_B_mux|Mux15~0_combout ),
	.datad(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datae(!\alu_A_mux|mux2_output[6]~6_combout ),
	.dataf(!\alu_B_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~10 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~10 .lut_mask = 64'h505F505F0303F3F3;
defparam \alu_unit|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \alu_unit|Selector16~1 (
// Equation(s):
// \alu_unit|Selector16~1_combout  = ( \immediate_flopr|q [3] & ( \reg_B_flopr|q [3] & ( (\alu_B_src[1]~input_o  & !\alu_B_src[0]~input_o ) ) ) ) # ( !\immediate_flopr|q [3] & ( \reg_B_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & (\immediate_flopr|q [0] & 
// \alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ))) ) ) ) # ( \immediate_flopr|q [3] & ( !\reg_B_flopr|q [3] & ( (!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [0]) # (\alu_B_src[1]~input_o ))) ) ) ) # ( !\immediate_flopr|q [3] 
// & ( !\reg_B_flopr|q [3] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [0]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [0])))) # (\alu_B_src[1]~input_o  & (((!\alu_B_src[0]~input_o )))) ) ) )

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\immediate_flopr|q [0]),
	.datac(!\reg_B_flopr|q [0]),
	.datad(!\alu_B_src[0]~input_o ),
	.datae(!\immediate_flopr|q [3]),
	.dataf(!\reg_B_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~1 .extended_lut = "off";
defparam \alu_unit|Selector16~1 .lut_mask = 64'h5F225F0055225500;
defparam \alu_unit|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \alu_unit|ShiftLeft0~8 (
// Equation(s):
// \alu_unit|ShiftLeft0~8_combout  = ( \alu_B_mux|Mux15~0_combout  & ( \alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[1]~2_combout  ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( \alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[2]~5_combout  ) ) ) 
// # ( \alu_B_mux|Mux15~0_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[3]~3_combout  ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( \alu_A_mux|mux2_output[4]~4_combout  ) ) )

	.dataa(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datab(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datac(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datad(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datae(!\alu_B_mux|Mux15~0_combout ),
	.dataf(!\alu_B_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~8 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~8 .lut_mask = 64'h555500FF0F0F3333;
defparam \alu_unit|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N33
cyclonev_lcell_comb \alu_unit|Selector16~0 (
// Equation(s):
// \alu_unit|Selector16~0_combout  = ( \alu_B_mux|Mux14~0_combout  & ( !\alu_B_mux|Mux12~0_combout  ) ) # ( !\alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux12~0_combout  & !\alu_B_mux|Mux15~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_B_mux|Mux12~0_combout ),
	.datad(!\alu_B_mux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\alu_B_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~0 .extended_lut = "off";
defparam \alu_unit|Selector16~0 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \alu_unit|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \alu_unit|Selector15~1 (
// Equation(s):
// \alu_unit|Selector15~1_combout  = ( \alu_A_mux|mux2_output[10]~10_combout  & ( \alu_unit|Selector16~0_combout  & ( (!\alu_unit|Selector16~1_combout ) # (\alu_A_mux|mux2_output[9]~9_combout ) ) ) ) # ( !\alu_A_mux|mux2_output[10]~10_combout  & ( 
// \alu_unit|Selector16~0_combout  & ( (\alu_A_mux|mux2_output[9]~9_combout  & \alu_unit|Selector16~1_combout ) ) ) ) # ( \alu_A_mux|mux2_output[10]~10_combout  & ( !\alu_unit|Selector16~0_combout  & ( (!\alu_unit|Selector16~1_combout  & 
// ((\alu_unit|ShiftLeft0~8_combout ))) # (\alu_unit|Selector16~1_combout  & (\alu_A_mux|mux2_output[11]~7_combout )) ) ) ) # ( !\alu_A_mux|mux2_output[10]~10_combout  & ( !\alu_unit|Selector16~0_combout  & ( (!\alu_unit|Selector16~1_combout  & 
// ((\alu_unit|ShiftLeft0~8_combout ))) # (\alu_unit|Selector16~1_combout  & (\alu_A_mux|mux2_output[11]~7_combout )) ) ) )

	.dataa(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datab(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datac(!\alu_unit|Selector16~1_combout ),
	.datad(!\alu_unit|ShiftLeft0~8_combout ),
	.datae(!\alu_A_mux|mux2_output[10]~10_combout ),
	.dataf(!\alu_unit|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~1 .extended_lut = "off";
defparam \alu_unit|Selector15~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \alu_unit|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \alu_unit|Selector15~2 (
// Equation(s):
// \alu_unit|Selector15~2_combout  = ( \alu_unit|Selector15~1_combout  & ( \alu_unit|Selector15~0_combout  & ( (!\alu_unit|Selector11~11_combout  & ((!\alu_B_mux|Mux13~0_combout ) # ((\alu_unit|ShiftLeft0~10_combout ) # (\alu_B_mux|Mux12~1_combout )))) ) ) ) 
// # ( !\alu_unit|Selector15~1_combout  & ( \alu_unit|Selector15~0_combout  & ( (\alu_B_mux|Mux13~0_combout  & (!\alu_unit|Selector11~11_combout  & ((\alu_unit|ShiftLeft0~10_combout ) # (\alu_B_mux|Mux12~1_combout )))) ) ) ) # ( 
// \alu_unit|Selector15~1_combout  & ( !\alu_unit|Selector15~0_combout  & ( (!\alu_unit|Selector11~11_combout  & ((!\alu_B_mux|Mux13~0_combout ) # ((!\alu_B_mux|Mux12~1_combout  & \alu_unit|ShiftLeft0~10_combout )))) ) ) ) # ( !\alu_unit|Selector15~1_combout 
//  & ( !\alu_unit|Selector15~0_combout  & ( (\alu_B_mux|Mux13~0_combout  & (!\alu_B_mux|Mux12~1_combout  & (!\alu_unit|Selector11~11_combout  & \alu_unit|ShiftLeft0~10_combout ))) ) ) )

	.dataa(!\alu_B_mux|Mux13~0_combout ),
	.datab(!\alu_B_mux|Mux12~1_combout ),
	.datac(!\alu_unit|Selector11~11_combout ),
	.datad(!\alu_unit|ShiftLeft0~10_combout ),
	.datae(!\alu_unit|Selector15~1_combout ),
	.dataf(!\alu_unit|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~2 .extended_lut = "off";
defparam \alu_unit|Selector15~2 .lut_mask = 64'h0040A0E01050B0F0;
defparam \alu_unit|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \reg_file|RAM~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~28 .is_wysiwyg = "true";
defparam \reg_file|RAM~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \reg_file|RAM~732 (
// Equation(s):
// \reg_file|RAM~732_combout  = ( !\reg_write_src_mux|mux2_output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~732 .extended_lut = "off";
defparam \reg_file|RAM~732 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N56
dffeas \reg_file|RAM~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~732_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~60 .is_wysiwyg = "true";
defparam \reg_file|RAM~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \reg_file|RAM~44feeder (
// Equation(s):
// \reg_file|RAM~44feeder_combout  = ( \reg_write_src_mux|mux2_output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~44feeder .extended_lut = "off";
defparam \reg_file|RAM~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N41
dffeas \reg_file|RAM~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~44 .is_wysiwyg = "true";
defparam \reg_file|RAM~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \reg_file|RAM~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~12 .is_wysiwyg = "true";
defparam \reg_file|RAM~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \reg_file|RAM~642 (
// Equation(s):
// \reg_file|RAM~642_combout  = ( \instruction[1]~input_o  & ( \reg_file|RAM~12_q  & ( (!\instruction[0]~input_o  & ((\reg_file|RAM~44_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~60_q )) ) ) ) # ( !\instruction[1]~input_o  & ( \reg_file|RAM~12_q  & ( 
// (!\instruction[0]~input_o ) # (\reg_file|RAM~28_q ) ) ) ) # ( \instruction[1]~input_o  & ( !\reg_file|RAM~12_q  & ( (!\instruction[0]~input_o  & ((\reg_file|RAM~44_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~60_q )) ) ) ) # ( 
// !\instruction[1]~input_o  & ( !\reg_file|RAM~12_q  & ( (\instruction[0]~input_o  & \reg_file|RAM~28_q ) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\reg_file|RAM~28_q ),
	.datac(!\reg_file|RAM~60_q ),
	.datad(!\reg_file|RAM~44_q ),
	.datae(!\instruction[1]~input_o ),
	.dataf(!\reg_file|RAM~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~642 .extended_lut = "off";
defparam \reg_file|RAM~642 .lut_mask = 64'h111150FABBBB50FA;
defparam \reg_file|RAM~642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N35
dffeas \reg_file|RAM~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~236 .is_wysiwyg = "true";
defparam \reg_file|RAM~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N59
dffeas \reg_file|RAM~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~252 .is_wysiwyg = "true";
defparam \reg_file|RAM~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \reg_file|RAM~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~204 .is_wysiwyg = "true";
defparam \reg_file|RAM~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \reg_file|RAM~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~220 .is_wysiwyg = "true";
defparam \reg_file|RAM~220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \reg_file|RAM~645 (
// Equation(s):
// \reg_file|RAM~645_combout  = ( \reg_file|RAM~204_q  & ( \reg_file|RAM~220_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & (\reg_file|RAM~236_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~252_q )))) ) ) ) # ( !\reg_file|RAM~204_q  & 
// ( \reg_file|RAM~220_q  & ( (!\instruction[1]~input_o  & (((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~236_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~252_q ))))) ) ) ) # ( 
// \reg_file|RAM~204_q  & ( !\reg_file|RAM~220_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~236_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~252_q ))))) 
// ) ) ) # ( !\reg_file|RAM~204_q  & ( !\reg_file|RAM~220_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~236_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~252_q ))))) ) ) )

	.dataa(!\reg_file|RAM~236_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\reg_file|RAM~252_q ),
	.datae(!\reg_file|RAM~204_q ),
	.dataf(!\reg_file|RAM~220_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~645 .extended_lut = "off";
defparam \reg_file|RAM~645 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_file|RAM~645 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \reg_file|RAM~733 (
// Equation(s):
// \reg_file|RAM~733_combout  = ( !\reg_write_src_mux|mux2_output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[12]~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~733 .extended_lut = "off";
defparam \reg_file|RAM~733 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~733 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \reg_file|RAM~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~733_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~92 .is_wysiwyg = "true";
defparam \reg_file|RAM~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N50
dffeas \reg_file|RAM~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~76 .is_wysiwyg = "true";
defparam \reg_file|RAM~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \reg_file|RAM~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~108 .is_wysiwyg = "true";
defparam \reg_file|RAM~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \reg_file|RAM~124feeder (
// Equation(s):
// \reg_file|RAM~124feeder_combout  = ( \reg_write_src_mux|mux2_output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~124feeder .extended_lut = "off";
defparam \reg_file|RAM~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N14
dffeas \reg_file|RAM~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~124 .is_wysiwyg = "true";
defparam \reg_file|RAM~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \reg_file|RAM~643 (
// Equation(s):
// \reg_file|RAM~643_combout  = ( \reg_file|RAM~108_q  & ( \reg_file|RAM~124_q  & ( ((!\instruction[0]~input_o  & ((\reg_file|RAM~76_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~92_q ))) # (\instruction[1]~input_o ) ) ) ) # ( !\reg_file|RAM~108_q  & ( 
// \reg_file|RAM~124_q  & ( (!\instruction[0]~input_o  & (((\reg_file|RAM~76_q  & !\instruction[1]~input_o )))) # (\instruction[0]~input_o  & ((!\reg_file|RAM~92_q ) # ((\instruction[1]~input_o )))) ) ) ) # ( \reg_file|RAM~108_q  & ( !\reg_file|RAM~124_q  & 
// ( (!\instruction[0]~input_o  & (((\instruction[1]~input_o ) # (\reg_file|RAM~76_q )))) # (\instruction[0]~input_o  & (!\reg_file|RAM~92_q  & ((!\instruction[1]~input_o )))) ) ) ) # ( !\reg_file|RAM~108_q  & ( !\reg_file|RAM~124_q  & ( 
// (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~76_q ))) # (\instruction[0]~input_o  & (!\reg_file|RAM~92_q )))) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\reg_file|RAM~92_q ),
	.datac(!\reg_file|RAM~76_q ),
	.datad(!\instruction[1]~input_o ),
	.datae(!\reg_file|RAM~108_q ),
	.dataf(!\reg_file|RAM~124_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~643 .extended_lut = "off";
defparam \reg_file|RAM~643 .lut_mask = 64'h4E004EAA4E554EFF;
defparam \reg_file|RAM~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N14
dffeas \reg_file|RAM~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~188 .is_wysiwyg = "true";
defparam \reg_file|RAM~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N15
cyclonev_lcell_comb \reg_file|RAM~734 (
// Equation(s):
// \reg_file|RAM~734_combout  = ( !\reg_write_src_mux|mux2_output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~734 .extended_lut = "off";
defparam \reg_file|RAM~734 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \reg_file|RAM~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~156 .is_wysiwyg = "true";
defparam \reg_file|RAM~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N54
cyclonev_lcell_comb \reg_file|RAM~140feeder (
// Equation(s):
// \reg_file|RAM~140feeder_combout  = ( \reg_write_src_mux|mux2_output[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~140feeder .extended_lut = "off";
defparam \reg_file|RAM~140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~140feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N56
dffeas \reg_file|RAM~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~140 .is_wysiwyg = "true";
defparam \reg_file|RAM~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \reg_file|RAM~644 (
// Equation(s):
// \reg_file|RAM~644_combout  = ( \reg_file|RAM~156_q  & ( \reg_file|RAM~140_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~172_q ))) # (\instruction[0]~input_o 
//  & (\reg_file|RAM~188_q )))) ) ) ) # ( !\reg_file|RAM~156_q  & ( \reg_file|RAM~140_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & ((\reg_file|RAM~172_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~188_q ))) ) ) ) # ( 
// \reg_file|RAM~156_q  & ( !\reg_file|RAM~140_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~172_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~188_q )))) ) ) ) # ( !\reg_file|RAM~156_q  & ( !\reg_file|RAM~140_q  & ( 
// (!\instruction[1]~input_o  & (((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~172_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~188_q )))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\reg_file|RAM~188_q ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\reg_file|RAM~172_q ),
	.datae(!\reg_file|RAM~156_q ),
	.dataf(!\reg_file|RAM~140_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~644 .extended_lut = "off";
defparam \reg_file|RAM~644 .lut_mask = 64'h0B5B0151ABFBA1F1;
defparam \reg_file|RAM~644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \reg_file|RAM~646 (
// Equation(s):
// \reg_file|RAM~646_combout  = ( \reg_file|RAM~643_combout  & ( \reg_file|RAM~644_combout  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~642_combout ))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # 
// (\reg_file|RAM~645_combout )))) ) ) ) # ( !\reg_file|RAM~643_combout  & ( \reg_file|RAM~644_combout  & ( (!\instruction[3]~input_o  & (\reg_file|RAM~642_combout  & (!\instruction[2]~input_o ))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # 
// (\reg_file|RAM~645_combout )))) ) ) ) # ( \reg_file|RAM~643_combout  & ( !\reg_file|RAM~644_combout  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~642_combout ))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o  
// & \reg_file|RAM~645_combout )))) ) ) ) # ( !\reg_file|RAM~643_combout  & ( !\reg_file|RAM~644_combout  & ( (!\instruction[3]~input_o  & (\reg_file|RAM~642_combout  & (!\instruction[2]~input_o ))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o  & 
// \reg_file|RAM~645_combout )))) ) ) )

	.dataa(!\reg_file|RAM~642_combout ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~645_combout ),
	.datae(!\reg_file|RAM~643_combout ),
	.dataf(!\reg_file|RAM~644_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~646 .extended_lut = "off";
defparam \reg_file|RAM~646 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg_file|RAM~646 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N38
dffeas \reg_B_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~646_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[12] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \alu_unit|Add1~5 (
// Equation(s):
// \alu_unit|Add1~5_sumout  = SUM(( ((!\reg_B_flopr|q [11]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[11]~7_combout  ) + ( \alu_unit|Add1~46  ))
// \alu_unit|Add1~6  = CARRY(( ((!\reg_B_flopr|q [11]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[11]~7_combout  ) + ( \alu_unit|Add1~46  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datad(!\reg_B_flopr|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~5_sumout ),
	.cout(\alu_unit|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~5 .extended_lut = "off";
defparam \alu_unit|Add1~5 .lut_mask = 64'h0000F0F00000FF77;
defparam \alu_unit|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N45
cyclonev_lcell_comb \alu_unit|Add1~49 (
// Equation(s):
// \alu_unit|Add1~49_sumout  = SUM(( \alu_A_mux|mux2_output[12]~12_combout  ) + ( ((!\reg_B_flopr|q [12]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~6  ))
// \alu_unit|Add1~50  = CARRY(( \alu_A_mux|mux2_output[12]~12_combout  ) + ( ((!\reg_B_flopr|q [12]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_unit|Add1~6  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [12]),
	.datag(gnd),
	.cin(\alu_unit|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~49_sumout ),
	.cout(\alu_unit|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~49 .extended_lut = "off";
defparam \alu_unit|Add1~49 .lut_mask = 64'h0000008800000F0F;
defparam \alu_unit|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \alu_unit|Selector15~6 (
// Equation(s):
// \alu_unit|Selector15~6_combout  = ( \alu_unit|Add1~49_sumout  & ( (!\alu_unit|Selector15~2_combout  & (\alu_cont[0]~input_o  & (\alu_cont[2]~input_o  & !\alu_unit|Selector11~5_combout ))) ) ) # ( !\alu_unit|Add1~49_sumout  & ( (\alu_cont[2]~input_o  & 
// (!\alu_unit|Selector11~5_combout  & ((!\alu_unit|Selector15~2_combout ) # (!\alu_cont[0]~input_o )))) ) )

	.dataa(!\alu_unit|Selector15~2_combout ),
	.datab(!\alu_cont[0]~input_o ),
	.datac(!\alu_cont[2]~input_o ),
	.datad(!\alu_unit|Selector11~5_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~6 .extended_lut = "off";
defparam \alu_unit|Selector15~6 .lut_mask = 64'h0E000E0002000200;
defparam \alu_unit|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \alu_unit|Selector16~2 (
// Equation(s):
// \alu_unit|Selector16~2_combout  = ( \reg_B_flopr|q [0] & ( \reg_B_flopr|q [1] & ( (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [0] & (!\immediate_flopr|q [1] & !\alu_B_src[1]~input_o ))) ) ) ) # ( !\reg_B_flopr|q [0] & ( \reg_B_flopr|q [1] & ( 
// (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [0] & (!\immediate_flopr|q [1] & !\alu_B_src[1]~input_o ))) ) ) ) # ( \reg_B_flopr|q [0] & ( !\reg_B_flopr|q [1] & ( (\alu_B_src[0]~input_o  & (!\immediate_flopr|q [0] & (!\immediate_flopr|q [1] & 
// !\alu_B_src[1]~input_o ))) ) ) ) # ( !\reg_B_flopr|q [0] & ( !\reg_B_flopr|q [1] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((!\immediate_flopr|q [0] & !\immediate_flopr|q [1])))) ) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(!\immediate_flopr|q [0]),
	.datac(!\immediate_flopr|q [1]),
	.datad(!\alu_B_src[1]~input_o ),
	.datae(!\reg_B_flopr|q [0]),
	.dataf(!\reg_B_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~2 .extended_lut = "off";
defparam \alu_unit|Selector16~2 .lut_mask = 64'hEA00400040004000;
defparam \alu_unit|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \alu_unit|Selector16~3 (
// Equation(s):
// \alu_unit|Selector16~3_combout  = ( \alu_unit|Selector16~2_combout  & ( \alu_B_mux|Mux12~1_combout  & ( (\alu_B_src[0]~input_o  & \alu_B_src[1]~input_o ) ) ) ) # ( !\alu_unit|Selector16~2_combout  & ( \alu_B_mux|Mux12~1_combout  & ( (\alu_B_src[0]~input_o 
//  & \alu_B_src[1]~input_o ) ) ) ) # ( \alu_unit|Selector16~2_combout  & ( !\alu_B_mux|Mux12~1_combout  & ( (!\alu_B_src[0]~input_o  & (((!\reg_B_flopr|q [2])))) # (\alu_B_src[0]~input_o  & ((!\immediate_flopr|q [2]) # ((\alu_B_src[1]~input_o )))) ) ) ) # ( 
// !\alu_unit|Selector16~2_combout  & ( !\alu_B_mux|Mux12~1_combout  & ( (\alu_B_src[0]~input_o  & \alu_B_src[1]~input_o ) ) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(!\immediate_flopr|q [2]),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(!\reg_B_flopr|q [2]),
	.datae(!\alu_unit|Selector16~2_combout ),
	.dataf(!\alu_B_mux|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~3 .extended_lut = "off";
defparam \alu_unit|Selector16~3 .lut_mask = 64'h0505EF4505050505;
defparam \alu_unit|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \alu_unit|Selector16~4 (
// Equation(s):
// \alu_unit|Selector16~4_combout  = ( \alu_unit|Selector16~3_combout  & ( \alu_unit|always0~4_combout  & ( (!\alu_cont[3]~input_o  & (\alu_cont[0]~input_o  & ((\alu_cont[2]~input_o )))) # (\alu_cont[3]~input_o  & (((!\alu_cont[1]~input_o )) # 
// (\alu_cont[0]~input_o ))) ) ) ) # ( !\alu_unit|Selector16~3_combout  & ( \alu_unit|always0~4_combout  & ( (\alu_cont[3]~input_o  & ((!\alu_cont[1]~input_o ) # (\alu_cont[0]~input_o ))) ) ) ) # ( \alu_unit|Selector16~3_combout  & ( 
// !\alu_unit|always0~4_combout  & ( (\alu_cont[3]~input_o  & ((!\alu_cont[1]~input_o ) # (\alu_cont[0]~input_o ))) ) ) ) # ( !\alu_unit|Selector16~3_combout  & ( !\alu_unit|always0~4_combout  & ( (\alu_cont[3]~input_o  & ((!\alu_cont[1]~input_o ) # 
// (\alu_cont[0]~input_o ))) ) ) )

	.dataa(!\alu_cont[3]~input_o ),
	.datab(!\alu_cont[0]~input_o ),
	.datac(!\alu_cont[1]~input_o ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(!\alu_unit|Selector16~3_combout ),
	.dataf(!\alu_unit|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~4 .extended_lut = "off";
defparam \alu_unit|Selector16~4 .lut_mask = 64'h5151515151515173;
defparam \alu_unit|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N51
cyclonev_lcell_comb \alu_B_mux|Mux11~0 (
// Equation(s):
// \alu_B_mux|Mux11~0_combout  = ( \alu_B_src[0]~input_o  & ( (\immediate_flopr|q [4] & !\alu_B_src[1]~input_o ) ) ) # ( !\alu_B_src[0]~input_o  & ( (\reg_B_flopr|q [4] & !\alu_B_src[1]~input_o ) ) )

	.dataa(!\immediate_flopr|q [4]),
	.datab(gnd),
	.datac(!\reg_B_flopr|q [4]),
	.datad(!\alu_B_src[1]~input_o ),
	.datae(gnd),
	.dataf(!\alu_B_src[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux11~0 .extended_lut = "off";
defparam \alu_B_mux|Mux11~0 .lut_mask = 64'h0F000F0055005500;
defparam \alu_B_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \alu_unit|Add4~49 (
// Equation(s):
// \alu_unit|Add4~49_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [12]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [12])) ) + ( GND ) + ( \alu_unit|Add4~6  ))
// \alu_unit|Add4~50  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [12]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [12])) ) + ( GND ) + ( \alu_unit|Add4~6  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(!\reg_A_flopr|q [12]),
	.datac(!\pc_flopenr|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~49_sumout ),
	.cout(\alu_unit|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~49 .extended_lut = "off";
defparam \alu_unit|Add4~49 .lut_mask = 64'h0000FFFF00001B1B;
defparam \alu_unit|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \alu_unit|Selector15~4 (
// Equation(s):
// \alu_unit|Selector15~4_combout  = ( !\alu_unit|Selector4~0_combout  & ( \alu_unit|Add4~49_sumout  & ( (!\alu_unit|Selector16~4_combout  & (\alu_unit|Selector4~1_combout )) # (\alu_unit|Selector16~4_combout  & ((!\alu_unit|Selector4~1_combout  & 
// ((\alu_A_mux|mux2_output[12]~12_combout ))) # (\alu_unit|Selector4~1_combout  & (\alu_B_mux|Mux11~0_combout )))) ) ) ) # ( !\alu_unit|Selector4~0_combout  & ( !\alu_unit|Add4~49_sumout  & ( (\alu_unit|Selector16~4_combout  & 
// ((!\alu_unit|Selector4~1_combout  & ((\alu_A_mux|mux2_output[12]~12_combout ))) # (\alu_unit|Selector4~1_combout  & (\alu_B_mux|Mux11~0_combout )))) ) ) )

	.dataa(!\alu_unit|Selector16~4_combout ),
	.datab(!\alu_unit|Selector4~1_combout ),
	.datac(!\alu_B_mux|Mux11~0_combout ),
	.datad(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datae(!\alu_unit|Selector4~0_combout ),
	.dataf(!\alu_unit|Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~4 .extended_lut = "off";
defparam \alu_unit|Selector15~4 .lut_mask = 64'h0145000023670000;
defparam \alu_unit|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \alu_unit|Add0~49 (
// Equation(s):
// \alu_unit|Add0~49_sumout  = SUM(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [12])) ) + ( \alu_A_mux|mux2_output[12]~12_combout  ) + ( \alu_unit|Add0~6  ))
// \alu_unit|Add0~50  = CARRY(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [12])) ) + ( \alu_A_mux|mux2_output[12]~12_combout  ) + ( \alu_unit|Add0~6  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\reg_B_flopr|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datag(gnd),
	.cin(\alu_unit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~49_sumout ),
	.cout(\alu_unit|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~49 .extended_lut = "off";
defparam \alu_unit|Add0~49 .lut_mask = 64'h0000FF0000000808;
defparam \alu_unit|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \alu_unit|Selector15~3 (
// Equation(s):
// \alu_unit|Selector15~3_combout  = (!\alu_unit|Selector4~0_combout  & (!\alu_unit|Selector4~1_combout  & !\alu_unit|Selector16~4_combout ))

	.dataa(!\alu_unit|Selector4~0_combout ),
	.datab(!\alu_unit|Selector4~1_combout ),
	.datac(!\alu_unit|Selector16~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~3 .extended_lut = "off";
defparam \alu_unit|Selector15~3 .lut_mask = 64'h8080808080808080;
defparam \alu_unit|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N3
cyclonev_lcell_comb \reg_file|RAM~205feeder (
// Equation(s):
// \reg_file|RAM~205feeder_combout  = ( \reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~205feeder .extended_lut = "off";
defparam \reg_file|RAM~205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \reg_file|RAM~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~205 .is_wysiwyg = "true";
defparam \reg_file|RAM~205 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \reg_file|RAM~141feeder (
// Equation(s):
// \reg_file|RAM~141feeder_combout  = ( \reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~141feeder .extended_lut = "off";
defparam \reg_file|RAM~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N20
dffeas \reg_file|RAM~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~141 .is_wysiwyg = "true";
defparam \reg_file|RAM~141 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \reg_file|RAM~77feeder (
// Equation(s):
// \reg_file|RAM~77feeder_combout  = ( \reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~77feeder .extended_lut = "off";
defparam \reg_file|RAM~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N56
dffeas \reg_file|RAM~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~77 .is_wysiwyg = "true";
defparam \reg_file|RAM~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \reg_file|RAM~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~13 .is_wysiwyg = "true";
defparam \reg_file|RAM~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \reg_file|RAM~577 (
// Equation(s):
// \reg_file|RAM~577_combout  = ( \reg_file|RAM~77_q  & ( \reg_file|RAM~13_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~205_q ))) ) ) ) # ( !\reg_file|RAM~77_q  & 
// ( \reg_file|RAM~13_q  & ( (!\instruction[11]~input_o  & (((!\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~205_q )))) ) ) ) # ( 
// \reg_file|RAM~77_q  & ( !\reg_file|RAM~13_q  & ( (!\instruction[11]~input_o  & (((\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~205_q 
// )))) ) ) ) # ( !\reg_file|RAM~77_q  & ( !\reg_file|RAM~13_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~205_q )))) ) ) )

	.dataa(!\reg_file|RAM~205_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\reg_file|RAM~141_q ),
	.datae(!\reg_file|RAM~77_q ),
	.dataf(!\reg_file|RAM~13_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~577 .extended_lut = "off";
defparam \reg_file|RAM~577 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|RAM~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N47
dffeas \reg_file|RAM~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~253 .is_wysiwyg = "true";
defparam \reg_file|RAM~253 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \reg_file|RAM~125feeder (
// Equation(s):
// \reg_file|RAM~125feeder_combout  = ( \reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~125feeder .extended_lut = "off";
defparam \reg_file|RAM~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N56
dffeas \reg_file|RAM~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~125 .is_wysiwyg = "true";
defparam \reg_file|RAM~125 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \reg_file|RAM~189feeder (
// Equation(s):
// \reg_file|RAM~189feeder_combout  = ( \reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~189feeder .extended_lut = "off";
defparam \reg_file|RAM~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N38
dffeas \reg_file|RAM~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~189 .is_wysiwyg = "true";
defparam \reg_file|RAM~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \reg_file|RAM~580 (
// Equation(s):
// \reg_file|RAM~580_combout  = ( \reg_file|RAM~125_q  & ( \reg_file|RAM~189_q  & ( (!\instruction[10]~input_o  & (((!\reg_file|RAM~61_q ) # (\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~253_q 
// ))) ) ) ) # ( !\reg_file|RAM~125_q  & ( \reg_file|RAM~189_q  & ( (!\instruction[10]~input_o  & (((!\reg_file|RAM~61_q ) # (\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (\reg_file|RAM~253_q  & (\instruction[11]~input_o ))) ) ) ) # ( 
// \reg_file|RAM~125_q  & ( !\reg_file|RAM~189_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o  & !\reg_file|RAM~61_q )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~253_q ))) ) ) ) # ( 
// !\reg_file|RAM~125_q  & ( !\reg_file|RAM~189_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o  & !\reg_file|RAM~61_q )))) # (\instruction[10]~input_o  & (\reg_file|RAM~253_q  & (\instruction[11]~input_o ))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\reg_file|RAM~253_q ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\reg_file|RAM~61_q ),
	.datae(!\reg_file|RAM~125_q ),
	.dataf(!\reg_file|RAM~189_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~580 .extended_lut = "off";
defparam \reg_file|RAM~580 .lut_mask = 64'hA101F151AB0BFB5B;
defparam \reg_file|RAM~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N32
dffeas \reg_file|RAM~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~237 .is_wysiwyg = "true";
defparam \reg_file|RAM~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N56
dffeas \reg_file|RAM~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~173 .is_wysiwyg = "true";
defparam \reg_file|RAM~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \reg_file|RAM~109feeder (
// Equation(s):
// \reg_file|RAM~109feeder_combout  = ( \reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~109feeder .extended_lut = "off";
defparam \reg_file|RAM~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N55
dffeas \reg_file|RAM~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~109 .is_wysiwyg = "true";
defparam \reg_file|RAM~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N54
cyclonev_lcell_comb \reg_file|RAM~45feeder (
// Equation(s):
// \reg_file|RAM~45feeder_combout  = ( \reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~45feeder .extended_lut = "off";
defparam \reg_file|RAM~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N56
dffeas \reg_file|RAM~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~45 .is_wysiwyg = "true";
defparam \reg_file|RAM~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \reg_file|RAM~579 (
// Equation(s):
// \reg_file|RAM~579_combout  = ( \reg_file|RAM~109_q  & ( \reg_file|RAM~45_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & ((\reg_file|RAM~173_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~237_q ))) ) ) ) # ( !\reg_file|RAM~109_q  
// & ( \reg_file|RAM~45_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o ) # (\reg_file|RAM~173_q )))) # (\instruction[10]~input_o  & (\reg_file|RAM~237_q  & (\instruction[11]~input_o ))) ) ) ) # ( \reg_file|RAM~109_q  & ( 
// !\reg_file|RAM~45_q  & ( (!\instruction[10]~input_o  & (((\instruction[11]~input_o  & \reg_file|RAM~173_q )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~237_q ))) ) ) ) # ( !\reg_file|RAM~109_q  & ( 
// !\reg_file|RAM~45_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((\reg_file|RAM~173_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~237_q )))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\reg_file|RAM~237_q ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\reg_file|RAM~173_q ),
	.datae(!\reg_file|RAM~109_q ),
	.dataf(!\reg_file|RAM~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~579 .extended_lut = "off";
defparam \reg_file|RAM~579 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_file|RAM~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N32
dffeas \reg_file|RAM~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~221 .is_wysiwyg = "true";
defparam \reg_file|RAM~221 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \reg_file|RAM~736 (
// Equation(s):
// \reg_file|RAM~736_combout  = ( !\reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~736 .extended_lut = "off";
defparam \reg_file|RAM~736 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N14
dffeas \reg_file|RAM~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~736_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~157 .is_wysiwyg = "true";
defparam \reg_file|RAM~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N50
dffeas \reg_file|RAM~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~29 .is_wysiwyg = "true";
defparam \reg_file|RAM~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \reg_file|RAM~735 (
// Equation(s):
// \reg_file|RAM~735_combout  = ( !\reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~735 .extended_lut = "off";
defparam \reg_file|RAM~735 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~735 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \reg_file|RAM~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~735_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~93 .is_wysiwyg = "true";
defparam \reg_file|RAM~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \reg_file|RAM~578 (
// Equation(s):
// \reg_file|RAM~578_combout  = ( \instruction[10]~input_o  & ( \reg_file|RAM~93_q  & ( (\instruction[11]~input_o  & \reg_file|RAM~221_q ) ) ) ) # ( !\instruction[10]~input_o  & ( \reg_file|RAM~93_q  & ( (!\instruction[11]~input_o  & ((\reg_file|RAM~29_q ))) 
// # (\instruction[11]~input_o  & (!\reg_file|RAM~157_q )) ) ) ) # ( \instruction[10]~input_o  & ( !\reg_file|RAM~93_q  & ( (!\instruction[11]~input_o ) # (\reg_file|RAM~221_q ) ) ) ) # ( !\instruction[10]~input_o  & ( !\reg_file|RAM~93_q  & ( 
// (!\instruction[11]~input_o  & ((\reg_file|RAM~29_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~157_q )) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\reg_file|RAM~221_q ),
	.datac(!\reg_file|RAM~157_q ),
	.datad(!\reg_file|RAM~29_q ),
	.datae(!\instruction[10]~input_o ),
	.dataf(!\reg_file|RAM~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~578 .extended_lut = "off";
defparam \reg_file|RAM~578 .lut_mask = 64'h50FABBBB50FA1111;
defparam \reg_file|RAM~578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \reg_file|RAM~581 (
// Equation(s):
// \reg_file|RAM~581_combout  = ( \reg_file|RAM~579_combout  & ( \reg_file|RAM~578_combout  & ( (!\instruction[9]~input_o  & (((\reg_file|RAM~577_combout )) # (\instruction[8]~input_o ))) # (\instruction[9]~input_o  & ((!\instruction[8]~input_o ) # 
// ((\reg_file|RAM~580_combout )))) ) ) ) # ( !\reg_file|RAM~579_combout  & ( \reg_file|RAM~578_combout  & ( (!\instruction[9]~input_o  & (((\reg_file|RAM~577_combout )) # (\instruction[8]~input_o ))) # (\instruction[9]~input_o  & (\instruction[8]~input_o  & 
// ((\reg_file|RAM~580_combout )))) ) ) ) # ( \reg_file|RAM~579_combout  & ( !\reg_file|RAM~578_combout  & ( (!\instruction[9]~input_o  & (!\instruction[8]~input_o  & (\reg_file|RAM~577_combout ))) # (\instruction[9]~input_o  & ((!\instruction[8]~input_o ) # 
// ((\reg_file|RAM~580_combout )))) ) ) ) # ( !\reg_file|RAM~579_combout  & ( !\reg_file|RAM~578_combout  & ( (!\instruction[9]~input_o  & (!\instruction[8]~input_o  & (\reg_file|RAM~577_combout ))) # (\instruction[9]~input_o  & (\instruction[8]~input_o  & 
// ((\reg_file|RAM~580_combout )))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~577_combout ),
	.datad(!\reg_file|RAM~580_combout ),
	.datae(!\reg_file|RAM~579_combout ),
	.dataf(!\reg_file|RAM~578_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~581 .extended_lut = "off";
defparam \reg_file|RAM~581 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file|RAM~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N35
dffeas \reg_A_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~581_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[13] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \pc_flopenr|q[13]~feeder (
// Equation(s):
// \pc_flopenr|q[13]~feeder_combout  = ( \reg_A_flopr|q [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[13]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \pc_flopenr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[13]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[13] .is_wysiwyg = "true";
defparam \pc_flopenr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \alu_A_mux|mux2_output[13]~13 (
// Equation(s):
// \alu_A_mux|mux2_output[13]~13_combout  = ( \reg_A_flopr|q [13] & ( (\pc_flopenr|q [13]) # (\alu_A_src~input_o ) ) ) # ( !\reg_A_flopr|q [13] & ( (!\alu_A_src~input_o  & \pc_flopenr|q [13]) ) )

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\pc_flopenr|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[13]~13 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[13]~13 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \alu_A_mux|mux2_output[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \alu_B_mux|Mux3~0 (
// Equation(s):
// \alu_B_mux|Mux3~0_combout  = ( !\alu_B_src[1]~input_o  & ( (\reg_B_flopr|q [12] & !\alu_B_src[0]~input_o ) ) )

	.dataa(!\reg_B_flopr|q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_B_src[0]~input_o ),
	.datae(!\alu_B_src[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux3~0 .extended_lut = "off";
defparam \alu_B_mux|Mux3~0 .lut_mask = 64'h5500000055000000;
defparam \alu_B_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \alu_unit|Selector15~7 (
// Equation(s):
// \alu_unit|Selector15~7_combout  = ( !\alu_cont[0]~input_o  & ( (!\alu_cont[1]~input_o  & (((\alu_A_mux|mux2_output[12]~12_combout  & ((\alu_B_mux|Mux3~0_combout )))) # (\alu_cont[2]~input_o ))) # (\alu_cont[1]~input_o  & ((!\alu_B_mux|Mux3~0_combout  $ 
// (((!\alu_A_mux|mux2_output[12]~12_combout ) # (\alu_cont[2]~input_o )))))) ) ) # ( \alu_cont[0]~input_o  & ( (!\alu_cont[2]~input_o  & ((((\alu_B_mux|Mux3~0_combout ))) # (\alu_A_mux|mux2_output[12]~12_combout ))) # (\alu_cont[2]~input_o  & 
// ((((!\alu_B_mux|Mux0~0_combout )) # (\alu_A_mux|mux2_output[13]~13_combout )))) ) )

	.dataa(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datab(!\alu_cont[2]~input_o ),
	.datac(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datad(!\alu_B_mux|Mux0~0_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_B_mux|Mux3~0_combout ),
	.datag(!\alu_cont[1]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~7 .extended_lut = "on";
defparam \alu_unit|Selector15~7 .lut_mask = 64'h343477477B7BFFCF;
defparam \alu_unit|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \alu_unit|Selector15~5 (
// Equation(s):
// \alu_unit|Selector15~5_combout  = ( \alu_unit|Selector15~3_combout  & ( \alu_unit|Selector15~7_combout  & ( (!\alu_unit|Selector15~6_combout ) # (((\alu_unit|Selector4~0_combout  & \alu_unit|Add0~49_sumout )) # (\alu_unit|Selector15~4_combout )) ) ) ) # ( 
// !\alu_unit|Selector15~3_combout  & ( \alu_unit|Selector15~7_combout  & ( ((\alu_unit|Selector4~0_combout  & \alu_unit|Add0~49_sumout )) # (\alu_unit|Selector15~4_combout ) ) ) ) # ( \alu_unit|Selector15~3_combout  & ( !\alu_unit|Selector15~7_combout  & ( 
// ((\alu_unit|Selector4~0_combout  & \alu_unit|Add0~49_sumout )) # (\alu_unit|Selector15~4_combout ) ) ) ) # ( !\alu_unit|Selector15~3_combout  & ( !\alu_unit|Selector15~7_combout  & ( ((\alu_unit|Selector4~0_combout  & \alu_unit|Add0~49_sumout )) # 
// (\alu_unit|Selector15~4_combout ) ) ) )

	.dataa(!\alu_unit|Selector15~6_combout ),
	.datab(!\alu_unit|Selector15~4_combout ),
	.datac(!\alu_unit|Selector4~0_combout ),
	.datad(!\alu_unit|Add0~49_sumout ),
	.datae(!\alu_unit|Selector15~3_combout ),
	.dataf(!\alu_unit|Selector15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector15~5 .extended_lut = "off";
defparam \alu_unit|Selector15~5 .lut_mask = 64'h333F333F333FBBBF;
defparam \alu_unit|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \alu_unit|alu_out[12] (
// Equation(s):
// \alu_unit|alu_out [12] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [12] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector15~5_combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector15~5_combout ),
	.datac(gnd),
	.datad(!\alu_unit|alu_out [12]),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[12] .extended_lut = "off";
defparam \alu_unit|alu_out[12] .lut_mask = 64'h3333333300FF00FF;
defparam \alu_unit|alu_out[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N35
dffeas \reg_alu_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[12] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N52
cyclonev_io_ibuf \data_from_mem[12]~input (
	.i(data_from_mem[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[12]~input_o ));
// synopsys translate_off
defparam \data_from_mem[12]~input .bus_hold = "false";
defparam \data_from_mem[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \mdr_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[12] .is_wysiwyg = "true";
defparam \mdr_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[12]~12 (
// Equation(s):
// \reg_write_src_mux|mux2_output[12]~12_combout  = ( \mdr_flopr|q [12] & ( (\reg_alu_flopr|q [12]) # (\reg_write_src~input_o ) ) ) # ( !\mdr_flopr|q [12] & ( (!\reg_write_src~input_o  & \reg_alu_flopr|q [12]) ) )

	.dataa(!\reg_write_src~input_o ),
	.datab(gnd),
	.datac(!\reg_alu_flopr|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mdr_flopr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[12]~12 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[12]~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \reg_write_src_mux|mux2_output[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N2
dffeas \reg_file|RAM~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~172 .is_wysiwyg = "true";
defparam \reg_file|RAM~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \reg_file|RAM~574 (
// Equation(s):
// \reg_file|RAM~574_combout  = ( \reg_file|RAM~156_q  & ( \reg_file|RAM~140_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~172_q ))) # (\instruction[8]~input_o  & (((\reg_file|RAM~188_q  & \instruction[9]~input_o )))) ) 
// ) ) # ( !\reg_file|RAM~156_q  & ( \reg_file|RAM~140_q  & ( (!\instruction[9]~input_o ) # ((!\instruction[8]~input_o  & (\reg_file|RAM~172_q )) # (\instruction[8]~input_o  & ((\reg_file|RAM~188_q )))) ) ) ) # ( \reg_file|RAM~156_q  & ( !\reg_file|RAM~140_q 
//  & ( (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~172_q )) # (\instruction[8]~input_o  & ((\reg_file|RAM~188_q ))))) ) ) ) # ( !\reg_file|RAM~156_q  & ( !\reg_file|RAM~140_q  & ( (!\instruction[8]~input_o  & 
// (\reg_file|RAM~172_q  & ((\instruction[9]~input_o )))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o ) # (\reg_file|RAM~188_q )))) ) ) )

	.dataa(!\reg_file|RAM~172_q ),
	.datab(!\reg_file|RAM~188_q ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~156_q ),
	.dataf(!\reg_file|RAM~140_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~574 .extended_lut = "off";
defparam \reg_file|RAM~574 .lut_mask = 64'h0F530053FF53F053;
defparam \reg_file|RAM~574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \reg_file|RAM~573 (
// Equation(s):
// \reg_file|RAM~573_combout  = ( \reg_file|RAM~92_q  & ( \reg_file|RAM~76_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~108_q ))) # (\instruction[8]~input_o  & (((\reg_file|RAM~124_q  & \instruction[9]~input_o )))) ) ) 
// ) # ( !\reg_file|RAM~92_q  & ( \reg_file|RAM~76_q  & ( (!\instruction[9]~input_o ) # ((!\instruction[8]~input_o  & (\reg_file|RAM~108_q )) # (\instruction[8]~input_o  & ((\reg_file|RAM~124_q )))) ) ) ) # ( \reg_file|RAM~92_q  & ( !\reg_file|RAM~76_q  & ( 
// (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & (\reg_file|RAM~108_q )) # (\instruction[8]~input_o  & ((\reg_file|RAM~124_q ))))) ) ) ) # ( !\reg_file|RAM~92_q  & ( !\reg_file|RAM~76_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~108_q  & 
// ((\instruction[9]~input_o )))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o ) # (\reg_file|RAM~124_q )))) ) ) )

	.dataa(!\reg_file|RAM~108_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~124_q ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~92_q ),
	.dataf(!\reg_file|RAM~76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~573 .extended_lut = "off";
defparam \reg_file|RAM~573 .lut_mask = 64'h33470047FF47CC47;
defparam \reg_file|RAM~573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \reg_file|RAM~575 (
// Equation(s):
// \reg_file|RAM~575_combout  = ( \reg_file|RAM~220_q  & ( \reg_file|RAM~204_q  & ( (!\instruction[9]~input_o ) # ((!\instruction[8]~input_o  & ((\reg_file|RAM~236_q ))) # (\instruction[8]~input_o  & (\reg_file|RAM~252_q ))) ) ) ) # ( !\reg_file|RAM~220_q  & 
// ( \reg_file|RAM~204_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o ) # (\reg_file|RAM~236_q )))) # (\instruction[8]~input_o  & (\reg_file|RAM~252_q  & ((\instruction[9]~input_o )))) ) ) ) # ( \reg_file|RAM~220_q  & ( !\reg_file|RAM~204_q  
// & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~236_q  & \instruction[9]~input_o )))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~252_q ))) ) ) ) # ( !\reg_file|RAM~220_q  & ( !\reg_file|RAM~204_q  & ( 
// (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & ((\reg_file|RAM~236_q ))) # (\instruction[8]~input_o  & (\reg_file|RAM~252_q )))) ) ) )

	.dataa(!\reg_file|RAM~252_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~236_q ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~220_q ),
	.dataf(!\reg_file|RAM~204_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~575 .extended_lut = "off";
defparam \reg_file|RAM~575 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \reg_file|RAM~575 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \reg_file|RAM~572 (
// Equation(s):
// \reg_file|RAM~572_combout  = ( \reg_file|RAM~60_q  & ( \reg_file|RAM~12_q  & ( (!\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~28_q ))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o  & \reg_file|RAM~44_q )))) ) ) ) 
// # ( !\reg_file|RAM~60_q  & ( \reg_file|RAM~12_q  & ( (!\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~28_q ))) # (\instruction[9]~input_o  & (((\reg_file|RAM~44_q ) # (\instruction[8]~input_o )))) ) ) ) # ( \reg_file|RAM~60_q  
// & ( !\reg_file|RAM~12_q  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~28_q  & (\instruction[8]~input_o ))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o  & \reg_file|RAM~44_q )))) ) ) ) # ( !\reg_file|RAM~60_q  & ( !\reg_file|RAM~12_q  & ( 
// (!\instruction[9]~input_o  & (\reg_file|RAM~28_q  & (\instruction[8]~input_o ))) # (\instruction[9]~input_o  & (((\reg_file|RAM~44_q ) # (\instruction[8]~input_o )))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\reg_file|RAM~28_q ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\reg_file|RAM~44_q ),
	.datae(!\reg_file|RAM~60_q ),
	.dataf(!\reg_file|RAM~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~572 .extended_lut = "off";
defparam \reg_file|RAM~572 .lut_mask = 64'h07570252A7F7A2F2;
defparam \reg_file|RAM~572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \reg_file|RAM~576 (
// Equation(s):
// \reg_file|RAM~576_combout  = ( \reg_file|RAM~575_combout  & ( \reg_file|RAM~572_combout  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o ) # ((\reg_file|RAM~573_combout )))) # (\instruction[11]~input_o  & (((\reg_file|RAM~574_combout )) # 
// (\instruction[10]~input_o ))) ) ) ) # ( !\reg_file|RAM~575_combout  & ( \reg_file|RAM~572_combout  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o ) # ((\reg_file|RAM~573_combout )))) # (\instruction[11]~input_o  & (!\instruction[10]~input_o 
//  & (\reg_file|RAM~574_combout ))) ) ) ) # ( \reg_file|RAM~575_combout  & ( !\reg_file|RAM~572_combout  & ( (!\instruction[11]~input_o  & (\instruction[10]~input_o  & ((\reg_file|RAM~573_combout )))) # (\instruction[11]~input_o  & 
// (((\reg_file|RAM~574_combout )) # (\instruction[10]~input_o ))) ) ) ) # ( !\reg_file|RAM~575_combout  & ( !\reg_file|RAM~572_combout  & ( (!\instruction[11]~input_o  & (\instruction[10]~input_o  & ((\reg_file|RAM~573_combout )))) # 
// (\instruction[11]~input_o  & (!\instruction[10]~input_o  & (\reg_file|RAM~574_combout ))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~574_combout ),
	.datad(!\reg_file|RAM~573_combout ),
	.datae(!\reg_file|RAM~575_combout ),
	.dataf(!\reg_file|RAM~572_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~576 .extended_lut = "off";
defparam \reg_file|RAM~576 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|RAM~576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N44
dffeas \reg_A_flopr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~576_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[12] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \pc_flopenr|q[12]~feeder (
// Equation(s):
// \pc_flopenr|q[12]~feeder_combout  = ( \reg_A_flopr|q [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[12]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \pc_flopenr|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[12]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[12] .is_wysiwyg = "true";
defparam \pc_flopenr|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \alu_A_mux|mux2_output[12]~12 (
// Equation(s):
// \alu_A_mux|mux2_output[12]~12_combout  = ( \reg_A_flopr|q [12] & ( (\alu_A_src~input_o ) # (\pc_flopenr|q [12]) ) ) # ( !\reg_A_flopr|q [12] & ( (\pc_flopenr|q [12] & !\alu_A_src~input_o ) ) )

	.dataa(!\pc_flopenr|q [12]),
	.datab(gnd),
	.datac(!\alu_A_src~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[12]~12 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[12]~12 .lut_mask = 64'h505050505F5F5F5F;
defparam \alu_A_mux|mux2_output[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \alu_unit|Selector14~4 (
// Equation(s):
// \alu_unit|Selector14~4_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector14~3_combout  & ((!\alu_cont[2]~input_o ) # (\alu_A_mux|mux2_output[12]~12_combout ))) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector14~3_combout  & ((!\alu_cont[2]~input_o ) # (\alu_B_mux|Mux4~0_combout ))) ) ) ) # ( \alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector14~3_combout  ) ) ) # ( 
// !\alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector14~3_combout  ) ) )

	.dataa(!\alu_B_mux|Mux4~0_combout ),
	.datab(!\alu_unit|Selector14~3_combout ),
	.datac(!\alu_cont[2]~input_o ),
	.datad(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector14~4 .extended_lut = "off";
defparam \alu_unit|Selector14~4 .lut_mask = 64'h3333333331313033;
defparam \alu_unit|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \alu_unit|ShiftLeft0~5 (
// Equation(s):
// \alu_unit|ShiftLeft0~5_combout  = ( \alu_B_mux|Mux15~0_combout  & ( \alu_A_mux|mux2_output[10]~10_combout  & ( (!\alu_B_mux|Mux14~0_combout ) # (\alu_A_mux|mux2_output[8]~11_combout ) ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( 
// \alu_A_mux|mux2_output[10]~10_combout  & ( (!\alu_B_mux|Mux14~0_combout  & ((\alu_A_mux|mux2_output[11]~7_combout ))) # (\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[9]~9_combout )) ) ) ) # ( \alu_B_mux|Mux15~0_combout  & ( 
// !\alu_A_mux|mux2_output[10]~10_combout  & ( (\alu_A_mux|mux2_output[8]~11_combout  & \alu_B_mux|Mux14~0_combout ) ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( !\alu_A_mux|mux2_output[10]~10_combout  & ( (!\alu_B_mux|Mux14~0_combout  & 
// ((\alu_A_mux|mux2_output[11]~7_combout ))) # (\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[9]~9_combout )) ) ) )

	.dataa(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datab(!\alu_B_mux|Mux14~0_combout ),
	.datac(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datad(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datae(!\alu_B_mux|Mux15~0_combout ),
	.dataf(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~5 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~5 .lut_mask = 64'h03CF111103CFDDDD;
defparam \alu_unit|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N9
cyclonev_lcell_comb \alu_unit|Selector11~1 (
// Equation(s):
// \alu_unit|Selector11~1_combout  = ( \reg_B_flopr|q [3] & ( \reg_B_flopr|q [2] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & (!\reg_B_flopr|q [15])) # (\alu_B_src[0]~input_o  & ((\immediate_flopr|q [3]))))) ) ) ) # ( !\reg_B_flopr|q [3] & ( 
// \reg_B_flopr|q [2] & ( (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & \immediate_flopr|q [3])) ) ) ) # ( \reg_B_flopr|q [3] & ( !\reg_B_flopr|q [2] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # (\immediate_flopr|q [3]))) ) ) ) # ( 
// !\reg_B_flopr|q [3] & ( !\reg_B_flopr|q [2] & ( (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & \immediate_flopr|q [3])) ) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(!\alu_B_src[1]~input_o ),
	.datac(!\reg_B_flopr|q [15]),
	.datad(!\immediate_flopr|q [3]),
	.datae(!\reg_B_flopr|q [3]),
	.dataf(!\reg_B_flopr|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~1 .extended_lut = "off";
defparam \alu_unit|Selector11~1 .lut_mask = 64'h004488CC004480C4;
defparam \alu_unit|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \alu_unit|Selector11~2 (
// Equation(s):
// \alu_unit|Selector11~2_combout  = ( \alu_B_mux|Mux0~0_combout  & ( !\alu_unit|Selector11~1_combout  ) ) # ( !\alu_B_mux|Mux0~0_combout  & ( !\alu_unit|Selector11~1_combout  & ( (!\alu_unit|always0~2_combout  & (!\alu_unit|always0~1_combout  & 
// (!\alu_unit|always0~3_combout  & !\alu_unit|always0~0_combout ))) ) ) )

	.dataa(!\alu_unit|always0~2_combout ),
	.datab(!\alu_unit|always0~1_combout ),
	.datac(!\alu_unit|always0~3_combout ),
	.datad(!\alu_unit|always0~0_combout ),
	.datae(!\alu_B_mux|Mux0~0_combout ),
	.dataf(!\alu_unit|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~2 .extended_lut = "off";
defparam \alu_unit|Selector11~2 .lut_mask = 64'h8000FFFF00000000;
defparam \alu_unit|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \alu_unit|Selector14~0 (
// Equation(s):
// \alu_unit|Selector14~0_combout  = ( \alu_unit|Selector11~2_combout  & ( \alu_unit|ShiftLeft0~3_combout  & ( (!\alu_unit|Selector11~4_combout  & ((!\alu_unit|ShiftLeft0~2_combout  & ((\alu_unit|ShiftLeft0~5_combout ))) # (\alu_unit|ShiftLeft0~2_combout  & 
// (\alu_unit|ShiftLeft0~4_combout )))) # (\alu_unit|Selector11~4_combout  & (((\alu_unit|ShiftLeft0~5_combout )))) ) ) ) # ( !\alu_unit|Selector11~2_combout  & ( \alu_unit|ShiftLeft0~3_combout  & ( (!\alu_unit|Selector11~4_combout  & 
// \alu_unit|ShiftLeft0~2_combout ) ) ) ) # ( \alu_unit|Selector11~2_combout  & ( !\alu_unit|ShiftLeft0~3_combout  & ( (!\alu_unit|Selector11~4_combout  & ((!\alu_unit|ShiftLeft0~2_combout  & ((\alu_unit|ShiftLeft0~5_combout ))) # 
// (\alu_unit|ShiftLeft0~2_combout  & (\alu_unit|ShiftLeft0~4_combout )))) # (\alu_unit|Selector11~4_combout  & (((\alu_unit|ShiftLeft0~5_combout )))) ) ) )

	.dataa(!\alu_unit|Selector11~4_combout ),
	.datab(!\alu_unit|ShiftLeft0~2_combout ),
	.datac(!\alu_unit|ShiftLeft0~4_combout ),
	.datad(!\alu_unit|ShiftLeft0~5_combout ),
	.datae(!\alu_unit|Selector11~2_combout ),
	.dataf(!\alu_unit|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector14~0 .extended_lut = "off";
defparam \alu_unit|Selector14~0 .lut_mask = 64'h000002DF222202DF;
defparam \alu_unit|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \alu_unit|Selector14~5 (
// Equation(s):
// \alu_unit|Selector14~5_combout  = ( \alu_unit|Selector14~0_combout  & ( (!\alu_cont[0]~input_o  & (!\alu_unit|Add1~5_sumout  & \alu_cont[2]~input_o )) ) ) # ( !\alu_unit|Selector14~0_combout  & ( (\alu_cont[2]~input_o  & ((!\alu_unit|Add1~5_sumout ) # 
// (\alu_cont[0]~input_o ))) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(gnd),
	.datac(!\alu_unit|Add1~5_sumout ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector14~5 .extended_lut = "off";
defparam \alu_unit|Selector14~5 .lut_mask = 64'h00F500F500A000A0;
defparam \alu_unit|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \alu_unit|Selector14~2 (
// Equation(s):
// \alu_unit|Selector14~2_combout  = ( \alu_unit|Selector11~5_combout  & ( \alu_unit|Selector14~5_combout  & ( (!\alu_unit|Selector14~1_combout ) # (((\alu_unit|Add0~5_sumout  & \alu_unit|Selector4~0_combout )) # (\alu_unit|Selector14~4_combout )) ) ) ) # ( 
// !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector14~5_combout  & ( (!\alu_unit|Selector14~1_combout ) # ((\alu_unit|Add0~5_sumout  & \alu_unit|Selector4~0_combout )) ) ) ) # ( \alu_unit|Selector11~5_combout  & ( !\alu_unit|Selector14~5_combout  & ( 
// (!\alu_unit|Selector14~1_combout ) # (((\alu_unit|Add0~5_sumout  & \alu_unit|Selector4~0_combout )) # (\alu_unit|Selector14~4_combout )) ) ) ) # ( !\alu_unit|Selector11~5_combout  & ( !\alu_unit|Selector14~5_combout  & ( (!\alu_unit|Selector14~1_combout ) 
// # (((\alu_unit|Add0~5_sumout  & \alu_unit|Selector4~0_combout )) # (\alu_unit|Selector14~4_combout )) ) ) )

	.dataa(!\alu_unit|Add0~5_sumout ),
	.datab(!\alu_unit|Selector14~1_combout ),
	.datac(!\alu_unit|Selector14~4_combout ),
	.datad(!\alu_unit|Selector4~0_combout ),
	.datae(!\alu_unit|Selector11~5_combout ),
	.dataf(!\alu_unit|Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector14~2 .extended_lut = "off";
defparam \alu_unit|Selector14~2 .lut_mask = 64'hCFDFCFDFCCDDCFDF;
defparam \alu_unit|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \alu_unit|alu_out[11] (
// Equation(s):
// \alu_unit|alu_out [11] = ( \alu_unit|alu_out [11] & ( \alu_unit|Selector14~2_combout  ) ) # ( !\alu_unit|alu_out [11] & ( \alu_unit|Selector14~2_combout  & ( !\alu_unit|WideOr2~0_combout  ) ) ) # ( \alu_unit|alu_out [11] & ( 
// !\alu_unit|Selector14~2_combout  & ( \alu_unit|WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_unit|WideOr2~0_combout ),
	.datae(!\alu_unit|alu_out [11]),
	.dataf(!\alu_unit|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[11] .extended_lut = "off";
defparam \alu_unit|alu_out[11] .lut_mask = 64'h000000FFFF00FFFF;
defparam \alu_unit|alu_out[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N35
dffeas \reg_alu_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[11] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \data_from_mem[11]~input (
	.i(data_from_mem[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[11]~input_o ));
// synopsys translate_off
defparam \data_from_mem[11]~input .bus_hold = "false";
defparam \data_from_mem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y3_N49
dffeas \mdr_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[11] .is_wysiwyg = "true";
defparam \mdr_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[11]~11 (
// Equation(s):
// \reg_write_src_mux|mux2_output[11]~11_combout  = ( \mdr_flopr|q [11] & ( (\reg_write_src~input_o ) # (\reg_alu_flopr|q [11]) ) ) # ( !\mdr_flopr|q [11] & ( (\reg_alu_flopr|q [11] & !\reg_write_src~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_alu_flopr|q [11]),
	.datad(!\reg_write_src~input_o ),
	.datae(gnd),
	.dataf(!\mdr_flopr|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[11]~11 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[11]~11 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \reg_write_src_mux|mux2_output[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N44
dffeas \reg_file|RAM~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~75 .is_wysiwyg = "true";
defparam \reg_file|RAM~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \reg_file|RAM~647 (
// Equation(s):
// \reg_file|RAM~647_combout  = ( \reg_file|RAM~203_q  & ( \reg_file|RAM~139_q  & ( ((!\instruction[2]~input_o  & ((\reg_file|RAM~11_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~75_q ))) # (\instruction[3]~input_o ) ) ) ) # ( !\reg_file|RAM~203_q  & ( 
// \reg_file|RAM~139_q  & ( (!\instruction[2]~input_o  & (((\reg_file|RAM~11_q ) # (\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (\reg_file|RAM~75_q  & (!\instruction[3]~input_o ))) ) ) ) # ( \reg_file|RAM~203_q  & ( !\reg_file|RAM~139_q  & ( 
// (!\instruction[2]~input_o  & (((!\instruction[3]~input_o  & \reg_file|RAM~11_q )))) # (\instruction[2]~input_o  & (((\instruction[3]~input_o )) # (\reg_file|RAM~75_q ))) ) ) ) # ( !\reg_file|RAM~203_q  & ( !\reg_file|RAM~139_q  & ( 
// (!\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~11_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~75_q )))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~75_q ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~11_q ),
	.datae(!\reg_file|RAM~203_q ),
	.dataf(!\reg_file|RAM~139_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~647 .extended_lut = "off";
defparam \reg_file|RAM~647 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|RAM~647 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N39
cyclonev_lcell_comb \reg_file|RAM~648 (
// Equation(s):
// \reg_file|RAM~648_combout  = ( \reg_file|RAM~27_q  & ( \reg_file|RAM~219_q  & ( (!\instruction[2]~input_o  & (((!\reg_file|RAM~155_q ) # (!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & ((!\reg_file|RAM~91_q ) # ((\instruction[3]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~27_q  & ( \reg_file|RAM~219_q  & ( (!\instruction[2]~input_o  & (((!\reg_file|RAM~155_q  & \instruction[3]~input_o )))) # (\instruction[2]~input_o  & ((!\reg_file|RAM~91_q ) # ((\instruction[3]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~27_q  & ( !\reg_file|RAM~219_q  & ( (!\instruction[2]~input_o  & (((!\reg_file|RAM~155_q ) # (!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & (!\reg_file|RAM~91_q  & ((!\instruction[3]~input_o )))) ) ) ) # ( !\reg_file|RAM~27_q  
// & ( !\reg_file|RAM~219_q  & ( (!\instruction[2]~input_o  & (((!\reg_file|RAM~155_q  & \instruction[3]~input_o )))) # (\instruction[2]~input_o  & (!\reg_file|RAM~91_q  & ((!\instruction[3]~input_o )))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~91_q ),
	.datac(!\reg_file|RAM~155_q ),
	.datad(!\instruction[3]~input_o ),
	.datae(!\reg_file|RAM~27_q ),
	.dataf(!\reg_file|RAM~219_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~648 .extended_lut = "off";
defparam \reg_file|RAM~648 .lut_mask = 64'h44A0EEA044F5EEF5;
defparam \reg_file|RAM~648 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N12
cyclonev_lcell_comb \reg_file|RAM~650 (
// Equation(s):
// \reg_file|RAM~650_combout  = ( \reg_file|RAM~187_q  & ( \reg_file|RAM~59_q  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o )))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~123_q ))) # (\instruction[3]~input_o  
// & (\reg_file|RAM~251_q )))) ) ) ) # ( !\reg_file|RAM~187_q  & ( \reg_file|RAM~59_q  & ( (\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~123_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~251_q )))) ) ) ) # ( 
// \reg_file|RAM~187_q  & ( !\reg_file|RAM~59_q  & ( (!\instruction[2]~input_o ) # ((!\instruction[3]~input_o  & ((\reg_file|RAM~123_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~251_q ))) ) ) ) # ( !\reg_file|RAM~187_q  & ( !\reg_file|RAM~59_q  & ( 
// (!\instruction[2]~input_o  & (((!\instruction[3]~input_o )))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~123_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~251_q )))) ) ) )

	.dataa(!\reg_file|RAM~251_q ),
	.datab(!\instruction[2]~input_o ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~123_q ),
	.datae(!\reg_file|RAM~187_q ),
	.dataf(!\reg_file|RAM~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~650 .extended_lut = "off";
defparam \reg_file|RAM~650 .lut_mask = 64'hC1F1CDFD01310D3D;
defparam \reg_file|RAM~650 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \reg_file|RAM~649 (
// Equation(s):
// \reg_file|RAM~649_combout  = ( \reg_file|RAM~107_q  & ( \reg_file|RAM~43_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~235_q )))) ) ) ) # ( !\reg_file|RAM~107_q  & 
// ( \reg_file|RAM~43_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~235_q ))))) ) ) ) # ( 
// \reg_file|RAM~107_q  & ( !\reg_file|RAM~43_q  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~235_q ))))) ) 
// ) ) # ( !\reg_file|RAM~107_q  & ( !\reg_file|RAM~43_q  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~171_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~235_q ))))) ) ) )

	.dataa(!\instruction[3]~input_o ),
	.datab(!\reg_file|RAM~171_q ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~235_q ),
	.datae(!\reg_file|RAM~107_q ),
	.dataf(!\reg_file|RAM~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~649 .extended_lut = "off";
defparam \reg_file|RAM~649 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg_file|RAM~649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N6
cyclonev_lcell_comb \reg_file|RAM~651 (
// Equation(s):
// \reg_file|RAM~651_combout  = ( \reg_file|RAM~650_combout  & ( \reg_file|RAM~649_combout  & ( ((!\instruction[0]~input_o  & (\reg_file|RAM~647_combout )) # (\instruction[0]~input_o  & ((\reg_file|RAM~648_combout )))) # (\instruction[1]~input_o ) ) ) ) # ( 
// !\reg_file|RAM~650_combout  & ( \reg_file|RAM~649_combout  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~647_combout )) # (\instruction[0]~input_o  & ((\reg_file|RAM~648_combout ))))) # (\instruction[1]~input_o  & 
// (!\instruction[0]~input_o )) ) ) ) # ( \reg_file|RAM~650_combout  & ( !\reg_file|RAM~649_combout  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~647_combout )) # (\instruction[0]~input_o  & ((\reg_file|RAM~648_combout ))))) 
// # (\instruction[1]~input_o  & (\instruction[0]~input_o )) ) ) ) # ( !\reg_file|RAM~650_combout  & ( !\reg_file|RAM~649_combout  & ( (!\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~647_combout )) # (\instruction[0]~input_o  & 
// ((\reg_file|RAM~648_combout ))))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~647_combout ),
	.datad(!\reg_file|RAM~648_combout ),
	.datae(!\reg_file|RAM~650_combout ),
	.dataf(!\reg_file|RAM~649_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~651 .extended_lut = "off";
defparam \reg_file|RAM~651 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|RAM~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N8
dffeas \reg_B_flopr|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[11] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N33
cyclonev_lcell_comb \alu_unit|always0~3 (
// Equation(s):
// \alu_unit|always0~3_combout  = ( \reg_B_flopr|q [8] & ( \reg_B_flopr|q [9] & ( (!\alu_B_src[1]~input_o  & !\alu_B_src[0]~input_o ) ) ) ) # ( !\reg_B_flopr|q [8] & ( \reg_B_flopr|q [9] & ( (!\alu_B_src[1]~input_o  & !\alu_B_src[0]~input_o ) ) ) ) # ( 
// \reg_B_flopr|q [8] & ( !\reg_B_flopr|q [9] & ( (!\alu_B_src[1]~input_o  & !\alu_B_src[0]~input_o ) ) ) ) # ( !\reg_B_flopr|q [8] & ( !\reg_B_flopr|q [9] & ( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [10]) # (\reg_B_flopr|q 
// [11])))) ) ) )

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\reg_B_flopr|q [11]),
	.datac(!\reg_B_flopr|q [10]),
	.datad(!\alu_B_src[0]~input_o ),
	.datae(!\reg_B_flopr|q [8]),
	.dataf(!\reg_B_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~3 .extended_lut = "off";
defparam \alu_unit|always0~3 .lut_mask = 64'h2A00AA00AA00AA00;
defparam \alu_unit|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \alu_unit|Selector11~4 (
// Equation(s):
// \alu_unit|Selector11~4_combout  = ( !\alu_B_mux|Mux0~0_combout  & ( \alu_unit|always0~3_combout  ) ) # ( !\alu_B_mux|Mux0~0_combout  & ( !\alu_unit|always0~3_combout  & ( (((\alu_unit|always0~2_combout ) # (\alu_unit|always0~0_combout )) # 
// (\alu_unit|always0~1_combout )) # (\alu_unit|Selector11~3_combout ) ) ) )

	.dataa(!\alu_unit|Selector11~3_combout ),
	.datab(!\alu_unit|always0~1_combout ),
	.datac(!\alu_unit|always0~0_combout ),
	.datad(!\alu_unit|always0~2_combout ),
	.datae(!\alu_B_mux|Mux0~0_combout ),
	.dataf(!\alu_unit|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~4 .extended_lut = "off";
defparam \alu_unit|Selector11~4 .lut_mask = 64'h7FFF0000FFFF0000;
defparam \alu_unit|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \alu_unit|Selector13~0 (
// Equation(s):
// \alu_unit|Selector13~0_combout  = ( \alu_unit|Selector11~4_combout  & ( \alu_unit|Selector11~2_combout  & ( \alu_unit|ShiftLeft0~12_combout  ) ) ) # ( !\alu_unit|Selector11~4_combout  & ( \alu_unit|Selector11~2_combout  & ( 
// (!\alu_unit|ShiftLeft0~2_combout  & ((\alu_unit|ShiftLeft0~12_combout ))) # (\alu_unit|ShiftLeft0~2_combout  & (\alu_unit|ShiftLeft0~9_combout )) ) ) ) # ( !\alu_unit|Selector11~4_combout  & ( !\alu_unit|Selector11~2_combout  & ( 
// (\alu_unit|ShiftLeft0~7_combout  & \alu_unit|ShiftLeft0~2_combout ) ) ) )

	.dataa(!\alu_unit|ShiftLeft0~9_combout ),
	.datab(!\alu_unit|ShiftLeft0~12_combout ),
	.datac(!\alu_unit|ShiftLeft0~7_combout ),
	.datad(!\alu_unit|ShiftLeft0~2_combout ),
	.datae(!\alu_unit|Selector11~4_combout ),
	.dataf(!\alu_unit|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector13~0 .extended_lut = "off";
defparam \alu_unit|Selector13~0 .lut_mask = 64'h000F000033553333;
defparam \alu_unit|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \alu_unit|Selector13~5 (
// Equation(s):
// \alu_unit|Selector13~5_combout  = ( \alu_unit|Selector13~0_combout  & ( (\alu_cont[2]~input_o  & (!\alu_unit|Add1~45_sumout  & !\alu_cont[0]~input_o )) ) ) # ( !\alu_unit|Selector13~0_combout  & ( (\alu_cont[2]~input_o  & ((!\alu_unit|Add1~45_sumout ) # 
// (\alu_cont[0]~input_o ))) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(gnd),
	.datac(!\alu_unit|Add1~45_sumout ),
	.datad(!\alu_cont[0]~input_o ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector13~5 .extended_lut = "off";
defparam \alu_unit|Selector13~5 .lut_mask = 64'h5055505550005000;
defparam \alu_unit|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N48
cyclonev_lcell_comb \alu_B_mux|Mux5~0 (
// Equation(s):
// \alu_B_mux|Mux5~0_combout  = ( !\alu_B_src[1]~input_o  & ( (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_B_src[0]~input_o ),
	.datad(!\reg_B_flopr|q [10]),
	.datae(gnd),
	.dataf(!\alu_B_src[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux5~0 .extended_lut = "off";
defparam \alu_B_mux|Mux5~0 .lut_mask = 64'h00F000F000000000;
defparam \alu_B_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \alu_unit|Selector13~3 (
// Equation(s):
// \alu_unit|Selector13~3_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~0_combout  & ( ((\alu_cont[2]~input_o ) # (\alu_A_mux|mux2_output[10]~10_combout )) # (\alu_B_mux|Mux5~0_combout ) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~0_combout  & ( ((!\alu_cont[1]~input_o  & (\alu_B_mux|Mux5~0_combout  & \alu_A_mux|mux2_output[10]~10_combout )) # (\alu_cont[1]~input_o  & (!\alu_B_mux|Mux5~0_combout  $ (!\alu_A_mux|mux2_output[10]~10_combout )))) # 
// (\alu_cont[2]~input_o ) ) ) )

	.dataa(!\alu_cont[1]~input_o ),
	.datab(!\alu_B_mux|Mux5~0_combout ),
	.datac(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector13~3 .extended_lut = "off";
defparam \alu_unit|Selector13~3 .lut_mask = 64'h0000000016FF3FFF;
defparam \alu_unit|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \alu_unit|Selector13~4 (
// Equation(s):
// \alu_unit|Selector13~4_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector13~3_combout  & ((!\alu_cont[2]~input_o ) # (\alu_A_mux|mux2_output[11]~7_combout ))) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector13~3_combout  & ((!\alu_cont[2]~input_o ) # (\alu_B_mux|Mux5~0_combout ))) ) ) ) # ( \alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector13~3_combout  ) ) ) # ( 
// !\alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector13~3_combout  ) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_unit|Selector13~3_combout ),
	.datac(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datad(!\alu_B_mux|Mux5~0_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector13~4 .extended_lut = "off";
defparam \alu_unit|Selector13~4 .lut_mask = 64'h3333333322332323;
defparam \alu_unit|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N48
cyclonev_lcell_comb \alu_unit|Selector13~1 (
// Equation(s):
// \alu_unit|Selector13~1_combout  = ( \alu_unit|Add4~45_sumout  & ( \alu_unit|Selector11~7_combout  & ( (!\alu_unit|Selector7~1_combout  & (!\alu_A_mux|mux2_output[10]~10_combout  & ((!\alu_B_mux|Mux13~0_combout ) # (!\alu_unit|Selector11~6_combout )))) ) ) 
// ) # ( !\alu_unit|Add4~45_sumout  & ( \alu_unit|Selector11~7_combout  & ( (!\alu_A_mux|mux2_output[10]~10_combout  & ((!\alu_B_mux|Mux13~0_combout ) # (!\alu_unit|Selector11~6_combout ))) ) ) ) # ( \alu_unit|Add4~45_sumout  & ( 
// !\alu_unit|Selector11~7_combout  & ( (!\alu_unit|Selector7~1_combout  & ((!\alu_B_mux|Mux13~0_combout ) # (!\alu_unit|Selector11~6_combout ))) ) ) ) # ( !\alu_unit|Add4~45_sumout  & ( !\alu_unit|Selector11~7_combout  & ( (!\alu_B_mux|Mux13~0_combout ) # 
// (!\alu_unit|Selector11~6_combout ) ) ) )

	.dataa(!\alu_unit|Selector7~1_combout ),
	.datab(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datac(!\alu_B_mux|Mux13~0_combout ),
	.datad(!\alu_unit|Selector11~6_combout ),
	.datae(!\alu_unit|Add4~45_sumout ),
	.dataf(!\alu_unit|Selector11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector13~1 .extended_lut = "off";
defparam \alu_unit|Selector13~1 .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \alu_unit|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \alu_unit|Selector13~2 (
// Equation(s):
// \alu_unit|Selector13~2_combout  = ( \alu_unit|Add0~45_sumout  & ( \alu_unit|Selector13~1_combout  & ( ((\alu_unit|Selector13~4_combout  & ((!\alu_unit|Selector13~5_combout ) # (\alu_unit|Selector11~5_combout )))) # (\alu_unit|Selector4~0_combout ) ) ) ) # 
// ( !\alu_unit|Add0~45_sumout  & ( \alu_unit|Selector13~1_combout  & ( (\alu_unit|Selector13~4_combout  & ((!\alu_unit|Selector13~5_combout ) # (\alu_unit|Selector11~5_combout ))) ) ) ) # ( \alu_unit|Add0~45_sumout  & ( !\alu_unit|Selector13~1_combout  ) ) 
// # ( !\alu_unit|Add0~45_sumout  & ( !\alu_unit|Selector13~1_combout  ) )

	.dataa(!\alu_unit|Selector13~5_combout ),
	.datab(!\alu_unit|Selector13~4_combout ),
	.datac(!\alu_unit|Selector4~0_combout ),
	.datad(!\alu_unit|Selector11~5_combout ),
	.datae(!\alu_unit|Add0~45_sumout ),
	.dataf(!\alu_unit|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector13~2 .extended_lut = "off";
defparam \alu_unit|Selector13~2 .lut_mask = 64'hFFFFFFFF22332F3F;
defparam \alu_unit|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N51
cyclonev_lcell_comb \alu_unit|alu_out[10] (
// Equation(s):
// \alu_unit|alu_out [10] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [10] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector13~2_combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector13~2_combout ),
	.datac(gnd),
	.datad(!\alu_unit|alu_out [10]),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[10] .extended_lut = "off";
defparam \alu_unit|alu_out[10] .lut_mask = 64'h3333333300FF00FF;
defparam \alu_unit|alu_out[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \reg_alu_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[10] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N3
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[10]~10 (
// Equation(s):
// \reg_write_src_mux|mux2_output[10]~10_combout  = ( \mdr_flopr|q [10] & ( \reg_alu_flopr|q [10] ) ) # ( !\mdr_flopr|q [10] & ( \reg_alu_flopr|q [10] & ( !\reg_write_src~input_o  ) ) ) # ( \mdr_flopr|q [10] & ( !\reg_alu_flopr|q [10] & ( 
// \reg_write_src~input_o  ) ) )

	.dataa(!\reg_write_src~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mdr_flopr|q [10]),
	.dataf(!\reg_alu_flopr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[10]~10 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[10]~10 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_write_src_mux|mux2_output[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y1_N23
dffeas \reg_file|RAM~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~10 .is_wysiwyg = "true";
defparam \reg_file|RAM~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N30
cyclonev_lcell_comb \reg_file|RAM~562 (
// Equation(s):
// \reg_file|RAM~562_combout  = ( \reg_file|RAM~42_q  & ( \reg_file|RAM~26_q  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o )) # (\reg_file|RAM~10_q ))) # (\instruction[9]~input_o  & (((!\reg_file|RAM~58_q ) # (!\instruction[8]~input_o )))) ) ) 
// ) # ( !\reg_file|RAM~42_q  & ( \reg_file|RAM~26_q  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o )) # (\reg_file|RAM~10_q ))) # (\instruction[9]~input_o  & (((!\reg_file|RAM~58_q  & \instruction[8]~input_o )))) ) ) ) # ( \reg_file|RAM~42_q  
// & ( !\reg_file|RAM~26_q  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~10_q  & ((!\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (((!\reg_file|RAM~58_q ) # (!\instruction[8]~input_o )))) ) ) ) # ( !\reg_file|RAM~42_q  & ( !\reg_file|RAM~26_q 
//  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~10_q  & ((!\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (((!\reg_file|RAM~58_q  & \instruction[8]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~10_q ),
	.datab(!\reg_file|RAM~58_q ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\instruction[8]~input_o ),
	.datae(!\reg_file|RAM~42_q ),
	.dataf(!\reg_file|RAM~26_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~562 .extended_lut = "off";
defparam \reg_file|RAM~562 .lut_mask = 64'h500C5F0C50FC5FFC;
defparam \reg_file|RAM~562 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N21
cyclonev_lcell_comb \reg_file|RAM~565 (
// Equation(s):
// \reg_file|RAM~565_combout  = ( \reg_file|RAM~218_q  & ( \reg_file|RAM~250_q  & ( ((!\instruction[9]~input_o  & (\reg_file|RAM~202_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~234_q )))) # (\instruction[8]~input_o ) ) ) ) # ( !\reg_file|RAM~218_q  & 
// ( \reg_file|RAM~250_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~202_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~234_q ))))) # (\instruction[8]~input_o  & (\instruction[9]~input_o )) ) ) ) # ( \reg_file|RAM~218_q 
//  & ( !\reg_file|RAM~250_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~202_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~234_q ))))) # (\instruction[8]~input_o  & (!\instruction[9]~input_o )) ) ) ) # ( 
// !\reg_file|RAM~218_q  & ( !\reg_file|RAM~250_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~202_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~234_q ))))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~202_q ),
	.datad(!\reg_file|RAM~234_q ),
	.datae(!\reg_file|RAM~218_q ),
	.dataf(!\reg_file|RAM~250_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~565 .extended_lut = "off";
defparam \reg_file|RAM~565 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|RAM~565 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N9
cyclonev_lcell_comb \reg_file|RAM~563 (
// Equation(s):
// \reg_file|RAM~563_combout  = ( \reg_file|RAM~90_q  & ( \reg_file|RAM~122_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~74_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~106_q ))))) # (\instruction[8]~input_o  & 
// (((\instruction[9]~input_o )))) ) ) ) # ( !\reg_file|RAM~90_q  & ( \reg_file|RAM~122_q  & ( ((!\instruction[9]~input_o  & (\reg_file|RAM~74_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~106_q )))) # (\instruction[8]~input_o ) ) ) ) # ( 
// \reg_file|RAM~90_q  & ( !\reg_file|RAM~122_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~74_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~106_q ))))) ) ) ) # ( !\reg_file|RAM~90_q  & ( !\reg_file|RAM~122_q  & ( 
// (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~74_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~106_q ))))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~74_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~106_q ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~90_q ),
	.dataf(!\reg_file|RAM~122_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~563 .extended_lut = "off";
defparam \reg_file|RAM~563 .lut_mask = 64'h770C440C773F443F;
defparam \reg_file|RAM~563 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \reg_file|RAM~564 (
// Equation(s):
// \reg_file|RAM~564_combout  = ( \reg_file|RAM~138_q  & ( \reg_file|RAM~154_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o ) # (\reg_file|RAM~170_q )))) # (\instruction[8]~input_o  & (\reg_file|RAM~186_q  & (\instruction[9]~input_o ))) ) ) 
// ) # ( !\reg_file|RAM~138_q  & ( \reg_file|RAM~154_q  & ( (\instruction[9]~input_o  & ((!\instruction[8]~input_o  & ((\reg_file|RAM~170_q ))) # (\instruction[8]~input_o  & (\reg_file|RAM~186_q )))) ) ) ) # ( \reg_file|RAM~138_q  & ( !\reg_file|RAM~154_q  & 
// ( (!\instruction[9]~input_o ) # ((!\instruction[8]~input_o  & ((\reg_file|RAM~170_q ))) # (\instruction[8]~input_o  & (\reg_file|RAM~186_q ))) ) ) ) # ( !\reg_file|RAM~138_q  & ( !\reg_file|RAM~154_q  & ( (!\instruction[8]~input_o  & 
// (((\instruction[9]~input_o  & \reg_file|RAM~170_q )))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~186_q ))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\reg_file|RAM~186_q ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\reg_file|RAM~170_q ),
	.datae(!\reg_file|RAM~138_q ),
	.dataf(!\reg_file|RAM~154_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~564 .extended_lut = "off";
defparam \reg_file|RAM~564 .lut_mask = 64'h515BF1FB010BA1AB;
defparam \reg_file|RAM~564 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N48
cyclonev_lcell_comb \reg_file|RAM~566 (
// Equation(s):
// \reg_file|RAM~566_combout  = ( \instruction[10]~input_o  & ( \reg_file|RAM~564_combout  & ( (!\instruction[11]~input_o  & ((\reg_file|RAM~563_combout ))) # (\instruction[11]~input_o  & (\reg_file|RAM~565_combout )) ) ) ) # ( !\instruction[10]~input_o  & ( 
// \reg_file|RAM~564_combout  & ( (\instruction[11]~input_o ) # (\reg_file|RAM~562_combout ) ) ) ) # ( \instruction[10]~input_o  & ( !\reg_file|RAM~564_combout  & ( (!\instruction[11]~input_o  & ((\reg_file|RAM~563_combout ))) # (\instruction[11]~input_o  & 
// (\reg_file|RAM~565_combout )) ) ) ) # ( !\instruction[10]~input_o  & ( !\reg_file|RAM~564_combout  & ( (\reg_file|RAM~562_combout  & !\instruction[11]~input_o ) ) ) )

	.dataa(!\reg_file|RAM~562_combout ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~565_combout ),
	.datad(!\reg_file|RAM~563_combout ),
	.datae(!\instruction[10]~input_o ),
	.dataf(!\reg_file|RAM~564_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~566 .extended_lut = "off";
defparam \reg_file|RAM~566 .lut_mask = 64'h444403CF777703CF;
defparam \reg_file|RAM~566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y1_N50
dffeas \reg_A_flopr|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[10] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N24
cyclonev_lcell_comb \alu_A_mux|mux2_output[10]~10 (
// Equation(s):
// \alu_A_mux|mux2_output[10]~10_combout  = ( \pc_flopenr|q [10] & ( (!\alu_A_src~input_o ) # (\reg_A_flopr|q [10]) ) ) # ( !\pc_flopenr|q [10] & ( (\alu_A_src~input_o  & \reg_A_flopr|q [10]) ) )

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_A_flopr|q [10]),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[10]~10 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[10]~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \alu_A_mux|mux2_output[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \alu_unit|Selector12~4 (
// Equation(s):
// \alu_unit|Selector12~4_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector12~3_combout  & ((!\alu_cont[2]~input_o ) # (\alu_A_mux|mux2_output[10]~10_combout ))) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector12~3_combout  & ((!\alu_cont[2]~input_o ) # (\alu_B_mux|Mux6~0_combout ))) ) ) ) # ( \alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector12~3_combout  ) ) ) # ( 
// !\alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector12~3_combout  ) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_unit|Selector12~3_combout ),
	.datac(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datad(!\alu_B_mux|Mux6~0_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector12~4 .extended_lut = "off";
defparam \alu_unit|Selector12~4 .lut_mask = 64'h3333333322332323;
defparam \alu_unit|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N18
cyclonev_lcell_comb \alu_unit|Selector12~1 (
// Equation(s):
// \alu_unit|Selector12~1_combout  = ( \alu_unit|Selector11~6_combout  & ( \alu_unit|Selector11~7_combout  & ( (!\alu_A_mux|mux2_output[9]~9_combout  & (!\alu_B_mux|Mux14~0_combout  & ((!\alu_unit|Selector7~1_combout ) # (!\alu_unit|Add4~41_sumout )))) ) ) ) 
// # ( !\alu_unit|Selector11~6_combout  & ( \alu_unit|Selector11~7_combout  & ( (!\alu_A_mux|mux2_output[9]~9_combout  & ((!\alu_unit|Selector7~1_combout ) # (!\alu_unit|Add4~41_sumout ))) ) ) ) # ( \alu_unit|Selector11~6_combout  & ( 
// !\alu_unit|Selector11~7_combout  & ( (!\alu_B_mux|Mux14~0_combout  & ((!\alu_unit|Selector7~1_combout ) # (!\alu_unit|Add4~41_sumout ))) ) ) ) # ( !\alu_unit|Selector11~6_combout  & ( !\alu_unit|Selector11~7_combout  & ( (!\alu_unit|Selector7~1_combout ) 
// # (!\alu_unit|Add4~41_sumout ) ) ) )

	.dataa(!\alu_unit|Selector7~1_combout ),
	.datab(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datac(!\alu_unit|Add4~41_sumout ),
	.datad(!\alu_B_mux|Mux14~0_combout ),
	.datae(!\alu_unit|Selector11~6_combout ),
	.dataf(!\alu_unit|Selector11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector12~1 .extended_lut = "off";
defparam \alu_unit|Selector12~1 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \alu_unit|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \alu_unit|ShiftLeft0~1 (
// Equation(s):
// \alu_unit|ShiftLeft0~1_combout  = ( \alu_A_mux|mux2_output[2]~5_combout  & ( \alu_A_mux|mux2_output[5]~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & ((!\alu_B_mux|Mux15~0_combout ) # ((\alu_A_mux|mux2_output[4]~4_combout )))) # 
// (\alu_B_mux|Mux14~0_combout  & (((\alu_A_mux|mux2_output[3]~3_combout )) # (\alu_B_mux|Mux15~0_combout ))) ) ) ) # ( !\alu_A_mux|mux2_output[2]~5_combout  & ( \alu_A_mux|mux2_output[5]~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & 
// ((!\alu_B_mux|Mux15~0_combout ) # ((\alu_A_mux|mux2_output[4]~4_combout )))) # (\alu_B_mux|Mux14~0_combout  & (!\alu_B_mux|Mux15~0_combout  & ((\alu_A_mux|mux2_output[3]~3_combout )))) ) ) ) # ( \alu_A_mux|mux2_output[2]~5_combout  & ( 
// !\alu_A_mux|mux2_output[5]~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[4]~4_combout ))) # (\alu_B_mux|Mux14~0_combout  & (((\alu_A_mux|mux2_output[3]~3_combout )) # (\alu_B_mux|Mux15~0_combout ))) 
// ) ) ) # ( !\alu_A_mux|mux2_output[2]~5_combout  & ( !\alu_A_mux|mux2_output[5]~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_B_mux|Mux15~0_combout  & (\alu_A_mux|mux2_output[4]~4_combout ))) # (\alu_B_mux|Mux14~0_combout  & 
// (!\alu_B_mux|Mux15~0_combout  & ((\alu_A_mux|mux2_output[3]~3_combout )))) ) ) )

	.dataa(!\alu_B_mux|Mux14~0_combout ),
	.datab(!\alu_B_mux|Mux15~0_combout ),
	.datac(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datad(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datae(!\alu_A_mux|mux2_output[2]~5_combout ),
	.dataf(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~1 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \alu_unit|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N6
cyclonev_lcell_comb \alu_unit|Selector12~0 (
// Equation(s):
// \alu_unit|Selector12~0_combout  = ( \alu_unit|Selector11~4_combout  & ( \alu_unit|Selector11~2_combout  & ( \alu_unit|ShiftLeft0~11_combout  ) ) ) # ( !\alu_unit|Selector11~4_combout  & ( \alu_unit|Selector11~2_combout  & ( 
// (!\alu_unit|ShiftLeft0~2_combout  & ((\alu_unit|ShiftLeft0~11_combout ))) # (\alu_unit|ShiftLeft0~2_combout  & (\alu_unit|ShiftLeft0~1_combout )) ) ) ) # ( !\alu_unit|Selector11~4_combout  & ( !\alu_unit|Selector11~2_combout  & ( 
// (\alu_unit|ShiftLeft0~2_combout  & \alu_unit|ShiftLeft0~0_combout ) ) ) )

	.dataa(!\alu_unit|ShiftLeft0~2_combout ),
	.datab(!\alu_unit|ShiftLeft0~1_combout ),
	.datac(!\alu_unit|ShiftLeft0~0_combout ),
	.datad(!\alu_unit|ShiftLeft0~11_combout ),
	.datae(!\alu_unit|Selector11~4_combout ),
	.dataf(!\alu_unit|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector12~0 .extended_lut = "off";
defparam \alu_unit|Selector12~0 .lut_mask = 64'h0505000011BB00FF;
defparam \alu_unit|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \alu_unit|Selector12~5 (
// Equation(s):
// \alu_unit|Selector12~5_combout  = ( \alu_unit|Selector12~0_combout  & ( (\alu_cont[2]~input_o  & (!\alu_cont[0]~input_o  & !\alu_unit|Add1~41_sumout )) ) ) # ( !\alu_unit|Selector12~0_combout  & ( (\alu_cont[2]~input_o  & ((!\alu_unit|Add1~41_sumout ) # 
// (\alu_cont[0]~input_o ))) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(gnd),
	.datac(!\alu_cont[0]~input_o ),
	.datad(!\alu_unit|Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector12~5 .extended_lut = "off";
defparam \alu_unit|Selector12~5 .lut_mask = 64'h5505550550005000;
defparam \alu_unit|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N54
cyclonev_lcell_comb \alu_unit|Selector12~2 (
// Equation(s):
// \alu_unit|Selector12~2_combout  = ( \alu_unit|Selector12~5_combout  & ( \alu_unit|Add0~41_sumout  & ( (!\alu_unit|Selector12~1_combout ) # (((\alu_unit|Selector12~4_combout  & \alu_unit|Selector11~5_combout )) # (\alu_unit|Selector4~0_combout )) ) ) ) # ( 
// !\alu_unit|Selector12~5_combout  & ( \alu_unit|Add0~41_sumout  & ( ((!\alu_unit|Selector12~1_combout ) # (\alu_unit|Selector4~0_combout )) # (\alu_unit|Selector12~4_combout ) ) ) ) # ( \alu_unit|Selector12~5_combout  & ( !\alu_unit|Add0~41_sumout  & ( 
// (!\alu_unit|Selector12~1_combout ) # ((\alu_unit|Selector12~4_combout  & \alu_unit|Selector11~5_combout )) ) ) ) # ( !\alu_unit|Selector12~5_combout  & ( !\alu_unit|Add0~41_sumout  & ( (!\alu_unit|Selector12~1_combout ) # (\alu_unit|Selector12~4_combout ) 
// ) ) )

	.dataa(!\alu_unit|Selector12~4_combout ),
	.datab(!\alu_unit|Selector12~1_combout ),
	.datac(!\alu_unit|Selector11~5_combout ),
	.datad(!\alu_unit|Selector4~0_combout ),
	.datae(!\alu_unit|Selector12~5_combout ),
	.dataf(!\alu_unit|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector12~2 .extended_lut = "off";
defparam \alu_unit|Selector12~2 .lut_mask = 64'hDDDDCDCDDDFFCDFF;
defparam \alu_unit|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N45
cyclonev_lcell_comb \alu_unit|alu_out[9] (
// Equation(s):
// \alu_unit|alu_out [9] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [9] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector12~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|alu_out [9]),
	.datad(!\alu_unit|Selector12~2_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[9] .extended_lut = "off";
defparam \alu_unit|alu_out[9] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \alu_unit|alu_out[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \reg_alu_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[9] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \data_from_mem[9]~input (
	.i(data_from_mem[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[9]~input_o ));
// synopsys translate_off
defparam \data_from_mem[9]~input .bus_hold = "false";
defparam \data_from_mem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N3
cyclonev_lcell_comb \mdr_flopr|q[9]~feeder (
// Equation(s):
// \mdr_flopr|q[9]~feeder_combout  = ( \data_from_mem[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_from_mem[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mdr_flopr|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mdr_flopr|q[9]~feeder .extended_lut = "off";
defparam \mdr_flopr|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mdr_flopr|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N4
dffeas \mdr_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mdr_flopr|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[9] .is_wysiwyg = "true";
defparam \mdr_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[9]~9 (
// Equation(s):
// \reg_write_src_mux|mux2_output[9]~9_combout  = ( \reg_alu_flopr|q [9] & ( \mdr_flopr|q [9] ) ) # ( !\reg_alu_flopr|q [9] & ( \mdr_flopr|q [9] & ( \reg_write_src~input_o  ) ) ) # ( \reg_alu_flopr|q [9] & ( !\mdr_flopr|q [9] & ( !\reg_write_src~input_o  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_write_src~input_o ),
	.datad(gnd),
	.datae(!\reg_alu_flopr|q [9]),
	.dataf(!\mdr_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[9]~9 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[9]~9 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_write_src_mux|mux2_output[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \reg_file|RAM~725 (
// Equation(s):
// \reg_file|RAM~725_combout  = ( !\reg_write_src_mux|mux2_output[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~725 .extended_lut = "off";
defparam \reg_file|RAM~725 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~725 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N41
dffeas \reg_file|RAM~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~725_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~57 .is_wysiwyg = "true";
defparam \reg_file|RAM~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \reg_file|RAM~560 (
// Equation(s):
// \reg_file|RAM~560_combout  = ( \reg_file|RAM~121_q  & ( \reg_file|RAM~249_q  & ( ((!\instruction[11]~input_o  & (!\reg_file|RAM~57_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~185_q )))) # (\instruction[10]~input_o ) ) ) ) # ( !\reg_file|RAM~121_q  
// & ( \reg_file|RAM~249_q  & ( (!\instruction[11]~input_o  & (!\instruction[10]~input_o  & (!\reg_file|RAM~57_q ))) # (\instruction[11]~input_o  & (((\reg_file|RAM~185_q )) # (\instruction[10]~input_o ))) ) ) ) # ( \reg_file|RAM~121_q  & ( 
// !\reg_file|RAM~249_q  & ( (!\instruction[11]~input_o  & (((!\reg_file|RAM~57_q )) # (\instruction[10]~input_o ))) # (\instruction[11]~input_o  & (!\instruction[10]~input_o  & ((\reg_file|RAM~185_q )))) ) ) ) # ( !\reg_file|RAM~121_q  & ( 
// !\reg_file|RAM~249_q  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (!\reg_file|RAM~57_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~185_q ))))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~57_q ),
	.datad(!\reg_file|RAM~185_q ),
	.datae(!\reg_file|RAM~121_q ),
	.dataf(!\reg_file|RAM~249_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~560 .extended_lut = "off";
defparam \reg_file|RAM~560 .lut_mask = 64'h80C4A2E691D5B3F7;
defparam \reg_file|RAM~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N48
cyclonev_lcell_comb \reg_file|RAM~557 (
// Equation(s):
// \reg_file|RAM~557_combout  = ( \reg_file|RAM~201_q  & ( \reg_file|RAM~137_q  & ( ((!\instruction[10]~input_o  & (\reg_file|RAM~9_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~73_q )))) # (\instruction[11]~input_o ) ) ) ) # ( !\reg_file|RAM~201_q  & 
// ( \reg_file|RAM~137_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~9_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~73_q ))))) # (\instruction[11]~input_o  & (((!\instruction[10]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~201_q  & ( !\reg_file|RAM~137_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~9_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~73_q ))))) # (\instruction[11]~input_o  & (((\instruction[10]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~201_q  & ( !\reg_file|RAM~137_q  & ( (!\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~9_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~73_q ))))) ) ) )

	.dataa(!\reg_file|RAM~9_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\reg_file|RAM~73_q ),
	.datae(!\reg_file|RAM~201_q ),
	.dataf(!\reg_file|RAM~137_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~557 .extended_lut = "off";
defparam \reg_file|RAM~557 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|RAM~557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \reg_file|RAM~559 (
// Equation(s):
// \reg_file|RAM~559_combout  = ( \reg_file|RAM~41_q  & ( \reg_file|RAM~169_q  & ( (!\instruction[10]~input_o ) # ((!\instruction[11]~input_o  & (\reg_file|RAM~105_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~233_q )))) ) ) ) # ( !\reg_file|RAM~41_q  
// & ( \reg_file|RAM~169_q  & ( (!\instruction[11]~input_o  & (\reg_file|RAM~105_q  & ((\instruction[10]~input_o )))) # (\instruction[11]~input_o  & (((!\instruction[10]~input_o ) # (\reg_file|RAM~233_q )))) ) ) ) # ( \reg_file|RAM~41_q  & ( 
// !\reg_file|RAM~169_q  & ( (!\instruction[11]~input_o  & (((!\instruction[10]~input_o )) # (\reg_file|RAM~105_q ))) # (\instruction[11]~input_o  & (((\reg_file|RAM~233_q  & \instruction[10]~input_o )))) ) ) ) # ( !\reg_file|RAM~41_q  & ( 
// !\reg_file|RAM~169_q  & ( (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~105_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~233_q ))))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\reg_file|RAM~105_q ),
	.datac(!\reg_file|RAM~233_q ),
	.datad(!\instruction[10]~input_o ),
	.datae(!\reg_file|RAM~41_q ),
	.dataf(!\reg_file|RAM~169_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~559 .extended_lut = "off";
defparam \reg_file|RAM~559 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_file|RAM~559 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \reg_file|RAM~558 (
// Equation(s):
// \reg_file|RAM~558_combout  = ( \reg_file|RAM~217_q  & ( \reg_file|RAM~89_q  & ( (!\instruction[11]~input_o  & (((\reg_file|RAM~25_q  & !\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\reg_file|RAM~153_q ) # ((\instruction[10]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~217_q  & ( \reg_file|RAM~89_q  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~25_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~153_q )))) ) ) ) # ( \reg_file|RAM~217_q  & ( 
// !\reg_file|RAM~89_q  & ( ((!\instruction[11]~input_o  & ((\reg_file|RAM~25_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~153_q ))) # (\instruction[10]~input_o ) ) ) ) # ( !\reg_file|RAM~217_q  & ( !\reg_file|RAM~89_q  & ( (!\instruction[11]~input_o 
//  & (((\instruction[10]~input_o ) # (\reg_file|RAM~25_q )))) # (\instruction[11]~input_o  & (!\reg_file|RAM~153_q  & ((!\instruction[10]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~153_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~25_q ),
	.datad(!\instruction[10]~input_o ),
	.datae(!\reg_file|RAM~217_q ),
	.dataf(!\reg_file|RAM~89_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~558 .extended_lut = "off";
defparam \reg_file|RAM~558 .lut_mask = 64'h2ECC2EFF2E002E33;
defparam \reg_file|RAM~558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \reg_file|RAM~561 (
// Equation(s):
// \reg_file|RAM~561_combout  = ( \reg_file|RAM~559_combout  & ( \reg_file|RAM~558_combout  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~557_combout )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) # 
// ((\reg_file|RAM~560_combout )))) ) ) ) # ( !\reg_file|RAM~559_combout  & ( \reg_file|RAM~558_combout  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & ((\reg_file|RAM~557_combout )))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) 
// # ((\reg_file|RAM~560_combout )))) ) ) ) # ( \reg_file|RAM~559_combout  & ( !\reg_file|RAM~558_combout  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~557_combout )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  
// & (\reg_file|RAM~560_combout ))) ) ) ) # ( !\reg_file|RAM~559_combout  & ( !\reg_file|RAM~558_combout  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & ((\reg_file|RAM~557_combout )))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  & 
// (\reg_file|RAM~560_combout ))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~560_combout ),
	.datad(!\reg_file|RAM~557_combout ),
	.datae(!\reg_file|RAM~559_combout ),
	.dataf(!\reg_file|RAM~558_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~561 .extended_lut = "off";
defparam \reg_file|RAM~561 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file|RAM~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N14
dffeas \reg_A_flopr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[9] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \pc_flopenr|q[9]~feeder (
// Equation(s):
// \pc_flopenr|q[9]~feeder_combout  = ( \reg_A_flopr|q [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[9]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \pc_flopenr|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[9]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[9] .is_wysiwyg = "true";
defparam \pc_flopenr|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \alu_A_mux|mux2_output[9]~9 (
// Equation(s):
// \alu_A_mux|mux2_output[9]~9_combout  = ( \reg_A_flopr|q [9] & ( (\pc_flopenr|q [9]) # (\alu_A_src~input_o ) ) ) # ( !\reg_A_flopr|q [9] & ( (!\alu_A_src~input_o  & \pc_flopenr|q [9]) ) )

	.dataa(!\alu_A_src~input_o ),
	.datab(!\pc_flopenr|q [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[9]~9 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[9]~9 .lut_mask = 64'h2222222277777777;
defparam \alu_A_mux|mux2_output[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N12
cyclonev_lcell_comb \alu_B_mux|Mux7~0 (
// Equation(s):
// \alu_B_mux|Mux7~0_combout  = ( !\alu_B_src[1]~input_o  & ( (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [8]) ) )

	.dataa(gnd),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(gnd),
	.datad(!\reg_B_flopr|q [8]),
	.datae(!\alu_B_src[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux7~0 .extended_lut = "off";
defparam \alu_B_mux|Mux7~0 .lut_mask = 64'h00CC000000CC0000;
defparam \alu_B_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \alu_unit|Selector11~12 (
// Equation(s):
// \alu_unit|Selector11~12_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~0_combout  & ( ((\alu_B_mux|Mux7~0_combout ) # (\alu_A_mux|mux2_output[8]~11_combout )) # (\alu_cont[2]~input_o ) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~0_combout  & ( ((!\alu_cont[1]~input_o  & (\alu_A_mux|mux2_output[8]~11_combout  & \alu_B_mux|Mux7~0_combout )) # (\alu_cont[1]~input_o  & (!\alu_A_mux|mux2_output[8]~11_combout  $ (!\alu_B_mux|Mux7~0_combout )))) # 
// (\alu_cont[2]~input_o ) ) ) )

	.dataa(!\alu_cont[1]~input_o ),
	.datab(!\alu_cont[2]~input_o ),
	.datac(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datad(!\alu_B_mux|Mux7~0_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~12 .extended_lut = "off";
defparam \alu_unit|Selector11~12 .lut_mask = 64'h00000000377B3FFF;
defparam \alu_unit|Selector11~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N21
cyclonev_lcell_comb \alu_unit|Selector11~13 (
// Equation(s):
// \alu_unit|Selector11~13_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector11~12_combout  & ((!\alu_cont[2]~input_o ) # (\alu_A_mux|mux2_output[9]~9_combout ))) ) ) ) # ( !\alu_cont[0]~input_o  & ( 
// \alu_unit|Selector11~5_combout  & ( (\alu_unit|Selector11~12_combout  & ((!\alu_cont[2]~input_o ) # (\alu_B_mux|Mux7~0_combout ))) ) ) ) # ( \alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector11~12_combout  ) ) ) # ( 
// !\alu_cont[0]~input_o  & ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Selector11~12_combout  ) ) )

	.dataa(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datab(!\alu_unit|Selector11~12_combout ),
	.datac(!\alu_B_mux|Mux7~0_combout ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Selector11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~13 .extended_lut = "off";
defparam \alu_unit|Selector11~13 .lut_mask = 64'h3333333333033311;
defparam \alu_unit|Selector11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \alu_unit|Selector11~8 (
// Equation(s):
// \alu_unit|Selector11~8_combout  = ( \alu_unit|ShiftLeft0~10_combout  & ( \alu_unit|Selector11~2_combout  & ( ((!\alu_unit|ShiftLeft0~2_combout ) # (\alu_unit|Selector11~4_combout )) # (\alu_unit|ShiftLeft0~8_combout ) ) ) ) # ( 
// !\alu_unit|ShiftLeft0~10_combout  & ( \alu_unit|Selector11~2_combout  & ( (\alu_unit|ShiftLeft0~8_combout  & (\alu_unit|ShiftLeft0~2_combout  & !\alu_unit|Selector11~4_combout )) ) ) ) # ( \alu_unit|ShiftLeft0~10_combout  & ( 
// !\alu_unit|Selector11~2_combout  & ( (\alu_unit|ShiftLeft0~2_combout  & (!\alu_unit|Selector11~4_combout  & \alu_unit|Selector15~0_combout )) ) ) ) # ( !\alu_unit|ShiftLeft0~10_combout  & ( !\alu_unit|Selector11~2_combout  & ( 
// (\alu_unit|ShiftLeft0~2_combout  & (!\alu_unit|Selector11~4_combout  & \alu_unit|Selector15~0_combout )) ) ) )

	.dataa(!\alu_unit|ShiftLeft0~8_combout ),
	.datab(!\alu_unit|ShiftLeft0~2_combout ),
	.datac(!\alu_unit|Selector11~4_combout ),
	.datad(!\alu_unit|Selector15~0_combout ),
	.datae(!\alu_unit|ShiftLeft0~10_combout ),
	.dataf(!\alu_unit|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~8 .extended_lut = "off";
defparam \alu_unit|Selector11~8 .lut_mask = 64'h003000301010DFDF;
defparam \alu_unit|Selector11~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N30
cyclonev_lcell_comb \alu_unit|Selector11~14 (
// Equation(s):
// \alu_unit|Selector11~14_combout  = ( \alu_unit|Selector11~8_combout  & ( (!\alu_unit|Add1~37_sumout  & (\alu_cont[2]~input_o  & !\alu_cont[0]~input_o )) ) ) # ( !\alu_unit|Selector11~8_combout  & ( (\alu_cont[2]~input_o  & ((!\alu_unit|Add1~37_sumout ) # 
// (\alu_cont[0]~input_o ))) ) )

	.dataa(!\alu_unit|Add1~37_sumout ),
	.datab(gnd),
	.datac(!\alu_cont[2]~input_o ),
	.datad(!\alu_cont[0]~input_o ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector11~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~14 .extended_lut = "off";
defparam \alu_unit|Selector11~14 .lut_mask = 64'h0A0F0A0F0A000A00;
defparam \alu_unit|Selector11~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N6
cyclonev_lcell_comb \alu_unit|Selector11~10 (
// Equation(s):
// \alu_unit|Selector11~10_combout  = ( \alu_unit|Selector4~0_combout  & ( \alu_unit|Selector11~14_combout  & ( (!\alu_unit|Selector11~9_combout ) # (((\alu_unit|Selector11~13_combout  & \alu_unit|Selector11~5_combout )) # (\alu_unit|Add0~37_sumout )) ) ) ) 
// # ( !\alu_unit|Selector4~0_combout  & ( \alu_unit|Selector11~14_combout  & ( (!\alu_unit|Selector11~9_combout ) # ((\alu_unit|Selector11~13_combout  & \alu_unit|Selector11~5_combout )) ) ) ) # ( \alu_unit|Selector4~0_combout  & ( 
// !\alu_unit|Selector11~14_combout  & ( (!\alu_unit|Selector11~9_combout ) # ((\alu_unit|Add0~37_sumout ) # (\alu_unit|Selector11~13_combout )) ) ) ) # ( !\alu_unit|Selector4~0_combout  & ( !\alu_unit|Selector11~14_combout  & ( 
// (!\alu_unit|Selector11~9_combout ) # (\alu_unit|Selector11~13_combout ) ) ) )

	.dataa(!\alu_unit|Selector11~9_combout ),
	.datab(!\alu_unit|Selector11~13_combout ),
	.datac(!\alu_unit|Selector11~5_combout ),
	.datad(!\alu_unit|Add0~37_sumout ),
	.datae(!\alu_unit|Selector4~0_combout ),
	.dataf(!\alu_unit|Selector11~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~10 .extended_lut = "off";
defparam \alu_unit|Selector11~10 .lut_mask = 64'hBBBBBBFFABABABFF;
defparam \alu_unit|Selector11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N33
cyclonev_lcell_comb \alu_unit|alu_out[8] (
// Equation(s):
// \alu_unit|alu_out [8] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [8] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector11~10_combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector11~10_combout ),
	.datac(gnd),
	.datad(!\alu_unit|alu_out [8]),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[8] .extended_lut = "off";
defparam \alu_unit|alu_out[8] .lut_mask = 64'h3333333300FF00FF;
defparam \alu_unit|alu_out[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N33
cyclonev_lcell_comb \reg_alu_flopr|q[8]~feeder (
// Equation(s):
// \reg_alu_flopr|q[8]~feeder_combout  = ( \alu_unit|alu_out [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_alu_flopr|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_alu_flopr|q[8]~feeder .extended_lut = "off";
defparam \reg_alu_flopr|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_alu_flopr|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N35
dffeas \reg_alu_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_alu_flopr|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[8] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N39
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[8]~8 (
// Equation(s):
// \reg_write_src_mux|mux2_output[8]~8_combout  = ( \mdr_flopr|q [8] & ( \reg_alu_flopr|q [8] ) ) # ( !\mdr_flopr|q [8] & ( \reg_alu_flopr|q [8] & ( !\reg_write_src~input_o  ) ) ) # ( \mdr_flopr|q [8] & ( !\reg_alu_flopr|q [8] & ( \reg_write_src~input_o  ) ) 
// )

	.dataa(!\reg_write_src~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mdr_flopr|q [8]),
	.dataf(!\reg_alu_flopr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[8]~8 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[8]~8 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_write_src_mux|mux2_output[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N36
cyclonev_lcell_comb \reg_file|RAM~721 (
// Equation(s):
// \reg_file|RAM~721_combout  = ( !\reg_write_src_mux|mux2_output[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~721 .extended_lut = "off";
defparam \reg_file|RAM~721 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~721 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N38
dffeas \reg_file|RAM~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~721_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~88 .is_wysiwyg = "true";
defparam \reg_file|RAM~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \reg_file|RAM~553 (
// Equation(s):
// \reg_file|RAM~553_combout  = ( \reg_file|RAM~104_q  & ( \reg_file|RAM~72_q  & ( (!\instruction[8]~input_o ) # ((!\instruction[9]~input_o  & (!\reg_file|RAM~88_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~120_q )))) ) ) ) # ( !\reg_file|RAM~104_q  & 
// ( \reg_file|RAM~72_q  & ( (!\instruction[9]~input_o  & ((!\instruction[8]~input_o ) # ((!\reg_file|RAM~88_q )))) # (\instruction[9]~input_o  & (\instruction[8]~input_o  & ((\reg_file|RAM~120_q )))) ) ) ) # ( \reg_file|RAM~104_q  & ( !\reg_file|RAM~72_q  & 
// ( (!\instruction[9]~input_o  & (\instruction[8]~input_o  & (!\reg_file|RAM~88_q ))) # (\instruction[9]~input_o  & ((!\instruction[8]~input_o ) # ((\reg_file|RAM~120_q )))) ) ) ) # ( !\reg_file|RAM~104_q  & ( !\reg_file|RAM~72_q  & ( 
// (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (!\reg_file|RAM~88_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~120_q ))))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~88_q ),
	.datad(!\reg_file|RAM~120_q ),
	.datae(!\reg_file|RAM~104_q ),
	.dataf(!\reg_file|RAM~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~553 .extended_lut = "off";
defparam \reg_file|RAM~553 .lut_mask = 64'h20316475A8B9ECFD;
defparam \reg_file|RAM~553 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N33
cyclonev_lcell_comb \reg_file|RAM~555 (
// Equation(s):
// \reg_file|RAM~555_combout  = ( \reg_file|RAM~200_q  & ( \reg_file|RAM~248_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~232_q ))) # (\instruction[8]~input_o  & (((\instruction[9]~input_o ) # (\reg_file|RAM~216_q )))) 
// ) ) ) # ( !\reg_file|RAM~200_q  & ( \reg_file|RAM~248_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~232_q  & ((\instruction[9]~input_o )))) # (\instruction[8]~input_o  & (((\instruction[9]~input_o ) # (\reg_file|RAM~216_q )))) ) ) ) # ( 
// \reg_file|RAM~200_q  & ( !\reg_file|RAM~248_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~232_q ))) # (\instruction[8]~input_o  & (((\reg_file|RAM~216_q  & !\instruction[9]~input_o )))) ) ) ) # ( !\reg_file|RAM~200_q  
// & ( !\reg_file|RAM~248_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~232_q  & ((\instruction[9]~input_o )))) # (\instruction[8]~input_o  & (((\reg_file|RAM~216_q  & !\instruction[9]~input_o )))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\reg_file|RAM~232_q ),
	.datac(!\reg_file|RAM~216_q ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~200_q ),
	.dataf(!\reg_file|RAM~248_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~555 .extended_lut = "off";
defparam \reg_file|RAM~555 .lut_mask = 64'h0522AF220577AF77;
defparam \reg_file|RAM~555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \reg_file|RAM~552 (
// Equation(s):
// \reg_file|RAM~552_combout  = ( \reg_file|RAM~8_q  & ( \reg_file|RAM~40_q  & ( (!\instruction[8]~input_o ) # ((!\instruction[9]~input_o  & ((\reg_file|RAM~24_q ))) # (\instruction[9]~input_o  & (!\reg_file|RAM~56_q ))) ) ) ) # ( !\reg_file|RAM~8_q  & ( 
// \reg_file|RAM~40_q  & ( (!\instruction[9]~input_o  & (\instruction[8]~input_o  & ((\reg_file|RAM~24_q )))) # (\instruction[9]~input_o  & ((!\instruction[8]~input_o ) # ((!\reg_file|RAM~56_q )))) ) ) ) # ( \reg_file|RAM~8_q  & ( !\reg_file|RAM~40_q  & ( 
// (!\instruction[9]~input_o  & ((!\instruction[8]~input_o ) # ((\reg_file|RAM~24_q )))) # (\instruction[9]~input_o  & (\instruction[8]~input_o  & (!\reg_file|RAM~56_q ))) ) ) ) # ( !\reg_file|RAM~8_q  & ( !\reg_file|RAM~40_q  & ( (\instruction[8]~input_o  & 
// ((!\instruction[9]~input_o  & ((\reg_file|RAM~24_q ))) # (\instruction[9]~input_o  & (!\reg_file|RAM~56_q )))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~56_q ),
	.datad(!\reg_file|RAM~24_q ),
	.datae(!\reg_file|RAM~8_q ),
	.dataf(!\reg_file|RAM~40_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~552 .extended_lut = "off";
defparam \reg_file|RAM~552 .lut_mask = 64'h103298BA5476DCFE;
defparam \reg_file|RAM~552 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \reg_file|RAM~554 (
// Equation(s):
// \reg_file|RAM~554_combout  = ( \instruction[9]~input_o  & ( \reg_file|RAM~152_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~168_q )) # (\instruction[8]~input_o  & ((\reg_file|RAM~184_q ))) ) ) ) # ( !\instruction[9]~input_o  & ( \reg_file|RAM~152_q  
// & ( (!\instruction[8]~input_o  & \reg_file|RAM~136_q ) ) ) ) # ( \instruction[9]~input_o  & ( !\reg_file|RAM~152_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~168_q )) # (\instruction[8]~input_o  & ((\reg_file|RAM~184_q ))) ) ) ) # ( 
// !\instruction[9]~input_o  & ( !\reg_file|RAM~152_q  & ( (\reg_file|RAM~136_q ) # (\instruction[8]~input_o ) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\reg_file|RAM~168_q ),
	.datac(!\reg_file|RAM~136_q ),
	.datad(!\reg_file|RAM~184_q ),
	.datae(!\instruction[9]~input_o ),
	.dataf(!\reg_file|RAM~152_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~554 .extended_lut = "off";
defparam \reg_file|RAM~554 .lut_mask = 64'h5F5F22770A0A2277;
defparam \reg_file|RAM~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \reg_file|RAM~556 (
// Equation(s):
// \reg_file|RAM~556_combout  = ( \reg_file|RAM~552_combout  & ( \reg_file|RAM~554_combout  & ( (!\instruction[10]~input_o ) # ((!\instruction[11]~input_o  & (\reg_file|RAM~553_combout )) # (\instruction[11]~input_o  & ((\reg_file|RAM~555_combout )))) ) ) ) 
// # ( !\reg_file|RAM~552_combout  & ( \reg_file|RAM~554_combout  & ( (!\instruction[10]~input_o  & (((\instruction[11]~input_o )))) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~553_combout )) # (\instruction[11]~input_o  & 
// ((\reg_file|RAM~555_combout ))))) ) ) ) # ( \reg_file|RAM~552_combout  & ( !\reg_file|RAM~554_combout  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o )))) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & 
// (\reg_file|RAM~553_combout )) # (\instruction[11]~input_o  & ((\reg_file|RAM~555_combout ))))) ) ) ) # ( !\reg_file|RAM~552_combout  & ( !\reg_file|RAM~554_combout  & ( (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~553_combout 
// )) # (\instruction[11]~input_o  & ((\reg_file|RAM~555_combout ))))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\reg_file|RAM~553_combout ),
	.datac(!\reg_file|RAM~555_combout ),
	.datad(!\instruction[11]~input_o ),
	.datae(!\reg_file|RAM~552_combout ),
	.dataf(!\reg_file|RAM~554_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~556 .extended_lut = "off";
defparam \reg_file|RAM~556 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg_file|RAM~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N26
dffeas \reg_A_flopr|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[8] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \alu_A_mux|mux2_output[8]~11 (
// Equation(s):
// \alu_A_mux|mux2_output[8]~11_combout  = ( \pc_flopenr|q [8] & ( (!\alu_A_src~input_o ) # (\reg_A_flopr|q [8]) ) ) # ( !\pc_flopenr|q [8] & ( (\reg_A_flopr|q [8] & \alu_A_src~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [8]),
	.datad(!\alu_A_src~input_o ),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[8]~11 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[8]~11 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \alu_A_mux|mux2_output[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N3
cyclonev_lcell_comb \alu_unit|ShiftLeft0~11 (
// Equation(s):
// \alu_unit|ShiftLeft0~11_combout  = ( \alu_A_mux|mux2_output[7]~8_combout  & ( \alu_B_mux|Mux15~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[8]~11_combout )) # (\alu_B_mux|Mux14~0_combout  & ((\alu_A_mux|mux2_output[6]~6_combout 
// ))) ) ) ) # ( !\alu_A_mux|mux2_output[7]~8_combout  & ( \alu_B_mux|Mux15~0_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[8]~11_combout )) # (\alu_B_mux|Mux14~0_combout  & ((\alu_A_mux|mux2_output[6]~6_combout ))) ) ) ) # ( 
// \alu_A_mux|mux2_output[7]~8_combout  & ( !\alu_B_mux|Mux15~0_combout  & ( (\alu_A_mux|mux2_output[9]~9_combout ) # (\alu_B_mux|Mux14~0_combout ) ) ) ) # ( !\alu_A_mux|mux2_output[7]~8_combout  & ( !\alu_B_mux|Mux15~0_combout  & ( 
// (!\alu_B_mux|Mux14~0_combout  & \alu_A_mux|mux2_output[9]~9_combout ) ) ) )

	.dataa(!\alu_B_mux|Mux14~0_combout ),
	.datab(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datac(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datad(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datae(!\alu_A_mux|mux2_output[7]~8_combout ),
	.dataf(!\alu_B_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~11 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~11 .lut_mask = 64'h00AA55FF27272727;
defparam \alu_unit|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \alu_unit|Selector16~5 (
// Equation(s):
// \alu_unit|Selector16~5_combout  = ( \alu_unit|Selector16~1_combout  & ( \alu_unit|ShiftLeft0~1_combout  & ( (!\alu_unit|Selector16~0_combout  & ((\alu_A_mux|mux2_output[12]~12_combout ))) # (\alu_unit|Selector16~0_combout  & 
// (\alu_A_mux|mux2_output[10]~10_combout )) ) ) ) # ( !\alu_unit|Selector16~1_combout  & ( \alu_unit|ShiftLeft0~1_combout  & ( (!\alu_unit|Selector16~0_combout ) # (\alu_A_mux|mux2_output[11]~7_combout ) ) ) ) # ( \alu_unit|Selector16~1_combout  & ( 
// !\alu_unit|ShiftLeft0~1_combout  & ( (!\alu_unit|Selector16~0_combout  & ((\alu_A_mux|mux2_output[12]~12_combout ))) # (\alu_unit|Selector16~0_combout  & (\alu_A_mux|mux2_output[10]~10_combout )) ) ) ) # ( !\alu_unit|Selector16~1_combout  & ( 
// !\alu_unit|ShiftLeft0~1_combout  & ( (\alu_unit|Selector16~0_combout  & \alu_A_mux|mux2_output[11]~7_combout ) ) ) )

	.dataa(!\alu_unit|Selector16~0_combout ),
	.datab(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datac(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datad(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datae(!\alu_unit|Selector16~1_combout ),
	.dataf(!\alu_unit|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~5 .extended_lut = "off";
defparam \alu_unit|Selector16~5 .lut_mask = 64'h111105AFBBBB05AF;
defparam \alu_unit|Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \alu_unit|Selector16~6 (
// Equation(s):
// \alu_unit|Selector16~6_combout  = ( \alu_unit|Selector16~5_combout  & ( !\alu_unit|Selector11~11_combout  & ( (!\alu_B_mux|Mux13~0_combout ) # ((!\alu_B_mux|Mux12~1_combout  & ((\alu_unit|ShiftLeft0~11_combout ))) # (\alu_B_mux|Mux12~1_combout  & 
// (\alu_unit|ShiftLeft0~0_combout ))) ) ) ) # ( !\alu_unit|Selector16~5_combout  & ( !\alu_unit|Selector11~11_combout  & ( (\alu_B_mux|Mux13~0_combout  & ((!\alu_B_mux|Mux12~1_combout  & ((\alu_unit|ShiftLeft0~11_combout ))) # (\alu_B_mux|Mux12~1_combout  & 
// (\alu_unit|ShiftLeft0~0_combout )))) ) ) )

	.dataa(!\alu_B_mux|Mux12~1_combout ),
	.datab(!\alu_B_mux|Mux13~0_combout ),
	.datac(!\alu_unit|ShiftLeft0~0_combout ),
	.datad(!\alu_unit|ShiftLeft0~11_combout ),
	.datae(!\alu_unit|Selector16~5_combout ),
	.dataf(!\alu_unit|Selector11~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~6 .extended_lut = "off";
defparam \alu_unit|Selector16~6 .lut_mask = 64'h0123CDEF00000000;
defparam \alu_unit|Selector16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \alu_unit|Add1~53 (
// Equation(s):
// \alu_unit|Add1~53_sumout  = SUM(( ((!\reg_B_flopr|q [13]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[13]~13_combout  ) + ( \alu_unit|Add1~50  ))
// \alu_unit|Add1~54  = CARRY(( ((!\reg_B_flopr|q [13]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[13]~13_combout  ) + ( \alu_unit|Add1~50  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datad(!\reg_B_flopr|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~53_sumout ),
	.cout(\alu_unit|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~53 .extended_lut = "off";
defparam \alu_unit|Add1~53 .lut_mask = 64'h0000F0F00000FF77;
defparam \alu_unit|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \alu_unit|Selector16~9 (
// Equation(s):
// \alu_unit|Selector16~9_combout  = ( !\alu_unit|Selector11~5_combout  & ( \alu_unit|Add1~53_sumout  & ( (!\alu_unit|Selector16~6_combout  & (\alu_cont[0]~input_o  & \alu_cont[2]~input_o )) ) ) ) # ( !\alu_unit|Selector11~5_combout  & ( 
// !\alu_unit|Add1~53_sumout  & ( (\alu_cont[2]~input_o  & ((!\alu_unit|Selector16~6_combout ) # (!\alu_cont[0]~input_o ))) ) ) )

	.dataa(!\alu_unit|Selector16~6_combout ),
	.datab(!\alu_cont[0]~input_o ),
	.datac(!\alu_cont[2]~input_o ),
	.datad(gnd),
	.datae(!\alu_unit|Selector11~5_combout ),
	.dataf(!\alu_unit|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~9 .extended_lut = "off";
defparam \alu_unit|Selector16~9 .lut_mask = 64'h0E0E000002020000;
defparam \alu_unit|Selector16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \alu_B_mux|Mux10~0 (
// Equation(s):
// \alu_B_mux|Mux10~0_combout  = ( !\alu_B_src[1]~input_o  & ( (!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [5]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [5])) ) )

	.dataa(gnd),
	.datab(!\immediate_flopr|q [5]),
	.datac(!\reg_B_flopr|q [5]),
	.datad(!\alu_B_src[0]~input_o ),
	.datae(gnd),
	.dataf(!\alu_B_src[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux10~0 .extended_lut = "off";
defparam \alu_B_mux|Mux10~0 .lut_mask = 64'h0F330F3300000000;
defparam \alu_B_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \alu_unit|Add4~53 (
// Equation(s):
// \alu_unit|Add4~53_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [13]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [13])) ) + ( GND ) + ( \alu_unit|Add4~50  ))
// \alu_unit|Add4~54  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [13]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [13])) ) + ( GND ) + ( \alu_unit|Add4~50  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [13]),
	.datad(!\pc_flopenr|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~53_sumout ),
	.cout(\alu_unit|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~53 .extended_lut = "off";
defparam \alu_unit|Add4~53 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \alu_unit|Selector16~7 (
// Equation(s):
// \alu_unit|Selector16~7_combout  = ( !\alu_unit|Selector4~0_combout  & ( \alu_unit|Add4~53_sumout  & ( (!\alu_unit|Selector16~4_combout  & (\alu_unit|Selector4~1_combout )) # (\alu_unit|Selector16~4_combout  & ((!\alu_unit|Selector4~1_combout  & 
// (\alu_A_mux|mux2_output[13]~13_combout )) # (\alu_unit|Selector4~1_combout  & ((\alu_B_mux|Mux10~0_combout ))))) ) ) ) # ( !\alu_unit|Selector4~0_combout  & ( !\alu_unit|Add4~53_sumout  & ( (\alu_unit|Selector16~4_combout  & 
// ((!\alu_unit|Selector4~1_combout  & (\alu_A_mux|mux2_output[13]~13_combout )) # (\alu_unit|Selector4~1_combout  & ((\alu_B_mux|Mux10~0_combout ))))) ) ) )

	.dataa(!\alu_unit|Selector16~4_combout ),
	.datab(!\alu_unit|Selector4~1_combout ),
	.datac(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datad(!\alu_B_mux|Mux10~0_combout ),
	.datae(!\alu_unit|Selector4~0_combout ),
	.dataf(!\alu_unit|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~7 .extended_lut = "off";
defparam \alu_unit|Selector16~7 .lut_mask = 64'h0415000026370000;
defparam \alu_unit|Selector16~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N3
cyclonev_lcell_comb \reg_file|RAM~585 (
// Equation(s):
// \reg_file|RAM~585_combout  = ( \reg_file|RAM~206_q  & ( \reg_file|RAM~254_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~238_q ))) # (\instruction[8]~input_o  & (((\reg_file|RAM~222_q ) # (\instruction[9]~input_o )))) 
// ) ) ) # ( !\reg_file|RAM~206_q  & ( \reg_file|RAM~254_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~238_q  & (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (((\reg_file|RAM~222_q ) # (\instruction[9]~input_o )))) ) ) ) # ( 
// \reg_file|RAM~206_q  & ( !\reg_file|RAM~254_q  & ( (!\instruction[8]~input_o  & (((!\instruction[9]~input_o )) # (\reg_file|RAM~238_q ))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o  & \reg_file|RAM~222_q )))) ) ) ) # ( !\reg_file|RAM~206_q  
// & ( !\reg_file|RAM~254_q  & ( (!\instruction[8]~input_o  & (\reg_file|RAM~238_q  & (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (((!\instruction[9]~input_o  & \reg_file|RAM~222_q )))) ) ) )

	.dataa(!\reg_file|RAM~238_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\reg_file|RAM~222_q ),
	.datae(!\reg_file|RAM~206_q ),
	.dataf(!\reg_file|RAM~254_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~585 .extended_lut = "off";
defparam \reg_file|RAM~585 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_file|RAM~585 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N30
cyclonev_lcell_comb \reg_file|RAM~582 (
// Equation(s):
// \reg_file|RAM~582_combout  = ( \reg_file|RAM~62_q  & ( \reg_file|RAM~30_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & ((\reg_file|RAM~14_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~46_q )))) # (\instruction[8]~input_o  & 
// (((!\instruction[9]~input_o )))) ) ) ) # ( !\reg_file|RAM~62_q  & ( \reg_file|RAM~30_q  & ( ((!\instruction[9]~input_o  & ((\reg_file|RAM~14_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~46_q ))) # (\instruction[8]~input_o ) ) ) ) # ( 
// \reg_file|RAM~62_q  & ( !\reg_file|RAM~30_q  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & ((\reg_file|RAM~14_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~46_q )))) ) ) ) # ( !\reg_file|RAM~62_q  & ( !\reg_file|RAM~30_q  & ( 
// (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & ((\reg_file|RAM~14_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~46_q )))) # (\instruction[8]~input_o  & (((\instruction[9]~input_o )))) ) ) )

	.dataa(!\reg_file|RAM~46_q ),
	.datab(!\instruction[8]~input_o ),
	.datac(!\reg_file|RAM~14_q ),
	.datad(!\instruction[9]~input_o ),
	.datae(!\reg_file|RAM~62_q ),
	.dataf(!\reg_file|RAM~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~582 .extended_lut = "off";
defparam \reg_file|RAM~582 .lut_mask = 64'h0C770C443F773F44;
defparam \reg_file|RAM~582 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N54
cyclonev_lcell_comb \reg_file|RAM~583 (
// Equation(s):
// \reg_file|RAM~583_combout  = ( \reg_file|RAM~110_q  & ( \reg_file|RAM~78_q  & ( (!\instruction[8]~input_o ) # ((!\instruction[9]~input_o  & ((!\reg_file|RAM~94_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~126_q ))) ) ) ) # ( !\reg_file|RAM~110_q  & 
// ( \reg_file|RAM~78_q  & ( (!\instruction[9]~input_o  & (((!\reg_file|RAM~94_q ) # (!\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (\reg_file|RAM~126_q  & ((\instruction[8]~input_o )))) ) ) ) # ( \reg_file|RAM~110_q  & ( !\reg_file|RAM~78_q  & 
// ( (!\instruction[9]~input_o  & (((!\reg_file|RAM~94_q  & \instruction[8]~input_o )))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~126_q ))) ) ) ) # ( !\reg_file|RAM~110_q  & ( !\reg_file|RAM~78_q  & ( 
// (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & ((!\reg_file|RAM~94_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~126_q )))) ) ) )

	.dataa(!\reg_file|RAM~126_q ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~94_q ),
	.datad(!\instruction[8]~input_o ),
	.datae(!\reg_file|RAM~110_q ),
	.dataf(!\reg_file|RAM~78_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~583 .extended_lut = "off";
defparam \reg_file|RAM~583 .lut_mask = 64'h00D133D1CCD1FFD1;
defparam \reg_file|RAM~583 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \reg_file|RAM~584 (
// Equation(s):
// \reg_file|RAM~584_combout  = ( \reg_file|RAM~174_q  & ( \reg_file|RAM~158_q  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~142_q )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  & (\reg_file|RAM~190_q ))) ) ) ) 
// # ( !\reg_file|RAM~174_q  & ( \reg_file|RAM~158_q  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & ((\reg_file|RAM~142_q )))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  & (\reg_file|RAM~190_q ))) ) ) ) # ( \reg_file|RAM~174_q  & 
// ( !\reg_file|RAM~158_q  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~142_q )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) # ((\reg_file|RAM~190_q )))) ) ) ) # ( !\reg_file|RAM~174_q  & ( 
// !\reg_file|RAM~158_q  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & ((\reg_file|RAM~142_q )))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) # ((\reg_file|RAM~190_q )))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~190_q ),
	.datad(!\reg_file|RAM~142_q ),
	.datae(!\reg_file|RAM~174_q ),
	.dataf(!\reg_file|RAM~158_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~584 .extended_lut = "off";
defparam \reg_file|RAM~584 .lut_mask = 64'h45CD67EF018923AB;
defparam \reg_file|RAM~584 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N42
cyclonev_lcell_comb \reg_file|RAM~586 (
// Equation(s):
// \reg_file|RAM~586_combout  = ( \reg_file|RAM~583_combout  & ( \reg_file|RAM~584_combout  & ( (!\instruction[10]~input_o  & (((\reg_file|RAM~582_combout )) # (\instruction[11]~input_o ))) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o ) # 
// ((\reg_file|RAM~585_combout )))) ) ) ) # ( !\reg_file|RAM~583_combout  & ( \reg_file|RAM~584_combout  & ( (!\instruction[10]~input_o  & (((\reg_file|RAM~582_combout )) # (\instruction[11]~input_o ))) # (\instruction[10]~input_o  & 
// (\instruction[11]~input_o  & (\reg_file|RAM~585_combout ))) ) ) ) # ( \reg_file|RAM~583_combout  & ( !\reg_file|RAM~584_combout  & ( (!\instruction[10]~input_o  & (!\instruction[11]~input_o  & ((\reg_file|RAM~582_combout )))) # (\instruction[10]~input_o  
// & ((!\instruction[11]~input_o ) # ((\reg_file|RAM~585_combout )))) ) ) ) # ( !\reg_file|RAM~583_combout  & ( !\reg_file|RAM~584_combout  & ( (!\instruction[10]~input_o  & (!\instruction[11]~input_o  & ((\reg_file|RAM~582_combout )))) # 
// (\instruction[10]~input_o  & (\instruction[11]~input_o  & (\reg_file|RAM~585_combout ))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~585_combout ),
	.datad(!\reg_file|RAM~582_combout ),
	.datae(!\reg_file|RAM~583_combout ),
	.dataf(!\reg_file|RAM~584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~586 .extended_lut = "off";
defparam \reg_file|RAM~586 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|RAM~586 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y1_N44
dffeas \reg_A_flopr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~586_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[14] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \pc_flopenr|q[14]~feeder (
// Equation(s):
// \pc_flopenr|q[14]~feeder_combout  = ( \reg_A_flopr|q [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[14]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N41
dffeas \pc_flopenr|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[14]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[14] .is_wysiwyg = "true";
defparam \pc_flopenr|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \alu_A_mux|mux2_output[14]~14 (
// Equation(s):
// \alu_A_mux|mux2_output[14]~14_combout  = ( \reg_A_flopr|q [14] & ( (\pc_flopenr|q [14]) # (\alu_A_src~input_o ) ) ) # ( !\reg_A_flopr|q [14] & ( (!\alu_A_src~input_o  & \pc_flopenr|q [14]) ) )

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\pc_flopenr|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[14]~14 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[14]~14 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \alu_A_mux|mux2_output[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \alu_B_mux|Mux2~0 (
// Equation(s):
// \alu_B_mux|Mux2~0_combout  = ( \reg_B_flopr|q [13] & ( (!\alu_B_src[0]~input_o  & !\alu_B_src[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_B_src[0]~input_o ),
	.datad(!\alu_B_src[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux2~0 .extended_lut = "off";
defparam \alu_B_mux|Mux2~0 .lut_mask = 64'h00000000F000F000;
defparam \alu_B_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \alu_unit|Selector16~10 (
// Equation(s):
// \alu_unit|Selector16~10_combout  = ( !\alu_cont[0]~input_o  & ( ((!\alu_cont[1]~input_o  & (((\alu_A_mux|mux2_output[13]~13_combout  & \alu_B_mux|Mux2~0_combout )) # (\alu_cont[2]~input_o ))) # (\alu_cont[1]~input_o  & (!\alu_B_mux|Mux2~0_combout  $ 
// (((!\alu_A_mux|mux2_output[13]~13_combout ) # (\alu_cont[2]~input_o )))))) ) ) # ( \alu_cont[0]~input_o  & ( (!\alu_cont[2]~input_o  & ((((\alu_B_mux|Mux2~0_combout ))) # (\alu_A_mux|mux2_output[13]~13_combout ))) # (\alu_cont[2]~input_o  & 
// (((!\alu_B_mux|Mux0~0_combout ) # ((\alu_A_mux|mux2_output[14]~14_combout ))))) ) )

	.dataa(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datab(!\alu_B_mux|Mux0~0_combout ),
	.datac(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_B_mux|Mux2~0_combout ),
	.datag(!\alu_cont[1]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~10 .extended_lut = "on";
defparam \alu_unit|Selector16~10 .lut_mask = 64'h05F055CF5AFFFFCF;
defparam \alu_unit|Selector16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \alu_unit|Add0~53 (
// Equation(s):
// \alu_unit|Add0~53_sumout  = SUM(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [13])) ) + ( \alu_A_mux|mux2_output[13]~13_combout  ) + ( \alu_unit|Add0~50  ))
// \alu_unit|Add0~54  = CARRY(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [13])) ) + ( \alu_A_mux|mux2_output[13]~13_combout  ) + ( \alu_unit|Add0~50  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datad(!\reg_B_flopr|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~53_sumout ),
	.cout(\alu_unit|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~53 .extended_lut = "off";
defparam \alu_unit|Add0~53 .lut_mask = 64'h0000F0F000000088;
defparam \alu_unit|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \alu_unit|Selector16~8 (
// Equation(s):
// \alu_unit|Selector16~8_combout  = ( \alu_unit|Add0~53_sumout  & ( \alu_unit|Selector15~3_combout  & ( (((!\alu_unit|Selector16~9_combout  & \alu_unit|Selector16~10_combout )) # (\alu_unit|Selector4~0_combout )) # (\alu_unit|Selector16~7_combout ) ) ) ) # 
// ( !\alu_unit|Add0~53_sumout  & ( \alu_unit|Selector15~3_combout  & ( ((!\alu_unit|Selector16~9_combout  & \alu_unit|Selector16~10_combout )) # (\alu_unit|Selector16~7_combout ) ) ) ) # ( \alu_unit|Add0~53_sumout  & ( !\alu_unit|Selector15~3_combout  & ( 
// (\alu_unit|Selector4~0_combout ) # (\alu_unit|Selector16~7_combout ) ) ) ) # ( !\alu_unit|Add0~53_sumout  & ( !\alu_unit|Selector15~3_combout  & ( \alu_unit|Selector16~7_combout  ) ) )

	.dataa(!\alu_unit|Selector16~9_combout ),
	.datab(!\alu_unit|Selector16~7_combout ),
	.datac(!\alu_unit|Selector16~10_combout ),
	.datad(!\alu_unit|Selector4~0_combout ),
	.datae(!\alu_unit|Add0~53_sumout ),
	.dataf(!\alu_unit|Selector15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector16~8 .extended_lut = "off";
defparam \alu_unit|Selector16~8 .lut_mask = 64'h333333FF3B3B3BFF;
defparam \alu_unit|Selector16~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \alu_unit|alu_out[13] (
// Equation(s):
// \alu_unit|alu_out [13] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [13] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector16~8_combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector16~8_combout ),
	.datac(gnd),
	.datad(!\alu_unit|alu_out [13]),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[13] .extended_lut = "off";
defparam \alu_unit|alu_out[13] .lut_mask = 64'h3333333300FF00FF;
defparam \alu_unit|alu_out[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N59
dffeas \reg_alu_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[13] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \data_from_mem[13]~input (
	.i(data_from_mem[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_from_mem[13]~input_o ));
// synopsys translate_off
defparam \data_from_mem[13]~input .bus_hold = "false";
defparam \data_from_mem[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N26
dffeas \mdr_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_from_mem[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_flopr|q[13] .is_wysiwyg = "true";
defparam \mdr_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[13]~13 (
// Equation(s):
// \reg_write_src_mux|mux2_output[13]~13_combout  = ( \mdr_flopr|q [13] & ( (\reg_alu_flopr|q [13]) # (\reg_write_src~input_o ) ) ) # ( !\mdr_flopr|q [13] & ( (!\reg_write_src~input_o  & \reg_alu_flopr|q [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_write_src~input_o ),
	.datad(!\reg_alu_flopr|q [13]),
	.datae(gnd),
	.dataf(!\mdr_flopr|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[13]~13 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[13]~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_write_src_mux|mux2_output[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \reg_file|RAM~737 (
// Equation(s):
// \reg_file|RAM~737_combout  = ( !\reg_write_src_mux|mux2_output[13]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~737 .extended_lut = "off";
defparam \reg_file|RAM~737 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~737 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N50
dffeas \reg_file|RAM~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~737_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~61 .is_wysiwyg = "true";
defparam \reg_file|RAM~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \reg_file|RAM~640 (
// Equation(s):
// \reg_file|RAM~640_combout  = ( \reg_file|RAM~189_q  & ( \reg_file|RAM~125_q  & ( (!\instruction[2]~input_o  & (((!\reg_file|RAM~61_q )) # (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o ) # ((\reg_file|RAM~253_q )))) 
// ) ) ) # ( !\reg_file|RAM~189_q  & ( \reg_file|RAM~125_q  & ( (!\instruction[2]~input_o  & (!\instruction[3]~input_o  & (!\reg_file|RAM~61_q ))) # (\instruction[2]~input_o  & ((!\instruction[3]~input_o ) # ((\reg_file|RAM~253_q )))) ) ) ) # ( 
// \reg_file|RAM~189_q  & ( !\reg_file|RAM~125_q  & ( (!\instruction[2]~input_o  & (((!\reg_file|RAM~61_q )) # (\instruction[3]~input_o ))) # (\instruction[2]~input_o  & (\instruction[3]~input_o  & ((\reg_file|RAM~253_q )))) ) ) ) # ( !\reg_file|RAM~189_q  & 
// ( !\reg_file|RAM~125_q  & ( (!\instruction[2]~input_o  & (!\instruction[3]~input_o  & (!\reg_file|RAM~61_q ))) # (\instruction[2]~input_o  & (\instruction[3]~input_o  & ((\reg_file|RAM~253_q )))) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\reg_file|RAM~61_q ),
	.datad(!\reg_file|RAM~253_q ),
	.datae(!\reg_file|RAM~189_q ),
	.dataf(!\reg_file|RAM~125_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~640 .extended_lut = "off";
defparam \reg_file|RAM~640 .lut_mask = 64'h8091A2B3C4D5E6F7;
defparam \reg_file|RAM~640 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \reg_file|RAM~637 (
// Equation(s):
// \reg_file|RAM~637_combout  = ( \reg_file|RAM~77_q  & ( \reg_file|RAM~13_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~205_q ))) ) ) ) # ( !\reg_file|RAM~77_q  & ( 
// \reg_file|RAM~13_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~205_q )))) ) ) ) # ( 
// \reg_file|RAM~77_q  & ( !\reg_file|RAM~13_q  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~205_q )))) ) ) 
// ) # ( !\reg_file|RAM~77_q  & ( !\reg_file|RAM~13_q  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~141_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~205_q )))) ) ) )

	.dataa(!\reg_file|RAM~205_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~141_q ),
	.datae(!\reg_file|RAM~77_q ),
	.dataf(!\reg_file|RAM~13_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~637 .extended_lut = "off";
defparam \reg_file|RAM~637 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|RAM~637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \reg_file|RAM~639 (
// Equation(s):
// \reg_file|RAM~639_combout  = ( \reg_file|RAM~109_q  & ( \reg_file|RAM~45_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & (\reg_file|RAM~173_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~237_q )))) ) ) ) # ( !\reg_file|RAM~109_q  & 
// ( \reg_file|RAM~45_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~173_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~237_q ))))) ) ) ) # ( 
// \reg_file|RAM~109_q  & ( !\reg_file|RAM~45_q  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~173_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~237_q ))))) ) 
// ) ) # ( !\reg_file|RAM~109_q  & ( !\reg_file|RAM~45_q  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & (\reg_file|RAM~173_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~237_q ))))) ) ) )

	.dataa(!\reg_file|RAM~173_q ),
	.datab(!\reg_file|RAM~237_q ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\instruction[2]~input_o ),
	.datae(!\reg_file|RAM~109_q ),
	.dataf(!\reg_file|RAM~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~639 .extended_lut = "off";
defparam \reg_file|RAM~639 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg_file|RAM~639 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N51
cyclonev_lcell_comb \reg_file|RAM~638 (
// Equation(s):
// \reg_file|RAM~638_combout  = ( \instruction[3]~input_o  & ( \reg_file|RAM~93_q  & ( (!\instruction[2]~input_o  & (!\reg_file|RAM~157_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~221_q ))) ) ) ) # ( !\instruction[3]~input_o  & ( \reg_file|RAM~93_q  & 
// ( (!\instruction[2]~input_o  & \reg_file|RAM~29_q ) ) ) ) # ( \instruction[3]~input_o  & ( !\reg_file|RAM~93_q  & ( (!\instruction[2]~input_o  & (!\reg_file|RAM~157_q )) # (\instruction[2]~input_o  & ((\reg_file|RAM~221_q ))) ) ) ) # ( 
// !\instruction[3]~input_o  & ( !\reg_file|RAM~93_q  & ( (\reg_file|RAM~29_q ) # (\instruction[2]~input_o ) ) ) )

	.dataa(!\instruction[2]~input_o ),
	.datab(!\reg_file|RAM~157_q ),
	.datac(!\reg_file|RAM~221_q ),
	.datad(!\reg_file|RAM~29_q ),
	.datae(!\instruction[3]~input_o ),
	.dataf(!\reg_file|RAM~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~638 .extended_lut = "off";
defparam \reg_file|RAM~638 .lut_mask = 64'h55FF8D8D00AA8D8D;
defparam \reg_file|RAM~638 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \reg_file|RAM~641 (
// Equation(s):
// \reg_file|RAM~641_combout  = ( \reg_file|RAM~639_combout  & ( \reg_file|RAM~638_combout  & ( (!\instruction[0]~input_o  & (((\reg_file|RAM~637_combout )) # (\instruction[1]~input_o ))) # (\instruction[0]~input_o  & ((!\instruction[1]~input_o ) # 
// ((\reg_file|RAM~640_combout )))) ) ) ) # ( !\reg_file|RAM~639_combout  & ( \reg_file|RAM~638_combout  & ( (!\instruction[0]~input_o  & (!\instruction[1]~input_o  & ((\reg_file|RAM~637_combout )))) # (\instruction[0]~input_o  & ((!\instruction[1]~input_o ) 
// # ((\reg_file|RAM~640_combout )))) ) ) ) # ( \reg_file|RAM~639_combout  & ( !\reg_file|RAM~638_combout  & ( (!\instruction[0]~input_o  & (((\reg_file|RAM~637_combout )) # (\instruction[1]~input_o ))) # (\instruction[0]~input_o  & (\instruction[1]~input_o  
// & (\reg_file|RAM~640_combout ))) ) ) ) # ( !\reg_file|RAM~639_combout  & ( !\reg_file|RAM~638_combout  & ( (!\instruction[0]~input_o  & (!\instruction[1]~input_o  & ((\reg_file|RAM~637_combout )))) # (\instruction[0]~input_o  & (\instruction[1]~input_o  & 
// (\reg_file|RAM~640_combout ))) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~640_combout ),
	.datad(!\reg_file|RAM~637_combout ),
	.datae(!\reg_file|RAM~639_combout ),
	.dataf(!\reg_file|RAM~638_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~641 .extended_lut = "off";
defparam \reg_file|RAM~641 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_file|RAM~641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N44
dffeas \reg_B_flopr|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~641_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[13] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \alu_unit|always0~2 (
// Equation(s):
// \alu_unit|always0~2_combout  = ( \reg_B_flopr|q [12] & ( \reg_B_flopr|q [15] & ( (!\alu_B_src[0]~input_o  & !\alu_B_src[1]~input_o ) ) ) ) # ( !\reg_B_flopr|q [12] & ( \reg_B_flopr|q [15] & ( (!\alu_B_src[0]~input_o  & !\alu_B_src[1]~input_o ) ) ) ) # ( 
// \reg_B_flopr|q [12] & ( !\reg_B_flopr|q [15] & ( (!\alu_B_src[0]~input_o  & !\alu_B_src[1]~input_o ) ) ) ) # ( !\reg_B_flopr|q [12] & ( !\reg_B_flopr|q [15] & ( (!\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & ((\reg_B_flopr|q [13]) # (\reg_B_flopr|q 
// [14])))) ) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(!\alu_B_src[1]~input_o ),
	.datac(!\reg_B_flopr|q [14]),
	.datad(!\reg_B_flopr|q [13]),
	.datae(!\reg_B_flopr|q [12]),
	.dataf(!\reg_B_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~2 .extended_lut = "off";
defparam \alu_unit|always0~2 .lut_mask = 64'h0888888888888888;
defparam \alu_unit|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \alu_unit|Selector9~0 (
// Equation(s):
// \alu_unit|Selector9~0_combout  = ( !\alu_unit|always0~0_combout  & ( !\alu_unit|always0~3_combout  & ( (!\alu_B_mux|Mux12~0_combout  & (!\alu_unit|always0~1_combout  & !\alu_unit|always0~2_combout )) ) ) )

	.dataa(!\alu_B_mux|Mux12~0_combout ),
	.datab(!\alu_unit|always0~1_combout ),
	.datac(!\alu_unit|always0~2_combout ),
	.datad(gnd),
	.datae(!\alu_unit|always0~0_combout ),
	.dataf(!\alu_unit|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector9~0 .extended_lut = "off";
defparam \alu_unit|Selector9~0 .lut_mask = 64'h8080000000000000;
defparam \alu_unit|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y1_N0
cyclonev_lcell_comb \alu_unit|Selector7~4 (
// Equation(s):
// \alu_unit|Selector7~4_combout  = ( \alu_unit|Selector9~0_combout  & ( \alu_unit|ShiftLeft0~8_combout  & ( (!\alu_B_mux|Mux0~0_combout  & ((!\alu_B_mux|Mux13~0_combout ) # ((\alu_unit|Selector15~0_combout )))) # (\alu_B_mux|Mux0~0_combout  & 
// (((\alu_A_mux|mux2_output[5]~0_combout )))) ) ) ) # ( !\alu_unit|Selector9~0_combout  & ( \alu_unit|ShiftLeft0~8_combout  & ( (\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[5]~0_combout ) ) ) ) # ( \alu_unit|Selector9~0_combout  & ( 
// !\alu_unit|ShiftLeft0~8_combout  & ( (!\alu_B_mux|Mux0~0_combout  & (\alu_B_mux|Mux13~0_combout  & ((\alu_unit|Selector15~0_combout )))) # (\alu_B_mux|Mux0~0_combout  & (((\alu_A_mux|mux2_output[5]~0_combout )))) ) ) ) # ( !\alu_unit|Selector9~0_combout  
// & ( !\alu_unit|ShiftLeft0~8_combout  & ( (\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[5]~0_combout ) ) ) )

	.dataa(!\alu_B_mux|Mux0~0_combout ),
	.datab(!\alu_B_mux|Mux13~0_combout ),
	.datac(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datad(!\alu_unit|Selector15~0_combout ),
	.datae(!\alu_unit|Selector9~0_combout ),
	.dataf(!\alu_unit|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector7~4 .extended_lut = "off";
defparam \alu_unit|Selector7~4 .lut_mask = 64'h0505052705058DAF;
defparam \alu_unit|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N6
cyclonev_lcell_comb \alu_unit|Selector7~5 (
// Equation(s):
// \alu_unit|Selector7~5_combout  = ( !\alu_cont[0]~input_o  & ( (!\alu_cont[1]~input_o  & ((!\alu_cont[2]~input_o  & (\alu_A_mux|mux2_output[4]~4_combout  & ((\alu_B_mux|Mux11~0_combout )))) # (\alu_cont[2]~input_o  & (((\alu_unit|Add1~25_sumout )))))) # 
// (\alu_cont[1]~input_o  & ((!\alu_B_mux|Mux11~0_combout  $ (((!\alu_A_mux|mux2_output[4]~4_combout ) # (\alu_cont[2]~input_o )))))) ) ) # ( \alu_cont[0]~input_o  & ( (!\alu_cont[2]~input_o  & ((((\alu_B_mux|Mux11~0_combout ))) # 
// (\alu_A_mux|mux2_output[4]~4_combout ))) # (\alu_cont[2]~input_o  & (((\alu_unit|Selector7~4_combout )))) ) )

	.dataa(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datab(!\alu_cont[2]~input_o ),
	.datac(!\alu_unit|Selector7~4_combout ),
	.datad(!\alu_cont[1]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_B_mux|Mux11~0_combout ),
	.datag(!\alu_unit|Add1~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector7~5 .extended_lut = "on";
defparam \alu_unit|Selector7~5 .lut_mask = 64'h0344474747BBCFCF;
defparam \alu_unit|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \alu_unit|Add0~25 (
// Equation(s):
// \alu_unit|Add0~25_sumout  = SUM(( \alu_A_mux|mux2_output[4]~4_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [4]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [4])))) ) + ( \alu_unit|Add0~22  ))
// \alu_unit|Add0~26  = CARRY(( \alu_A_mux|mux2_output[4]~4_combout  ) + ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o  & ((\reg_B_flopr|q [4]))) # (\alu_B_src[0]~input_o  & (\immediate_flopr|q [4])))) ) + ( \alu_unit|Add0~22  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\immediate_flopr|q [4]),
	.datad(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [4]),
	.datag(gnd),
	.cin(\alu_unit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~25_sumout ),
	.cout(\alu_unit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~25 .extended_lut = "off";
defparam \alu_unit|Add0~25 .lut_mask = 64'h0000FD75000000FF;
defparam \alu_unit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N24
cyclonev_lcell_comb \alu_unit|Selector7~3 (
// Equation(s):
// \alu_unit|Selector7~3_combout  = ( \alu_unit|Selector4~0_combout  & ( (((\alu_unit|Selector7~5_combout  & \alu_unit|Selector7~0_combout )) # (\alu_unit|Add0~25_sumout )) # (\alu_unit|Selector7~2_combout ) ) ) # ( !\alu_unit|Selector4~0_combout  & ( 
// ((\alu_unit|Selector7~5_combout  & \alu_unit|Selector7~0_combout )) # (\alu_unit|Selector7~2_combout ) ) )

	.dataa(!\alu_unit|Selector7~2_combout ),
	.datab(!\alu_unit|Selector7~5_combout ),
	.datac(!\alu_unit|Selector7~0_combout ),
	.datad(!\alu_unit|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector7~3 .extended_lut = "off";
defparam \alu_unit|Selector7~3 .lut_mask = 64'h5757575757FF57FF;
defparam \alu_unit|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N27
cyclonev_lcell_comb \alu_unit|alu_out[4] (
// Equation(s):
// \alu_unit|alu_out [4] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [4] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector7~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|Selector7~3_combout ),
	.datad(!\alu_unit|alu_out [4]),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[4] .extended_lut = "off";
defparam \alu_unit|alu_out[4] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \alu_unit|alu_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N44
dffeas \reg_alu_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[4] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N45
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[4]~4 (
// Equation(s):
// \reg_write_src_mux|mux2_output[4]~4_combout  = ( \reg_alu_flopr|q [4] & ( (!\reg_write_src~input_o ) # (\mdr_flopr|q [4]) ) ) # ( !\reg_alu_flopr|q [4] & ( (\reg_write_src~input_o  & \mdr_flopr|q [4]) ) )

	.dataa(!\reg_write_src~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mdr_flopr|q [4]),
	.datae(gnd),
	.dataf(!\reg_alu_flopr|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[4]~4 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[4]~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \reg_write_src_mux|mux2_output[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N26
dffeas \reg_file|RAM~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~180 .is_wysiwyg = "true";
defparam \reg_file|RAM~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \reg_file|RAM~534 (
// Equation(s):
// \reg_file|RAM~534_combout  = ( \instruction[8]~input_o  & ( \reg_file|RAM~148_q  & ( (\reg_file|RAM~180_q  & \instruction[9]~input_o ) ) ) ) # ( !\instruction[8]~input_o  & ( \reg_file|RAM~148_q  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~132_q )) # 
// (\instruction[9]~input_o  & ((\reg_file|RAM~164_q ))) ) ) ) # ( \instruction[8]~input_o  & ( !\reg_file|RAM~148_q  & ( (!\instruction[9]~input_o ) # (\reg_file|RAM~180_q ) ) ) ) # ( !\instruction[8]~input_o  & ( !\reg_file|RAM~148_q  & ( 
// (!\instruction[9]~input_o  & (\reg_file|RAM~132_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~164_q ))) ) ) )

	.dataa(!\reg_file|RAM~180_q ),
	.datab(!\reg_file|RAM~132_q ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\reg_file|RAM~164_q ),
	.datae(!\instruction[8]~input_o ),
	.dataf(!\reg_file|RAM~148_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~534 .extended_lut = "off";
defparam \reg_file|RAM~534 .lut_mask = 64'h303FF5F5303F0505;
defparam \reg_file|RAM~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \reg_file|RAM~532 (
// Equation(s):
// \reg_file|RAM~532_combout  = ( \reg_file|RAM~20_q  & ( \instruction[8]~input_o  & ( (!\reg_file|RAM~52_q  & \instruction[9]~input_o ) ) ) ) # ( !\reg_file|RAM~20_q  & ( \instruction[8]~input_o  & ( (!\reg_file|RAM~52_q ) # (!\instruction[9]~input_o ) ) ) 
// ) # ( \reg_file|RAM~20_q  & ( !\instruction[8]~input_o  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~4_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~36_q ))) ) ) ) # ( !\reg_file|RAM~20_q  & ( !\instruction[8]~input_o  & ( 
// (!\instruction[9]~input_o  & (\reg_file|RAM~4_q )) # (\instruction[9]~input_o  & ((\reg_file|RAM~36_q ))) ) ) )

	.dataa(!\reg_file|RAM~52_q ),
	.datab(!\reg_file|RAM~4_q ),
	.datac(!\instruction[9]~input_o ),
	.datad(!\reg_file|RAM~36_q ),
	.datae(!\reg_file|RAM~20_q ),
	.dataf(!\instruction[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~532 .extended_lut = "off";
defparam \reg_file|RAM~532 .lut_mask = 64'h303F303FFAFA0A0A;
defparam \reg_file|RAM~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \reg_file|RAM~535 (
// Equation(s):
// \reg_file|RAM~535_combout  = ( \reg_file|RAM~228_q  & ( \reg_file|RAM~196_q  & ( (!\instruction[8]~input_o ) # ((!\instruction[9]~input_o  & ((\reg_file|RAM~212_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~244_q ))) ) ) ) # ( !\reg_file|RAM~228_q  & 
// ( \reg_file|RAM~196_q  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o )) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & ((\reg_file|RAM~212_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~244_q )))) ) ) ) # ( 
// \reg_file|RAM~228_q  & ( !\reg_file|RAM~196_q  & ( (!\instruction[8]~input_o  & (\instruction[9]~input_o )) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & ((\reg_file|RAM~212_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~244_q )))) ) ) ) 
// # ( !\reg_file|RAM~228_q  & ( !\reg_file|RAM~196_q  & ( (\instruction[8]~input_o  & ((!\instruction[9]~input_o  & ((\reg_file|RAM~212_q ))) # (\instruction[9]~input_o  & (\reg_file|RAM~244_q )))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~244_q ),
	.datad(!\reg_file|RAM~212_q ),
	.datae(!\reg_file|RAM~228_q ),
	.dataf(!\reg_file|RAM~196_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~535 .extended_lut = "off";
defparam \reg_file|RAM~535 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|RAM~535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \reg_file|RAM~533 (
// Equation(s):
// \reg_file|RAM~533_combout  = ( \reg_file|RAM~84_q  & ( \reg_file|RAM~100_q  & ( (!\instruction[9]~input_o  & (((\reg_file|RAM~68_q  & !\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~116_q ))) ) ) 
// ) # ( !\reg_file|RAM~84_q  & ( \reg_file|RAM~100_q  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o ) # (\reg_file|RAM~68_q )))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o )) # (\reg_file|RAM~116_q ))) ) ) ) # ( 
// \reg_file|RAM~84_q  & ( !\reg_file|RAM~100_q  & ( (!\instruction[9]~input_o  & (((\reg_file|RAM~68_q  & !\instruction[8]~input_o )))) # (\instruction[9]~input_o  & (\reg_file|RAM~116_q  & ((\instruction[8]~input_o )))) ) ) ) # ( !\reg_file|RAM~84_q  & ( 
// !\reg_file|RAM~100_q  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o ) # (\reg_file|RAM~68_q )))) # (\instruction[9]~input_o  & (\reg_file|RAM~116_q  & ((\instruction[8]~input_o )))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\reg_file|RAM~116_q ),
	.datac(!\reg_file|RAM~68_q ),
	.datad(!\instruction[8]~input_o ),
	.datae(!\reg_file|RAM~84_q ),
	.dataf(!\reg_file|RAM~100_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~533 .extended_lut = "off";
defparam \reg_file|RAM~533 .lut_mask = 64'h0ABB0A115FBB5F11;
defparam \reg_file|RAM~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \reg_file|RAM~536 (
// Equation(s):
// \reg_file|RAM~536_combout  = ( \reg_file|RAM~535_combout  & ( \reg_file|RAM~533_combout  & ( ((!\instruction[11]~input_o  & ((\reg_file|RAM~532_combout ))) # (\instruction[11]~input_o  & (\reg_file|RAM~534_combout ))) # (\instruction[10]~input_o ) ) ) ) # 
// ( !\reg_file|RAM~535_combout  & ( \reg_file|RAM~533_combout  & ( (!\instruction[11]~input_o  & (((\reg_file|RAM~532_combout )) # (\instruction[10]~input_o ))) # (\instruction[11]~input_o  & (!\instruction[10]~input_o  & (\reg_file|RAM~534_combout ))) ) ) 
// ) # ( \reg_file|RAM~535_combout  & ( !\reg_file|RAM~533_combout  & ( (!\instruction[11]~input_o  & (!\instruction[10]~input_o  & ((\reg_file|RAM~532_combout )))) # (\instruction[11]~input_o  & (((\reg_file|RAM~534_combout )) # (\instruction[10]~input_o 
// ))) ) ) ) # ( !\reg_file|RAM~535_combout  & ( !\reg_file|RAM~533_combout  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~532_combout ))) # (\instruction[11]~input_o  & (\reg_file|RAM~534_combout )))) ) ) )

	.dataa(!\instruction[11]~input_o ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~534_combout ),
	.datad(!\reg_file|RAM~532_combout ),
	.datae(!\reg_file|RAM~535_combout ),
	.dataf(!\reg_file|RAM~533_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~536 .extended_lut = "off";
defparam \reg_file|RAM~536 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|RAM~536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \reg_A_flopr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[4] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \pc_flopenr|q[4]~feeder (
// Equation(s):
// \pc_flopenr|q[4]~feeder_combout  = \reg_A_flopr|q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[4]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pc_flopenr|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \pc_flopenr|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[4]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[4] .is_wysiwyg = "true";
defparam \pc_flopenr|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \alu_A_mux|mux2_output[4]~4 (
// Equation(s):
// \alu_A_mux|mux2_output[4]~4_combout  = ( \pc_flopenr|q [4] & ( \reg_A_flopr|q [4] ) ) # ( !\pc_flopenr|q [4] & ( \reg_A_flopr|q [4] & ( \alu_A_src~input_o  ) ) ) # ( \pc_flopenr|q [4] & ( !\reg_A_flopr|q [4] & ( !\alu_A_src~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_A_src~input_o ),
	.datad(gnd),
	.datae(!\pc_flopenr|q [4]),
	.dataf(!\reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[4]~4 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[4]~4 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \alu_A_mux|mux2_output[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \alu_unit|Add4~1 (
// Equation(s):
// \alu_unit|Add4~1_sumout  = SUM(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [5]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [5])) ) + ( GND ) + ( \alu_unit|Add4~26  ))
// \alu_unit|Add4~2  = CARRY(( (!\alu_A_src~input_o  & ((\pc_flopenr|q [5]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [5])) ) + ( GND ) + ( \alu_unit|Add4~26  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [5]),
	.datad(!\pc_flopenr|q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~1_sumout ),
	.cout(\alu_unit|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~1 .extended_lut = "off";
defparam \alu_unit|Add4~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \alu_unit|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N36
cyclonev_lcell_comb \alu_unit|Selector8~0 (
// Equation(s):
// \alu_unit|Selector8~0_combout  = ( \alu_unit|Add4~1_sumout  & ( ((\alu_A_mux|mux2_output[5]~0_combout  & \alu_unit|Selector5~1_combout )) # (\alu_unit|Selector7~1_combout ) ) ) # ( !\alu_unit|Add4~1_sumout  & ( (\alu_A_mux|mux2_output[5]~0_combout  & 
// \alu_unit|Selector5~1_combout ) ) )

	.dataa(!\alu_unit|Selector7~1_combout ),
	.datab(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datac(!\alu_unit|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector8~0 .extended_lut = "off";
defparam \alu_unit|Selector8~0 .lut_mask = 64'h0303030357575757;
defparam \alu_unit|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \alu_unit|Selector8~2 (
// Equation(s):
// \alu_unit|Selector8~2_combout  = ( \alu_unit|Selector9~0_combout  & ( \alu_B_mux|Mux0~0_combout  & ( \alu_A_mux|mux2_output[6]~6_combout  ) ) ) # ( !\alu_unit|Selector9~0_combout  & ( \alu_B_mux|Mux0~0_combout  & ( \alu_A_mux|mux2_output[6]~6_combout  ) ) 
// ) # ( \alu_unit|Selector9~0_combout  & ( !\alu_B_mux|Mux0~0_combout  & ( (!\alu_B_mux|Mux13~0_combout  & ((\alu_unit|ShiftLeft0~1_combout ))) # (\alu_B_mux|Mux13~0_combout  & (\alu_unit|ShiftLeft0~0_combout )) ) ) )

	.dataa(!\alu_B_mux|Mux13~0_combout ),
	.datab(!\alu_unit|ShiftLeft0~0_combout ),
	.datac(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datad(!\alu_unit|ShiftLeft0~1_combout ),
	.datae(!\alu_unit|Selector9~0_combout ),
	.dataf(!\alu_B_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector8~2 .extended_lut = "off";
defparam \alu_unit|Selector8~2 .lut_mask = 64'h000011BB0F0F0F0F;
defparam \alu_unit|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \alu_unit|Selector8~3 (
// Equation(s):
// \alu_unit|Selector8~3_combout  = ( !\alu_cont[0]~input_o  & ( (!\alu_cont[1]~input_o  & ((!\alu_cont[2]~input_o  & (((\alu_A_mux|mux2_output[5]~0_combout  & \alu_B_mux|Mux10~0_combout )))) # (\alu_cont[2]~input_o  & (\alu_unit|Add1~1_sumout )))) # 
// (\alu_cont[1]~input_o  & ((!\alu_B_mux|Mux10~0_combout  $ (((!\alu_A_mux|mux2_output[5]~0_combout ) # (\alu_cont[2]~input_o )))))) ) ) # ( \alu_cont[0]~input_o  & ( (!\alu_cont[2]~input_o  & ((((\alu_B_mux|Mux10~0_combout ) # 
// (\alu_A_mux|mux2_output[5]~0_combout ))))) # (\alu_cont[2]~input_o  & (((\alu_unit|Selector8~2_combout )))) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_unit|Selector8~2_combout ),
	.datad(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_B_mux|Mux10~0_combout ),
	.datag(!\alu_unit|Add1~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector8~3 .extended_lut = "on";
defparam \alu_unit|Selector8~3 .lut_mask = 64'h042605AF379DAFAF;
defparam \alu_unit|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \alu_unit|Selector8~1 (
// Equation(s):
// \alu_unit|Selector8~1_combout  = ( \alu_unit|Selector8~3_combout  & ( (((\alu_unit|Add0~1_sumout  & \alu_unit|Selector4~0_combout )) # (\alu_unit|Selector8~0_combout )) # (\alu_unit|Selector7~0_combout ) ) ) # ( !\alu_unit|Selector8~3_combout  & ( 
// ((\alu_unit|Add0~1_sumout  & \alu_unit|Selector4~0_combout )) # (\alu_unit|Selector8~0_combout ) ) )

	.dataa(!\alu_unit|Selector7~0_combout ),
	.datab(!\alu_unit|Add0~1_sumout ),
	.datac(!\alu_unit|Selector8~0_combout ),
	.datad(!\alu_unit|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector8~1 .extended_lut = "off";
defparam \alu_unit|Selector8~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \alu_unit|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N39
cyclonev_lcell_comb \alu_unit|alu_out[5] (
// Equation(s):
// \alu_unit|alu_out [5] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [5] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector8~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|Selector8~1_combout ),
	.datad(!\alu_unit|alu_out [5]),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[5] .extended_lut = "off";
defparam \alu_unit|alu_out[5] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \alu_unit|alu_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \reg_alu_flopr|q[5]~feeder (
// Equation(s):
// \reg_alu_flopr|q[5]~feeder_combout  = ( \alu_unit|alu_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_alu_flopr|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_alu_flopr|q[5]~feeder .extended_lut = "off";
defparam \reg_alu_flopr|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_alu_flopr|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N35
dffeas \reg_alu_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_alu_flopr|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[5] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[5]~5 (
// Equation(s):
// \reg_write_src_mux|mux2_output[5]~5_combout  = ( \mdr_flopr|q [5] & ( \reg_alu_flopr|q [5] ) ) # ( !\mdr_flopr|q [5] & ( \reg_alu_flopr|q [5] & ( !\reg_write_src~input_o  ) ) ) # ( \mdr_flopr|q [5] & ( !\reg_alu_flopr|q [5] & ( \reg_write_src~input_o  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_write_src~input_o ),
	.datad(gnd),
	.datae(!\mdr_flopr|q [5]),
	.dataf(!\reg_alu_flopr|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[5]~5 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[5]~5 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_write_src_mux|mux2_output[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N7
dffeas \reg_file|RAM~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~197 .is_wysiwyg = "true";
defparam \reg_file|RAM~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \reg_file|RAM~537 (
// Equation(s):
// \reg_file|RAM~537_combout  = ( \reg_file|RAM~5_q  & ( \reg_file|RAM~133_q  & ( (!\instruction[10]~input_o ) # ((!\instruction[11]~input_o  & ((\reg_file|RAM~69_q ))) # (\instruction[11]~input_o  & (\reg_file|RAM~197_q ))) ) ) ) # ( !\reg_file|RAM~5_q  & ( 
// \reg_file|RAM~133_q  & ( (!\instruction[10]~input_o  & (((\instruction[11]~input_o )))) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~69_q ))) # (\instruction[11]~input_o  & (\reg_file|RAM~197_q )))) ) ) ) # ( 
// \reg_file|RAM~5_q  & ( !\reg_file|RAM~133_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o )))) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~69_q ))) # (\instruction[11]~input_o  & (\reg_file|RAM~197_q 
// )))) ) ) ) # ( !\reg_file|RAM~5_q  & ( !\reg_file|RAM~133_q  & ( (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~69_q ))) # (\instruction[11]~input_o  & (\reg_file|RAM~197_q )))) ) ) )

	.dataa(!\reg_file|RAM~197_q ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~69_q ),
	.datad(!\instruction[11]~input_o ),
	.datae(!\reg_file|RAM~5_q ),
	.dataf(!\reg_file|RAM~133_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~537 .extended_lut = "off";
defparam \reg_file|RAM~537 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \reg_file|RAM~537 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \reg_file|RAM~540 (
// Equation(s):
// \reg_file|RAM~540_combout  = ( \reg_file|RAM~181_q  & ( \reg_file|RAM~117_q  & ( (!\instruction[10]~input_o  & (((!\reg_file|RAM~53_q )) # (\instruction[11]~input_o ))) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o ) # ((\reg_file|RAM~245_q 
// )))) ) ) ) # ( !\reg_file|RAM~181_q  & ( \reg_file|RAM~117_q  & ( (!\instruction[10]~input_o  & (!\instruction[11]~input_o  & ((!\reg_file|RAM~53_q )))) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o ) # ((\reg_file|RAM~245_q )))) ) ) ) # ( 
// \reg_file|RAM~181_q  & ( !\reg_file|RAM~117_q  & ( (!\instruction[10]~input_o  & (((!\reg_file|RAM~53_q )) # (\instruction[11]~input_o ))) # (\instruction[10]~input_o  & (\instruction[11]~input_o  & (\reg_file|RAM~245_q ))) ) ) ) # ( !\reg_file|RAM~181_q  
// & ( !\reg_file|RAM~117_q  & ( (!\instruction[10]~input_o  & (!\instruction[11]~input_o  & ((!\reg_file|RAM~53_q )))) # (\instruction[10]~input_o  & (\instruction[11]~input_o  & (\reg_file|RAM~245_q ))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~245_q ),
	.datad(!\reg_file|RAM~53_q ),
	.datae(!\reg_file|RAM~181_q ),
	.dataf(!\reg_file|RAM~117_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~540 .extended_lut = "off";
defparam \reg_file|RAM~540 .lut_mask = 64'h8901AB23CD45EF67;
defparam \reg_file|RAM~540 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \reg_file|RAM~538 (
// Equation(s):
// \reg_file|RAM~538_combout  = ( \reg_file|RAM~213_q  & ( \reg_file|RAM~85_q  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~21_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~149_q )))) # (\instruction[10]~input_o  & 
// (\instruction[11]~input_o )) ) ) ) # ( !\reg_file|RAM~213_q  & ( \reg_file|RAM~85_q  & ( (!\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~21_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~149_q )))) ) ) ) # ( 
// \reg_file|RAM~213_q  & ( !\reg_file|RAM~85_q  & ( ((!\instruction[11]~input_o  & ((\reg_file|RAM~21_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~149_q ))) # (\instruction[10]~input_o ) ) ) ) # ( !\reg_file|RAM~213_q  & ( !\reg_file|RAM~85_q  & ( 
// (!\instruction[10]~input_o  & ((!\instruction[11]~input_o  & ((\reg_file|RAM~21_q ))) # (\instruction[11]~input_o  & (!\reg_file|RAM~149_q )))) # (\instruction[10]~input_o  & (!\instruction[11]~input_o )) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~149_q ),
	.datad(!\reg_file|RAM~21_q ),
	.datae(!\reg_file|RAM~213_q ),
	.dataf(!\reg_file|RAM~85_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~538 .extended_lut = "off";
defparam \reg_file|RAM~538 .lut_mask = 64'h64EC75FD20A831B9;
defparam \reg_file|RAM~538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \reg_file|RAM~539 (
// Equation(s):
// \reg_file|RAM~539_combout  = ( \reg_file|RAM~101_q  & ( \reg_file|RAM~37_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & (\reg_file|RAM~165_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~229_q )))) ) ) ) # ( !\reg_file|RAM~101_q  
// & ( \reg_file|RAM~37_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~165_q ))) # (\instruction[10]~input_o  & (((\reg_file|RAM~229_q  & \instruction[11]~input_o )))) ) ) ) # ( \reg_file|RAM~101_q  & ( 
// !\reg_file|RAM~37_q  & ( (!\instruction[10]~input_o  & (\reg_file|RAM~165_q  & ((\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o ) # (\reg_file|RAM~229_q )))) ) ) ) # ( !\reg_file|RAM~101_q  & ( 
// !\reg_file|RAM~37_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~165_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~229_q ))))) ) ) )

	.dataa(!\reg_file|RAM~165_q ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~229_q ),
	.datad(!\instruction[11]~input_o ),
	.datae(!\reg_file|RAM~101_q ),
	.dataf(!\reg_file|RAM~37_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~539 .extended_lut = "off";
defparam \reg_file|RAM~539 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file|RAM~539 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \reg_file|RAM~541 (
// Equation(s):
// \reg_file|RAM~541_combout  = ( \reg_file|RAM~538_combout  & ( \reg_file|RAM~539_combout  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~537_combout )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) # 
// ((\reg_file|RAM~540_combout )))) ) ) ) # ( !\reg_file|RAM~538_combout  & ( \reg_file|RAM~539_combout  & ( (!\instruction[8]~input_o  & (((\reg_file|RAM~537_combout )) # (\instruction[9]~input_o ))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  & 
// ((\reg_file|RAM~540_combout )))) ) ) ) # ( \reg_file|RAM~538_combout  & ( !\reg_file|RAM~539_combout  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & (\reg_file|RAM~537_combout ))) # (\instruction[8]~input_o  & ((!\instruction[9]~input_o ) # 
// ((\reg_file|RAM~540_combout )))) ) ) ) # ( !\reg_file|RAM~538_combout  & ( !\reg_file|RAM~539_combout  & ( (!\instruction[8]~input_o  & (!\instruction[9]~input_o  & (\reg_file|RAM~537_combout ))) # (\instruction[8]~input_o  & (\instruction[9]~input_o  & 
// ((\reg_file|RAM~540_combout )))) ) ) )

	.dataa(!\instruction[8]~input_o ),
	.datab(!\instruction[9]~input_o ),
	.datac(!\reg_file|RAM~537_combout ),
	.datad(!\reg_file|RAM~540_combout ),
	.datae(!\reg_file|RAM~538_combout ),
	.dataf(!\reg_file|RAM~539_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~541 .extended_lut = "off";
defparam \reg_file|RAM~541 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file|RAM~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \reg_A_flopr|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[5] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N42
cyclonev_lcell_comb \alu_unit|Selector9~1 (
// Equation(s):
// \alu_unit|Selector9~1_combout  = ( \alu_unit|Selector5~1_combout  & ( ((\alu_unit|Selector7~1_combout  & \alu_unit|Add4~29_sumout )) # (\alu_A_mux|mux2_output[6]~6_combout ) ) ) # ( !\alu_unit|Selector5~1_combout  & ( (\alu_unit|Selector7~1_combout  & 
// \alu_unit|Add4~29_sumout ) ) )

	.dataa(!\alu_unit|Selector7~1_combout ),
	.datab(gnd),
	.datac(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datad(!\alu_unit|Add4~29_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector9~1 .extended_lut = "off";
defparam \alu_unit|Selector9~1 .lut_mask = 64'h005500550F5F0F5F;
defparam \alu_unit|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \alu_unit|Selector9~3 (
// Equation(s):
// \alu_unit|Selector9~3_combout  = ( \alu_unit|Selector9~0_combout  & ( \alu_unit|ShiftLeft0~9_combout  & ( (!\alu_B_mux|Mux0~0_combout  & ((!\alu_B_mux|Mux13~0_combout ) # ((\alu_unit|ShiftLeft0~7_combout )))) # (\alu_B_mux|Mux0~0_combout  & 
// (((\alu_A_mux|mux2_output[7]~8_combout )))) ) ) ) # ( !\alu_unit|Selector9~0_combout  & ( \alu_unit|ShiftLeft0~9_combout  & ( (\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[7]~8_combout ) ) ) ) # ( \alu_unit|Selector9~0_combout  & ( 
// !\alu_unit|ShiftLeft0~9_combout  & ( (!\alu_B_mux|Mux0~0_combout  & (\alu_B_mux|Mux13~0_combout  & (\alu_unit|ShiftLeft0~7_combout ))) # (\alu_B_mux|Mux0~0_combout  & (((\alu_A_mux|mux2_output[7]~8_combout )))) ) ) ) # ( !\alu_unit|Selector9~0_combout  & 
// ( !\alu_unit|ShiftLeft0~9_combout  & ( (\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[7]~8_combout ) ) ) )

	.dataa(!\alu_B_mux|Mux0~0_combout ),
	.datab(!\alu_B_mux|Mux13~0_combout ),
	.datac(!\alu_unit|ShiftLeft0~7_combout ),
	.datad(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datae(!\alu_unit|Selector9~0_combout ),
	.dataf(!\alu_unit|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector9~3 .extended_lut = "off";
defparam \alu_unit|Selector9~3 .lut_mask = 64'h0055025700558ADF;
defparam \alu_unit|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \alu_B_mux|Mux9~0 (
// Equation(s):
// \alu_B_mux|Mux9~0_combout  = ( \reg_B_flopr|q [6] & ( \alu_B_src[0]~input_o  & ( (\immediate_flopr|q [6] & !\alu_B_src[1]~input_o ) ) ) ) # ( !\reg_B_flopr|q [6] & ( \alu_B_src[0]~input_o  & ( (\immediate_flopr|q [6] & !\alu_B_src[1]~input_o ) ) ) ) # ( 
// \reg_B_flopr|q [6] & ( !\alu_B_src[0]~input_o  & ( !\alu_B_src[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\immediate_flopr|q [6]),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(gnd),
	.datae(!\reg_B_flopr|q [6]),
	.dataf(!\alu_B_src[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux9~0 .extended_lut = "off";
defparam \alu_B_mux|Mux9~0 .lut_mask = 64'h0000F0F030303030;
defparam \alu_B_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N48
cyclonev_lcell_comb \alu_unit|Selector9~4 (
// Equation(s):
// \alu_unit|Selector9~4_combout  = ( !\alu_cont[0]~input_o  & ( (!\alu_cont[1]~input_o  & ((!\alu_cont[2]~input_o  & (((\alu_B_mux|Mux9~0_combout  & \alu_A_mux|mux2_output[6]~6_combout )))) # (\alu_cont[2]~input_o  & (\alu_unit|Add1~29_sumout )))) # 
// (\alu_cont[1]~input_o  & ((!\alu_B_mux|Mux9~0_combout  $ (((!\alu_A_mux|mux2_output[6]~6_combout ) # (\alu_cont[2]~input_o )))))) ) ) # ( \alu_cont[0]~input_o  & ( (!\alu_cont[2]~input_o  & ((((\alu_A_mux|mux2_output[6]~6_combout ) # 
// (\alu_B_mux|Mux9~0_combout ))))) # (\alu_cont[2]~input_o  & (((\alu_unit|Selector9~3_combout )))) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_unit|Selector9~3_combout ),
	.datad(!\alu_B_mux|Mux9~0_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datag(!\alu_unit|Add1~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector9~4 .extended_lut = "on";
defparam \alu_unit|Selector9~4 .lut_mask = 64'h043705AF269DAFAF;
defparam \alu_unit|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N15
cyclonev_lcell_comb \alu_unit|Selector9~2 (
// Equation(s):
// \alu_unit|Selector9~2_combout  = ( \alu_unit|Selector9~4_combout  & ( (((\alu_unit|Selector4~0_combout  & \alu_unit|Add0~29_sumout )) # (\alu_unit|Selector9~1_combout )) # (\alu_unit|Selector7~0_combout ) ) ) # ( !\alu_unit|Selector9~4_combout  & ( 
// ((\alu_unit|Selector4~0_combout  & \alu_unit|Add0~29_sumout )) # (\alu_unit|Selector9~1_combout ) ) )

	.dataa(!\alu_unit|Selector7~0_combout ),
	.datab(!\alu_unit|Selector9~1_combout ),
	.datac(!\alu_unit|Selector4~0_combout ),
	.datad(!\alu_unit|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector9~2 .extended_lut = "off";
defparam \alu_unit|Selector9~2 .lut_mask = 64'h333F333F777F777F;
defparam \alu_unit|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N12
cyclonev_lcell_comb \alu_unit|alu_out[6] (
// Equation(s):
// \alu_unit|alu_out [6] = ( \alu_unit|alu_out [6] & ( (\alu_unit|Selector9~2_combout ) # (\alu_unit|WideOr2~0_combout ) ) ) # ( !\alu_unit|alu_out [6] & ( (!\alu_unit|WideOr2~0_combout  & \alu_unit|Selector9~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|WideOr2~0_combout ),
	.datad(!\alu_unit|Selector9~2_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[6] .extended_lut = "off";
defparam \alu_unit|alu_out[6] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \alu_unit|alu_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y1_N38
dffeas \reg_alu_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_unit|alu_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[6] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N21
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[6]~6 (
// Equation(s):
// \reg_write_src_mux|mux2_output[6]~6_combout  = ( \mdr_flopr|q [6] & ( \reg_alu_flopr|q [6] ) ) # ( !\mdr_flopr|q [6] & ( \reg_alu_flopr|q [6] & ( !\reg_write_src~input_o  ) ) ) # ( \mdr_flopr|q [6] & ( !\reg_alu_flopr|q [6] & ( \reg_write_src~input_o  ) ) 
// )

	.dataa(!\reg_write_src~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mdr_flopr|q [6]),
	.dataf(!\reg_alu_flopr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[6]~6 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[6]~6 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_write_src_mux|mux2_output[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \reg_file|RAM~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~22 .is_wysiwyg = "true";
defparam \reg_file|RAM~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N21
cyclonev_lcell_comb \reg_file|RAM~627 (
// Equation(s):
// \reg_file|RAM~627_combout  = ( \reg_file|RAM~54_q  & ( \reg_file|RAM~6_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )) # (\reg_file|RAM~22_q ))) # (\instruction[1]~input_o  & (((\reg_file|RAM~38_q  & !\instruction[0]~input_o )))) ) ) ) 
// # ( !\reg_file|RAM~54_q  & ( \reg_file|RAM~6_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )) # (\reg_file|RAM~22_q ))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o ) # (\reg_file|RAM~38_q )))) ) ) ) # ( \reg_file|RAM~54_q  & 
// ( !\reg_file|RAM~6_q  & ( (!\instruction[1]~input_o  & (\reg_file|RAM~22_q  & ((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & (((\reg_file|RAM~38_q  & !\instruction[0]~input_o )))) ) ) ) # ( !\reg_file|RAM~54_q  & ( !\reg_file|RAM~6_q  & ( 
// (!\instruction[1]~input_o  & (\reg_file|RAM~22_q  & ((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & (((\instruction[0]~input_o ) # (\reg_file|RAM~38_q )))) ) ) )

	.dataa(!\reg_file|RAM~22_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\reg_file|RAM~38_q ),
	.datad(!\instruction[0]~input_o ),
	.datae(!\reg_file|RAM~54_q ),
	.dataf(!\reg_file|RAM~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~627 .extended_lut = "off";
defparam \reg_file|RAM~627 .lut_mask = 64'h03770344CF77CF44;
defparam \reg_file|RAM~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \reg_file|RAM~630 (
// Equation(s):
// \reg_file|RAM~630_combout  = ( \reg_file|RAM~214_q  & ( \reg_file|RAM~198_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & ((\reg_file|RAM~230_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~246_q ))) ) ) ) # ( !\reg_file|RAM~214_q  & 
// ( \reg_file|RAM~198_q  & ( (!\instruction[1]~input_o  & (!\instruction[0]~input_o )) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~230_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~246_q )))) ) ) ) # ( 
// \reg_file|RAM~214_q  & ( !\reg_file|RAM~198_q  & ( (!\instruction[1]~input_o  & (\instruction[0]~input_o )) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~230_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~246_q )))) ) ) ) 
// # ( !\reg_file|RAM~214_q  & ( !\reg_file|RAM~198_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & ((\reg_file|RAM~230_q ))) # (\instruction[0]~input_o  & (\reg_file|RAM~246_q )))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~246_q ),
	.datad(!\reg_file|RAM~230_q ),
	.datae(!\reg_file|RAM~214_q ),
	.dataf(!\reg_file|RAM~198_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~630 .extended_lut = "off";
defparam \reg_file|RAM~630 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|RAM~630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \reg_file|RAM~629 (
// Equation(s):
// \reg_file|RAM~629_combout  = ( \reg_file|RAM~166_q  & ( \reg_file|RAM~150_q  & ( (!\instruction[1]~input_o  & (!\instruction[0]~input_o  & (\reg_file|RAM~134_q ))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o ) # ((\reg_file|RAM~182_q )))) ) ) 
// ) # ( !\reg_file|RAM~166_q  & ( \reg_file|RAM~150_q  & ( (!\instruction[1]~input_o  & (!\instruction[0]~input_o  & (\reg_file|RAM~134_q ))) # (\instruction[1]~input_o  & (\instruction[0]~input_o  & ((\reg_file|RAM~182_q )))) ) ) ) # ( \reg_file|RAM~166_q  
// & ( !\reg_file|RAM~150_q  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~134_q )) # (\instruction[0]~input_o ))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o ) # ((\reg_file|RAM~182_q )))) ) ) ) # ( !\reg_file|RAM~166_q  & ( 
// !\reg_file|RAM~150_q  & ( (!\instruction[1]~input_o  & (((\reg_file|RAM~134_q )) # (\instruction[0]~input_o ))) # (\instruction[1]~input_o  & (\instruction[0]~input_o  & ((\reg_file|RAM~182_q )))) ) ) )

	.dataa(!\instruction[1]~input_o ),
	.datab(!\instruction[0]~input_o ),
	.datac(!\reg_file|RAM~134_q ),
	.datad(!\reg_file|RAM~182_q ),
	.datae(!\reg_file|RAM~166_q ),
	.dataf(!\reg_file|RAM~150_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~629 .extended_lut = "off";
defparam \reg_file|RAM~629 .lut_mask = 64'h2A3B6E7F08194C5D;
defparam \reg_file|RAM~629 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \reg_file|RAM~628 (
// Equation(s):
// \reg_file|RAM~628_combout  = ( \reg_file|RAM~86_q  & ( \reg_file|RAM~70_q  & ( (!\instruction[1]~input_o  & (((!\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~102_q )) # (\instruction[0]~input_o  & 
// ((\reg_file|RAM~118_q ))))) ) ) ) # ( !\reg_file|RAM~86_q  & ( \reg_file|RAM~70_q  & ( (!\instruction[1]~input_o ) # ((!\instruction[0]~input_o  & (\reg_file|RAM~102_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~118_q )))) ) ) ) # ( 
// \reg_file|RAM~86_q  & ( !\reg_file|RAM~70_q  & ( (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~102_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~118_q ))))) ) ) ) # ( !\reg_file|RAM~86_q  & ( !\reg_file|RAM~70_q  & ( 
// (!\instruction[1]~input_o  & (((\instruction[0]~input_o )))) # (\instruction[1]~input_o  & ((!\instruction[0]~input_o  & (\reg_file|RAM~102_q )) # (\instruction[0]~input_o  & ((\reg_file|RAM~118_q ))))) ) ) )

	.dataa(!\reg_file|RAM~102_q ),
	.datab(!\instruction[1]~input_o ),
	.datac(!\instruction[0]~input_o ),
	.datad(!\reg_file|RAM~118_q ),
	.datae(!\reg_file|RAM~86_q ),
	.dataf(!\reg_file|RAM~70_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~628 .extended_lut = "off";
defparam \reg_file|RAM~628 .lut_mask = 64'h1C1F1013DCDFD0D3;
defparam \reg_file|RAM~628 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \reg_file|RAM~631 (
// Equation(s):
// \reg_file|RAM~631_combout  = ( \reg_file|RAM~629_combout  & ( \reg_file|RAM~628_combout  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~627_combout ))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o ) # 
// (\reg_file|RAM~630_combout )))) ) ) ) # ( !\reg_file|RAM~629_combout  & ( \reg_file|RAM~628_combout  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~627_combout ))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o  
// & \reg_file|RAM~630_combout )))) ) ) ) # ( \reg_file|RAM~629_combout  & ( !\reg_file|RAM~628_combout  & ( (!\instruction[3]~input_o  & (\reg_file|RAM~627_combout  & (!\instruction[2]~input_o ))) # (\instruction[3]~input_o  & (((!\instruction[2]~input_o ) 
// # (\reg_file|RAM~630_combout )))) ) ) ) # ( !\reg_file|RAM~629_combout  & ( !\reg_file|RAM~628_combout  & ( (!\instruction[3]~input_o  & (\reg_file|RAM~627_combout  & (!\instruction[2]~input_o ))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o  
// & \reg_file|RAM~630_combout )))) ) ) )

	.dataa(!\reg_file|RAM~627_combout ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~630_combout ),
	.datae(!\reg_file|RAM~629_combout ),
	.dataf(!\reg_file|RAM~628_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~631 .extended_lut = "off";
defparam \reg_file|RAM~631 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg_file|RAM~631 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N26
dffeas \reg_B_flopr|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~631_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[6] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \alu_unit|always0~1 (
// Equation(s):
// \alu_unit|always0~1_combout  = ( \reg_B_flopr|q [6] & ( \reg_B_flopr|q [7] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((\immediate_flopr|q [7]) # (\immediate_flopr|q [6])))) ) ) ) # ( !\reg_B_flopr|q [6] & ( \reg_B_flopr|q [7] & ( 
// (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((\immediate_flopr|q [7]) # (\immediate_flopr|q [6])))) ) ) ) # ( \reg_B_flopr|q [6] & ( !\reg_B_flopr|q [7] & ( (!\alu_B_src[1]~input_o  & ((!\alu_B_src[0]~input_o ) # ((\immediate_flopr|q [7]) # 
// (\immediate_flopr|q [6])))) ) ) ) # ( !\reg_B_flopr|q [6] & ( !\reg_B_flopr|q [7] & ( (\alu_B_src[0]~input_o  & (!\alu_B_src[1]~input_o  & ((\immediate_flopr|q [7]) # (\immediate_flopr|q [6])))) ) ) )

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(!\immediate_flopr|q [6]),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(!\immediate_flopr|q [7]),
	.datae(!\reg_B_flopr|q [6]),
	.dataf(!\reg_B_flopr|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~1 .extended_lut = "off";
defparam \alu_unit|always0~1 .lut_mask = 64'h1050B0F0B0F0B0F0;
defparam \alu_unit|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \alu_unit|always0~4 (
// Equation(s):
// \alu_unit|always0~4_combout  = ( !\alu_unit|always0~2_combout  & ( (!\alu_unit|always0~1_combout  & (!\alu_unit|always0~0_combout  & !\alu_unit|always0~3_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_unit|always0~1_combout ),
	.datac(!\alu_unit|always0~0_combout ),
	.datad(!\alu_unit|always0~3_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~4 .extended_lut = "off";
defparam \alu_unit|always0~4 .lut_mask = 64'hC000C00000000000;
defparam \alu_unit|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \alu_unit|Selector18~2 (
// Equation(s):
// \alu_unit|Selector18~2_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|always0~4_combout  & ( (\alu_cont[2]~input_o  & ((!\alu_cont[1]~input_o ) # (\alu_cont[3]~input_o ))) ) ) ) # ( !\alu_cont[0]~input_o  & ( \alu_unit|always0~4_combout  & ( 
// (!\alu_cont[2]~input_o  & (\alu_cont[1]~input_o  & ((\alu_cont[3]~input_o )))) # (\alu_cont[2]~input_o  & (((\alu_cont[1]~input_o  & !\alu_B_mux|Mux0~0_combout )) # (\alu_cont[3]~input_o ))) ) ) ) # ( \alu_cont[0]~input_o  & ( !\alu_unit|always0~4_combout 
//  & ( \alu_cont[2]~input_o  ) ) ) # ( !\alu_cont[0]~input_o  & ( !\alu_unit|always0~4_combout  & ( (!\alu_cont[2]~input_o  & (\alu_cont[1]~input_o  & ((\alu_cont[3]~input_o )))) # (\alu_cont[2]~input_o  & (((\alu_cont[1]~input_o  & 
// !\alu_B_mux|Mux0~0_combout )) # (\alu_cont[3]~input_o ))) ) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_B_mux|Mux0~0_combout ),
	.datad(!\alu_cont[3]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector18~2 .extended_lut = "off";
defparam \alu_unit|Selector18~2 .lut_mask = 64'h1077555510774455;
defparam \alu_unit|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \reg_file|RAM~207feeder (
// Equation(s):
// \reg_file|RAM~207feeder_combout  = ( \reg_write_src_mux|mux2_output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~207feeder .extended_lut = "off";
defparam \reg_file|RAM~207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N20
dffeas \reg_file|RAM~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~207 .is_wysiwyg = "true";
defparam \reg_file|RAM~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N50
dffeas \reg_file|RAM~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~15 .is_wysiwyg = "true";
defparam \reg_file|RAM~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N21
cyclonev_lcell_comb \reg_file|RAM~79feeder (
// Equation(s):
// \reg_file|RAM~79feeder_combout  = ( \reg_write_src_mux|mux2_output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~79feeder .extended_lut = "off";
defparam \reg_file|RAM~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N23
dffeas \reg_file|RAM~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~79 .is_wysiwyg = "true";
defparam \reg_file|RAM~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \reg_file|RAM~587 (
// Equation(s):
// \reg_file|RAM~587_combout  = ( \reg_file|RAM~15_q  & ( \reg_file|RAM~79_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & (\reg_file|RAM~143_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~207_q )))) ) ) ) # ( !\reg_file|RAM~15_q  & 
// ( \reg_file|RAM~79_q  & ( (!\instruction[11]~input_o  & (((\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~143_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~207_q ))))) ) ) ) # ( 
// \reg_file|RAM~15_q  & ( !\reg_file|RAM~79_q  & ( (!\instruction[11]~input_o  & (((!\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~143_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~207_q 
// ))))) ) ) ) # ( !\reg_file|RAM~15_q  & ( !\reg_file|RAM~79_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~143_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~207_q ))))) ) ) )

	.dataa(!\reg_file|RAM~143_q ),
	.datab(!\reg_file|RAM~207_q ),
	.datac(!\instruction[11]~input_o ),
	.datad(!\instruction[10]~input_o ),
	.datae(!\reg_file|RAM~15_q ),
	.dataf(!\reg_file|RAM~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~587 .extended_lut = "off";
defparam \reg_file|RAM~587 .lut_mask = 64'h0503F50305F3F5F3;
defparam \reg_file|RAM~587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N35
dffeas \reg_file|RAM~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~111 .is_wysiwyg = "true";
defparam \reg_file|RAM~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N26
dffeas \reg_file|RAM~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~239 .is_wysiwyg = "true";
defparam \reg_file|RAM~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N7
dffeas \reg_file|RAM~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~175 .is_wysiwyg = "true";
defparam \reg_file|RAM~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N20
dffeas \reg_file|RAM~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~47 .is_wysiwyg = "true";
defparam \reg_file|RAM~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \reg_file|RAM~589 (
// Equation(s):
// \reg_file|RAM~589_combout  = ( \reg_file|RAM~175_q  & ( \reg_file|RAM~47_q  & ( (!\instruction[10]~input_o ) # ((!\instruction[11]~input_o  & (\reg_file|RAM~111_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~239_q )))) ) ) ) # ( !\reg_file|RAM~175_q  
// & ( \reg_file|RAM~47_q  & ( (!\instruction[10]~input_o  & (!\instruction[11]~input_o )) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~111_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~239_q ))))) ) ) ) # ( 
// \reg_file|RAM~175_q  & ( !\reg_file|RAM~47_q  & ( (!\instruction[10]~input_o  & (\instruction[11]~input_o )) # (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~111_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~239_q ))))) ) 
// ) ) # ( !\reg_file|RAM~175_q  & ( !\reg_file|RAM~47_q  & ( (\instruction[10]~input_o  & ((!\instruction[11]~input_o  & (\reg_file|RAM~111_q )) # (\instruction[11]~input_o  & ((\reg_file|RAM~239_q ))))) ) ) )

	.dataa(!\instruction[10]~input_o ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\reg_file|RAM~111_q ),
	.datad(!\reg_file|RAM~239_q ),
	.datae(!\reg_file|RAM~175_q ),
	.dataf(!\reg_file|RAM~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~589 .extended_lut = "off";
defparam \reg_file|RAM~589 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|RAM~589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N35
dffeas \reg_file|RAM~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~191 .is_wysiwyg = "true";
defparam \reg_file|RAM~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N50
dffeas \reg_file|RAM~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~255 .is_wysiwyg = "true";
defparam \reg_file|RAM~255 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N6
cyclonev_lcell_comb \reg_file|RAM~743 (
// Equation(s):
// \reg_file|RAM~743_combout  = ( !\reg_write_src_mux|mux2_output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~743 .extended_lut = "off";
defparam \reg_file|RAM~743 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~743 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N8
dffeas \reg_file|RAM~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~743_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~127 .is_wysiwyg = "true";
defparam \reg_file|RAM~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \reg_file|RAM~742 (
// Equation(s):
// \reg_file|RAM~742_combout  = ( !\reg_write_src_mux|mux2_output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~742 .extended_lut = "off";
defparam \reg_file|RAM~742 .lut_mask = 64'hFFFFFFFF00000000;
defparam \reg_file|RAM~742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N26
dffeas \reg_file|RAM~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~742_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~63 .is_wysiwyg = "true";
defparam \reg_file|RAM~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \reg_file|RAM~590 (
// Equation(s):
// \reg_file|RAM~590_combout  = ( \reg_file|RAM~127_q  & ( \reg_file|RAM~63_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & (\reg_file|RAM~191_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~255_q ))))) ) ) ) # ( !\reg_file|RAM~127_q  
// & ( \reg_file|RAM~63_q  & ( (!\instruction[10]~input_o  & (\reg_file|RAM~191_q  & ((\instruction[11]~input_o )))) # (\instruction[10]~input_o  & (((!\instruction[11]~input_o ) # (\reg_file|RAM~255_q )))) ) ) ) # ( \reg_file|RAM~127_q  & ( 
// !\reg_file|RAM~63_q  & ( (!\instruction[10]~input_o  & (((!\instruction[11]~input_o )) # (\reg_file|RAM~191_q ))) # (\instruction[10]~input_o  & (((\reg_file|RAM~255_q  & \instruction[11]~input_o )))) ) ) ) # ( !\reg_file|RAM~127_q  & ( 
// !\reg_file|RAM~63_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & (\reg_file|RAM~191_q )) # (\instruction[10]~input_o  & ((\reg_file|RAM~255_q )))) ) ) )

	.dataa(!\reg_file|RAM~191_q ),
	.datab(!\instruction[10]~input_o ),
	.datac(!\reg_file|RAM~255_q ),
	.datad(!\instruction[11]~input_o ),
	.datae(!\reg_file|RAM~127_q ),
	.dataf(!\reg_file|RAM~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~590 .extended_lut = "off";
defparam \reg_file|RAM~590 .lut_mask = 64'hFF47CC4733470047;
defparam \reg_file|RAM~590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \reg_file|RAM~223feeder (
// Equation(s):
// \reg_file|RAM~223feeder_combout  = ( \reg_write_src_mux|mux2_output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~223feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~223feeder .extended_lut = "off";
defparam \reg_file|RAM~223feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~223feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N53
dffeas \reg_file|RAM~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~223 .is_wysiwyg = "true";
defparam \reg_file|RAM~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \reg_file|RAM~741 (
// Equation(s):
// \reg_file|RAM~741_combout  = ( !\reg_write_src_mux|mux2_output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_write_src_mux|mux2_output[15]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~741 .extended_lut = "off";
defparam \reg_file|RAM~741 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reg_file|RAM~741 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N41
dffeas \reg_file|RAM~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~741_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~159 .is_wysiwyg = "true";
defparam \reg_file|RAM~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N59
dffeas \reg_file|RAM~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~95 .is_wysiwyg = "true";
defparam \reg_file|RAM~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N20
dffeas \reg_file|RAM~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|RAM~673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~31 .is_wysiwyg = "true";
defparam \reg_file|RAM~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N12
cyclonev_lcell_comb \reg_file|RAM~588 (
// Equation(s):
// \reg_file|RAM~588_combout  = ( \reg_file|RAM~95_q  & ( \reg_file|RAM~31_q  & ( (!\instruction[11]~input_o ) # ((!\instruction[10]~input_o  & ((!\reg_file|RAM~159_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~223_q ))) ) ) ) # ( !\reg_file|RAM~95_q  
// & ( \reg_file|RAM~31_q  & ( (!\instruction[11]~input_o  & (((!\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((!\reg_file|RAM~159_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~223_q )))) ) ) ) # ( 
// \reg_file|RAM~95_q  & ( !\reg_file|RAM~31_q  & ( (!\instruction[11]~input_o  & (((\instruction[10]~input_o )))) # (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((!\reg_file|RAM~159_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~223_q 
// )))) ) ) ) # ( !\reg_file|RAM~95_q  & ( !\reg_file|RAM~31_q  & ( (\instruction[11]~input_o  & ((!\instruction[10]~input_o  & ((!\reg_file|RAM~159_q ))) # (\instruction[10]~input_o  & (\reg_file|RAM~223_q )))) ) ) )

	.dataa(!\reg_file|RAM~223_q ),
	.datab(!\instruction[11]~input_o ),
	.datac(!\instruction[10]~input_o ),
	.datad(!\reg_file|RAM~159_q ),
	.datae(!\reg_file|RAM~95_q ),
	.dataf(!\reg_file|RAM~31_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~588 .extended_lut = "off";
defparam \reg_file|RAM~588 .lut_mask = 64'h31013D0DF1C1FDCD;
defparam \reg_file|RAM~588 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \reg_file|RAM~591 (
// Equation(s):
// \reg_file|RAM~591_combout  = ( \reg_file|RAM~590_combout  & ( \reg_file|RAM~588_combout  & ( ((!\instruction[9]~input_o  & (\reg_file|RAM~587_combout )) # (\instruction[9]~input_o  & ((\reg_file|RAM~589_combout )))) # (\instruction[8]~input_o ) ) ) ) # ( 
// !\reg_file|RAM~590_combout  & ( \reg_file|RAM~588_combout  & ( (!\instruction[9]~input_o  & (((\instruction[8]~input_o )) # (\reg_file|RAM~587_combout ))) # (\instruction[9]~input_o  & (((!\instruction[8]~input_o  & \reg_file|RAM~589_combout )))) ) ) ) # 
// ( \reg_file|RAM~590_combout  & ( !\reg_file|RAM~588_combout  & ( (!\instruction[9]~input_o  & (\reg_file|RAM~587_combout  & (!\instruction[8]~input_o ))) # (\instruction[9]~input_o  & (((\reg_file|RAM~589_combout ) # (\instruction[8]~input_o )))) ) ) ) # 
// ( !\reg_file|RAM~590_combout  & ( !\reg_file|RAM~588_combout  & ( (!\instruction[8]~input_o  & ((!\instruction[9]~input_o  & (\reg_file|RAM~587_combout )) # (\instruction[9]~input_o  & ((\reg_file|RAM~589_combout ))))) ) ) )

	.dataa(!\instruction[9]~input_o ),
	.datab(!\reg_file|RAM~587_combout ),
	.datac(!\instruction[8]~input_o ),
	.datad(!\reg_file|RAM~589_combout ),
	.datae(!\reg_file|RAM~590_combout ),
	.dataf(!\reg_file|RAM~588_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~591 .extended_lut = "off";
defparam \reg_file|RAM~591 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg_file|RAM~591 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N50
dffeas \reg_A_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~591_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_A_flopr|q[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A_flopr|q[15] .is_wysiwyg = "true";
defparam \reg_A_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \pc_flopenr|q[15]~feeder (
// Equation(s):
// \pc_flopenr|q[15]~feeder_combout  = ( \reg_A_flopr|q [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_flopenr|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_flopenr|q[15]~feeder .extended_lut = "off";
defparam \pc_flopenr|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pc_flopenr|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N59
dffeas \pc_flopenr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_flopenr|q[15]~feeder_combout ),
	.asdata(\reg_alu_flopr|q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(!\pc_src~input_o ),
	.ena(\pc_flopenr|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc_flopenr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc_flopenr|q[15] .is_wysiwyg = "true";
defparam \pc_flopenr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \alu_A_mux|mux2_output[15]~15 (
// Equation(s):
// \alu_A_mux|mux2_output[15]~15_combout  = ( \reg_A_flopr|q [15] & ( (\alu_A_src~input_o ) # (\pc_flopenr|q [15]) ) ) # ( !\reg_A_flopr|q [15] & ( (\pc_flopenr|q [15] & !\alu_A_src~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [15]),
	.datad(!\alu_A_src~input_o ),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_A_mux|mux2_output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_A_mux|mux2_output[15]~15 .extended_lut = "off";
defparam \alu_A_mux|mux2_output[15]~15 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \alu_A_mux|mux2_output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \alu_unit|Selector18~0 (
// Equation(s):
// \alu_unit|Selector18~0_combout  = ( \alu_cont[3]~input_o  & ( \alu_cont[0]~input_o  & ( (!\alu_cont[4]~input_o  & ((\alu_cont[1]~input_o ) # (\alu_A_mux|mux2_output[15]~15_combout ))) ) ) ) # ( !\alu_cont[3]~input_o  & ( \alu_cont[0]~input_o  & ( 
// (!\alu_cont[4]~input_o  & (((\alu_cont[1]~input_o ) # (\alu_A_mux|mux2_output[15]~15_combout )) # (\alu_B_mux|Mux0~0_combout ))) ) ) ) # ( \alu_cont[3]~input_o  & ( !\alu_cont[0]~input_o  & ( !\alu_cont[4]~input_o  ) ) ) # ( !\alu_cont[3]~input_o  & ( 
// !\alu_cont[0]~input_o  & ( !\alu_cont[4]~input_o  ) ) )

	.dataa(!\alu_cont[4]~input_o ),
	.datab(!\alu_B_mux|Mux0~0_combout ),
	.datac(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datad(!\alu_cont[1]~input_o ),
	.datae(!\alu_cont[3]~input_o ),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector18~0 .extended_lut = "off";
defparam \alu_unit|Selector18~0 .lut_mask = 64'hAAAAAAAA2AAA0AAA;
defparam \alu_unit|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \alu_unit|ShiftLeft0~13 (
// Equation(s):
// \alu_unit|ShiftLeft0~13_combout  = ( \alu_B_mux|Mux15~0_combout  & ( \alu_A_mux|mux2_output[15]~15_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[14]~14_combout )) # (\alu_B_mux|Mux14~0_combout  & 
// ((\alu_A_mux|mux2_output[12]~12_combout ))) ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( \alu_A_mux|mux2_output[15]~15_combout  & ( (!\alu_B_mux|Mux14~0_combout ) # (\alu_A_mux|mux2_output[13]~13_combout ) ) ) ) # ( \alu_B_mux|Mux15~0_combout  & ( 
// !\alu_A_mux|mux2_output[15]~15_combout  & ( (!\alu_B_mux|Mux14~0_combout  & (\alu_A_mux|mux2_output[14]~14_combout )) # (\alu_B_mux|Mux14~0_combout  & ((\alu_A_mux|mux2_output[12]~12_combout ))) ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( 
// !\alu_A_mux|mux2_output[15]~15_combout  & ( (\alu_A_mux|mux2_output[13]~13_combout  & \alu_B_mux|Mux14~0_combout ) ) ) )

	.dataa(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datab(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datac(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datad(!\alu_B_mux|Mux14~0_combout ),
	.datae(!\alu_B_mux|Mux15~0_combout ),
	.dataf(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~13 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~13 .lut_mask = 64'h0033550FFF33550F;
defparam \alu_unit|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \alu_unit|ShiftLeft0~14 (
// Equation(s):
// \alu_unit|ShiftLeft0~14_combout  = ( \alu_unit|ShiftLeft0~4_combout  & ( \alu_B_mux|Mux13~0_combout  & ( (!\alu_B_mux|Mux12~0_combout  & (\alu_unit|ShiftLeft0~5_combout )) # (\alu_B_mux|Mux12~0_combout  & ((\alu_unit|ShiftLeft0~3_combout ))) ) ) ) # ( 
// !\alu_unit|ShiftLeft0~4_combout  & ( \alu_B_mux|Mux13~0_combout  & ( (!\alu_B_mux|Mux12~0_combout  & (\alu_unit|ShiftLeft0~5_combout )) # (\alu_B_mux|Mux12~0_combout  & ((\alu_unit|ShiftLeft0~3_combout ))) ) ) ) # ( \alu_unit|ShiftLeft0~4_combout  & ( 
// !\alu_B_mux|Mux13~0_combout  & ( (\alu_B_mux|Mux12~0_combout ) # (\alu_unit|ShiftLeft0~13_combout ) ) ) ) # ( !\alu_unit|ShiftLeft0~4_combout  & ( !\alu_B_mux|Mux13~0_combout  & ( (\alu_unit|ShiftLeft0~13_combout  & !\alu_B_mux|Mux12~0_combout ) ) ) )

	.dataa(!\alu_unit|ShiftLeft0~13_combout ),
	.datab(!\alu_unit|ShiftLeft0~5_combout ),
	.datac(!\alu_unit|ShiftLeft0~3_combout ),
	.datad(!\alu_B_mux|Mux12~0_combout ),
	.datae(!\alu_unit|ShiftLeft0~4_combout ),
	.dataf(!\alu_B_mux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|ShiftLeft0~14 .extended_lut = "off";
defparam \alu_unit|ShiftLeft0~14 .lut_mask = 64'h550055FF330F330F;
defparam \alu_unit|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \alu_unit|Add4~57 (
// Equation(s):
// \alu_unit|Add4~57_sumout  = SUM(( GND ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [14]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [14])) ) + ( \alu_unit|Add4~54  ))
// \alu_unit|Add4~58  = CARRY(( GND ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [14]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [14])) ) + ( \alu_unit|Add4~54  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [14]),
	.datag(gnd),
	.cin(\alu_unit|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~57_sumout ),
	.cout(\alu_unit|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~57 .extended_lut = "off";
defparam \alu_unit|Add4~57 .lut_mask = 64'h0000FA5000000000;
defparam \alu_unit|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \alu_unit|Add4~61 (
// Equation(s):
// \alu_unit|Add4~61_sumout  = SUM(( GND ) + ( (!\alu_A_src~input_o  & ((\pc_flopenr|q [15]))) # (\alu_A_src~input_o  & (\reg_A_flopr|q [15])) ) + ( \alu_unit|Add4~58  ))

	.dataa(!\alu_A_src~input_o ),
	.datab(gnd),
	.datac(!\reg_A_flopr|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_flopenr|q [15]),
	.datag(gnd),
	.cin(\alu_unit|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add4~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add4~61 .extended_lut = "off";
defparam \alu_unit|Add4~61 .lut_mask = 64'h0000FA5000000000;
defparam \alu_unit|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \alu_unit|Selector18~3 (
// Equation(s):
// \alu_unit|Selector18~3_combout  = ( \alu_cont[0]~input_o  & ( \alu_unit|Add4~61_sumout  & ( (\alu_unit|Selector18~0_combout  & ((!\alu_cont[2]~input_o ) # ((!\alu_unit|Selector18~2_combout  & \alu_unit|ShiftLeft0~14_combout )))) ) ) ) # ( 
// !\alu_cont[0]~input_o  & ( \alu_unit|Add4~61_sumout  & ( (\alu_unit|Selector18~0_combout  & ((!\alu_unit|Selector18~2_combout ) # (!\alu_cont[2]~input_o ))) ) ) ) # ( \alu_cont[0]~input_o  & ( !\alu_unit|Add4~61_sumout  & ( (\alu_unit|Selector18~0_combout 
//  & ((!\alu_cont[2]~input_o ) # ((!\alu_unit|Selector18~2_combout  & \alu_unit|ShiftLeft0~14_combout )))) ) ) ) # ( !\alu_cont[0]~input_o  & ( !\alu_unit|Add4~61_sumout  & ( (!\alu_unit|Selector18~2_combout  & \alu_unit|Selector18~0_combout ) ) ) )

	.dataa(!\alu_unit|Selector18~2_combout ),
	.datab(!\alu_unit|Selector18~0_combout ),
	.datac(!\alu_unit|ShiftLeft0~14_combout ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector18~3 .extended_lut = "off";
defparam \alu_unit|Selector18~3 .lut_mask = 64'h2222330233223302;
defparam \alu_unit|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \alu_unit|Add0~57 (
// Equation(s):
// \alu_unit|Add0~57_sumout  = SUM(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [14])) ) + ( \alu_A_mux|mux2_output[14]~14_combout  ) + ( \alu_unit|Add0~54  ))
// \alu_unit|Add0~58  = CARRY(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [14])) ) + ( \alu_A_mux|mux2_output[14]~14_combout  ) + ( \alu_unit|Add0~54  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\reg_B_flopr|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~57_sumout ),
	.cout(\alu_unit|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~57 .extended_lut = "off";
defparam \alu_unit|Add0~57 .lut_mask = 64'h0000F0F000000088;
defparam \alu_unit|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N45
cyclonev_lcell_comb \alu_unit|Add0~61 (
// Equation(s):
// \alu_unit|Add0~61_sumout  = SUM(( (!\alu_B_src[1]~input_o  & (!\alu_B_src[0]~input_o  & \reg_B_flopr|q [15])) ) + ( \alu_A_mux|mux2_output[15]~15_combout  ) + ( \alu_unit|Add0~58  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(gnd),
	.datad(!\reg_B_flopr|q [15]),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(\alu_unit|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add0~61 .extended_lut = "off";
defparam \alu_unit|Add0~61 .lut_mask = 64'h0000FF0000000088;
defparam \alu_unit|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \alu_unit|Add1~57 (
// Equation(s):
// \alu_unit|Add1~57_sumout  = SUM(( ((!\reg_B_flopr|q [14]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[14]~14_combout  ) + ( \alu_unit|Add1~54  ))
// \alu_unit|Add1~58  = CARRY(( ((!\reg_B_flopr|q [14]) # (\alu_B_src[0]~input_o )) # (\alu_B_src[1]~input_o ) ) + ( \alu_A_mux|mux2_output[14]~14_combout  ) + ( \alu_unit|Add1~54  ))

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(!\alu_B_src[0]~input_o ),
	.datac(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\reg_B_flopr|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~57_sumout ),
	.cout(\alu_unit|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~57 .extended_lut = "off";
defparam \alu_unit|Add1~57 .lut_mask = 64'h0000F0F00000FF77;
defparam \alu_unit|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \alu_unit|Add1~61 (
// Equation(s):
// \alu_unit|Add1~61_sumout  = SUM(( \alu_A_mux|mux2_output[15]~15_combout  ) + ( ((!\reg_B_flopr|q [15]) # (\alu_B_src[1]~input_o )) # (\alu_B_src[0]~input_o ) ) + ( \alu_unit|Add1~58  ))

	.dataa(!\alu_B_src[0]~input_o ),
	.datab(!\reg_B_flopr|q [15]),
	.datac(!\alu_B_src[1]~input_o ),
	.datad(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Add1~61 .extended_lut = "off";
defparam \alu_unit|Add1~61 .lut_mask = 64'h00002020000000FF;
defparam \alu_unit|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \alu_unit|Selector18~1 (
// Equation(s):
// \alu_unit|Selector18~1_combout  = ( \alu_B_mux|Mux0~0_combout  & ( \alu_A_mux|mux2_output[15]~15_combout  & ( (!\alu_cont[3]~input_o  & (!\alu_cont[1]~input_o )) # (\alu_cont[3]~input_o  & ((\alu_B_mux|Mux8~0_combout ) # (\alu_cont[1]~input_o ))) ) ) ) # 
// ( !\alu_B_mux|Mux0~0_combout  & ( \alu_A_mux|mux2_output[15]~15_combout  & ( ((\alu_cont[3]~input_o  & \alu_B_mux|Mux8~0_combout )) # (\alu_cont[1]~input_o ) ) ) ) # ( \alu_B_mux|Mux0~0_combout  & ( !\alu_A_mux|mux2_output[15]~15_combout  & ( 
// ((\alu_cont[3]~input_o  & \alu_B_mux|Mux8~0_combout )) # (\alu_cont[1]~input_o ) ) ) ) # ( !\alu_B_mux|Mux0~0_combout  & ( !\alu_A_mux|mux2_output[15]~15_combout  & ( (\alu_cont[3]~input_o  & ((\alu_B_mux|Mux8~0_combout ) # (\alu_cont[1]~input_o ))) ) ) )

	.dataa(!\alu_cont[3]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(gnd),
	.datad(!\alu_B_mux|Mux8~0_combout ),
	.datae(!\alu_B_mux|Mux0~0_combout ),
	.dataf(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector18~1 .extended_lut = "off";
defparam \alu_unit|Selector18~1 .lut_mask = 64'h11553377337799DD;
defparam \alu_unit|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \alu_unit|Selector18~4 (
// Equation(s):
// \alu_unit|Selector18~4_combout  = ( !\alu_cont[0]~input_o  & ( (\alu_unit|Selector18~3_combout  & ((!\alu_cont[2]~input_o  & (((\alu_unit|Selector18~1_combout )))) # (\alu_cont[2]~input_o  & (((\alu_unit|Add1~61_sumout )) # (\alu_cont[1]~input_o ))))) ) ) 
// # ( \alu_cont[0]~input_o  & ( (\alu_unit|Selector18~3_combout  & ((!\alu_cont[1]~input_o  & (((!\alu_cont[2]~input_o ) # (\alu_unit|Add1~61_sumout )))) # (\alu_cont[1]~input_o  & (((\alu_cont[2]~input_o )) # (\alu_unit|Add0~61_sumout ))))) ) )

	.dataa(!\alu_cont[1]~input_o ),
	.datab(!\alu_unit|Selector18~3_combout ),
	.datac(!\alu_unit|Add0~61_sumout ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_unit|Add1~61_sumout ),
	.datag(!\alu_unit|Selector18~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector18~4 .extended_lut = "on";
defparam \alu_unit|Selector18~4 .lut_mask = 64'h0311231103332333;
defparam \alu_unit|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N9
cyclonev_lcell_comb \alu_unit|alu_out[15] (
// Equation(s):
// \alu_unit|alu_out [15] = ( \alu_unit|alu_out [15] & ( (\alu_unit|WideOr2~0_combout ) # (\alu_unit|Selector18~4_combout ) ) ) # ( !\alu_unit|alu_out [15] & ( (\alu_unit|Selector18~4_combout  & !\alu_unit|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector18~4_combout ),
	.datac(!\alu_unit|WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[15] .extended_lut = "off";
defparam \alu_unit|alu_out[15] .lut_mask = 64'h303030303F3F3F3F;
defparam \alu_unit|alu_out[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \reg_alu_flopr|q[15]~feeder (
// Equation(s):
// \reg_alu_flopr|q[15]~feeder_combout  = ( \alu_unit|alu_out [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_alu_flopr|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_alu_flopr|q[15]~feeder .extended_lut = "off";
defparam \reg_alu_flopr|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_alu_flopr|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \reg_alu_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_alu_flopr|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_alu_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_alu_flopr|q[15] .is_wysiwyg = "true";
defparam \reg_alu_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \reg_write_src_mux|mux2_output[15]~15 (
// Equation(s):
// \reg_write_src_mux|mux2_output[15]~15_combout  = ( \mdr_flopr|q [15] & ( \reg_alu_flopr|q [15] ) ) # ( !\mdr_flopr|q [15] & ( \reg_alu_flopr|q [15] & ( !\reg_write_src~input_o  ) ) ) # ( \mdr_flopr|q [15] & ( !\reg_alu_flopr|q [15] & ( 
// \reg_write_src~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_write_src~input_o ),
	.datad(gnd),
	.datae(!\mdr_flopr|q [15]),
	.dataf(!\reg_alu_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_write_src_mux|mux2_output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_write_src_mux|mux2_output[15]~15 .extended_lut = "off";
defparam \reg_write_src_mux|mux2_output[15]~15 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_write_src_mux|mux2_output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \reg_file|RAM~143feeder (
// Equation(s):
// \reg_file|RAM~143feeder_combout  = ( \reg_write_src_mux|mux2_output[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_write_src_mux|mux2_output[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~143feeder .extended_lut = "off";
defparam \reg_file|RAM~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|RAM~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N29
dffeas \reg_file|RAM~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|RAM~680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|RAM~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|RAM~143 .is_wysiwyg = "true";
defparam \reg_file|RAM~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N57
cyclonev_lcell_comb \reg_file|RAM~597 (
// Equation(s):
// \reg_file|RAM~597_combout  = ( \reg_file|RAM~79_q  & ( \reg_file|RAM~207_q  & ( ((!\instruction[3]~input_o  & ((\reg_file|RAM~15_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~143_q ))) # (\instruction[2]~input_o ) ) ) ) # ( !\reg_file|RAM~79_q  & ( 
// \reg_file|RAM~207_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o  & \reg_file|RAM~15_q )))) # (\instruction[3]~input_o  & (((\instruction[2]~input_o )) # (\reg_file|RAM~143_q ))) ) ) ) # ( \reg_file|RAM~79_q  & ( !\reg_file|RAM~207_q  & ( 
// (!\instruction[3]~input_o  & (((\reg_file|RAM~15_q ) # (\instruction[2]~input_o )))) # (\instruction[3]~input_o  & (\reg_file|RAM~143_q  & (!\instruction[2]~input_o ))) ) ) ) # ( !\reg_file|RAM~79_q  & ( !\reg_file|RAM~207_q  & ( (!\instruction[2]~input_o 
//  & ((!\instruction[3]~input_o  & ((\reg_file|RAM~15_q ))) # (\instruction[3]~input_o  & (\reg_file|RAM~143_q )))) ) ) )

	.dataa(!\instruction[3]~input_o ),
	.datab(!\reg_file|RAM~143_q ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~15_q ),
	.datae(!\reg_file|RAM~79_q ),
	.dataf(!\reg_file|RAM~207_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~597 .extended_lut = "off";
defparam \reg_file|RAM~597 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_file|RAM~597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \reg_file|RAM~600 (
// Equation(s):
// \reg_file|RAM~600_combout  = ( \reg_file|RAM~127_q  & ( \reg_file|RAM~63_q  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~191_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~255_q )))) ) ) ) # ( !\reg_file|RAM~127_q  & ( 
// \reg_file|RAM~63_q  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~191_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~255_q )))) ) ) ) # ( 
// \reg_file|RAM~127_q  & ( !\reg_file|RAM~63_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~191_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~255_q )))) ) 
// ) ) # ( !\reg_file|RAM~127_q  & ( !\reg_file|RAM~63_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & ((\reg_file|RAM~191_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~255_q ))) ) ) )

	.dataa(!\reg_file|RAM~255_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~191_q ),
	.datae(!\reg_file|RAM~127_q ),
	.dataf(!\reg_file|RAM~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~600 .extended_lut = "off";
defparam \reg_file|RAM~600 .lut_mask = 64'hCDFDC1F10D3D0131;
defparam \reg_file|RAM~600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N3
cyclonev_lcell_comb \reg_file|RAM~599 (
// Equation(s):
// \reg_file|RAM~599_combout  = ( \reg_file|RAM~111_q  & ( \reg_file|RAM~47_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & ((\reg_file|RAM~175_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~239_q ))) ) ) ) # ( !\reg_file|RAM~111_q  & 
// ( \reg_file|RAM~47_q  & ( (!\instruction[3]~input_o  & (((!\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~175_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~239_q )))) ) ) ) # ( 
// \reg_file|RAM~111_q  & ( !\reg_file|RAM~47_q  & ( (!\instruction[3]~input_o  & (((\instruction[2]~input_o )))) # (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~175_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~239_q )))) ) 
// ) ) # ( !\reg_file|RAM~111_q  & ( !\reg_file|RAM~47_q  & ( (\instruction[3]~input_o  & ((!\instruction[2]~input_o  & ((\reg_file|RAM~175_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~239_q )))) ) ) )

	.dataa(!\reg_file|RAM~239_q ),
	.datab(!\instruction[3]~input_o ),
	.datac(!\instruction[2]~input_o ),
	.datad(!\reg_file|RAM~175_q ),
	.datae(!\reg_file|RAM~111_q ),
	.dataf(!\reg_file|RAM~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~599 .extended_lut = "off";
defparam \reg_file|RAM~599 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_file|RAM~599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \reg_file|RAM~598 (
// Equation(s):
// \reg_file|RAM~598_combout  = ( \reg_file|RAM~31_q  & ( \reg_file|RAM~95_q  & ( (!\instruction[3]~input_o ) # ((!\instruction[2]~input_o  & ((!\reg_file|RAM~159_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~223_q ))) ) ) ) # ( !\reg_file|RAM~31_q  & ( 
// \reg_file|RAM~95_q  & ( (!\instruction[2]~input_o  & (((\instruction[3]~input_o  & !\reg_file|RAM~159_q )))) # (\instruction[2]~input_o  & (((!\instruction[3]~input_o )) # (\reg_file|RAM~223_q ))) ) ) ) # ( \reg_file|RAM~31_q  & ( !\reg_file|RAM~95_q  & ( 
// (!\instruction[2]~input_o  & (((!\instruction[3]~input_o ) # (!\reg_file|RAM~159_q )))) # (\instruction[2]~input_o  & (\reg_file|RAM~223_q  & (\instruction[3]~input_o ))) ) ) ) # ( !\reg_file|RAM~31_q  & ( !\reg_file|RAM~95_q  & ( (\instruction[3]~input_o 
//  & ((!\instruction[2]~input_o  & ((!\reg_file|RAM~159_q ))) # (\instruction[2]~input_o  & (\reg_file|RAM~223_q )))) ) ) )

	.dataa(!\reg_file|RAM~223_q ),
	.datab(!\instruction[2]~input_o ),
	.datac(!\instruction[3]~input_o ),
	.datad(!\reg_file|RAM~159_q ),
	.datae(!\reg_file|RAM~31_q ),
	.dataf(!\reg_file|RAM~95_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~598 .extended_lut = "off";
defparam \reg_file|RAM~598 .lut_mask = 64'h0D01CDC13D31FDF1;
defparam \reg_file|RAM~598 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \reg_file|RAM~601 (
// Equation(s):
// \reg_file|RAM~601_combout  = ( \reg_file|RAM~599_combout  & ( \reg_file|RAM~598_combout  & ( (!\instruction[0]~input_o  & (((\instruction[1]~input_o )) # (\reg_file|RAM~597_combout ))) # (\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # 
// (\reg_file|RAM~600_combout )))) ) ) ) # ( !\reg_file|RAM~599_combout  & ( \reg_file|RAM~598_combout  & ( (!\instruction[0]~input_o  & (\reg_file|RAM~597_combout  & (!\instruction[1]~input_o ))) # (\instruction[0]~input_o  & (((!\instruction[1]~input_o ) # 
// (\reg_file|RAM~600_combout )))) ) ) ) # ( \reg_file|RAM~599_combout  & ( !\reg_file|RAM~598_combout  & ( (!\instruction[0]~input_o  & (((\instruction[1]~input_o )) # (\reg_file|RAM~597_combout ))) # (\instruction[0]~input_o  & (((\instruction[1]~input_o  
// & \reg_file|RAM~600_combout )))) ) ) ) # ( !\reg_file|RAM~599_combout  & ( !\reg_file|RAM~598_combout  & ( (!\instruction[0]~input_o  & (\reg_file|RAM~597_combout  & (!\instruction[1]~input_o ))) # (\instruction[0]~input_o  & (((\instruction[1]~input_o  & 
// \reg_file|RAM~600_combout )))) ) ) )

	.dataa(!\instruction[0]~input_o ),
	.datab(!\reg_file|RAM~597_combout ),
	.datac(!\instruction[1]~input_o ),
	.datad(!\reg_file|RAM~600_combout ),
	.datae(!\reg_file|RAM~599_combout ),
	.dataf(!\reg_file|RAM~598_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|RAM~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|RAM~601 .extended_lut = "off";
defparam \reg_file|RAM~601 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_file|RAM~601 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N41
dffeas \reg_B_flopr|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_file|RAM~601_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reg_B_flopr|q[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B_flopr|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B_flopr|q[15] .is_wysiwyg = "true";
defparam \reg_B_flopr|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \alu_B_mux|Mux0~0 (
// Equation(s):
// \alu_B_mux|Mux0~0_combout  = ( \reg_B_flopr|q [15] & ( (!\alu_B_src[1]~input_o  & !\alu_B_src[0]~input_o ) ) )

	.dataa(!\alu_B_src[1]~input_o ),
	.datab(gnd),
	.datac(!\alu_B_src[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux0~0 .extended_lut = "off";
defparam \alu_B_mux|Mux0~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \alu_B_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \alu_unit|Selector11~5 (
// Equation(s):
// \alu_unit|Selector11~5_combout  = ( \alu_cont[0]~input_o  & ( \alu_B_mux|Mux0~0_combout  ) ) # ( !\alu_cont[0]~input_o  & ( \alu_cont[1]~input_o  ) )

	.dataa(gnd),
	.datab(!\alu_cont[1]~input_o ),
	.datac(gnd),
	.datad(!\alu_B_mux|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector11~5 .extended_lut = "off";
defparam \alu_unit|Selector11~5 .lut_mask = 64'h3333333300FF00FF;
defparam \alu_unit|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \alu_unit|Selector17~0 (
// Equation(s):
// \alu_unit|Selector17~0_combout  = ( \alu_unit|ShiftLeft0~9_combout  & ( \alu_unit|Selector16~0_combout  & ( (!\alu_unit|Selector16~1_combout  & ((\alu_A_mux|mux2_output[12]~12_combout ))) # (\alu_unit|Selector16~1_combout  & 
// (\alu_A_mux|mux2_output[11]~7_combout )) ) ) ) # ( !\alu_unit|ShiftLeft0~9_combout  & ( \alu_unit|Selector16~0_combout  & ( (!\alu_unit|Selector16~1_combout  & ((\alu_A_mux|mux2_output[12]~12_combout ))) # (\alu_unit|Selector16~1_combout  & 
// (\alu_A_mux|mux2_output[11]~7_combout )) ) ) ) # ( \alu_unit|ShiftLeft0~9_combout  & ( !\alu_unit|Selector16~0_combout  & ( (!\alu_unit|Selector16~1_combout ) # (\alu_A_mux|mux2_output[13]~13_combout ) ) ) ) # ( !\alu_unit|ShiftLeft0~9_combout  & ( 
// !\alu_unit|Selector16~0_combout  & ( (\alu_A_mux|mux2_output[13]~13_combout  & \alu_unit|Selector16~1_combout ) ) ) )

	.dataa(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datab(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datac(!\alu_unit|Selector16~1_combout ),
	.datad(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datae(!\alu_unit|ShiftLeft0~9_combout ),
	.dataf(!\alu_unit|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector17~0 .extended_lut = "off";
defparam \alu_unit|Selector17~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \alu_unit|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \alu_unit|Selector17~1 (
// Equation(s):
// \alu_unit|Selector17~1_combout  = ( \alu_unit|Selector17~0_combout  & ( !\alu_unit|Selector11~11_combout  & ( (!\alu_B_mux|Mux13~0_combout ) # ((!\alu_B_mux|Mux12~1_combout  & ((\alu_unit|ShiftLeft0~12_combout ))) # (\alu_B_mux|Mux12~1_combout  & 
// (\alu_unit|ShiftLeft0~7_combout ))) ) ) ) # ( !\alu_unit|Selector17~0_combout  & ( !\alu_unit|Selector11~11_combout  & ( (\alu_B_mux|Mux13~0_combout  & ((!\alu_B_mux|Mux12~1_combout  & ((\alu_unit|ShiftLeft0~12_combout ))) # (\alu_B_mux|Mux12~1_combout  & 
// (\alu_unit|ShiftLeft0~7_combout )))) ) ) )

	.dataa(!\alu_unit|ShiftLeft0~7_combout ),
	.datab(!\alu_B_mux|Mux12~1_combout ),
	.datac(!\alu_unit|ShiftLeft0~12_combout ),
	.datad(!\alu_B_mux|Mux13~0_combout ),
	.datae(!\alu_unit|Selector17~0_combout ),
	.dataf(!\alu_unit|Selector11~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector17~1 .extended_lut = "off";
defparam \alu_unit|Selector17~1 .lut_mask = 64'h001DFF1D00000000;
defparam \alu_unit|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \alu_unit|Selector17~4 (
// Equation(s):
// \alu_unit|Selector17~4_combout  = ( \alu_unit|Add1~57_sumout  & ( (\alu_cont[0]~input_o  & (\alu_cont[2]~input_o  & (!\alu_unit|Selector11~5_combout  & !\alu_unit|Selector17~1_combout ))) ) ) # ( !\alu_unit|Add1~57_sumout  & ( (\alu_cont[2]~input_o  & 
// (!\alu_unit|Selector11~5_combout  & ((!\alu_cont[0]~input_o ) # (!\alu_unit|Selector17~1_combout )))) ) )

	.dataa(!\alu_cont[0]~input_o ),
	.datab(!\alu_cont[2]~input_o ),
	.datac(!\alu_unit|Selector11~5_combout ),
	.datad(!\alu_unit|Selector17~1_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector17~4 .extended_lut = "off";
defparam \alu_unit|Selector17~4 .lut_mask = 64'h3020302010001000;
defparam \alu_unit|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \alu_B_mux|Mux1~0 (
// Equation(s):
// \alu_B_mux|Mux1~0_combout  = ( \reg_B_flopr|q [14] & ( (!\alu_B_src[0]~input_o  & !\alu_B_src[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_B_src[0]~input_o ),
	.datad(!\alu_B_src[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_B_flopr|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_B_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_B_mux|Mux1~0 .extended_lut = "off";
defparam \alu_B_mux|Mux1~0 .lut_mask = 64'h00000000F000F000;
defparam \alu_B_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \alu_unit|Selector17~5 (
// Equation(s):
// \alu_unit|Selector17~5_combout  = ( !\alu_cont[0]~input_o  & ( (!\alu_cont[1]~input_o  & (((\alu_A_mux|mux2_output[14]~14_combout  & ((\alu_B_mux|Mux1~0_combout )))) # (\alu_cont[2]~input_o ))) # (\alu_cont[1]~input_o  & ((!\alu_B_mux|Mux1~0_combout  $ 
// (((!\alu_A_mux|mux2_output[14]~14_combout ) # (\alu_cont[2]~input_o )))))) ) ) # ( \alu_cont[0]~input_o  & ( (!\alu_cont[2]~input_o  & ((((\alu_B_mux|Mux1~0_combout ))) # (\alu_A_mux|mux2_output[14]~14_combout ))) # (\alu_cont[2]~input_o  & 
// ((((!\alu_B_mux|Mux0~0_combout )) # (\alu_A_mux|mux2_output[15]~15_combout )))) ) )

	.dataa(!\alu_cont[2]~input_o ),
	.datab(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datac(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datad(!\alu_B_mux|Mux0~0_combout ),
	.datae(!\alu_cont[0]~input_o ),
	.dataf(!\alu_B_mux|Mux1~0_combout ),
	.datag(!\alu_cont[1]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector17~5 .extended_lut = "on";
defparam \alu_unit|Selector17~5 .lut_mask = 64'h525277277D7DFFAF;
defparam \alu_unit|Selector17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \alu_unit|Selector17~2 (
// Equation(s):
// \alu_unit|Selector17~2_combout  = ( \alu_B_mux|Mux9~0_combout  & ( \alu_unit|Add4~57_sumout  & ( (!\alu_unit|Selector4~0_combout  & (((\alu_unit|Selector16~4_combout  & \alu_A_mux|mux2_output[14]~14_combout )) # (\alu_unit|Selector4~1_combout ))) ) ) ) # 
// ( !\alu_B_mux|Mux9~0_combout  & ( \alu_unit|Add4~57_sumout  & ( (!\alu_unit|Selector4~0_combout  & ((!\alu_unit|Selector16~4_combout  & ((\alu_unit|Selector4~1_combout ))) # (\alu_unit|Selector16~4_combout  & (\alu_A_mux|mux2_output[14]~14_combout  & 
// !\alu_unit|Selector4~1_combout )))) ) ) ) # ( \alu_B_mux|Mux9~0_combout  & ( !\alu_unit|Add4~57_sumout  & ( (\alu_unit|Selector16~4_combout  & (!\alu_unit|Selector4~0_combout  & ((\alu_unit|Selector4~1_combout ) # (\alu_A_mux|mux2_output[14]~14_combout 
// )))) ) ) ) # ( !\alu_B_mux|Mux9~0_combout  & ( !\alu_unit|Add4~57_sumout  & ( (\alu_unit|Selector16~4_combout  & (!\alu_unit|Selector4~0_combout  & (\alu_A_mux|mux2_output[14]~14_combout  & !\alu_unit|Selector4~1_combout ))) ) ) )

	.dataa(!\alu_unit|Selector16~4_combout ),
	.datab(!\alu_unit|Selector4~0_combout ),
	.datac(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\alu_unit|Selector4~1_combout ),
	.datae(!\alu_B_mux|Mux9~0_combout ),
	.dataf(!\alu_unit|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector17~2 .extended_lut = "off";
defparam \alu_unit|Selector17~2 .lut_mask = 64'h04000444048804CC;
defparam \alu_unit|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \alu_unit|Selector17~3 (
// Equation(s):
// \alu_unit|Selector17~3_combout  = ( \alu_unit|Selector4~0_combout  & ( \alu_unit|Add0~57_sumout  ) ) # ( !\alu_unit|Selector4~0_combout  & ( \alu_unit|Add0~57_sumout  & ( ((!\alu_unit|Selector17~4_combout  & (\alu_unit|Selector15~3_combout  & 
// \alu_unit|Selector17~5_combout ))) # (\alu_unit|Selector17~2_combout ) ) ) ) # ( \alu_unit|Selector4~0_combout  & ( !\alu_unit|Add0~57_sumout  & ( ((!\alu_unit|Selector17~4_combout  & (\alu_unit|Selector15~3_combout  & \alu_unit|Selector17~5_combout ))) # 
// (\alu_unit|Selector17~2_combout ) ) ) ) # ( !\alu_unit|Selector4~0_combout  & ( !\alu_unit|Add0~57_sumout  & ( ((!\alu_unit|Selector17~4_combout  & (\alu_unit|Selector15~3_combout  & \alu_unit|Selector17~5_combout ))) # (\alu_unit|Selector17~2_combout ) ) 
// ) )

	.dataa(!\alu_unit|Selector17~4_combout ),
	.datab(!\alu_unit|Selector15~3_combout ),
	.datac(!\alu_unit|Selector17~5_combout ),
	.datad(!\alu_unit|Selector17~2_combout ),
	.datae(!\alu_unit|Selector4~0_combout ),
	.dataf(!\alu_unit|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector17~3 .extended_lut = "off";
defparam \alu_unit|Selector17~3 .lut_mask = 64'h02FF02FF02FFFFFF;
defparam \alu_unit|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \alu_unit|alu_out[14] (
// Equation(s):
// \alu_unit|alu_out [14] = ( \alu_unit|WideOr2~0_combout  & ( \alu_unit|alu_out [14] ) ) # ( !\alu_unit|WideOr2~0_combout  & ( \alu_unit|Selector17~3_combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector17~3_combout ),
	.datac(!\alu_unit|alu_out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|alu_out [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|alu_out[14] .extended_lut = "off";
defparam \alu_unit|alu_out[14] .lut_mask = 64'h333333330F0F0F0F;
defparam \alu_unit|alu_out[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \zero_thingy|Equal0~2 (
// Equation(s):
// \zero_thingy|Equal0~2_combout  = ( !\alu_unit|alu_out [12] & ( !\alu_unit|alu_out [15] & ( (!\alu_unit|alu_out [14] & !\alu_unit|alu_out [13]) ) ) )

	.dataa(!\alu_unit|alu_out [14]),
	.datab(!\alu_unit|alu_out [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_unit|alu_out [12]),
	.dataf(!\alu_unit|alu_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_thingy|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_thingy|Equal0~2 .extended_lut = "off";
defparam \zero_thingy|Equal0~2 .lut_mask = 64'h8888000000000000;
defparam \zero_thingy|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \zero_thingy|Equal0~0 (
// Equation(s):
// \zero_thingy|Equal0~0_combout  = ( !\alu_unit|alu_out [4] & ( (!\alu_unit|alu_out [2] & (!\alu_unit|alu_out [1] & (!\alu_unit|alu_out [3] & !\alu_unit|alu_out [0]))) ) )

	.dataa(!\alu_unit|alu_out [2]),
	.datab(!\alu_unit|alu_out [1]),
	.datac(!\alu_unit|alu_out [3]),
	.datad(!\alu_unit|alu_out [0]),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_thingy|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_thingy|Equal0~0 .extended_lut = "off";
defparam \zero_thingy|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \zero_thingy|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N48
cyclonev_lcell_comb \zero_thingy|Equal0~1 (
// Equation(s):
// \zero_thingy|Equal0~1_combout  = ( !\alu_unit|alu_out [9] & ( !\alu_unit|alu_out [10] & ( (!\alu_unit|alu_out [6] & (!\alu_unit|alu_out [8] & !\alu_unit|alu_out [7])) ) ) )

	.dataa(!\alu_unit|alu_out [6]),
	.datab(gnd),
	.datac(!\alu_unit|alu_out [8]),
	.datad(!\alu_unit|alu_out [7]),
	.datae(!\alu_unit|alu_out [9]),
	.dataf(!\alu_unit|alu_out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_thingy|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_thingy|Equal0~1 .extended_lut = "off";
defparam \zero_thingy|Equal0~1 .lut_mask = 64'hA000000000000000;
defparam \zero_thingy|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N33
cyclonev_lcell_comb \zero_thingy|Equal0~3 (
// Equation(s):
// \zero_thingy|Equal0~3_combout  = ( !\alu_unit|alu_out [5] & ( (\zero_thingy|Equal0~2_combout  & (!\alu_unit|alu_out [11] & (\zero_thingy|Equal0~0_combout  & \zero_thingy|Equal0~1_combout ))) ) )

	.dataa(!\zero_thingy|Equal0~2_combout ),
	.datab(!\alu_unit|alu_out [11]),
	.datac(!\zero_thingy|Equal0~0_combout ),
	.datad(!\zero_thingy|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|alu_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_thingy|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_thingy|Equal0~3 .extended_lut = "off";
defparam \zero_thingy|Equal0~3 .lut_mask = 64'h0004000400000000;
defparam \zero_thingy|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \address_src~input (
	.i(address_src),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address_src~input_o ));
// synopsys translate_off
defparam \address_src~input .bus_hold = "false";
defparam \address_src~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \mem_address_mux|mux2_output[0]~0 (
// Equation(s):
// \mem_address_mux|mux2_output[0]~0_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[0]~0 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_address_mux|mux2_output[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \mem_address_mux|mux2_output[1]~1 (
// Equation(s):
// \mem_address_mux|mux2_output[1]~1_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[1]~1 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[1]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_address_mux|mux2_output[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \mem_address_mux|mux2_output[2]~2 (
// Equation(s):
// \mem_address_mux|mux2_output[2]~2_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[2]~2 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[2]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_address_mux|mux2_output[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \mem_address_mux|mux2_output[3]~3 (
// Equation(s):
// \mem_address_mux|mux2_output[3]~3_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [3] ) )

	.dataa(!\pc_flopenr|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[3]~3 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[3]~3 .lut_mask = 64'h5555555500000000;
defparam \mem_address_mux|mux2_output[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \mem_address_mux|mux2_output[4]~4 (
// Equation(s):
// \mem_address_mux|mux2_output[4]~4_combout  = ( \pc_flopenr|q [4] & ( !\address_src~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_flopenr|q [4]),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[4]~4 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[4]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \mem_address_mux|mux2_output[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \mem_address_mux|mux2_output[5]~5 (
// Equation(s):
// \mem_address_mux|mux2_output[5]~5_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [5] ) )

	.dataa(!\pc_flopenr|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[5]~5 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[5]~5 .lut_mask = 64'h5555555500000000;
defparam \mem_address_mux|mux2_output[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \mem_address_mux|mux2_output[6]~6 (
// Equation(s):
// \mem_address_mux|mux2_output[6]~6_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [6] ) )

	.dataa(gnd),
	.datab(!\pc_flopenr|q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[6]~6 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[6]~6 .lut_mask = 64'h3333333300000000;
defparam \mem_address_mux|mux2_output[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \mem_address_mux|mux2_output[7]~7 (
// Equation(s):
// \mem_address_mux|mux2_output[7]~7_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [7] ) )

	.dataa(!\pc_flopenr|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[7]~7 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[7]~7 .lut_mask = 64'h5555555500000000;
defparam \mem_address_mux|mux2_output[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \mem_address_mux|mux2_output[8]~8 (
// Equation(s):
// \mem_address_mux|mux2_output[8]~8_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [8] ) )

	.dataa(gnd),
	.datab(!\pc_flopenr|q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[8]~8 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[8]~8 .lut_mask = 64'h3333333300000000;
defparam \mem_address_mux|mux2_output[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \mem_address_mux|mux2_output[9]~9 (
// Equation(s):
// \mem_address_mux|mux2_output[9]~9_combout  = ( \pc_flopenr|q [9] & ( !\address_src~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_flopenr|q [9]),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[9]~9 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[9]~9 .lut_mask = 64'h0000FFFF00000000;
defparam \mem_address_mux|mux2_output[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \mem_address_mux|mux2_output[10]~10 (
// Equation(s):
// \mem_address_mux|mux2_output[10]~10_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [10] ) )

	.dataa(!\pc_flopenr|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[10]~10 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[10]~10 .lut_mask = 64'h5555555500000000;
defparam \mem_address_mux|mux2_output[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \mem_address_mux|mux2_output[11]~11 (
// Equation(s):
// \mem_address_mux|mux2_output[11]~11_combout  = ( \pc_flopenr|q [11] & ( !\address_src~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_flopenr|q [11]),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[11]~11 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[11]~11 .lut_mask = 64'h0000FFFF00000000;
defparam \mem_address_mux|mux2_output[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \mem_address_mux|mux2_output[12]~12 (
// Equation(s):
// \mem_address_mux|mux2_output[12]~12_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[12]~12 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[12]~12 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_address_mux|mux2_output[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \mem_address_mux|mux2_output[13]~13 (
// Equation(s):
// \mem_address_mux|mux2_output[13]~13_combout  = (\pc_flopenr|q [13] & !\address_src~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [13]),
	.datad(!\address_src~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[13]~13 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[13]~13 .lut_mask = 64'h0F000F000F000F00;
defparam \mem_address_mux|mux2_output[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \mem_address_mux|mux2_output[14]~14 (
// Equation(s):
// \mem_address_mux|mux2_output[14]~14_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[14]~14 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[14]~14 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_address_mux|mux2_output[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \mem_address_mux|mux2_output[15]~15 (
// Equation(s):
// \mem_address_mux|mux2_output[15]~15_combout  = ( !\address_src~input_o  & ( \pc_flopenr|q [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_flopenr|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_src~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_address_mux|mux2_output[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_address_mux|mux2_output[15]~15 .extended_lut = "off";
defparam \mem_address_mux|mux2_output[15]~15 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_address_mux|mux2_output[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \alu_unit|Decoder0~0 (
// Equation(s):
// \alu_unit|Decoder0~0_combout  = ( !\alu_cont[0]~input_o  & ( (!\alu_cont[3]~input_o  & (!\alu_cont[1]~input_o  & (!\alu_cont[4]~input_o  & \alu_cont[2]~input_o ))) ) )

	.dataa(!\alu_cont[3]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_cont[4]~input_o ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Decoder0~0 .extended_lut = "off";
defparam \alu_unit|Decoder0~0 .lut_mask = 64'h0080008000000000;
defparam \alu_unit|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \alu_unit|always0~5 (
// Equation(s):
// \alu_unit|always0~5_combout  = ( !\alu_unit|always0~1_combout  & ( !\alu_unit|always0~2_combout  & ( (!\alu_unit|always0~3_combout  & (!\alu_B_mux|Mux12~0_combout  & (!\alu_B_mux|Mux13~0_combout  & !\alu_unit|always0~0_combout ))) ) ) )

	.dataa(!\alu_unit|always0~3_combout ),
	.datab(!\alu_B_mux|Mux12~0_combout ),
	.datac(!\alu_B_mux|Mux13~0_combout ),
	.datad(!\alu_unit|always0~0_combout ),
	.datae(!\alu_unit|always0~1_combout ),
	.dataf(!\alu_unit|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~5 .extended_lut = "off";
defparam \alu_unit|always0~5 .lut_mask = 64'h8000000000000000;
defparam \alu_unit|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \alu_unit|always0~8 (
// Equation(s):
// \alu_unit|always0~8_combout  = ( \reg_A_flopr|q [4] & ( (!\pc_flopenr|q [5] & (!\alu_A_src~input_o  & !\pc_flopenr|q [4])) ) ) # ( !\reg_A_flopr|q [4] & ( (!\alu_A_src~input_o  & (!\pc_flopenr|q [5] & ((!\pc_flopenr|q [4])))) # (\alu_A_src~input_o  & 
// (((!\reg_A_flopr|q [5])))) ) )

	.dataa(!\pc_flopenr|q [5]),
	.datab(!\alu_A_src~input_o ),
	.datac(!\reg_A_flopr|q [5]),
	.datad(!\pc_flopenr|q [4]),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~8 .extended_lut = "off";
defparam \alu_unit|always0~8 .lut_mask = 64'hB830B83088008800;
defparam \alu_unit|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \alu_unit|always0~9 (
// Equation(s):
// \alu_unit|always0~9_combout  = ( !\pc_flopenr|q [2] & ( \reg_A_flopr|q [3] & ( (!\alu_A_src~input_o  & !\pc_flopenr|q [3]) ) ) ) # ( \pc_flopenr|q [2] & ( !\reg_A_flopr|q [3] & ( (!\reg_A_flopr|q [2] & \alu_A_src~input_o ) ) ) ) # ( !\pc_flopenr|q [2] & ( 
// !\reg_A_flopr|q [3] & ( (!\alu_A_src~input_o  & ((!\pc_flopenr|q [3]))) # (\alu_A_src~input_o  & (!\reg_A_flopr|q [2])) ) ) )

	.dataa(!\reg_A_flopr|q [2]),
	.datab(!\alu_A_src~input_o ),
	.datac(!\pc_flopenr|q [3]),
	.datad(gnd),
	.datae(!\pc_flopenr|q [2]),
	.dataf(!\reg_A_flopr|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~9 .extended_lut = "off";
defparam \alu_unit|always0~9 .lut_mask = 64'hE2E22222C0C00000;
defparam \alu_unit|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \alu_unit|always0~10 (
// Equation(s):
// \alu_unit|always0~10_combout  = ( \reg_A_flopr|q [1] & ( (!\pc_flopenr|q [1] & (!\pc_flopenr|q [0] & !\alu_A_src~input_o )) ) ) # ( !\reg_A_flopr|q [1] & ( (!\alu_A_src~input_o  & (!\pc_flopenr|q [1] & (!\pc_flopenr|q [0]))) # (\alu_A_src~input_o  & 
// (((!\reg_A_flopr|q [0])))) ) )

	.dataa(!\pc_flopenr|q [1]),
	.datab(!\pc_flopenr|q [0]),
	.datac(!\alu_A_src~input_o ),
	.datad(!\reg_A_flopr|q [0]),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~10 .extended_lut = "off";
defparam \alu_unit|always0~10 .lut_mask = 64'h8F808F8080808080;
defparam \alu_unit|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \alu_unit|always0~7 (
// Equation(s):
// \alu_unit|always0~7_combout  = ( \reg_A_flopr|q [6] & ( (!\pc_flopenr|q [6] & (!\alu_A_src~input_o  & !\pc_flopenr|q [7])) ) ) # ( !\reg_A_flopr|q [6] & ( (!\alu_A_src~input_o  & (!\pc_flopenr|q [6] & ((!\pc_flopenr|q [7])))) # (\alu_A_src~input_o  & 
// (((!\reg_A_flopr|q [7])))) ) )

	.dataa(!\pc_flopenr|q [6]),
	.datab(!\reg_A_flopr|q [7]),
	.datac(!\alu_A_src~input_o ),
	.datad(!\pc_flopenr|q [7]),
	.datae(gnd),
	.dataf(!\reg_A_flopr|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~7 .extended_lut = "off";
defparam \alu_unit|always0~7 .lut_mask = 64'hAC0CAC0CA000A000;
defparam \alu_unit|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \alu_unit|always0~6 (
// Equation(s):
// \alu_unit|always0~6_combout  = ( !\pc_flopenr|q [8] & ( \reg_A_flopr|q [8] & ( (!\alu_A_src~input_o  & !\pc_flopenr|q [9]) ) ) ) # ( \pc_flopenr|q [8] & ( !\reg_A_flopr|q [8] & ( (\alu_A_src~input_o  & !\reg_A_flopr|q [9]) ) ) ) # ( !\pc_flopenr|q [8] & ( 
// !\reg_A_flopr|q [8] & ( (!\alu_A_src~input_o  & ((!\pc_flopenr|q [9]))) # (\alu_A_src~input_o  & (!\reg_A_flopr|q [9])) ) ) )

	.dataa(gnd),
	.datab(!\alu_A_src~input_o ),
	.datac(!\reg_A_flopr|q [9]),
	.datad(!\pc_flopenr|q [9]),
	.datae(!\pc_flopenr|q [8]),
	.dataf(!\reg_A_flopr|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~6 .extended_lut = "off";
defparam \alu_unit|always0~6 .lut_mask = 64'hFC303030CC000000;
defparam \alu_unit|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \alu_unit|always0~11 (
// Equation(s):
// \alu_unit|always0~11_combout  = ( \alu_unit|always0~6_combout  & ( \alu_unit|ShiftLeft0~6_combout  & ( (\alu_unit|always0~8_combout  & (\alu_unit|always0~9_combout  & (\alu_unit|always0~10_combout  & \alu_unit|always0~7_combout ))) ) ) )

	.dataa(!\alu_unit|always0~8_combout ),
	.datab(!\alu_unit|always0~9_combout ),
	.datac(!\alu_unit|always0~10_combout ),
	.datad(!\alu_unit|always0~7_combout ),
	.datae(!\alu_unit|always0~6_combout ),
	.dataf(!\alu_unit|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~11 .extended_lut = "off";
defparam \alu_unit|always0~11 .lut_mask = 64'h0000000000000001;
defparam \alu_unit|always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \alu_unit|always0~12 (
// Equation(s):
// \alu_unit|always0~12_combout  = ( !\alu_A_mux|mux2_output[15]~15_combout  & ( !\alu_A_mux|mux2_output[10]~10_combout  & ( (!\alu_A_mux|mux2_output[14]~14_combout  & (!\alu_A_mux|mux2_output[11]~7_combout  & (!\alu_A_mux|mux2_output[12]~12_combout  & 
// !\alu_A_mux|mux2_output[13]~13_combout ))) ) ) )

	.dataa(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datab(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datac(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datad(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datae(!\alu_A_mux|mux2_output[15]~15_combout ),
	.dataf(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|always0~12 .extended_lut = "off";
defparam \alu_unit|always0~12 .lut_mask = 64'h8000000000000000;
defparam \alu_unit|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \alu_unit|Selector1~0 (
// Equation(s):
// \alu_unit|Selector1~0_combout  = ( \alu_unit|always0~12_combout  & ( !\alu_unit|Decoder0~0_combout  & ( (!\alu_unit|Add0~13_sumout  & (!\alu_unit|Add0~9_sumout  & ((!\alu_unit|always0~5_combout ) # (!\alu_unit|always0~11_combout )))) ) ) ) # ( 
// !\alu_unit|always0~12_combout  & ( !\alu_unit|Decoder0~0_combout  & ( (!\alu_unit|Add0~13_sumout  & !\alu_unit|Add0~9_sumout ) ) ) )

	.dataa(!\alu_unit|always0~5_combout ),
	.datab(!\alu_unit|Add0~13_sumout ),
	.datac(!\alu_unit|always0~11_combout ),
	.datad(!\alu_unit|Add0~9_sumout ),
	.datae(!\alu_unit|always0~12_combout ),
	.dataf(!\alu_unit|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~0 .extended_lut = "off";
defparam \alu_unit|Selector1~0 .lut_mask = 64'hCC00C80000000000;
defparam \alu_unit|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \alu_unit|Selector1~1 (
// Equation(s):
// \alu_unit|Selector1~1_combout  = ( !\alu_unit|Add0~41_sumout  & ( \alu_unit|Selector1~0_combout  & ( (!\alu_unit|Add0~45_sumout  & (!\alu_unit|Add0~5_sumout  & (!\alu_unit|Add0~49_sumout  & !\alu_unit|Add0~37_sumout ))) ) ) )

	.dataa(!\alu_unit|Add0~45_sumout ),
	.datab(!\alu_unit|Add0~5_sumout ),
	.datac(!\alu_unit|Add0~49_sumout ),
	.datad(!\alu_unit|Add0~37_sumout ),
	.datae(!\alu_unit|Add0~41_sumout ),
	.dataf(!\alu_unit|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~1 .extended_lut = "off";
defparam \alu_unit|Selector1~1 .lut_mask = 64'h0000000080000000;
defparam \alu_unit|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N0
cyclonev_lcell_comb \alu_unit|LessThan1~2 (
// Equation(s):
// \alu_unit|LessThan1~2_combout  = ( \alu_A_mux|mux2_output[11]~7_combout  & ( (\alu_B_mux|Mux4~0_combout  & (!\alu_A_mux|mux2_output[10]~10_combout  $ (\alu_B_mux|Mux5~0_combout ))) ) ) # ( !\alu_A_mux|mux2_output[11]~7_combout  & ( 
// (!\alu_B_mux|Mux4~0_combout  & (!\alu_A_mux|mux2_output[10]~10_combout  $ (\alu_B_mux|Mux5~0_combout ))) ) )

	.dataa(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datab(gnd),
	.datac(!\alu_B_mux|Mux4~0_combout ),
	.datad(!\alu_B_mux|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~2 .extended_lut = "off";
defparam \alu_unit|LessThan1~2 .lut_mask = 64'hA050A0500A050A05;
defparam \alu_unit|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N51
cyclonev_lcell_comb \alu_unit|Equal1~1 (
// Equation(s):
// \alu_unit|Equal1~1_combout  = ( \alu_A_mux|mux2_output[9]~9_combout  & ( (\alu_B_mux|Mux6~0_combout  & (\alu_unit|LessThan1~2_combout  & (!\alu_B_mux|Mux7~0_combout  $ (\alu_A_mux|mux2_output[8]~11_combout )))) ) ) # ( !\alu_A_mux|mux2_output[9]~9_combout 
//  & ( (!\alu_B_mux|Mux6~0_combout  & (\alu_unit|LessThan1~2_combout  & (!\alu_B_mux|Mux7~0_combout  $ (\alu_A_mux|mux2_output[8]~11_combout )))) ) )

	.dataa(!\alu_B_mux|Mux7~0_combout ),
	.datab(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datac(!\alu_B_mux|Mux6~0_combout ),
	.datad(!\alu_unit|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal1~1 .extended_lut = "off";
defparam \alu_unit|Equal1~1 .lut_mask = 64'h0090009000090009;
defparam \alu_unit|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \alu_unit|LessThan1~7 (
// Equation(s):
// \alu_unit|LessThan1~7_combout  = ( \alu_B_mux|Mux1~0_combout  & ( \alu_B_mux|Mux3~0_combout  & ( (!\alu_A_mux|mux2_output[14]~14_combout ) # ((!\alu_A_mux|mux2_output[13]~13_combout  & ((!\alu_A_mux|mux2_output[12]~12_combout ) # 
// (\alu_B_mux|Mux2~0_combout ))) # (\alu_A_mux|mux2_output[13]~13_combout  & (\alu_B_mux|Mux2~0_combout  & !\alu_A_mux|mux2_output[12]~12_combout ))) ) ) ) # ( !\alu_B_mux|Mux1~0_combout  & ( \alu_B_mux|Mux3~0_combout  & ( 
// (!\alu_A_mux|mux2_output[14]~14_combout  & ((!\alu_A_mux|mux2_output[13]~13_combout  & ((!\alu_A_mux|mux2_output[12]~12_combout ) # (\alu_B_mux|Mux2~0_combout ))) # (\alu_A_mux|mux2_output[13]~13_combout  & (\alu_B_mux|Mux2~0_combout  & 
// !\alu_A_mux|mux2_output[12]~12_combout )))) ) ) ) # ( \alu_B_mux|Mux1~0_combout  & ( !\alu_B_mux|Mux3~0_combout  & ( (!\alu_A_mux|mux2_output[14]~14_combout ) # ((!\alu_A_mux|mux2_output[13]~13_combout  & \alu_B_mux|Mux2~0_combout )) ) ) ) # ( 
// !\alu_B_mux|Mux1~0_combout  & ( !\alu_B_mux|Mux3~0_combout  & ( (!\alu_A_mux|mux2_output[13]~13_combout  & (\alu_B_mux|Mux2~0_combout  & !\alu_A_mux|mux2_output[14]~14_combout )) ) ) )

	.dataa(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datab(!\alu_B_mux|Mux2~0_combout ),
	.datac(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datae(!\alu_B_mux|Mux1~0_combout ),
	.dataf(!\alu_B_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~7 .extended_lut = "off";
defparam \alu_unit|LessThan1~7 .lut_mask = 64'h2020F2F2B020FBF2;
defparam \alu_unit|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \alu_unit|Equal1~0 (
// Equation(s):
// \alu_unit|Equal1~0_combout  = ( \alu_B_mux|Mux8~0_combout  & ( \alu_B_mux|Mux10~0_combout  & ( (\alu_A_mux|mux2_output[7]~8_combout  & (\alu_A_mux|mux2_output[5]~0_combout  & (!\alu_B_mux|Mux9~0_combout  $ (\alu_A_mux|mux2_output[6]~6_combout )))) ) ) ) # 
// ( !\alu_B_mux|Mux8~0_combout  & ( \alu_B_mux|Mux10~0_combout  & ( (!\alu_A_mux|mux2_output[7]~8_combout  & (\alu_A_mux|mux2_output[5]~0_combout  & (!\alu_B_mux|Mux9~0_combout  $ (\alu_A_mux|mux2_output[6]~6_combout )))) ) ) ) # ( \alu_B_mux|Mux8~0_combout 
//  & ( !\alu_B_mux|Mux10~0_combout  & ( (\alu_A_mux|mux2_output[7]~8_combout  & (!\alu_A_mux|mux2_output[5]~0_combout  & (!\alu_B_mux|Mux9~0_combout  $ (\alu_A_mux|mux2_output[6]~6_combout )))) ) ) ) # ( !\alu_B_mux|Mux8~0_combout  & ( 
// !\alu_B_mux|Mux10~0_combout  & ( (!\alu_A_mux|mux2_output[7]~8_combout  & (!\alu_A_mux|mux2_output[5]~0_combout  & (!\alu_B_mux|Mux9~0_combout  $ (\alu_A_mux|mux2_output[6]~6_combout )))) ) ) )

	.dataa(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datab(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datac(!\alu_B_mux|Mux9~0_combout ),
	.datad(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datae(!\alu_B_mux|Mux8~0_combout ),
	.dataf(!\alu_B_mux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal1~0 .extended_lut = "off";
defparam \alu_unit|Equal1~0 .lut_mask = 64'h8008400420021001;
defparam \alu_unit|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \alu_unit|LessThan1~3 (
// Equation(s):
// \alu_unit|LessThan1~3_combout  = ( \alu_B_mux|Mux9~0_combout  & ( \alu_B_mux|Mux10~0_combout  & ( (!\alu_A_mux|mux2_output[7]~8_combout  & ((!\alu_A_mux|mux2_output[5]~0_combout ) # ((!\alu_A_mux|mux2_output[6]~6_combout ) # (\alu_B_mux|Mux8~0_combout 
// )))) # (\alu_A_mux|mux2_output[7]~8_combout  & (\alu_B_mux|Mux8~0_combout  & ((!\alu_A_mux|mux2_output[5]~0_combout ) # (!\alu_A_mux|mux2_output[6]~6_combout )))) ) ) ) # ( !\alu_B_mux|Mux9~0_combout  & ( \alu_B_mux|Mux10~0_combout  & ( 
// (!\alu_A_mux|mux2_output[7]~8_combout  & (((!\alu_A_mux|mux2_output[5]~0_combout  & !\alu_A_mux|mux2_output[6]~6_combout )) # (\alu_B_mux|Mux8~0_combout ))) # (\alu_A_mux|mux2_output[7]~8_combout  & (!\alu_A_mux|mux2_output[5]~0_combout  & 
// (\alu_B_mux|Mux8~0_combout  & !\alu_A_mux|mux2_output[6]~6_combout ))) ) ) ) # ( \alu_B_mux|Mux9~0_combout  & ( !\alu_B_mux|Mux10~0_combout  & ( (!\alu_A_mux|mux2_output[7]~8_combout  & ((!\alu_A_mux|mux2_output[6]~6_combout ) # (\alu_B_mux|Mux8~0_combout 
// ))) # (\alu_A_mux|mux2_output[7]~8_combout  & (\alu_B_mux|Mux8~0_combout  & !\alu_A_mux|mux2_output[6]~6_combout )) ) ) ) # ( !\alu_B_mux|Mux9~0_combout  & ( !\alu_B_mux|Mux10~0_combout  & ( (!\alu_A_mux|mux2_output[7]~8_combout  & 
// \alu_B_mux|Mux8~0_combout ) ) ) )

	.dataa(!\alu_A_mux|mux2_output[7]~8_combout ),
	.datab(!\alu_A_mux|mux2_output[5]~0_combout ),
	.datac(!\alu_B_mux|Mux8~0_combout ),
	.datad(!\alu_A_mux|mux2_output[6]~6_combout ),
	.datae(!\alu_B_mux|Mux9~0_combout ),
	.dataf(!\alu_B_mux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~3 .extended_lut = "off";
defparam \alu_unit|LessThan1~3 .lut_mask = 64'h0A0AAF0A8E0AAF8E;
defparam \alu_unit|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \alu_unit|LessThan1~4 (
// Equation(s):
// \alu_unit|LessThan1~4_combout  = ( !\alu_unit|LessThan1~3_combout  & ( ((!\alu_unit|Equal1~0_combout ) # (!\alu_B_mux|Mux11~0_combout )) # (\alu_A_mux|mux2_output[4]~4_combout ) ) )

	.dataa(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datab(gnd),
	.datac(!\alu_unit|Equal1~0_combout ),
	.datad(!\alu_B_mux|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~4 .extended_lut = "off";
defparam \alu_unit|LessThan1~4 .lut_mask = 64'hFFF5FFF500000000;
defparam \alu_unit|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \alu_unit|Equal1~2 (
// Equation(s):
// \alu_unit|Equal1~2_combout  = ( \alu_B_mux|Mux1~0_combout  & ( \alu_B_mux|Mux3~0_combout  & ( (\alu_A_mux|mux2_output[14]~14_combout  & (\alu_A_mux|mux2_output[12]~12_combout  & (!\alu_A_mux|mux2_output[13]~13_combout  $ (\alu_B_mux|Mux2~0_combout )))) ) 
// ) ) # ( !\alu_B_mux|Mux1~0_combout  & ( \alu_B_mux|Mux3~0_combout  & ( (!\alu_A_mux|mux2_output[14]~14_combout  & (\alu_A_mux|mux2_output[12]~12_combout  & (!\alu_A_mux|mux2_output[13]~13_combout  $ (\alu_B_mux|Mux2~0_combout )))) ) ) ) # ( 
// \alu_B_mux|Mux1~0_combout  & ( !\alu_B_mux|Mux3~0_combout  & ( (\alu_A_mux|mux2_output[14]~14_combout  & (!\alu_A_mux|mux2_output[12]~12_combout  & (!\alu_A_mux|mux2_output[13]~13_combout  $ (\alu_B_mux|Mux2~0_combout )))) ) ) ) # ( 
// !\alu_B_mux|Mux1~0_combout  & ( !\alu_B_mux|Mux3~0_combout  & ( (!\alu_A_mux|mux2_output[14]~14_combout  & (!\alu_A_mux|mux2_output[12]~12_combout  & (!\alu_A_mux|mux2_output[13]~13_combout  $ (\alu_B_mux|Mux2~0_combout )))) ) ) )

	.dataa(!\alu_A_mux|mux2_output[13]~13_combout ),
	.datab(!\alu_B_mux|Mux2~0_combout ),
	.datac(!\alu_A_mux|mux2_output[14]~14_combout ),
	.datad(!\alu_A_mux|mux2_output[12]~12_combout ),
	.datae(!\alu_B_mux|Mux1~0_combout ),
	.dataf(!\alu_B_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal1~2 .extended_lut = "off";
defparam \alu_unit|Equal1~2 .lut_mask = 64'h9000090000900009;
defparam \alu_unit|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N54
cyclonev_lcell_comb \alu_unit|LessThan1~5 (
// Equation(s):
// \alu_unit|LessThan1~5_combout  = ( \alu_A_mux|mux2_output[11]~7_combout  & ( (\alu_B_mux|Mux5~0_combout  & (\alu_B_mux|Mux4~0_combout  & !\alu_A_mux|mux2_output[10]~10_combout )) ) ) # ( !\alu_A_mux|mux2_output[11]~7_combout  & ( 
// ((\alu_B_mux|Mux5~0_combout  & !\alu_A_mux|mux2_output[10]~10_combout )) # (\alu_B_mux|Mux4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_B_mux|Mux5~0_combout ),
	.datac(!\alu_B_mux|Mux4~0_combout ),
	.datad(!\alu_A_mux|mux2_output[10]~10_combout ),
	.datae(gnd),
	.dataf(!\alu_A_mux|mux2_output[11]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~5 .extended_lut = "off";
defparam \alu_unit|LessThan1~5 .lut_mask = 64'h3F0F3F0F03000300;
defparam \alu_unit|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N36
cyclonev_lcell_comb \alu_unit|LessThan1~6 (
// Equation(s):
// \alu_unit|LessThan1~6_combout  = ( !\alu_unit|LessThan1~5_combout  & ( \alu_unit|LessThan1~2_combout  & ( (!\alu_B_mux|Mux6~0_combout  & (((!\alu_B_mux|Mux7~0_combout ) # (\alu_A_mux|mux2_output[9]~9_combout )) # (\alu_A_mux|mux2_output[8]~11_combout ))) 
// # (\alu_B_mux|Mux6~0_combout  & (\alu_A_mux|mux2_output[9]~9_combout  & ((!\alu_B_mux|Mux7~0_combout ) # (\alu_A_mux|mux2_output[8]~11_combout )))) ) ) ) # ( !\alu_unit|LessThan1~5_combout  & ( !\alu_unit|LessThan1~2_combout  ) )

	.dataa(!\alu_A_mux|mux2_output[8]~11_combout ),
	.datab(!\alu_B_mux|Mux6~0_combout ),
	.datac(!\alu_A_mux|mux2_output[9]~9_combout ),
	.datad(!\alu_B_mux|Mux7~0_combout ),
	.datae(!\alu_unit|LessThan1~5_combout ),
	.dataf(!\alu_unit|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~6 .extended_lut = "off";
defparam \alu_unit|LessThan1~6 .lut_mask = 64'hFFFF0000CF4D0000;
defparam \alu_unit|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \alu_unit|LessThan1~0 (
// Equation(s):
// \alu_unit|LessThan1~0_combout  = ( \alu_B_mux|Mux15~0_combout  & ( \alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux13~0_combout  & (!\alu_A_mux|mux2_output[2]~5_combout  & ((!\alu_A_mux|mux2_output[1]~2_combout ) # (!\alu_A_mux|mux2_output[0]~1_combout 
// )))) # (\alu_B_mux|Mux13~0_combout  & ((!\alu_A_mux|mux2_output[1]~2_combout ) # ((!\alu_A_mux|mux2_output[0]~1_combout ) # (!\alu_A_mux|mux2_output[2]~5_combout )))) ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( \alu_B_mux|Mux14~0_combout  & ( 
// (!\alu_A_mux|mux2_output[1]~2_combout  & ((!\alu_A_mux|mux2_output[2]~5_combout ) # (\alu_B_mux|Mux13~0_combout ))) # (\alu_A_mux|mux2_output[1]~2_combout  & (\alu_B_mux|Mux13~0_combout  & !\alu_A_mux|mux2_output[2]~5_combout )) ) ) ) # ( 
// \alu_B_mux|Mux15~0_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( (!\alu_B_mux|Mux13~0_combout  & (!\alu_A_mux|mux2_output[1]~2_combout  & (!\alu_A_mux|mux2_output[0]~1_combout  & !\alu_A_mux|mux2_output[2]~5_combout ))) # (\alu_B_mux|Mux13~0_combout  & 
// ((!\alu_A_mux|mux2_output[2]~5_combout ) # ((!\alu_A_mux|mux2_output[1]~2_combout  & !\alu_A_mux|mux2_output[0]~1_combout )))) ) ) ) # ( !\alu_B_mux|Mux15~0_combout  & ( !\alu_B_mux|Mux14~0_combout  & ( (\alu_B_mux|Mux13~0_combout  & 
// !\alu_A_mux|mux2_output[2]~5_combout ) ) ) )

	.dataa(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datab(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datac(!\alu_B_mux|Mux13~0_combout ),
	.datad(!\alu_A_mux|mux2_output[2]~5_combout ),
	.datae(!\alu_B_mux|Mux15~0_combout ),
	.dataf(!\alu_B_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~0 .extended_lut = "off";
defparam \alu_unit|LessThan1~0 .lut_mask = 64'h0F008F08AF0AEF0E;
defparam \alu_unit|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \alu_unit|LessThan1~1 (
// Equation(s):
// \alu_unit|LessThan1~1_combout  = ( \alu_B_mux|Mux11~0_combout  & ( \alu_unit|Equal1~0_combout  & ( (\alu_A_mux|mux2_output[4]~4_combout  & ((!\alu_A_mux|mux2_output[3]~3_combout  & ((\alu_B_mux|Mux12~0_combout ) # (\alu_unit|LessThan1~0_combout ))) # 
// (\alu_A_mux|mux2_output[3]~3_combout  & (\alu_unit|LessThan1~0_combout  & \alu_B_mux|Mux12~0_combout )))) ) ) ) # ( !\alu_B_mux|Mux11~0_combout  & ( \alu_unit|Equal1~0_combout  & ( (!\alu_A_mux|mux2_output[4]~4_combout  & 
// ((!\alu_A_mux|mux2_output[3]~3_combout  & ((\alu_B_mux|Mux12~0_combout ) # (\alu_unit|LessThan1~0_combout ))) # (\alu_A_mux|mux2_output[3]~3_combout  & (\alu_unit|LessThan1~0_combout  & \alu_B_mux|Mux12~0_combout )))) ) ) )

	.dataa(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datab(!\alu_unit|LessThan1~0_combout ),
	.datac(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datad(!\alu_B_mux|Mux12~0_combout ),
	.datae(!\alu_B_mux|Mux11~0_combout ),
	.dataf(!\alu_unit|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~1 .extended_lut = "off";
defparam \alu_unit|LessThan1~1 .lut_mask = 64'h0000000020B0020B;
defparam \alu_unit|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \alu_unit|LessThan1~8 (
// Equation(s):
// \alu_unit|LessThan1~8_combout  = ( \alu_unit|LessThan1~6_combout  & ( \alu_unit|LessThan1~1_combout  & ( (!\alu_unit|LessThan1~7_combout  & ((!\alu_unit|Equal1~1_combout ) # (!\alu_unit|Equal1~2_combout ))) ) ) ) # ( !\alu_unit|LessThan1~6_combout  & ( 
// \alu_unit|LessThan1~1_combout  & ( (!\alu_unit|LessThan1~7_combout  & !\alu_unit|Equal1~2_combout ) ) ) ) # ( \alu_unit|LessThan1~6_combout  & ( !\alu_unit|LessThan1~1_combout  & ( (!\alu_unit|LessThan1~7_combout  & ((!\alu_unit|Equal1~1_combout ) # 
// ((!\alu_unit|Equal1~2_combout ) # (\alu_unit|LessThan1~4_combout )))) ) ) ) # ( !\alu_unit|LessThan1~6_combout  & ( !\alu_unit|LessThan1~1_combout  & ( (!\alu_unit|LessThan1~7_combout  & !\alu_unit|Equal1~2_combout ) ) ) )

	.dataa(!\alu_unit|Equal1~1_combout ),
	.datab(!\alu_unit|LessThan1~7_combout ),
	.datac(!\alu_unit|LessThan1~4_combout ),
	.datad(!\alu_unit|Equal1~2_combout ),
	.datae(!\alu_unit|LessThan1~6_combout ),
	.dataf(!\alu_unit|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~8 .extended_lut = "off";
defparam \alu_unit|LessThan1~8 .lut_mask = 64'hCC00CC8CCC00CC88;
defparam \alu_unit|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \alu_unit|Selector1~2 (
// Equation(s):
// \alu_unit|Selector1~2_combout  = ( !\alu_unit|Add0~25_sumout  & ( !\alu_unit|Add0~1_sumout  & ( (!\alu_unit|Add0~21_sumout  & !\alu_unit|Add0~17_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|Add0~21_sumout ),
	.datad(!\alu_unit|Add0~17_sumout ),
	.datae(!\alu_unit|Add0~25_sumout ),
	.dataf(!\alu_unit|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~2 .extended_lut = "off";
defparam \alu_unit|Selector1~2 .lut_mask = 64'hF000000000000000;
defparam \alu_unit|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \alu_unit|Selector1~3 (
// Equation(s):
// \alu_unit|Selector1~3_combout  = ( !\alu_unit|Add0~57_sumout  & ( !\alu_unit|Add0~61_sumout  & ( (!\alu_unit|Add0~33_sumout  & (\alu_unit|Selector1~2_combout  & (!\alu_unit|Add0~53_sumout  & !\alu_unit|Add0~29_sumout ))) ) ) )

	.dataa(!\alu_unit|Add0~33_sumout ),
	.datab(!\alu_unit|Selector1~2_combout ),
	.datac(!\alu_unit|Add0~53_sumout ),
	.datad(!\alu_unit|Add0~29_sumout ),
	.datae(!\alu_unit|Add0~57_sumout ),
	.dataf(!\alu_unit|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~3 .extended_lut = "off";
defparam \alu_unit|Selector1~3 .lut_mask = 64'h2000000000000000;
defparam \alu_unit|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \alu_unit|Selector1~4 (
// Equation(s):
// \alu_unit|Selector1~4_combout  = ( \alu_unit|LessThan1~8_combout  & ( \alu_unit|Selector1~3_combout  & ( ((\alu_unit|Decoder0~0_combout  & (!\alu_A_mux|mux2_output[15]~15_combout  & \alu_B_mux|Mux0~0_combout ))) # (\alu_unit|Selector1~1_combout ) ) ) ) # 
// ( !\alu_unit|LessThan1~8_combout  & ( \alu_unit|Selector1~3_combout  & ( ((\alu_unit|Decoder0~0_combout  & ((!\alu_A_mux|mux2_output[15]~15_combout ) # (\alu_B_mux|Mux0~0_combout )))) # (\alu_unit|Selector1~1_combout ) ) ) ) # ( 
// \alu_unit|LessThan1~8_combout  & ( !\alu_unit|Selector1~3_combout  & ( (\alu_unit|Decoder0~0_combout  & (!\alu_A_mux|mux2_output[15]~15_combout  & \alu_B_mux|Mux0~0_combout )) ) ) ) # ( !\alu_unit|LessThan1~8_combout  & ( !\alu_unit|Selector1~3_combout  & 
// ( (\alu_unit|Decoder0~0_combout  & ((!\alu_A_mux|mux2_output[15]~15_combout ) # (\alu_B_mux|Mux0~0_combout ))) ) ) )

	.dataa(!\alu_unit|Decoder0~0_combout ),
	.datab(!\alu_unit|Selector1~1_combout ),
	.datac(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datad(!\alu_B_mux|Mux0~0_combout ),
	.datae(!\alu_unit|LessThan1~8_combout ),
	.dataf(!\alu_unit|Selector1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector1~4 .extended_lut = "off";
defparam \alu_unit|Selector1~4 .lut_mask = 64'h5055005073773373;
defparam \alu_unit|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \alu_unit|Selector2~0 (
// Equation(s):
// \alu_unit|Selector2~0_combout  = ( \alu_cont[0]~input_o  & ( (!\alu_cont[4]~input_o  & (\alu_cont[1]~input_o  & !\alu_cont[2]~input_o )) ) ) # ( !\alu_cont[0]~input_o  & ( (!\alu_cont[4]~input_o  & (!\alu_cont[1]~input_o  & (!\alu_cont[3]~input_o  & 
// \alu_cont[2]~input_o ))) ) )

	.dataa(!\alu_cont[4]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_cont[3]~input_o ),
	.datad(!\alu_cont[2]~input_o ),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector2~0 .extended_lut = "off";
defparam \alu_unit|Selector2~0 .lut_mask = 64'h0080008022002200;
defparam \alu_unit|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \alu_unit|c_flag (
// Equation(s):
// \alu_unit|c_flag~combout  = ( \alu_unit|Selector2~0_combout  & ( \alu_unit|Selector1~4_combout  ) ) # ( !\alu_unit|Selector2~0_combout  & ( \alu_unit|c_flag~combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|Selector1~4_combout ),
	.datac(gnd),
	.datad(!\alu_unit|c_flag~combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|c_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|c_flag .extended_lut = "off";
defparam \alu_unit|c_flag .lut_mask = 64'h00FF00FF33333333;
defparam \alu_unit|c_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N3
cyclonev_lcell_comb \alu_unit|Decoder0~1 (
// Equation(s):
// \alu_unit|Decoder0~1_combout  = ( \alu_cont[0]~input_o  & ( (!\alu_cont[4]~input_o  & (!\alu_cont[1]~input_o  & (\alu_cont[2]~input_o  & !\alu_cont[3]~input_o ))) ) )

	.dataa(!\alu_cont[4]~input_o ),
	.datab(!\alu_cont[1]~input_o ),
	.datac(!\alu_cont[2]~input_o ),
	.datad(!\alu_cont[3]~input_o ),
	.datae(gnd),
	.dataf(!\alu_cont[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Decoder0~1 .extended_lut = "off";
defparam \alu_unit|Decoder0~1 .lut_mask = 64'h0000000008000800;
defparam \alu_unit|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \alu_unit|l_flag (
// Equation(s):
// \alu_unit|l_flag~combout  = ( \alu_unit|Decoder0~1_combout  & ( \alu_unit|Add1~61_sumout  ) ) # ( !\alu_unit|Decoder0~1_combout  & ( \alu_unit|l_flag~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|l_flag~combout ),
	.datad(!\alu_unit|Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|l_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|l_flag .extended_lut = "off";
defparam \alu_unit|l_flag .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \alu_unit|l_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N54
cyclonev_lcell_comb \alu_unit|Selector3~0 (
// Equation(s):
// \alu_unit|Selector3~0_combout  = ( \alu_unit|Add0~61_sumout  & ( \alu_unit|Add1~61_sumout  & ( (!\alu_A_mux|mux2_output[15]~15_combout  & (!\alu_unit|Decoder0~0_combout  $ (\alu_B_mux|Mux0~0_combout ))) ) ) ) # ( !\alu_unit|Add0~61_sumout  & ( 
// \alu_unit|Add1~61_sumout  & ( (\alu_B_mux|Mux0~0_combout  & (!\alu_unit|Decoder0~0_combout  $ (!\alu_A_mux|mux2_output[15]~15_combout ))) ) ) ) # ( \alu_unit|Add0~61_sumout  & ( !\alu_unit|Add1~61_sumout  & ( (!\alu_B_mux|Mux0~0_combout  & 
// (!\alu_unit|Decoder0~0_combout  $ (\alu_A_mux|mux2_output[15]~15_combout ))) ) ) ) # ( !\alu_unit|Add0~61_sumout  & ( !\alu_unit|Add1~61_sumout  & ( (\alu_A_mux|mux2_output[15]~15_combout  & (!\alu_unit|Decoder0~0_combout  $ (!\alu_B_mux|Mux0~0_combout 
// ))) ) ) )

	.dataa(!\alu_unit|Decoder0~0_combout ),
	.datab(!\alu_B_mux|Mux0~0_combout ),
	.datac(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datad(gnd),
	.datae(!\alu_unit|Add0~61_sumout ),
	.dataf(!\alu_unit|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Selector3~0 .extended_lut = "off";
defparam \alu_unit|Selector3~0 .lut_mask = 64'h0606848412129090;
defparam \alu_unit|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \alu_unit|f_flag (
// Equation(s):
// \alu_unit|f_flag~combout  = ( \alu_unit|Selector2~0_combout  & ( \alu_unit|Selector3~0_combout  ) ) # ( !\alu_unit|Selector2~0_combout  & ( \alu_unit|Selector3~0_combout  & ( \alu_unit|f_flag~combout  ) ) ) # ( !\alu_unit|Selector2~0_combout  & ( 
// !\alu_unit|Selector3~0_combout  & ( \alu_unit|f_flag~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_unit|f_flag~combout ),
	.datae(!\alu_unit|Selector2~0_combout ),
	.dataf(!\alu_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|f_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|f_flag .extended_lut = "off";
defparam \alu_unit|f_flag .lut_mask = 64'h00FF000000FFFFFF;
defparam \alu_unit|f_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \alu_unit|Equal1~4 (
// Equation(s):
// \alu_unit|Equal1~4_combout  = ( \alu_B_mux|Mux12~0_combout  & ( (\alu_A_mux|mux2_output[3]~3_combout  & (!\alu_B_mux|Mux0~0_combout  $ (\alu_A_mux|mux2_output[15]~15_combout ))) ) ) # ( !\alu_B_mux|Mux12~0_combout  & ( 
// (!\alu_A_mux|mux2_output[3]~3_combout  & (!\alu_B_mux|Mux0~0_combout  $ (\alu_A_mux|mux2_output[15]~15_combout ))) ) )

	.dataa(!\alu_B_mux|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\alu_A_mux|mux2_output[3]~3_combout ),
	.datad(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datae(gnd),
	.dataf(!\alu_B_mux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal1~4 .extended_lut = "off";
defparam \alu_unit|Equal1~4 .lut_mask = 64'hA050A0500A050A05;
defparam \alu_unit|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N57
cyclonev_lcell_comb \alu_unit|Equal1~3 (
// Equation(s):
// \alu_unit|Equal1~3_combout  = ( \alu_A_mux|mux2_output[2]~5_combout  & ( (\alu_B_mux|Mux13~0_combout  & (!\alu_A_mux|mux2_output[1]~2_combout  $ (\alu_B_mux|Mux14~0_combout ))) ) ) # ( !\alu_A_mux|mux2_output[2]~5_combout  & ( (!\alu_B_mux|Mux13~0_combout 
//  & (!\alu_A_mux|mux2_output[1]~2_combout  $ (\alu_B_mux|Mux14~0_combout ))) ) )

	.dataa(!\alu_A_mux|mux2_output[1]~2_combout ),
	.datab(!\alu_B_mux|Mux14~0_combout ),
	.datac(gnd),
	.datad(!\alu_B_mux|Mux13~0_combout ),
	.datae(!\alu_A_mux|mux2_output[2]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal1~3 .extended_lut = "off";
defparam \alu_unit|Equal1~3 .lut_mask = 64'h9900009999000099;
defparam \alu_unit|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N3
cyclonev_lcell_comb \alu_unit|Equal1~5 (
// Equation(s):
// \alu_unit|Equal1~5_combout  = ( \alu_unit|Equal1~3_combout  & ( (\alu_unit|Equal1~4_combout  & (\alu_unit|Equal1~2_combout  & (!\alu_B_mux|Mux15~0_combout  $ (\alu_A_mux|mux2_output[0]~1_combout )))) ) )

	.dataa(!\alu_B_mux|Mux15~0_combout ),
	.datab(!\alu_A_mux|mux2_output[0]~1_combout ),
	.datac(!\alu_unit|Equal1~4_combout ),
	.datad(!\alu_unit|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal1~5 .extended_lut = "off";
defparam \alu_unit|Equal1~5 .lut_mask = 64'h0000000000090009;
defparam \alu_unit|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N42
cyclonev_lcell_comb \alu_unit|Equal1~6 (
// Equation(s):
// \alu_unit|Equal1~6_combout  = ( \alu_unit|Equal1~0_combout  & ( \alu_unit|Equal1~1_combout  & ( (\alu_unit|Equal1~5_combout  & (!\alu_B_mux|Mux11~0_combout  $ (\alu_A_mux|mux2_output[4]~4_combout ))) ) ) )

	.dataa(!\alu_B_mux|Mux11~0_combout ),
	.datab(!\alu_A_mux|mux2_output[4]~4_combout ),
	.datac(!\alu_unit|Equal1~5_combout ),
	.datad(gnd),
	.datae(!\alu_unit|Equal1~0_combout ),
	.dataf(!\alu_unit|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal1~6 .extended_lut = "off";
defparam \alu_unit|Equal1~6 .lut_mask = 64'h0000000000000909;
defparam \alu_unit|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N21
cyclonev_lcell_comb \alu_unit|z_flag (
// Equation(s):
// \alu_unit|z_flag~combout  = ( \alu_unit|z_flag~combout  & ( (!\alu_unit|Decoder0~1_combout ) # (\alu_unit|Equal1~6_combout ) ) ) # ( !\alu_unit|z_flag~combout  & ( (\alu_unit|Equal1~6_combout  & \alu_unit|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|Equal1~6_combout ),
	.datad(!\alu_unit|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|z_flag~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|z_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|z_flag .extended_lut = "off";
defparam \alu_unit|z_flag .lut_mask = 64'h000F000FFF0FFF0F;
defparam \alu_unit|z_flag .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \alu_unit|n_flag~0 (
// Equation(s):
// \alu_unit|n_flag~0_combout  = ( \alu_unit|LessThan1~8_combout  & ( (!\alu_B_mux|Mux0~0_combout  & \alu_A_mux|mux2_output[15]~15_combout ) ) ) # ( !\alu_unit|LessThan1~8_combout  & ( (!\alu_B_mux|Mux0~0_combout ) # (\alu_A_mux|mux2_output[15]~15_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_B_mux|Mux0~0_combout ),
	.datad(!\alu_A_mux|mux2_output[15]~15_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|n_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|n_flag~0 .extended_lut = "off";
defparam \alu_unit|n_flag~0 .lut_mask = 64'hF0FFF0FF00F000F0;
defparam \alu_unit|n_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \alu_unit|n_flag (
// Equation(s):
// \alu_unit|n_flag~combout  = ( \alu_unit|n_flag~0_combout  & ( (\alu_unit|Decoder0~1_combout ) # (\alu_unit|n_flag~combout ) ) ) # ( !\alu_unit|n_flag~0_combout  & ( (\alu_unit|n_flag~combout  & !\alu_unit|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|n_flag~combout ),
	.datad(!\alu_unit|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|n_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|n_flag~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|n_flag .extended_lut = "off";
defparam \alu_unit|n_flag .lut_mask = 64'h0F000F000FFF0FFF;
defparam \alu_unit|n_flag .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \instruction[12]~input (
	.i(instruction[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[12]~input_o ));
// synopsys translate_off
defparam \instruction[12]~input .bus_hold = "false";
defparam \instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \instruction[13]~input (
	.i(instruction[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[13]~input_o ));
// synopsys translate_off
defparam \instruction[13]~input .bus_hold = "false";
defparam \instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \instruction[14]~input (
	.i(instruction[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[14]~input_o ));
// synopsys translate_off
defparam \instruction[14]~input .bus_hold = "false";
defparam \instruction[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \instruction[15]~input (
	.i(instruction[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instruction[15]~input_o ));
// synopsys translate_off
defparam \instruction[15]~input .bus_hold = "false";
defparam \instruction[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
