[["Embedded memories in system design - from technology to systems architecture.", ["Soren Hein", "Vijay Nagasamy", "Bernhard Rohfleisch", "Christoforos E. Kozyrakis", "Nikil D. Dutt", "Francky Catthoor"], "https://doi.org/10.1145/288548.288549"], ["Real-time operating systems for embedded computing.", ["Serge Hustin", "Miodrag Potkonjak", "Eric Verhulst", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289349"], ["High-level design validation and test.", ["Sujit Dey", "Jacob A. Abraham", "Yervant Zorian"], "https://doi.org/10.1145/288548.288550"], ["Interconnect in high speed designs: problems, methodologies and tools.", ["Phillip Restle", "Joel R. Phillips", "Ibrahim M. Elfadel"], "https://doi.org/10.1145/288548.288551"], ["How will CAD handle billion-transistor systems? (panel).", ["Robert C. Aitken", "Jason Cong", "Randy Harr", "Kenneth L. Shepard", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.288552"], ["Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress.", ["Tong Li", "Ching-Han Tsai", "Sung-Mo Kang"], "https://doi.org/10.1145/288548.288553"], ["Simulation of coupling capacitances using matrix partitioning.", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ali Sadigh"], "https://doi.org/10.1145/288548.288554"], ["h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response.", ["Tao Lin", "Emrah Acar", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288555"], ["Wireplanning in logic synthesis.", ["Wilsin Gosti", "Amit Narayan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/288548.288556"], ["Graph matching-based algorithms for FPGA segmentation design.", ["Yao-Wen Chang", "Jai-Ming Lin", "D. F. Wong"], "https://doi.org/10.1145/288548.288557"], ["Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources.", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/288548.288558"], ["Control generation for embedded systems based on composition of modal processes.", ["Pai H. Chou", "Ken Hines", "Kurt Partridge", "Gaetano Borriello"], "https://doi.org/10.1145/288548.288559"], ["Representation of process mode correlation for scheduling.", ["Dirk Ziegenbein", "Kai Richter", "Rolf Ernst", "Jurgen Teich", "Lothar Thiele"], "https://doi.org/10.1145/288548.288560"], ["CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems.", ["Robert P. Dick", "Niraj K. Jha"], "https://doi.org/10.1145/288548.288561"], ["Synthesis of BIST hardware for performance testing of MCM interconnections.", ["Rajesh Pendurkar", "Abhijit Chatterjee", "Yervant Zorian"], "https://doi.org/10.1145/288548.288562"], ["Using a single input to support multiple scan chains.", ["Kuen-Jong Lee", "Jih-Jeen Chen", "Cheng-Hua Huang"], "https://doi.org/10.1145/288548.288563"], ["High-level variable selection for partial-scan implementation.", ["Frank F. Hsu", "Janak H. Patel"], "https://doi.org/10.1145/288548.288564"], ["Multipoint moment matching model for multiport distributed interconnect networks.", ["Qingjian Yu", "Janet Meiling Wang", "Ernest S. Kuh"], "https://doi.org/10.1145/288548.288565"], ["Reduced-order modelling of linear time-varying systems.", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/288548.288581"], ["Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors.", ["Joel R. Phillips"], "https://doi.org/10.1145/288548.288583"], ["Implementation and use of SPFDs in optimizing Boolean networks.", ["Subarnarekha Sinha", "Robert K. Brayton"], "https://doi.org/10.1145/288548.288584"], ["Finding all simple disjunctive decompositions using irredundant sum-of-products forms.", ["Shin-ichi Minato", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.288586"], ["On accelerating pattern matching for technology mapping.", ["Yusuke Matsunaga"], "https://doi.org/10.1145/288548.288587"], ["A performance-driven layer assignment algorithm for multiple interconnect trees.", ["Prashant Saxena", "C. L. Liu"], "https://doi.org/10.1145/288548.288589"], ["Optimal 2-D cell layout with integrated transistor folding.", ["Avaneendra Gupta", "John P. Hayes"], "https://doi.org/10.1145/288548.288590"], ["Integrating logic retiming and register placement.", ["Tzu-Chieh Tien", "Hsiao-Pin Su", "Yu-Wen Tsay", "Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.288591"], ["Static compaction using overlapped restoration and segment pruning.", ["Surendra Bommu", "Srimat T. Chakradhar", "Kiran B. Doreswamy"], "https://doi.org/10.1145/288548.288592"], ["Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits.", ["Vamsi Boppana", "W. Kent Fuchs"], "https://doi.org/10.1145/288548.288593"], ["A fast, accurate, and non-statistical method for fault coverage estimation.", ["Michael S. Hsiao"], "https://doi.org/10.1145/288548.288594"], ["Simulation of high-Q oscillators.", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1145/288548.288601"], ["Phase noise in oscillators: DAEs and colored noise sources.", ["Alper Demir"], "https://doi.org/10.1145/288548.288602"], ["High-order Nystr\u00f6m schemes for efficient 3-D capacitance extraction.", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/288548.288604"], ["Signature hiding techniques for FPGA intellectual property protection.", ["John Lach", "William H. Mangione-Smith", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.288606"], ["Analysis of watermarking techniques for graph coloring problem.", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.288607"], ["Intellectual property protection by watermarking combinational logic synthesis solutions.", ["Darko Kirovski", "Yean-Yow Hwang", "Miodrag Potkonjak", "Jason Cong"], "https://doi.org/10.1145/288548.288609"], ["Estimating noise in RF systems.", ["Jaijeet S. Roychowdhury", "Alper Demir"], "https://doi.org/10.1145/288548.288612"], ["Getting to the bottom of deep submicron.", ["Dennis Sylvester", "Kurt Keutzer"], "https://doi.org/10.1145/288548.288614"], ["Determination of worst-case aggressor alignment for delay calculation.", ["Paul D. Gross", "Ravishankar Arunachalam", "Karthik Rajagopal", "Lawrence T. Pileggi"], "https://doi.org/10.1145/288548.288616"], ["Noise considerations in circuit optimization.", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah"], "https://doi.org/10.1145/288548.288617"], ["Energy-efficiency in presence of deep submicron noise.", ["Rajamohana Hegde", "Naresh R. Shanbhag"], "https://doi.org/10.1145/288548.288618"], ["Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits.", ["Fabrizio Ferrandi", "Alberto Macii", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi", "Fabio Somenzi"], "https://doi.org/10.1145/288548.288619"], ["Domino logic synthesis using complex static gates.", ["Tyler Thorp", "Gin Yee", "Carl Sechen"], "https://doi.org/10.1145/288548.288620"], ["Technology mapping for domino logic.", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/288548.288621"], ["Slicing floorplans with pre-placed modules.", ["Fung Yu Young", "D. F. Wong"], "https://doi.org/10.1145/288548.288622"], ["Arbitrary rectilinear block packing based on sequence pair.", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/288548.288623"], ["The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks.", ["Keishi Sakanushi", "Shigetoshi Nakatake", "Yoji Kajitani"], "https://doi.org/10.1145/288548.288624"], ["On primitive fault test generation in non-scan sequential circuits.", ["Ramesh C. Tekumalla", "Premachandran R. Menon"], "https://doi.org/10.1145/288548.288625"], ["Test set compaction algorithms for combinational circuits.", ["Ilker Hamzaoglu", "Janak H. Patel"], "https://doi.org/10.1145/288548.288615"], ["A linear optimal test generation algorithm for interconnect testing.", ["Chauchin Su"], "https://doi.org/10.1145/288548.288626"], ["GPCAD: a tool for CMOS op-amp synthesis.", ["Maria del Mar Hershenson", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1145/288548.288628"], ["An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits.", ["Francky Leyn", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1145/288548.288629"], ["Efficient analog circuit synthesis with simultaneous yield and robustness optimization.", ["Geert Debyser", "Georges G. E. Gielen"], "https://doi.org/10.1145/288548.288630"], ["Reencoding for cycle-time minimization under fixed encoding length.", ["Balakrishnan Iyer", "Maciej J. Ciesielski"], "https://doi.org/10.1145/288548.288631"], ["Using precomputation in architecture and logic resynthesis.", ["Soha Hassoun", "Carl Ebeling"], "https://doi.org/10.1145/288548.288632"], ["Lazy transition systems: application to timing optimization of asynchronous circuits.", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Taubin", "Alexandre Yakovlev"], "https://doi.org/10.1145/288548.288633"], ["A general approach for regularity extraction in datapath circuits.", ["Amit Chowdhary", "Sudhakar Kale", "Phani K. Saripella", "Naresh Sehgal", "Rajesh K. Gupta"], "https://doi.org/10.1145/288548.289050"], ["SpC: synthesis of pointers in C: application of pointer analysis to the behavioral synthesis from C.", ["Luc Semeria", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289051"], ["A quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis.", ["Chunho Lee", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.289052"], ["Approximate reachability don't cares for CTL model checking.", ["In-Ho Moon", "Jae-Young Jang", "Gary D. Hachtel", "Fabio Somenzi", "Jun Yuan", "Carl Pixley"], "https://doi.org/10.1145/288548.289053"], ["Adaptive variable reordering for symbolic model checking.", ["Gila Kamhi", "Limor Fix"], "https://doi.org/10.1145/288548.289054"], ["Verification by approximate forward and backward reachability.", ["Shankar G. Govindaraju", "David L. Dill"], "https://doi.org/10.1145/288548.289055"], ["CMOS analog circuit stack generation with matching constraints.", ["Ravindranath Naiknaware", "Terri S. Fiez"], "https://doi.org/10.1145/288548.289056"], ["Testability analysis and multi-frequency ATPG for analog circuits and systems.", ["Sam D. Huynh", "Seongwon Kim", "Mani Soma", "Jinyan Zhang"], "https://doi.org/10.1145/288548.289057"], ["CONCERT: a concurrent transient fault simulator for nonlinear analog circuits.", ["Junwei Hou", "Abhijit Chatterjee"], "https://doi.org/10.1145/288548.289058"], ["Waiting false path analysis of sequential logic circuits for performance optimization.", ["Kazuhiro Nakamura", "Kazuyoshi Takagi", "Shinji Kimura", "Katsumasa Watanabe"], "https://doi.org/10.1145/288548.289059"], ["Asymptotically efficient retiming under setup and hold constraints.", ["Marios C. Papaefthymiou"], "https://doi.org/10.1145/288548.289060"], ["On the optimization power of retiming and resynthesis transformations.", ["Rajeev K. Ranjan", "Vigyan Singhal", "Fabio Somenzi", "Robert K. Brayton"], "https://doi.org/10.1145/288548.289061"], ["Architecture driven circuit partitioning.", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/288548.289062"], ["Integrating floorplanning in data-transfer based high-level synthesis.", ["Shantanu Tarafdar", "Miriam Leeser", "Zixin Yin"], "https://doi.org/10.1145/288548.289063"], ["The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications.", ["Shigetoshi Nakatake", "Keishi Sakanushi", "Yoji Kajitani", "Masahiro Kawakita"], "https://doi.org/10.1145/288548.289064"], ["A graph-partitioning-based approach for multi-layer constrained via minimization.", ["Yih-Chih Chou", "Youn-Long Lin"], "https://doi.org/10.1145/288548.289065"], ["Hardware/software co-synthesis with memory hierarchies.", ["Yanbing Li", "Wayne H. Wolf"], "https://doi.org/10.1145/288548.289066"], ["Communication synthesis for distributed embedded systems.", ["Ross B. Ortega", "Gaetano Borriello"], "https://doi.org/10.1145/288548.289067"], ["Analysis of emerging core-based design lifecycle.", ["Kayhan Kucukcakar"], "https://doi.org/10.1145/288548.289068"], ["Core integration: overview and challenges.", ["Enno Wein"], "https://doi.org/10.1145/288548.289069"], ["Full-chip verification of UDSM designs.", ["Resve A. Saleh", "David Overhauser", "Sandy Taylor"], "https://doi.org/10.1145/288548.289070"], ["Node sampling: a robust RTL power modeling approach.", ["Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/288548.289071"], ["Estimation of power sensitivity in sequential circuits with power macromodeling application.", ["Zhanping Chen", "Kaushik Roy", "Edwin K. P. Chong"], "https://doi.org/10.1145/288548.289072"], ["Power invariant vector sequence compaction.", ["Ali Pinar", "C. L. Liu"], "https://doi.org/10.1145/288548.289073"], ["Efficient encoding for exact symbolic automata-based scheduling.", ["Steve Haynal", "Forrest Brewer"], "https://doi.org/10.1145/288548.289074"], ["A new algorithm for the reduction of incompletely specified finite state machines.", ["Jorge M. Pena", "Arlindo L. Oliveira"], "https://doi.org/10.1145/288548.289075"], ["Static power optimization of deep submicron CMOS circuits for dual VT technology.", ["Qi Wang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/288548.289076"], ["Network flow based circuit partitioning for time-multiplexed FPGAs.", ["Huiqun Liu", "D. F. Wong"], "https://doi.org/10.1145/288548.289077"], ["On multilevel circuit partitioning.", ["Sverre Wichlund"], "https://doi.org/10.1145/288548.289078"], ["Multiway partitioning with pairwise movement.", ["Jason Cong", "Sung Kyu Lim"], "https://doi.org/10.1145/288548.289079"], ["Verification of RTL generated from scheduled behavior in a high-level synthesis flow.", ["Pranav Ashar", "Subhrajit Bhattacharya", "Anand Raghunathan", "Akira Mukaiyama"], "https://doi.org/10.1145/288548.289080"], ["Functional debugging of systems-on-chip.", ["Darko Kirovski", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1145/288548.289081"], ["Formal verification of pipeline control using controlled token nets and abstract interpretation.", ["Pei-Hsin Ho", "Adrian J. Isles", "Timothy Kam"], "https://doi.org/10.1145/288548.289082"], ["Proposal of a timing model for CMOS logic gates driving a CRC load.", ["Akio Hirata", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1145/288548.289083"], ["Gate-size selection for standard cell libraries.", ["Frederik Beeftink", "Prabhakar Kudva", "David S. Kung", "Leon Stok"], "https://doi.org/10.1145/288548.289084"], ["Fanout optimization under a submicron transistor-level delay model.", ["Pasquale Cocchini", "Massoud Pedram", "Gianluca Piccinini", "Maurizio Zamboni"], "https://doi.org/10.1145/288548.289085"], ["Efficient equivalence checking of multi-phase designs using retiming.", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289086"], ["Robust latch mapping for combinational equivalence checking.", ["Jerry R. Burch", "Vigyan Singhal"], "https://doi.org/10.1145/288548.289087"], ["Tight integration of combinational verification methods.", ["Jerry R. Burch", "Vigyan Singhal"], "https://doi.org/10.1145/288548.289088"], ["Removal of memory access bottlenecks for scheduling control-flow intensive behavioral descriptions.", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/288548.289089"], ["Period assignment in multidimensional periodic scheduling.", ["Wim F. J. Verhaegh", "Emile H. L. Aarts", "Paul C. N. van Gorp"], "https://doi.org/10.1145/288548.289090"], ["Improving the computational performance of ILP-based problems.", ["M. Narasimhan", "J. Ramanujam"], "https://doi.org/10.1145/288548.289091"], ["Techniques for energy minimization of communication pipelines.", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1145/288548.289092"], ["PowerDrive: a fast, canonical POWER estimator for DRIVing synthEsis.", ["Sumit Roy", "Harm Arts", "Prithviraj Banerjee"], "https://doi.org/10.1145/288548.289094"], ["Accurate calculation of bit-level transition activity using word-level statistics and entropy function.", ["Efstathios D. Kyriakis-Bitzaros", "Spiridon Nikolaidis", "Anna Tatsaki"], "https://doi.org/10.1145/288548.289095"], ["Shaping a VLSI wire to minimize delay using transmission line model.", ["Youxin Gao", "D. F. Wong"], "https://doi.org/10.1145/288548.289096"], ["Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation.", ["Chung-Ping Chen", "Chris C. N. Chu", "D. F. Wong"], "https://doi.org/10.1145/288548.289097"], ["A simultaneous routing tree construction and fanout optimization algorithm.", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/288548.289098"], ["Sampling schemes for computing OBDD variable orderings.", ["Jawahar Jain", "William Adams", "Masahiro Fujita"], "https://doi.org/10.1145/288548.289099"], ["The design of a cache-friendly BDD library.", ["David E. Long"], "https://doi.org/10.1145/288548.289102"], ["Design of experiments in BDD variable ordering: lessons learned.", ["Justin E. Harlow III", "Franc Brglez"], "https://doi.org/10.1145/288548.289103"], ["On-line scheduling of hard real-time tasks on variable voltage processor.", ["Inki Hong", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/288548.289105"], ["Transforming control-flow intensive designs to facilitate power management.", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha", "Sujit Dey"], "https://doi.org/10.1145/288548.289107"], ["Synthesis of application specific instructions for embedded DSP software.", ["Hoon Choi", "Seung Ho Hwang", "Chong-Min Kyung", "In-Cheol Park"], "https://doi.org/10.1145/288548.289109"], ["Word-level decision diagrams, WLCDs and division.", ["Christoph Scholl", "Bernd Becker", "Thomas M. Weis"], "https://doi.org/10.1145/288548.289114"], ["Polynomial methods for component matching and verification.", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289115"], ["Symbolic model checking of process networks using interval diagram techniques.", ["Karsten Strehl", "Lothar Thiele"], "https://doi.org/10.1145/288548.289117"], ["Interface synthesis: a vertical slice from digital logic to software components.", ["Gaetano Borriello", "Luciano Lavagno", "Ross B. Ortega"], "https://doi.org/10.1145/288548.289119"], ["Dynamic power management of electronic systems.", ["Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/288548.289120"]]