Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Oct 13 17:56:37 2020
| Host             : kidre-N551JX running 64-bit Ubuntu 16.04.7 LTS
| Command          : report_power -file prova_gr_wrapper_power_routed.rpt -pb prova_gr_wrapper_power_summary_routed.pb -rpx prova_gr_wrapper_power_routed.rpx
| Design           : prova_gr_wrapper
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.245        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.906        |
| Device Static (W)        | 0.339        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 93.9         |
| Junction Temperature (C) | 31.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        7 |       --- |             --- |
| CLB Logic                |     0.012 |    16772 |       --- |             --- |
|   LUT as Logic           |     0.009 |     5766 |     70560 |            8.17 |
|   LUT as Shift Register  |    <0.001 |      215 |     28800 |            0.75 |
|   Register               |    <0.001 |     8197 |    141120 |            5.81 |
|   LUT as Distributed RAM |    <0.001 |      200 |     28800 |            0.69 |
|   CARRY8                 |    <0.001 |       60 |      8820 |            0.68 |
|   Others                 |     0.000 |      574 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       17 |     70560 |            0.02 |
| Signals                  |     0.011 |    13115 |       --- |             --- |
| Block RAM                |     0.003 |        3 |       216 |            1.39 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| DSPs                     |    <0.001 |        2 |       360 |            0.56 |
| I/O                      |     0.007 |       14 |        82 |           17.07 |
| PS8                      |     1.753 |        1 |       --- |             --- |
| Static Power             |     0.339 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     0.239 |          |           |                 |
| Total                    |     2.245 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.112 |       0.057 |      0.055 |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccaux          |       1.800 |     0.102 |       0.054 |      0.048 |
| Vccaux_io       |       1.800 |     0.026 |       0.001 |      0.025 |
| Vcco33          |       3.300 |     0.008 |       0.001 |      0.007 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.972 |       0.935 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.316 |       0.309 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.195 |       0.190 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.070 |       0.068 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.249 |       0.215 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_design_2_clk_wiz_0_1                                                                       | prova_gr_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1           |            41.7 |
| clk_pl_0                                                                                            | prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk0                         |            10.0 |
| clk_pl_0                                                                                            | prova_gr_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]            |            10.0 |
| clkfbout_design_2_clk_wiz_0_1                                                                       | prova_gr_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1           |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| prova_gr_wrapper                                                                          |     1.906 |
|   PCLK_IBUF_inst                                                                          |    <0.001 |
|   data_in_V_IBUF[0]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[1]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[2]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[3]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[4]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[5]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[6]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[7]_inst                                                                  |    <0.001 |
|   dbg_hub                                                                                 |     0.002 |
|     inst                                                                                  |     0.002 |
|       BSCANID.u_xsdbm_id                                                                  |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                              |     0.002 |
|           U_ICON_INTERFACE                                                                |     0.001 |
|             U_CMD1                                                                        |    <0.001 |
|             U_CMD2                                                                        |    <0.001 |
|             U_CMD3                                                                        |    <0.001 |
|             U_CMD4                                                                        |    <0.001 |
|             U_CMD5                                                                        |    <0.001 |
|             U_CMD6_RD                                                                     |    <0.001 |
|               U_RD_FIFO                                                                   |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                     |    <0.001 |
|                   inst_fifo_gen                                                           |    <0.001 |
|                     gconvfifo.rf                                                          |    <0.001 |
|                       grf.rf                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                           gr1.gr1_int.rfwft                                               |    <0.001 |
|                           gras.rsts                                                       |    <0.001 |
|                           rpntr                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                           gwas.wsts                                                       |    <0.001 |
|                           wpntr                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                   |    <0.001 |
|                             RAM_reg_0_15_0_5                                              |    <0.001 |
|                             RAM_reg_0_15_6_11                                             |    <0.001 |
|                         rstblk                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst        |    <0.001 |
|             U_CMD6_WR                                                                     |    <0.001 |
|               U_WR_FIFO                                                                   |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                     |    <0.001 |
|                   inst_fifo_gen                                                           |    <0.001 |
|                     gconvfifo.rf                                                          |    <0.001 |
|                       grf.rf                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                            |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                          |    <0.001 |
|                           gras.rsts                                                       |    <0.001 |
|                           rpntr                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                          |    <0.001 |
|                           gwas.wsts                                                       |    <0.001 |
|                           wpntr                                                           |    <0.001 |
|                         gntv_or_sync_fifo.mem                                             |    <0.001 |
|                           gdm.dm_gen.dm                                                   |    <0.001 |
|                             RAM_reg_0_15_0_5                                              |    <0.001 |
|                             RAM_reg_0_15_6_11                                             |    <0.001 |
|                         rstblk                                                            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst        |    <0.001 |
|             U_CMD7_CTL                                                                    |    <0.001 |
|             U_CMD7_STAT                                                                   |    <0.001 |
|             U_STATIC_STATUS                                                               |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                       |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                  |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                           |    <0.001 |
|             U_RD_ABORT_FLAG                                                               |    <0.001 |
|             U_RD_REQ_FLAG                                                                 |    <0.001 |
|             U_TIMER                                                                       |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                   |    <0.001 |
|         CORE_XSDB.U_ICON                                                                  |    <0.001 |
|           U_CMD                                                                           |    <0.001 |
|           U_STAT                                                                          |    <0.001 |
|           U_SYNC                                                                          |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                     |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                   |    <0.001 |
|   href_V_IBUF[0]_inst                                                                     |    <0.001 |
|   prova_gr_i                                                                              |     1.897 |
|     OV7670_GRAYSCALE_TO_AXIS                                                              |    <0.001 |
|       LF_valid_to_AXIS                                                                    |    <0.001 |
|         inst                                                                              |    <0.001 |
|       c_counter_binary_0                                                                  |    <0.001 |
|         U0                                                                                |    <0.001 |
|           i_synth                                                                         |    <0.001 |
|             i_baseblox.i_baseblox_counter                                                 |    <0.001 |
|               the_addsub                                                                  |    <0.001 |
|                 no_pipelining.the_addsub                                                  |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                     i_q.i_simple.qreg                                                     |    <0.001 |
|       ov7670_grayscale_0                                                                  |    <0.001 |
|         inst                                                                              |    <0.001 |
|       ov7670_interface_0                                                                  |    <0.001 |
|         inst                                                                              |    <0.001 |
|     VDMA                                                                                  |     0.009 |
|       axi_mem_intercon_writer                                                             |     0.000 |
|       axis_data_fifo_pipeline_to_writer                                                   |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |     0.000 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |     0.000 |
|       axis_to_ddr_writer_0                                                                |     0.008 |
|         inst                                                                              |     0.008 |
|           axis_to_ddr_writer_AXILiteS_s_axi_U                                             |    <0.001 |
|           axis_to_ddr_writer_base_ddr_addr_m_axi_U                                        |     0.005 |
|             bus_read                                                                      |    <0.001 |
|               buff_rdata                                                                  |    <0.001 |
|               rs_rdata                                                                    |    <0.001 |
|             bus_write                                                                     |     0.005 |
|               buff_wdata                                                                  |     0.003 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|               rs_wreq                                                                     |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           buffer_U                                                                        |    <0.001 |
|             axis_to_ddr_writebkb_ram_U                                                    |    <0.001 |
|     axi_gpio_frame_intr                                                                   |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     axi_gpio_pl_reset                                                                     |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|     clk_wiz_0                                                                             |     0.098 |
|       inst                                                                                |     0.098 |
|     proc_sys_reset_0                                                                      |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     processing_system7_0_axi_periph                                                       |     0.030 |
|       m00_couplers                                                                        |     0.008 |
|         auto_ds                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                         |     0.004 |
|               USE_READ.read_addr_inst                                                     |     0.002 |
|                 cmd_queue                                                                 |     0.001 |
|                   inst                                                                    |     0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_READ.read_data_inst                                                     |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                   |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 cmd_queue                                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_WRITE.write_data_inst                                                   |    <0.001 |
|         auto_pc                                                                           |     0.003 |
|           inst                                                                            |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.003 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |    <0.001 |
|                 ar.ar_pipe                                                                |    <0.001 |
|                 aw.aw_pipe                                                                |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m01_couplers                                                                        |     0.007 |
|         auto_ds                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                         |     0.004 |
|               USE_READ.read_addr_inst                                                     |     0.002 |
|                 cmd_queue                                                                 |     0.001 |
|                   inst                                                                    |     0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_READ.read_data_inst                                                     |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                   |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 cmd_queue                                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_WRITE.write_data_inst                                                   |    <0.001 |
|         auto_pc                                                                           |     0.003 |
|           inst                                                                            |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.003 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |    <0.001 |
|                 ar.ar_pipe                                                                |    <0.001 |
|                 aw.aw_pipe                                                                |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       m02_couplers                                                                        |     0.007 |
|         auto_ds                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                         |     0.004 |
|               USE_READ.read_addr_inst                                                     |     0.002 |
|                 cmd_queue                                                                 |     0.001 |
|                   inst                                                                    |     0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_READ.read_data_inst                                                     |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                   |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 cmd_queue                                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_WRITE.write_data_inst                                                   |    <0.001 |
|         auto_pc                                                                           |     0.003 |
|           inst                                                                            |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.003 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |    <0.001 |
|                 ar.ar_pipe                                                                |    <0.001 |
|                 aw.aw_pipe                                                                |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       xbar                                                                                |     0.008 |
|         inst                                                                              |     0.008 |
|           gen_samd.crossbar_samd                                                          |     0.008 |
|             addr_arbiter_ar                                                               |    <0.001 |
|             addr_arbiter_aw                                                               |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                            |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                              |     0.001 |
|               b.b_pipe                                                                    |    <0.001 |
|               r.r_pipe                                                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                              |     0.001 |
|               b.b_pipe                                                                    |    <0.001 |
|               r.r_pipe                                                                    |     0.001 |
|             gen_master_slots[2].reg_slice_mi                                              |     0.001 |
|               b.b_pipe                                                                    |    <0.001 |
|               r.r_pipe                                                                    |     0.001 |
|             gen_master_slots[3].reg_slice_mi                                              |    <0.001 |
|               b.b_pipe                                                                    |    <0.001 |
|               r.r_pipe                                                                    |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                              |    <0.001 |
|               b.b_pipe                                                                    |    <0.001 |
|               r.r_pipe                                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                               |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                              |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                |    <0.001 |
|               wrouter_aw_fifo                                                             |    <0.001 |
|             splitter_aw_mi                                                                |    <0.001 |
|     reset_100M                                                                            |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     reset_24M                                                                             |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |     0.000 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     system_ila_0                                                                          |     0.004 |
|       inst                                                                                |     0.004 |
|         ila_lib                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             ila_core_inst                                                                 |     0.004 |
|               ila_trace_memory_inst                                                       |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                  |    <0.001 |
|                   inst_blk_mem_gen                                                        |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                  |    <0.001 |
|                       valid.cstr                                                          |    <0.001 |
|                         ramloop[0].ram.r                                                  |    <0.001 |
|                           prim_noinit.ram                                                 |    <0.001 |
|               u_ila_cap_ctrl                                                              |    <0.001 |
|                 U_CDONE                                                                   |    <0.001 |
|                 U_NS0                                                                     |    <0.001 |
|                 U_NS1                                                                     |    <0.001 |
|                 u_cap_addrgen                                                             |    <0.001 |
|                   U_CMPRESET                                                              |    <0.001 |
|                   u_cap_sample_counter                                                    |    <0.001 |
|                     U_SCE                                                                 |    <0.001 |
|                     U_SCMPCE                                                              |    <0.001 |
|                     U_SCRST                                                               |    <0.001 |
|                     u_scnt_cmp                                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                         DUT                                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                             u_srlA                                                        |    <0.001 |
|                             u_srlB                                                        |    <0.001 |
|                             u_srlC                                                        |    <0.001 |
|                             u_srlD                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                             u_srlA                                                        |    <0.001 |
|                             u_srlB                                                        |    <0.001 |
|                             u_srlC                                                        |    <0.001 |
|                             u_srlD                                                        |    <0.001 |
|                   u_cap_window_counter                                                    |    <0.001 |
|                     U_WCE                                                                 |    <0.001 |
|                     U_WHCMPCE                                                             |    <0.001 |
|                     U_WLCMPCE                                                             |    <0.001 |
|                     u_wcnt_hcmp                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                         DUT                                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                             u_srlA                                                        |    <0.001 |
|                             u_srlB                                                        |    <0.001 |
|                             u_srlC                                                        |    <0.001 |
|                             u_srlD                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                             u_srlA                                                        |    <0.001 |
|                             u_srlB                                                        |    <0.001 |
|                             u_srlC                                                        |    <0.001 |
|                             u_srlD                                                        |    <0.001 |
|                     u_wcnt_lcmp                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                         DUT                                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                             u_srlA                                                        |    <0.001 |
|                             u_srlB                                                        |    <0.001 |
|                             u_srlC                                                        |    <0.001 |
|                             u_srlD                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                             u_srlA                                                        |    <0.001 |
|                             u_srlB                                                        |    <0.001 |
|                             u_srlC                                                        |    <0.001 |
|                             u_srlD                                                        |    <0.001 |
|               u_ila_regs                                                                  |     0.002 |
|                 MU_SRL[0].mu_srl_reg                                                      |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                      |    <0.001 |
|                 U_XSDB_SLAVE                                                              |    <0.001 |
|                 reg_15                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_16                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_17                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_18                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_19                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_1a                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_6                                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_7                                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_8                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                 reg_80                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_81                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_82                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_83                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_84                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_85                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_887                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                 reg_88d                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                 reg_890                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                 reg_9                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                 reg_srl_fff                                                               |    <0.001 |
|                 reg_stream_ffd                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                 reg_stream_ffe                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|               u_ila_reset_ctrl                                                            |    <0.001 |
|                 arm_detection_inst                                                        |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                               |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                               |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                              |    <0.001 |
|                 halt_detection_inst                                                       |    <0.001 |
|               u_trig                                                                      |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                     DUT                                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                         u_srlA                                                            |    <0.001 |
|                         u_srlB                                                            |    <0.001 |
|                         u_srlC                                                            |    <0.001 |
|                         u_srlD                                                            |    <0.001 |
|                 U_TM                                                                      |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                 |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                       DUT                                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                           u_srlA                                                          |    <0.001 |
|                           u_srlB                                                          |    <0.001 |
|                           u_srlC                                                          |    <0.001 |
|                           u_srlD                                                          |    <0.001 |
|               xsdb_memory_read_inst                                                       |    <0.001 |
|     zynq_ultra_ps_e_0                                                                     |     1.754 |
|       inst                                                                                |     1.754 |
|   vsync_V_IBUF[0]_inst                                                                    |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


