--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml swap.twx swap.ncd -o swap.twr swap.pcf

Design file:              swap.ncd
Physical constraint file: swap.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
operand<0>  |    0.072(R)|    1.279(R)|clk_BUFGP         |   0.000|
operand<1>  |   -0.106(R)|    1.416(R)|clk_BUFGP         |   0.000|
operand<2>  |   -0.106(R)|    1.416(R)|clk_BUFGP         |   0.000|
operand<3>  |   -0.085(R)|    1.395(R)|clk_BUFGP         |   0.000|
operand<4>  |    0.467(R)|    0.953(R)|clk_BUFGP         |   0.000|
operand<5>  |    0.173(R)|    1.187(R)|clk_BUFGP         |   0.000|
operand<6>  |   -0.106(R)|    1.416(R)|clk_BUFGP         |   0.000|
operand<7>  |   -0.112(R)|    1.418(R)|clk_BUFGP         |   0.000|
operand<8>  |    4.689(R)|   -0.818(R)|clk_BUFGP         |   0.000|
operand<9>  |    4.652(R)|   -0.775(R)|clk_BUFGP         |   0.000|
operand<10> |   -0.118(R)|    1.417(R)|clk_BUFGP         |   0.000|
operand<11> |   -0.120(R)|    1.426(R)|clk_BUFGP         |   0.000|
operand<12> |   -0.122(R)|    1.429(R)|clk_BUFGP         |   0.000|
operand<13> |   -0.100(R)|    1.413(R)|clk_BUFGP         |   0.000|
operand<14> |    0.169(R)|    1.193(R)|clk_BUFGP         |   0.000|
operand<15> |   -0.106(R)|    1.416(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Y<0>        |    7.476(R)|clk_BUFGP         |   0.000|
Y<1>        |    7.519(R)|clk_BUFGP         |   0.000|
Y<2>        |    6.132(R)|clk_BUFGP         |   0.000|
Y<3>        |    6.155(R)|clk_BUFGP         |   0.000|
Y<4>        |    6.161(R)|clk_BUFGP         |   0.000|
Y<5>        |    6.163(R)|clk_BUFGP         |   0.000|
Y<6>        |    6.150(R)|clk_BUFGP         |   0.000|
Y<7>        |    6.159(R)|clk_BUFGP         |   0.000|
Y<8>        |    6.177(R)|clk_BUFGP         |   0.000|
Y<9>        |    6.159(R)|clk_BUFGP         |   0.000|
Y<10>       |    6.159(R)|clk_BUFGP         |   0.000|
Y<11>       |    6.145(R)|clk_BUFGP         |   0.000|
Y<12>       |    6.145(R)|clk_BUFGP         |   0.000|
Y<13>       |    6.142(R)|clk_BUFGP         |   0.000|
Y<14>       |    6.159(R)|clk_BUFGP         |   0.000|
Y<15>       |    6.150(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Dec 24 10:47:42 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



