-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    xxr_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    xxr_ce0 : OUT STD_LOGIC;
    xxr_we0 : OUT STD_LOGIC;
    xxr_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    xxi_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    xxi_ce0 : OUT STD_LOGIC;
    xxi_we0 : OUT STD_LOGIC;
    xxi_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_r_ce0 : OUT STD_LOGIC;
    out_r_we0 : OUT STD_LOGIC;
    out_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of TOP is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TOP_TOP,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=26.941000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=58393,HLS_SYN_LUT=157257,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal xr_0_reg_857 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal xr_1_reg_863 : STD_LOGIC_VECTOR (63 downto 0);
    signal xr_2_reg_869 : STD_LOGIC_VECTOR (63 downto 0);
    signal xr_3_reg_875 : STD_LOGIC_VECTOR (63 downto 0);
    signal xi_0_reg_881 : STD_LOGIC_VECTOR (63 downto 0);
    signal xi_1_reg_887 : STD_LOGIC_VECTOR (63 downto 0);
    signal xi_2_reg_893 : STD_LOGIC_VECTOR (63 downto 0);
    signal xi_3_reg_899 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal y_receive_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_reg_1011 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal y_receive_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_1_reg_1016 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_2_reg_1031 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal y_V_load_3_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_4_reg_1051 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal y_V_load_5_reg_1056 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_V_load_6_reg_1071 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal y_V_load_7_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal H_mul_x_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal H_mul_x_ce0 : STD_LOGIC;
    signal H_mul_x_we0 : STD_LOGIC;
    signal H_mul_x_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal H_rvd_ce0 : STD_LOGIC;
    signal H_rvd_we0 : STD_LOGIC;
    signal H_rvd_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal H_rvd_ce1 : STD_LOGIC;
    signal H_rvd_we1 : STD_LOGIC;
    signal H_rvd_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_ce0 : STD_LOGIC;
    signal y_we0 : STD_LOGIC;
    signal y_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_ce0 : STD_LOGIC;
    signal Y_V_we0 : STD_LOGIC;
    signal Y_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_ce1 : STD_LOGIC;
    signal Y_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_1_ce0 : STD_LOGIC;
    signal Y_V_1_we0 : STD_LOGIC;
    signal Y_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_1_ce1 : STD_LOGIC;
    signal Y_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_2_ce0 : STD_LOGIC;
    signal Y_V_2_we0 : STD_LOGIC;
    signal Y_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_2_ce1 : STD_LOGIC;
    signal Y_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_3_ce0 : STD_LOGIC;
    signal Y_V_3_we0 : STD_LOGIC;
    signal Y_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_3_ce1 : STD_LOGIC;
    signal Y_V_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_4_ce0 : STD_LOGIC;
    signal Y_V_4_we0 : STD_LOGIC;
    signal Y_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_4_ce1 : STD_LOGIC;
    signal Y_V_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_5_ce0 : STD_LOGIC;
    signal Y_V_5_we0 : STD_LOGIC;
    signal Y_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_5_ce1 : STD_LOGIC;
    signal Y_V_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_6_ce0 : STD_LOGIC;
    signal Y_V_6_we0 : STD_LOGIC;
    signal Y_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_6_ce1 : STD_LOGIC;
    signal Y_V_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Y_V_7_ce0 : STD_LOGIC;
    signal Y_V_7_we0 : STD_LOGIC;
    signal Y_V_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Y_V_7_ce1 : STD_LOGIC;
    signal Y_V_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_receive_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_receive_V_ce0 : STD_LOGIC;
    signal y_receive_V_we0 : STD_LOGIC;
    signal y_receive_V_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_receive_V_ce1 : STD_LOGIC;
    signal Q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Q_ce0 : STD_LOGIC;
    signal Q_we0 : STD_LOGIC;
    signal Q_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce1 : STD_LOGIC;
    signal Q_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce2 : STD_LOGIC;
    signal Q_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce3 : STD_LOGIC;
    signal Q_q3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce4 : STD_LOGIC;
    signal Q_q4 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce5 : STD_LOGIC;
    signal Q_q5 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce6 : STD_LOGIC;
    signal Q_q6 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_ce7 : STD_LOGIC;
    signal Q_q7 : STD_LOGIC_VECTOR (15 downto 0);
    signal R_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal R_V_ce0 : STD_LOGIC;
    signal R_V_we0 : STD_LOGIC;
    signal R_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_hat_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_hat_V_ce0 : STD_LOGIC;
    signal y_hat_V_we0 : STD_LOGIC;
    signal y_hat_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Modulation_fu_321_ap_start : STD_LOGIC;
    signal grp_Modulation_fu_321_ap_done : STD_LOGIC;
    signal grp_Modulation_fu_321_ap_idle : STD_LOGIC;
    signal grp_Modulation_fu_321_ap_ready : STD_LOGIC;
    signal grp_Modulation_fu_321_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_ap_return_5 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_ap_return_6 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_ap_return_7 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_Modulation_fu_321_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Modulation_fu_321_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Rayleigh_fu_341_ap_start : STD_LOGIC;
    signal grp_Rayleigh_fu_341_ap_done : STD_LOGIC;
    signal grp_Rayleigh_fu_341_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_fu_341_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_fu_341_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_fu_341_H_rvd_ce0 : STD_LOGIC;
    signal grp_Rayleigh_fu_341_H_rvd_we0 : STD_LOGIC;
    signal grp_Rayleigh_fu_341_H_rvd_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_H_rvd_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_fu_341_H_rvd_ce1 : STD_LOGIC;
    signal grp_Rayleigh_fu_341_H_rvd_we1 : STD_LOGIC;
    signal grp_Rayleigh_fu_341_H_rvd_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_H_mul_x_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Rayleigh_fu_341_H_mul_x_ce0 : STD_LOGIC;
    signal grp_Rayleigh_fu_341_H_mul_x_we0 : STD_LOGIC;
    signal grp_Rayleigh_fu_341_H_mul_x_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1089_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1089_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1089_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1089_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1093_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1093_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1093_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1093_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1097_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1097_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1097_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1097_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1101_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1101_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1101_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1101_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1105_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1105_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1105_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1105_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1109_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1109_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1109_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1109_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1113_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1113_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1113_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1113_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1117_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1117_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1117_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1117_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1121_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1121_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1121_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1121_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1125_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1125_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1125_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1125_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1129_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1129_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1129_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1129_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1133_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1133_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1133_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1133_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1137_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1137_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1137_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1141_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1141_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1141_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1145_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1145_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1145_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1149_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1149_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1149_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1153_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1153_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1153_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1157_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1157_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1157_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1161_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1161_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1161_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1165_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1165_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1165_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1169_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1169_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1169_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1173_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1173_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1173_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1177_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1177_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1177_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1181_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1181_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1181_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1185_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1185_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1185_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1189_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1189_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1189_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1193_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1193_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1193_p_ce : STD_LOGIC;
    signal grp_Rayleigh_fu_341_grp_fu_1197_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1197_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1197_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_fu_341_grp_fu_1197_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_ap_start : STD_LOGIC;
    signal grp_AWGN_fu_355_ap_done : STD_LOGIC;
    signal grp_AWGN_fu_355_ap_idle : STD_LOGIC;
    signal grp_AWGN_fu_355_ap_ready : STD_LOGIC;
    signal grp_AWGN_fu_355_din_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_AWGN_fu_355_din_ce0 : STD_LOGIC;
    signal grp_AWGN_fu_355_dout_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_AWGN_fu_355_dout_ce0 : STD_LOGIC;
    signal grp_AWGN_fu_355_dout_we0 : STD_LOGIC;
    signal grp_AWGN_fu_355_dout_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1089_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1089_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1089_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1089_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1093_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1093_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1093_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1093_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1097_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1097_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1097_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1097_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1101_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1101_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1101_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1101_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1105_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1105_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1105_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1105_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1109_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1109_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1109_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1109_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1113_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1113_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1113_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1113_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1117_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1117_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1117_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1117_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1121_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1121_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1121_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1121_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1125_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1125_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1125_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1125_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1129_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1129_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1129_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1129_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1133_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1133_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1133_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1133_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1197_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1197_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1197_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1197_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1137_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1137_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1137_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1141_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1141_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1141_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1145_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1145_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1145_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1149_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1149_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1149_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1153_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1153_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1153_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1157_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1157_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1157_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1161_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1161_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1161_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1165_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1165_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1165_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1169_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1169_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1169_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1173_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1173_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1173_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1177_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1177_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1177_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1181_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1181_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1181_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1185_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1185_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1185_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1189_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1189_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1189_p_ce : STD_LOGIC;
    signal grp_AWGN_fu_355_grp_fu_1193_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1193_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_fu_355_grp_fu_1193_p_ce : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_28_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_28_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_27_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_27_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_26_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_26_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_25_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_25_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_24_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_24_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_23_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_23_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_22_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_22_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_21_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_21_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_20_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_20_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_19_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_19_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_18_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_18_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_17_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_17_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_16_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_16_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_15_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_15_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_14_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_14_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_13_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_13_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_12_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_12_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_11_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_11_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_10_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_10_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_9_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_9_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_8_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_8_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_7_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_7_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_6_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_6_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_5_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_5_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_4_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_4_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_3_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_2_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_1_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_141_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_141_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_29_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_29_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_30_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_30_1_out_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_31_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_31_1_out_ap_vld : STD_LOGIC;
    signal grp_QRD_fu_417_ap_start : STD_LOGIC;
    signal grp_QRD_fu_417_ap_done : STD_LOGIC;
    signal grp_QRD_fu_417_ap_idle : STD_LOGIC;
    signal grp_QRD_fu_417_ap_ready : STD_LOGIC;
    signal grp_QRD_fu_417_Y_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_0_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_0_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_1_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_1_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_2_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_2_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_3_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_3_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_4_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_4_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_5_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_5_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_6_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_6_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_7_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Y_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_QRD_fu_417_Y_7_ce1 : STD_LOGIC;
    signal grp_QRD_fu_417_Q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_QRD_fu_417_Q_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_Q_we0 : STD_LOGIC;
    signal grp_QRD_fu_417_Q_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_QRD_fu_417_R_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_QRD_fu_417_R_ce0 : STD_LOGIC;
    signal grp_QRD_fu_417_R_we0 : STD_LOGIC;
    signal grp_QRD_fu_417_R_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce1 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce2 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce3 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce4 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce5 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce6 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce7 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_KBEST_fu_481_ap_start : STD_LOGIC;
    signal grp_KBEST_fu_481_ap_done : STD_LOGIC;
    signal grp_KBEST_fu_481_ap_idle : STD_LOGIC;
    signal grp_KBEST_fu_481_ap_ready : STD_LOGIC;
    signal grp_KBEST_fu_481_R_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_KBEST_fu_481_R_ce0 : STD_LOGIC;
    signal grp_KBEST_fu_481_y_hat_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_KBEST_fu_481_y_hat_ce0 : STD_LOGIC;
    signal grp_KBEST_fu_481_out_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_KBEST_fu_481_out_r_ce0 : STD_LOGIC;
    signal grp_KBEST_fu_481_out_r_we0 : STD_LOGIC;
    signal grp_KBEST_fu_481_out_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Modulation_fu_321_ap_start_reg : STD_LOGIC := '0';
    signal grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Rayleigh_fu_341_ap_start_reg : STD_LOGIC := '0';
    signal grp_AWGN_fu_355_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start_reg : STD_LOGIC := '0';
    signal grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start_reg : STD_LOGIC := '0';
    signal grp_QRD_fu_417_ap_start_reg : STD_LOGIC := '0';
    signal grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_KBEST_fu_481_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_1081_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_ce : STD_LOGIC;
    signal grp_fu_1085_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1085_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1085_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1085_ce : STD_LOGIC;
    signal grp_fu_1089_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1089_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1089_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1089_ce : STD_LOGIC;
    signal grp_fu_1093_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1093_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1093_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1093_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1093_ce : STD_LOGIC;
    signal grp_fu_1097_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1097_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1097_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1097_ce : STD_LOGIC;
    signal grp_fu_1101_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1101_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1101_ce : STD_LOGIC;
    signal grp_fu_1105_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1105_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1105_ce : STD_LOGIC;
    signal grp_fu_1109_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1109_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1109_ce : STD_LOGIC;
    signal grp_fu_1113_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1113_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1113_ce : STD_LOGIC;
    signal grp_fu_1117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1117_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1117_ce : STD_LOGIC;
    signal grp_fu_1121_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1121_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1121_ce : STD_LOGIC;
    signal grp_fu_1125_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1125_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1125_ce : STD_LOGIC;
    signal grp_fu_1129_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1129_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1129_ce : STD_LOGIC;
    signal grp_fu_1133_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1133_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1133_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1133_ce : STD_LOGIC;
    signal grp_fu_1137_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1137_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1137_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1137_ce : STD_LOGIC;
    signal grp_fu_1141_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1141_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1141_ce : STD_LOGIC;
    signal grp_fu_1145_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1145_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1145_ce : STD_LOGIC;
    signal grp_fu_1149_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1149_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1149_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1149_ce : STD_LOGIC;
    signal grp_fu_1153_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1153_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1153_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1153_ce : STD_LOGIC;
    signal grp_fu_1157_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1157_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1157_ce : STD_LOGIC;
    signal grp_fu_1161_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1161_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1161_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1161_ce : STD_LOGIC;
    signal grp_fu_1165_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1165_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1165_ce : STD_LOGIC;
    signal grp_fu_1169_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1169_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1169_ce : STD_LOGIC;
    signal grp_fu_1173_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1173_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1173_ce : STD_LOGIC;
    signal grp_fu_1177_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1177_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1177_ce : STD_LOGIC;
    signal grp_fu_1181_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1181_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1181_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1181_ce : STD_LOGIC;
    signal grp_fu_1185_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1185_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1185_ce : STD_LOGIC;
    signal grp_fu_1189_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1189_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1189_ce : STD_LOGIC;
    signal grp_fu_1193_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1193_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1193_ce : STD_LOGIC;
    signal grp_fu_1197_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1197_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1197_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_Modulation IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_453_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xr_0 : IN STD_LOGIC_VECTOR (63 downto 0);
        xr_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        xr_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        xr_3 : IN STD_LOGIC_VECTOR (63 downto 0);
        xxr_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        xxr_ce0 : OUT STD_LOGIC;
        xxr_we0 : OUT STD_LOGIC;
        xxr_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        xi_0 : IN STD_LOGIC_VECTOR (63 downto 0);
        xi_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        xi_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        xi_3 : IN STD_LOGIC_VECTOR (63 downto 0);
        xxi_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        xxi_ce0 : OUT STD_LOGIC;
        xxi_we0 : OUT STD_LOGIC;
        xxi_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_Rayleigh IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_we0 : OUT STD_LOGIC;
        H_rvd_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce1 : OUT STD_LOGIC;
        H_rvd_we1 : OUT STD_LOGIC;
        H_rvd_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_mul_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        H_mul_x_ce0 : OUT STD_LOGIC;
        H_mul_x_we0 : OUT STD_LOGIC;
        H_mul_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_ce : OUT STD_LOGIC;
        grp_fu_1093_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1093_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1093_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1093_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1093_p_ce : OUT STD_LOGIC;
        grp_fu_1097_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1097_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1097_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1097_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1097_p_ce : OUT STD_LOGIC;
        grp_fu_1101_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1101_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1101_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1101_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1101_p_ce : OUT STD_LOGIC;
        grp_fu_1105_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1105_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1105_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1105_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1105_p_ce : OUT STD_LOGIC;
        grp_fu_1109_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1109_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1109_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1109_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1109_p_ce : OUT STD_LOGIC;
        grp_fu_1113_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1113_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1113_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1113_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1113_p_ce : OUT STD_LOGIC;
        grp_fu_1117_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1117_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1117_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1117_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1117_p_ce : OUT STD_LOGIC;
        grp_fu_1121_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1121_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1121_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1121_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1121_p_ce : OUT STD_LOGIC;
        grp_fu_1125_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1125_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1125_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1125_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1125_p_ce : OUT STD_LOGIC;
        grp_fu_1129_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1129_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1129_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1129_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1129_p_ce : OUT STD_LOGIC;
        grp_fu_1133_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1133_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1133_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1133_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1133_p_ce : OUT STD_LOGIC;
        grp_fu_1137_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1137_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1137_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1137_p_ce : OUT STD_LOGIC;
        grp_fu_1141_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1141_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1141_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1141_p_ce : OUT STD_LOGIC;
        grp_fu_1145_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1145_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1145_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1145_p_ce : OUT STD_LOGIC;
        grp_fu_1149_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1149_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1149_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1149_p_ce : OUT STD_LOGIC;
        grp_fu_1153_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1153_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1153_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1153_p_ce : OUT STD_LOGIC;
        grp_fu_1157_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1157_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1157_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1157_p_ce : OUT STD_LOGIC;
        grp_fu_1161_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1161_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1161_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1161_p_ce : OUT STD_LOGIC;
        grp_fu_1165_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1165_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1165_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1165_p_ce : OUT STD_LOGIC;
        grp_fu_1169_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1169_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1169_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1169_p_ce : OUT STD_LOGIC;
        grp_fu_1173_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1173_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1173_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1173_p_ce : OUT STD_LOGIC;
        grp_fu_1177_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1177_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1177_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1177_p_ce : OUT STD_LOGIC;
        grp_fu_1181_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1181_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1181_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1181_p_ce : OUT STD_LOGIC;
        grp_fu_1185_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1185_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1185_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1185_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC;
        grp_fu_1189_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1189_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1189_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1189_p_ce : OUT STD_LOGIC;
        grp_fu_1193_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1193_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1193_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1193_p_ce : OUT STD_LOGIC;
        grp_fu_1197_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1197_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1197_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1197_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1197_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_AWGN IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        din_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        din_ce0 : OUT STD_LOGIC;
        din_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dout_ce0 : OUT STD_LOGIC;
        dout_we0 : OUT STD_LOGIC;
        dout_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_ce : OUT STD_LOGIC;
        grp_fu_1093_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1093_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1093_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1093_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1093_p_ce : OUT STD_LOGIC;
        grp_fu_1097_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1097_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1097_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1097_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1097_p_ce : OUT STD_LOGIC;
        grp_fu_1101_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1101_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1101_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1101_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1101_p_ce : OUT STD_LOGIC;
        grp_fu_1105_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1105_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1105_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1105_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1105_p_ce : OUT STD_LOGIC;
        grp_fu_1109_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1109_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1109_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1109_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1109_p_ce : OUT STD_LOGIC;
        grp_fu_1113_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1113_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1113_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1113_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1113_p_ce : OUT STD_LOGIC;
        grp_fu_1117_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1117_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1117_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1117_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1117_p_ce : OUT STD_LOGIC;
        grp_fu_1121_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1121_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1121_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1121_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1121_p_ce : OUT STD_LOGIC;
        grp_fu_1125_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1125_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1125_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1125_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1125_p_ce : OUT STD_LOGIC;
        grp_fu_1129_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1129_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1129_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1129_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1129_p_ce : OUT STD_LOGIC;
        grp_fu_1133_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1133_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1133_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1133_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1133_p_ce : OUT STD_LOGIC;
        grp_fu_1197_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1197_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1197_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1197_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1197_p_ce : OUT STD_LOGIC;
        grp_fu_1137_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1137_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1137_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1137_p_ce : OUT STD_LOGIC;
        grp_fu_1141_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1141_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1141_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1141_p_ce : OUT STD_LOGIC;
        grp_fu_1145_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1145_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1145_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1145_p_ce : OUT STD_LOGIC;
        grp_fu_1149_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1149_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1149_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1149_p_ce : OUT STD_LOGIC;
        grp_fu_1153_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1153_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1153_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1153_p_ce : OUT STD_LOGIC;
        grp_fu_1157_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1157_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1157_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1157_p_ce : OUT STD_LOGIC;
        grp_fu_1161_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1161_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1161_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1161_p_ce : OUT STD_LOGIC;
        grp_fu_1165_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1165_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1165_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1165_p_ce : OUT STD_LOGIC;
        grp_fu_1169_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1169_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1169_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1169_p_ce : OUT STD_LOGIC;
        grp_fu_1173_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1173_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1173_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1173_p_ce : OUT STD_LOGIC;
        grp_fu_1177_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1177_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1177_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1177_p_ce : OUT STD_LOGIC;
        grp_fu_1181_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1181_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1181_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1181_p_ce : OUT STD_LOGIC;
        grp_fu_1185_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1185_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1185_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1185_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC;
        grp_fu_1189_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1189_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1189_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1189_p_ce : OUT STD_LOGIC;
        grp_fu_1193_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1193_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1193_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1193_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        Y_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_ce0 : OUT STD_LOGIC;
        Y_V_we0 : OUT STD_LOGIC;
        Y_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_1_ce0 : OUT STD_LOGIC;
        Y_V_1_we0 : OUT STD_LOGIC;
        Y_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_2_ce0 : OUT STD_LOGIC;
        Y_V_2_we0 : OUT STD_LOGIC;
        Y_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_3_ce0 : OUT STD_LOGIC;
        Y_V_3_we0 : OUT STD_LOGIC;
        Y_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_4_ce0 : OUT STD_LOGIC;
        Y_V_4_we0 : OUT STD_LOGIC;
        Y_V_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_5_ce0 : OUT STD_LOGIC;
        Y_V_5_we0 : OUT STD_LOGIC;
        Y_V_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_6_ce0 : OUT STD_LOGIC;
        Y_V_6_we0 : OUT STD_LOGIC;
        Y_V_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_V_7_ce0 : OUT STD_LOGIC;
        Y_V_7_we0 : OUT STD_LOGIC;
        Y_V_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_480_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        y_receive_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_receive_V_ce0 : OUT STD_LOGIC;
        y_receive_V_we0 : OUT STD_LOGIC;
        y_receive_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        HH_V_28_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_28_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_27_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_27_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_26_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_26_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_25_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_25_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_24_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_24_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_23_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_23_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_22_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_22_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_21_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_21_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_20_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_20_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_19_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_19_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_18_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_18_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_17_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_17_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_16_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_16_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_15_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_15_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_14_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_14_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_13_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_13_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_12_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_12_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_11_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_11_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_10_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_10_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_9_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_9_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_8_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_8_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_7_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_7_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_6_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_6_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_5_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_5_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_4_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_4_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_3_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_2_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_1_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_141_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_141_out_ap_vld : OUT STD_LOGIC;
        HH_V_29_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_29_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_30_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_30_1_out_ap_vld : OUT STD_LOGIC;
        HH_V_31_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        HH_V_31_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component TOP_QRD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Y_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_0_ce0 : OUT STD_LOGIC;
        Y_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_0_ce1 : OUT STD_LOGIC;
        Y_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_1_ce0 : OUT STD_LOGIC;
        Y_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_1_ce1 : OUT STD_LOGIC;
        Y_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_2_ce0 : OUT STD_LOGIC;
        Y_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_2_ce1 : OUT STD_LOGIC;
        Y_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_3_ce0 : OUT STD_LOGIC;
        Y_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_3_ce1 : OUT STD_LOGIC;
        Y_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_4_ce0 : OUT STD_LOGIC;
        Y_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_4_ce1 : OUT STD_LOGIC;
        Y_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_5_ce0 : OUT STD_LOGIC;
        Y_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_5_ce1 : OUT STD_LOGIC;
        Y_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_6_ce0 : OUT STD_LOGIC;
        Y_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_6_ce1 : OUT STD_LOGIC;
        Y_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_7_ce0 : OUT STD_LOGIC;
        Y_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Y_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Y_7_ce1 : OUT STD_LOGIC;
        Y_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce0 : OUT STD_LOGIC;
        Q_we0 : OUT STD_LOGIC;
        Q_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        R_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        R_ce0 : OUT STD_LOGIC;
        R_we0 : OUT STD_LOGIC;
        R_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_433_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce0 : OUT STD_LOGIC;
        Q_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce1 : OUT STD_LOGIC;
        Q_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce2 : OUT STD_LOGIC;
        Q_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce3 : OUT STD_LOGIC;
        Q_q3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce4 : OUT STD_LOGIC;
        Q_q4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce5 : OUT STD_LOGIC;
        Q_q5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce6 : OUT STD_LOGIC;
        Q_q6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_address7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_ce7 : OUT STD_LOGIC;
        Q_q7 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln717 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln1245_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        y_hat_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_hat_V_ce0 : OUT STD_LOGIC;
        y_hat_V_we0 : OUT STD_LOGIC;
        y_hat_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_KBEST IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        R_ce0 : OUT STD_LOGIC;
        R_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        y_hat_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        y_hat_ce0 : OUT STD_LOGIC;
        y_hat_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_ddiv_64ns_64ns_64_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dmul_64ns_64ns_64_2_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dsqrt_64ns_64ns_64_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dlog_64ns_64ns_64_4_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_H_mul_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_H_rvd_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Y_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_Q_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address3 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address4 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address5 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address6 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address7 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_R_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_KBEST_yy_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    H_mul_x_U : component TOP_H_mul_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => H_mul_x_address0,
        ce0 => H_mul_x_ce0,
        we0 => H_mul_x_we0,
        d0 => grp_Rayleigh_fu_341_H_mul_x_d0,
        q0 => H_mul_x_q0);

    H_rvd_U : component TOP_H_rvd_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => H_rvd_address0,
        ce0 => H_rvd_ce0,
        we0 => H_rvd_we0,
        d0 => grp_Rayleigh_fu_341_H_rvd_d0,
        q0 => H_rvd_q0,
        address1 => grp_Rayleigh_fu_341_H_rvd_address1,
        ce1 => H_rvd_ce1,
        we1 => H_rvd_we1,
        d1 => grp_Rayleigh_fu_341_H_rvd_d1,
        q1 => H_rvd_q1);

    y_U : component TOP_H_mul_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_address0,
        ce0 => y_ce0,
        we0 => y_we0,
        d0 => grp_AWGN_fu_355_dout_d0,
        q0 => y_q0);

    Y_V_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_address0,
        ce0 => Y_V_ce0,
        we0 => Y_V_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_d0,
        q0 => Y_V_q0,
        address1 => grp_QRD_fu_417_Y_0_address1,
        ce1 => Y_V_ce1,
        q1 => Y_V_q1);

    Y_V_1_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_1_address0,
        ce0 => Y_V_1_ce0,
        we0 => Y_V_1_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_d0,
        q0 => Y_V_1_q0,
        address1 => grp_QRD_fu_417_Y_1_address1,
        ce1 => Y_V_1_ce1,
        q1 => Y_V_1_q1);

    Y_V_2_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_2_address0,
        ce0 => Y_V_2_ce0,
        we0 => Y_V_2_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_d0,
        q0 => Y_V_2_q0,
        address1 => grp_QRD_fu_417_Y_2_address1,
        ce1 => Y_V_2_ce1,
        q1 => Y_V_2_q1);

    Y_V_3_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_3_address0,
        ce0 => Y_V_3_ce0,
        we0 => Y_V_3_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_d0,
        q0 => Y_V_3_q0,
        address1 => grp_QRD_fu_417_Y_3_address1,
        ce1 => Y_V_3_ce1,
        q1 => Y_V_3_q1);

    Y_V_4_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_4_address0,
        ce0 => Y_V_4_ce0,
        we0 => Y_V_4_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_d0,
        q0 => Y_V_4_q0,
        address1 => grp_QRD_fu_417_Y_4_address1,
        ce1 => Y_V_4_ce1,
        q1 => Y_V_4_q1);

    Y_V_5_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_5_address0,
        ce0 => Y_V_5_ce0,
        we0 => Y_V_5_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_d0,
        q0 => Y_V_5_q0,
        address1 => grp_QRD_fu_417_Y_5_address1,
        ce1 => Y_V_5_ce1,
        q1 => Y_V_5_q1);

    Y_V_6_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_6_address0,
        ce0 => Y_V_6_ce0,
        we0 => Y_V_6_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_d0,
        q0 => Y_V_6_q0,
        address1 => grp_QRD_fu_417_Y_6_address1,
        ce1 => Y_V_6_ce1,
        q1 => Y_V_6_q1);

    Y_V_7_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Y_V_7_address0,
        ce0 => Y_V_7_ce0,
        we0 => Y_V_7_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_d0,
        q0 => Y_V_7_q0,
        address1 => grp_QRD_fu_417_Y_7_address1,
        ce1 => Y_V_7_ce1,
        q1 => Y_V_7_q1);

    y_receive_V_U : component TOP_Y_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_receive_V_address0,
        ce0 => y_receive_V_ce0,
        we0 => y_receive_V_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_d0,
        q0 => y_receive_V_q0,
        address1 => y_receive_V_address1,
        ce1 => y_receive_V_ce1,
        q1 => y_receive_V_q1);

    Q_U : component TOP_Q_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Q_address0,
        ce0 => Q_ce0,
        we0 => Q_we0,
        d0 => grp_QRD_fu_417_Q_d0,
        q0 => Q_q0,
        address1 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address1,
        ce1 => Q_ce1,
        q1 => Q_q1,
        address2 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address2,
        ce2 => Q_ce2,
        q2 => Q_q2,
        address3 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address3,
        ce3 => Q_ce3,
        q3 => Q_q3,
        address4 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address4,
        ce4 => Q_ce4,
        q4 => Q_q4,
        address5 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address5,
        ce5 => Q_ce5,
        q5 => Q_q5,
        address6 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address6,
        ce6 => Q_ce6,
        q6 => Q_q6,
        address7 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address7,
        ce7 => Q_ce7,
        q7 => Q_q7);

    R_V_U : component TOP_R_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => R_V_address0,
        ce0 => R_V_ce0,
        we0 => R_V_we0,
        d0 => grp_QRD_fu_417_R_d0,
        q0 => R_V_q0);

    y_hat_V_U : component TOP_KBEST_yy_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_hat_V_address0,
        ce0 => y_hat_V_ce0,
        we0 => y_hat_V_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_d0,
        q0 => y_hat_V_q0);

    grp_Modulation_fu_321 : component TOP_Modulation
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Modulation_fu_321_ap_start,
        ap_done => grp_Modulation_fu_321_ap_done,
        ap_idle => grp_Modulation_fu_321_ap_idle,
        ap_ready => grp_Modulation_fu_321_ap_ready,
        ap_return_0 => grp_Modulation_fu_321_ap_return_0,
        ap_return_1 => grp_Modulation_fu_321_ap_return_1,
        ap_return_2 => grp_Modulation_fu_321_ap_return_2,
        ap_return_3 => grp_Modulation_fu_321_ap_return_3,
        ap_return_4 => grp_Modulation_fu_321_ap_return_4,
        ap_return_5 => grp_Modulation_fu_321_ap_return_5,
        ap_return_6 => grp_Modulation_fu_321_ap_return_6,
        ap_return_7 => grp_Modulation_fu_321_ap_return_7,
        grp_fu_1081_p_din0 => grp_Modulation_fu_321_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_Modulation_fu_321_grp_fu_1081_p_din1,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_Modulation_fu_321_grp_fu_1081_p_ce,
        grp_fu_1085_p_din0 => grp_Modulation_fu_321_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_Modulation_fu_321_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_Modulation_fu_321_grp_fu_1085_p_ce);

    grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325 : component TOP_TOP_Pipeline_VITIS_LOOP_453_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_ready,
        xr_0 => xr_0_reg_857,
        xr_1 => xr_1_reg_863,
        xr_2 => xr_2_reg_869,
        xr_3 => xr_3_reg_875,
        xxr_address0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_address0,
        xxr_ce0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_ce0,
        xxr_we0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_we0,
        xxr_d0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_d0,
        xi_0 => xi_0_reg_881,
        xi_1 => xi_1_reg_887,
        xi_2 => xi_2_reg_893,
        xi_3 => xi_3_reg_899,
        xxi_address0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_address0,
        xxi_ce0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_ce0,
        xxi_we0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_we0,
        xxi_d0 => grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_d0);

    grp_Rayleigh_fu_341 : component TOP_Rayleigh
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_fu_341_ap_start,
        ap_done => grp_Rayleigh_fu_341_ap_done,
        ap_idle => grp_Rayleigh_fu_341_ap_idle,
        ap_ready => grp_Rayleigh_fu_341_ap_ready,
        p_read => xr_0_reg_857,
        p_read1 => xr_1_reg_863,
        p_read2 => xr_2_reg_869,
        p_read3 => xr_3_reg_875,
        p_read4 => xi_0_reg_881,
        p_read5 => xi_1_reg_887,
        p_read6 => xi_2_reg_893,
        p_read7 => xi_3_reg_899,
        H_rvd_address0 => grp_Rayleigh_fu_341_H_rvd_address0,
        H_rvd_ce0 => grp_Rayleigh_fu_341_H_rvd_ce0,
        H_rvd_we0 => grp_Rayleigh_fu_341_H_rvd_we0,
        H_rvd_d0 => grp_Rayleigh_fu_341_H_rvd_d0,
        H_rvd_q0 => H_rvd_q0,
        H_rvd_address1 => grp_Rayleigh_fu_341_H_rvd_address1,
        H_rvd_ce1 => grp_Rayleigh_fu_341_H_rvd_ce1,
        H_rvd_we1 => grp_Rayleigh_fu_341_H_rvd_we1,
        H_rvd_d1 => grp_Rayleigh_fu_341_H_rvd_d1,
        H_rvd_q1 => H_rvd_q1,
        H_mul_x_address0 => grp_Rayleigh_fu_341_H_mul_x_address0,
        H_mul_x_ce0 => grp_Rayleigh_fu_341_H_mul_x_ce0,
        H_mul_x_we0 => grp_Rayleigh_fu_341_H_mul_x_we0,
        H_mul_x_d0 => grp_Rayleigh_fu_341_H_mul_x_d0,
        grp_fu_1089_p_din0 => grp_Rayleigh_fu_341_grp_fu_1089_p_din0,
        grp_fu_1089_p_din1 => grp_Rayleigh_fu_341_grp_fu_1089_p_din1,
        grp_fu_1089_p_opcode => grp_Rayleigh_fu_341_grp_fu_1089_p_opcode,
        grp_fu_1089_p_dout0 => grp_fu_1089_p2,
        grp_fu_1089_p_ce => grp_Rayleigh_fu_341_grp_fu_1089_p_ce,
        grp_fu_1093_p_din0 => grp_Rayleigh_fu_341_grp_fu_1093_p_din0,
        grp_fu_1093_p_din1 => grp_Rayleigh_fu_341_grp_fu_1093_p_din1,
        grp_fu_1093_p_opcode => grp_Rayleigh_fu_341_grp_fu_1093_p_opcode,
        grp_fu_1093_p_dout0 => grp_fu_1093_p2,
        grp_fu_1093_p_ce => grp_Rayleigh_fu_341_grp_fu_1093_p_ce,
        grp_fu_1097_p_din0 => grp_Rayleigh_fu_341_grp_fu_1097_p_din0,
        grp_fu_1097_p_din1 => grp_Rayleigh_fu_341_grp_fu_1097_p_din1,
        grp_fu_1097_p_opcode => grp_Rayleigh_fu_341_grp_fu_1097_p_opcode,
        grp_fu_1097_p_dout0 => grp_fu_1097_p2,
        grp_fu_1097_p_ce => grp_Rayleigh_fu_341_grp_fu_1097_p_ce,
        grp_fu_1101_p_din0 => grp_Rayleigh_fu_341_grp_fu_1101_p_din0,
        grp_fu_1101_p_din1 => grp_Rayleigh_fu_341_grp_fu_1101_p_din1,
        grp_fu_1101_p_opcode => grp_Rayleigh_fu_341_grp_fu_1101_p_opcode,
        grp_fu_1101_p_dout0 => grp_fu_1101_p2,
        grp_fu_1101_p_ce => grp_Rayleigh_fu_341_grp_fu_1101_p_ce,
        grp_fu_1105_p_din0 => grp_Rayleigh_fu_341_grp_fu_1105_p_din0,
        grp_fu_1105_p_din1 => grp_Rayleigh_fu_341_grp_fu_1105_p_din1,
        grp_fu_1105_p_opcode => grp_Rayleigh_fu_341_grp_fu_1105_p_opcode,
        grp_fu_1105_p_dout0 => grp_fu_1105_p2,
        grp_fu_1105_p_ce => grp_Rayleigh_fu_341_grp_fu_1105_p_ce,
        grp_fu_1109_p_din0 => grp_Rayleigh_fu_341_grp_fu_1109_p_din0,
        grp_fu_1109_p_din1 => grp_Rayleigh_fu_341_grp_fu_1109_p_din1,
        grp_fu_1109_p_opcode => grp_Rayleigh_fu_341_grp_fu_1109_p_opcode,
        grp_fu_1109_p_dout0 => grp_fu_1109_p2,
        grp_fu_1109_p_ce => grp_Rayleigh_fu_341_grp_fu_1109_p_ce,
        grp_fu_1113_p_din0 => grp_Rayleigh_fu_341_grp_fu_1113_p_din0,
        grp_fu_1113_p_din1 => grp_Rayleigh_fu_341_grp_fu_1113_p_din1,
        grp_fu_1113_p_opcode => grp_Rayleigh_fu_341_grp_fu_1113_p_opcode,
        grp_fu_1113_p_dout0 => grp_fu_1113_p2,
        grp_fu_1113_p_ce => grp_Rayleigh_fu_341_grp_fu_1113_p_ce,
        grp_fu_1117_p_din0 => grp_Rayleigh_fu_341_grp_fu_1117_p_din0,
        grp_fu_1117_p_din1 => grp_Rayleigh_fu_341_grp_fu_1117_p_din1,
        grp_fu_1117_p_opcode => grp_Rayleigh_fu_341_grp_fu_1117_p_opcode,
        grp_fu_1117_p_dout0 => grp_fu_1117_p2,
        grp_fu_1117_p_ce => grp_Rayleigh_fu_341_grp_fu_1117_p_ce,
        grp_fu_1121_p_din0 => grp_Rayleigh_fu_341_grp_fu_1121_p_din0,
        grp_fu_1121_p_din1 => grp_Rayleigh_fu_341_grp_fu_1121_p_din1,
        grp_fu_1121_p_opcode => grp_Rayleigh_fu_341_grp_fu_1121_p_opcode,
        grp_fu_1121_p_dout0 => grp_fu_1121_p2,
        grp_fu_1121_p_ce => grp_Rayleigh_fu_341_grp_fu_1121_p_ce,
        grp_fu_1125_p_din0 => grp_Rayleigh_fu_341_grp_fu_1125_p_din0,
        grp_fu_1125_p_din1 => grp_Rayleigh_fu_341_grp_fu_1125_p_din1,
        grp_fu_1125_p_opcode => grp_Rayleigh_fu_341_grp_fu_1125_p_opcode,
        grp_fu_1125_p_dout0 => grp_fu_1125_p2,
        grp_fu_1125_p_ce => grp_Rayleigh_fu_341_grp_fu_1125_p_ce,
        grp_fu_1129_p_din0 => grp_Rayleigh_fu_341_grp_fu_1129_p_din0,
        grp_fu_1129_p_din1 => grp_Rayleigh_fu_341_grp_fu_1129_p_din1,
        grp_fu_1129_p_opcode => grp_Rayleigh_fu_341_grp_fu_1129_p_opcode,
        grp_fu_1129_p_dout0 => grp_fu_1129_p2,
        grp_fu_1129_p_ce => grp_Rayleigh_fu_341_grp_fu_1129_p_ce,
        grp_fu_1133_p_din0 => grp_Rayleigh_fu_341_grp_fu_1133_p_din0,
        grp_fu_1133_p_din1 => grp_Rayleigh_fu_341_grp_fu_1133_p_din1,
        grp_fu_1133_p_opcode => grp_Rayleigh_fu_341_grp_fu_1133_p_opcode,
        grp_fu_1133_p_dout0 => grp_fu_1133_p2,
        grp_fu_1133_p_ce => grp_Rayleigh_fu_341_grp_fu_1133_p_ce,
        grp_fu_1137_p_din0 => grp_Rayleigh_fu_341_grp_fu_1137_p_din0,
        grp_fu_1137_p_din1 => grp_Rayleigh_fu_341_grp_fu_1137_p_din1,
        grp_fu_1137_p_dout0 => grp_fu_1137_p2,
        grp_fu_1137_p_ce => grp_Rayleigh_fu_341_grp_fu_1137_p_ce,
        grp_fu_1141_p_din0 => grp_Rayleigh_fu_341_grp_fu_1141_p_din0,
        grp_fu_1141_p_din1 => grp_Rayleigh_fu_341_grp_fu_1141_p_din1,
        grp_fu_1141_p_dout0 => grp_fu_1141_p2,
        grp_fu_1141_p_ce => grp_Rayleigh_fu_341_grp_fu_1141_p_ce,
        grp_fu_1145_p_din0 => grp_Rayleigh_fu_341_grp_fu_1145_p_din0,
        grp_fu_1145_p_din1 => grp_Rayleigh_fu_341_grp_fu_1145_p_din1,
        grp_fu_1145_p_dout0 => grp_fu_1145_p2,
        grp_fu_1145_p_ce => grp_Rayleigh_fu_341_grp_fu_1145_p_ce,
        grp_fu_1149_p_din0 => grp_Rayleigh_fu_341_grp_fu_1149_p_din0,
        grp_fu_1149_p_din1 => grp_Rayleigh_fu_341_grp_fu_1149_p_din1,
        grp_fu_1149_p_dout0 => grp_fu_1149_p2,
        grp_fu_1149_p_ce => grp_Rayleigh_fu_341_grp_fu_1149_p_ce,
        grp_fu_1153_p_din0 => grp_Rayleigh_fu_341_grp_fu_1153_p_din0,
        grp_fu_1153_p_din1 => grp_Rayleigh_fu_341_grp_fu_1153_p_din1,
        grp_fu_1153_p_dout0 => grp_fu_1153_p2,
        grp_fu_1153_p_ce => grp_Rayleigh_fu_341_grp_fu_1153_p_ce,
        grp_fu_1157_p_din0 => grp_Rayleigh_fu_341_grp_fu_1157_p_din0,
        grp_fu_1157_p_din1 => grp_Rayleigh_fu_341_grp_fu_1157_p_din1,
        grp_fu_1157_p_dout0 => grp_fu_1157_p2,
        grp_fu_1157_p_ce => grp_Rayleigh_fu_341_grp_fu_1157_p_ce,
        grp_fu_1161_p_din0 => grp_Rayleigh_fu_341_grp_fu_1161_p_din0,
        grp_fu_1161_p_din1 => grp_Rayleigh_fu_341_grp_fu_1161_p_din1,
        grp_fu_1161_p_dout0 => grp_fu_1161_p2,
        grp_fu_1161_p_ce => grp_Rayleigh_fu_341_grp_fu_1161_p_ce,
        grp_fu_1165_p_din0 => grp_Rayleigh_fu_341_grp_fu_1165_p_din0,
        grp_fu_1165_p_din1 => grp_Rayleigh_fu_341_grp_fu_1165_p_din1,
        grp_fu_1165_p_dout0 => grp_fu_1165_p2,
        grp_fu_1165_p_ce => grp_Rayleigh_fu_341_grp_fu_1165_p_ce,
        grp_fu_1169_p_din0 => grp_Rayleigh_fu_341_grp_fu_1169_p_din0,
        grp_fu_1169_p_din1 => grp_Rayleigh_fu_341_grp_fu_1169_p_din1,
        grp_fu_1169_p_dout0 => grp_fu_1169_p2,
        grp_fu_1169_p_ce => grp_Rayleigh_fu_341_grp_fu_1169_p_ce,
        grp_fu_1173_p_din0 => grp_Rayleigh_fu_341_grp_fu_1173_p_din0,
        grp_fu_1173_p_din1 => grp_Rayleigh_fu_341_grp_fu_1173_p_din1,
        grp_fu_1173_p_dout0 => grp_fu_1173_p2,
        grp_fu_1173_p_ce => grp_Rayleigh_fu_341_grp_fu_1173_p_ce,
        grp_fu_1177_p_din0 => grp_Rayleigh_fu_341_grp_fu_1177_p_din0,
        grp_fu_1177_p_din1 => grp_Rayleigh_fu_341_grp_fu_1177_p_din1,
        grp_fu_1177_p_dout0 => grp_fu_1177_p2,
        grp_fu_1177_p_ce => grp_Rayleigh_fu_341_grp_fu_1177_p_ce,
        grp_fu_1181_p_din0 => grp_Rayleigh_fu_341_grp_fu_1181_p_din0,
        grp_fu_1181_p_din1 => grp_Rayleigh_fu_341_grp_fu_1181_p_din1,
        grp_fu_1181_p_dout0 => grp_fu_1181_p2,
        grp_fu_1181_p_ce => grp_Rayleigh_fu_341_grp_fu_1181_p_ce,
        grp_fu_1185_p_din0 => grp_Rayleigh_fu_341_grp_fu_1185_p_din0,
        grp_fu_1185_p_din1 => grp_Rayleigh_fu_341_grp_fu_1185_p_din1,
        grp_fu_1185_p_dout0 => grp_fu_1185_p2,
        grp_fu_1185_p_ce => grp_Rayleigh_fu_341_grp_fu_1185_p_ce,
        grp_fu_1081_p_din0 => grp_Rayleigh_fu_341_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_Rayleigh_fu_341_grp_fu_1081_p_din1,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_Rayleigh_fu_341_grp_fu_1081_p_ce,
        grp_fu_1085_p_din0 => grp_Rayleigh_fu_341_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_Rayleigh_fu_341_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_Rayleigh_fu_341_grp_fu_1085_p_ce,
        grp_fu_1189_p_din0 => grp_Rayleigh_fu_341_grp_fu_1189_p_din0,
        grp_fu_1189_p_din1 => grp_Rayleigh_fu_341_grp_fu_1189_p_din1,
        grp_fu_1189_p_dout0 => grp_fu_1189_p2,
        grp_fu_1189_p_ce => grp_Rayleigh_fu_341_grp_fu_1189_p_ce,
        grp_fu_1193_p_din0 => grp_Rayleigh_fu_341_grp_fu_1193_p_din0,
        grp_fu_1193_p_din1 => grp_Rayleigh_fu_341_grp_fu_1193_p_din1,
        grp_fu_1193_p_dout0 => grp_fu_1193_p2,
        grp_fu_1193_p_ce => grp_Rayleigh_fu_341_grp_fu_1193_p_ce,
        grp_fu_1197_p_din0 => grp_Rayleigh_fu_341_grp_fu_1197_p_din0,
        grp_fu_1197_p_din1 => grp_Rayleigh_fu_341_grp_fu_1197_p_din1,
        grp_fu_1197_p_opcode => grp_Rayleigh_fu_341_grp_fu_1197_p_opcode,
        grp_fu_1197_p_dout0 => grp_fu_1197_p2,
        grp_fu_1197_p_ce => grp_Rayleigh_fu_341_grp_fu_1197_p_ce);

    grp_AWGN_fu_355 : component TOP_AWGN
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWGN_fu_355_ap_start,
        ap_done => grp_AWGN_fu_355_ap_done,
        ap_idle => grp_AWGN_fu_355_ap_idle,
        ap_ready => grp_AWGN_fu_355_ap_ready,
        din_address0 => grp_AWGN_fu_355_din_address0,
        din_ce0 => grp_AWGN_fu_355_din_ce0,
        din_q0 => H_mul_x_q0,
        dout_address0 => grp_AWGN_fu_355_dout_address0,
        dout_ce0 => grp_AWGN_fu_355_dout_ce0,
        dout_we0 => grp_AWGN_fu_355_dout_we0,
        dout_d0 => grp_AWGN_fu_355_dout_d0,
        grp_fu_1089_p_din0 => grp_AWGN_fu_355_grp_fu_1089_p_din0,
        grp_fu_1089_p_din1 => grp_AWGN_fu_355_grp_fu_1089_p_din1,
        grp_fu_1089_p_opcode => grp_AWGN_fu_355_grp_fu_1089_p_opcode,
        grp_fu_1089_p_dout0 => grp_fu_1089_p2,
        grp_fu_1089_p_ce => grp_AWGN_fu_355_grp_fu_1089_p_ce,
        grp_fu_1093_p_din0 => grp_AWGN_fu_355_grp_fu_1093_p_din0,
        grp_fu_1093_p_din1 => grp_AWGN_fu_355_grp_fu_1093_p_din1,
        grp_fu_1093_p_opcode => grp_AWGN_fu_355_grp_fu_1093_p_opcode,
        grp_fu_1093_p_dout0 => grp_fu_1093_p2,
        grp_fu_1093_p_ce => grp_AWGN_fu_355_grp_fu_1093_p_ce,
        grp_fu_1097_p_din0 => grp_AWGN_fu_355_grp_fu_1097_p_din0,
        grp_fu_1097_p_din1 => grp_AWGN_fu_355_grp_fu_1097_p_din1,
        grp_fu_1097_p_opcode => grp_AWGN_fu_355_grp_fu_1097_p_opcode,
        grp_fu_1097_p_dout0 => grp_fu_1097_p2,
        grp_fu_1097_p_ce => grp_AWGN_fu_355_grp_fu_1097_p_ce,
        grp_fu_1101_p_din0 => grp_AWGN_fu_355_grp_fu_1101_p_din0,
        grp_fu_1101_p_din1 => grp_AWGN_fu_355_grp_fu_1101_p_din1,
        grp_fu_1101_p_opcode => grp_AWGN_fu_355_grp_fu_1101_p_opcode,
        grp_fu_1101_p_dout0 => grp_fu_1101_p2,
        grp_fu_1101_p_ce => grp_AWGN_fu_355_grp_fu_1101_p_ce,
        grp_fu_1105_p_din0 => grp_AWGN_fu_355_grp_fu_1105_p_din0,
        grp_fu_1105_p_din1 => grp_AWGN_fu_355_grp_fu_1105_p_din1,
        grp_fu_1105_p_opcode => grp_AWGN_fu_355_grp_fu_1105_p_opcode,
        grp_fu_1105_p_dout0 => grp_fu_1105_p2,
        grp_fu_1105_p_ce => grp_AWGN_fu_355_grp_fu_1105_p_ce,
        grp_fu_1109_p_din0 => grp_AWGN_fu_355_grp_fu_1109_p_din0,
        grp_fu_1109_p_din1 => grp_AWGN_fu_355_grp_fu_1109_p_din1,
        grp_fu_1109_p_opcode => grp_AWGN_fu_355_grp_fu_1109_p_opcode,
        grp_fu_1109_p_dout0 => grp_fu_1109_p2,
        grp_fu_1109_p_ce => grp_AWGN_fu_355_grp_fu_1109_p_ce,
        grp_fu_1113_p_din0 => grp_AWGN_fu_355_grp_fu_1113_p_din0,
        grp_fu_1113_p_din1 => grp_AWGN_fu_355_grp_fu_1113_p_din1,
        grp_fu_1113_p_opcode => grp_AWGN_fu_355_grp_fu_1113_p_opcode,
        grp_fu_1113_p_dout0 => grp_fu_1113_p2,
        grp_fu_1113_p_ce => grp_AWGN_fu_355_grp_fu_1113_p_ce,
        grp_fu_1117_p_din0 => grp_AWGN_fu_355_grp_fu_1117_p_din0,
        grp_fu_1117_p_din1 => grp_AWGN_fu_355_grp_fu_1117_p_din1,
        grp_fu_1117_p_opcode => grp_AWGN_fu_355_grp_fu_1117_p_opcode,
        grp_fu_1117_p_dout0 => grp_fu_1117_p2,
        grp_fu_1117_p_ce => grp_AWGN_fu_355_grp_fu_1117_p_ce,
        grp_fu_1121_p_din0 => grp_AWGN_fu_355_grp_fu_1121_p_din0,
        grp_fu_1121_p_din1 => grp_AWGN_fu_355_grp_fu_1121_p_din1,
        grp_fu_1121_p_opcode => grp_AWGN_fu_355_grp_fu_1121_p_opcode,
        grp_fu_1121_p_dout0 => grp_fu_1121_p2,
        grp_fu_1121_p_ce => grp_AWGN_fu_355_grp_fu_1121_p_ce,
        grp_fu_1125_p_din0 => grp_AWGN_fu_355_grp_fu_1125_p_din0,
        grp_fu_1125_p_din1 => grp_AWGN_fu_355_grp_fu_1125_p_din1,
        grp_fu_1125_p_opcode => grp_AWGN_fu_355_grp_fu_1125_p_opcode,
        grp_fu_1125_p_dout0 => grp_fu_1125_p2,
        grp_fu_1125_p_ce => grp_AWGN_fu_355_grp_fu_1125_p_ce,
        grp_fu_1129_p_din0 => grp_AWGN_fu_355_grp_fu_1129_p_din0,
        grp_fu_1129_p_din1 => grp_AWGN_fu_355_grp_fu_1129_p_din1,
        grp_fu_1129_p_opcode => grp_AWGN_fu_355_grp_fu_1129_p_opcode,
        grp_fu_1129_p_dout0 => grp_fu_1129_p2,
        grp_fu_1129_p_ce => grp_AWGN_fu_355_grp_fu_1129_p_ce,
        grp_fu_1133_p_din0 => grp_AWGN_fu_355_grp_fu_1133_p_din0,
        grp_fu_1133_p_din1 => grp_AWGN_fu_355_grp_fu_1133_p_din1,
        grp_fu_1133_p_opcode => grp_AWGN_fu_355_grp_fu_1133_p_opcode,
        grp_fu_1133_p_dout0 => grp_fu_1133_p2,
        grp_fu_1133_p_ce => grp_AWGN_fu_355_grp_fu_1133_p_ce,
        grp_fu_1197_p_din0 => grp_AWGN_fu_355_grp_fu_1197_p_din0,
        grp_fu_1197_p_din1 => grp_AWGN_fu_355_grp_fu_1197_p_din1,
        grp_fu_1197_p_opcode => grp_AWGN_fu_355_grp_fu_1197_p_opcode,
        grp_fu_1197_p_dout0 => grp_fu_1197_p2,
        grp_fu_1197_p_ce => grp_AWGN_fu_355_grp_fu_1197_p_ce,
        grp_fu_1137_p_din0 => grp_AWGN_fu_355_grp_fu_1137_p_din0,
        grp_fu_1137_p_din1 => grp_AWGN_fu_355_grp_fu_1137_p_din1,
        grp_fu_1137_p_dout0 => grp_fu_1137_p2,
        grp_fu_1137_p_ce => grp_AWGN_fu_355_grp_fu_1137_p_ce,
        grp_fu_1141_p_din0 => grp_AWGN_fu_355_grp_fu_1141_p_din0,
        grp_fu_1141_p_din1 => grp_AWGN_fu_355_grp_fu_1141_p_din1,
        grp_fu_1141_p_dout0 => grp_fu_1141_p2,
        grp_fu_1141_p_ce => grp_AWGN_fu_355_grp_fu_1141_p_ce,
        grp_fu_1145_p_din0 => grp_AWGN_fu_355_grp_fu_1145_p_din0,
        grp_fu_1145_p_din1 => grp_AWGN_fu_355_grp_fu_1145_p_din1,
        grp_fu_1145_p_dout0 => grp_fu_1145_p2,
        grp_fu_1145_p_ce => grp_AWGN_fu_355_grp_fu_1145_p_ce,
        grp_fu_1149_p_din0 => grp_AWGN_fu_355_grp_fu_1149_p_din0,
        grp_fu_1149_p_din1 => grp_AWGN_fu_355_grp_fu_1149_p_din1,
        grp_fu_1149_p_dout0 => grp_fu_1149_p2,
        grp_fu_1149_p_ce => grp_AWGN_fu_355_grp_fu_1149_p_ce,
        grp_fu_1153_p_din0 => grp_AWGN_fu_355_grp_fu_1153_p_din0,
        grp_fu_1153_p_din1 => grp_AWGN_fu_355_grp_fu_1153_p_din1,
        grp_fu_1153_p_dout0 => grp_fu_1153_p2,
        grp_fu_1153_p_ce => grp_AWGN_fu_355_grp_fu_1153_p_ce,
        grp_fu_1157_p_din0 => grp_AWGN_fu_355_grp_fu_1157_p_din0,
        grp_fu_1157_p_din1 => grp_AWGN_fu_355_grp_fu_1157_p_din1,
        grp_fu_1157_p_dout0 => grp_fu_1157_p2,
        grp_fu_1157_p_ce => grp_AWGN_fu_355_grp_fu_1157_p_ce,
        grp_fu_1161_p_din0 => grp_AWGN_fu_355_grp_fu_1161_p_din0,
        grp_fu_1161_p_din1 => grp_AWGN_fu_355_grp_fu_1161_p_din1,
        grp_fu_1161_p_dout0 => grp_fu_1161_p2,
        grp_fu_1161_p_ce => grp_AWGN_fu_355_grp_fu_1161_p_ce,
        grp_fu_1165_p_din0 => grp_AWGN_fu_355_grp_fu_1165_p_din0,
        grp_fu_1165_p_din1 => grp_AWGN_fu_355_grp_fu_1165_p_din1,
        grp_fu_1165_p_dout0 => grp_fu_1165_p2,
        grp_fu_1165_p_ce => grp_AWGN_fu_355_grp_fu_1165_p_ce,
        grp_fu_1169_p_din0 => grp_AWGN_fu_355_grp_fu_1169_p_din0,
        grp_fu_1169_p_din1 => grp_AWGN_fu_355_grp_fu_1169_p_din1,
        grp_fu_1169_p_dout0 => grp_fu_1169_p2,
        grp_fu_1169_p_ce => grp_AWGN_fu_355_grp_fu_1169_p_ce,
        grp_fu_1173_p_din0 => grp_AWGN_fu_355_grp_fu_1173_p_din0,
        grp_fu_1173_p_din1 => grp_AWGN_fu_355_grp_fu_1173_p_din1,
        grp_fu_1173_p_dout0 => grp_fu_1173_p2,
        grp_fu_1173_p_ce => grp_AWGN_fu_355_grp_fu_1173_p_ce,
        grp_fu_1177_p_din0 => grp_AWGN_fu_355_grp_fu_1177_p_din0,
        grp_fu_1177_p_din1 => grp_AWGN_fu_355_grp_fu_1177_p_din1,
        grp_fu_1177_p_dout0 => grp_fu_1177_p2,
        grp_fu_1177_p_ce => grp_AWGN_fu_355_grp_fu_1177_p_ce,
        grp_fu_1181_p_din0 => grp_AWGN_fu_355_grp_fu_1181_p_din0,
        grp_fu_1181_p_din1 => grp_AWGN_fu_355_grp_fu_1181_p_din1,
        grp_fu_1181_p_dout0 => grp_fu_1181_p2,
        grp_fu_1181_p_ce => grp_AWGN_fu_355_grp_fu_1181_p_ce,
        grp_fu_1185_p_din0 => grp_AWGN_fu_355_grp_fu_1185_p_din0,
        grp_fu_1185_p_din1 => grp_AWGN_fu_355_grp_fu_1185_p_din1,
        grp_fu_1185_p_dout0 => grp_fu_1185_p2,
        grp_fu_1185_p_ce => grp_AWGN_fu_355_grp_fu_1185_p_ce,
        grp_fu_1081_p_din0 => grp_AWGN_fu_355_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_AWGN_fu_355_grp_fu_1081_p_din1,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_AWGN_fu_355_grp_fu_1081_p_ce,
        grp_fu_1085_p_din0 => grp_AWGN_fu_355_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_AWGN_fu_355_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_AWGN_fu_355_grp_fu_1085_p_ce,
        grp_fu_1189_p_din0 => grp_AWGN_fu_355_grp_fu_1189_p_din0,
        grp_fu_1189_p_din1 => grp_AWGN_fu_355_grp_fu_1189_p_din1,
        grp_fu_1189_p_dout0 => grp_fu_1189_p2,
        grp_fu_1189_p_ce => grp_AWGN_fu_355_grp_fu_1189_p_ce,
        grp_fu_1193_p_din0 => grp_AWGN_fu_355_grp_fu_1193_p_din0,
        grp_fu_1193_p_din1 => grp_AWGN_fu_355_grp_fu_1193_p_din1,
        grp_fu_1193_p_dout0 => grp_fu_1193_p2,
        grp_fu_1193_p_ce => grp_AWGN_fu_355_grp_fu_1193_p_ce);

    grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361 : component TOP_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_ready,
        H_rvd_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_address0,
        H_rvd_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_ce0,
        H_rvd_q0 => H_rvd_q0,
        Y_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_address0,
        Y_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_ce0,
        Y_V_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_we0,
        Y_V_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_d0,
        Y_V_1_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_address0,
        Y_V_1_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_ce0,
        Y_V_1_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_we0,
        Y_V_1_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_d0,
        Y_V_2_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_address0,
        Y_V_2_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_ce0,
        Y_V_2_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_we0,
        Y_V_2_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_d0,
        Y_V_3_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_address0,
        Y_V_3_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_ce0,
        Y_V_3_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_we0,
        Y_V_3_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_d0,
        Y_V_4_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_address0,
        Y_V_4_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_ce0,
        Y_V_4_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_we0,
        Y_V_4_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_d0,
        Y_V_5_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_address0,
        Y_V_5_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_ce0,
        Y_V_5_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_we0,
        Y_V_5_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_d0,
        Y_V_6_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_address0,
        Y_V_6_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_ce0,
        Y_V_6_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_we0,
        Y_V_6_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_d0,
        Y_V_7_address0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_address0,
        Y_V_7_ce0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_ce0,
        Y_V_7_we0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_we0,
        Y_V_7_d0 => grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_d0);

    grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374 : component TOP_TOP_Pipeline_VITIS_LOOP_480_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_ready,
        y_address0 => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_address0,
        y_ce0 => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_ce0,
        y_q0 => y_q0,
        y_receive_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_address0,
        y_receive_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_ce0,
        y_receive_V_we0 => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_we0,
        y_receive_V_d0 => grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_d0);

    grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380 : component TOP_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_ready,
        H_rvd_address0 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_address0,
        H_rvd_ce0 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_ce0,
        H_rvd_q0 => H_rvd_q0,
        HH_V_28_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_28_1_out,
        HH_V_28_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_28_1_out_ap_vld,
        HH_V_27_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_27_1_out,
        HH_V_27_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_27_1_out_ap_vld,
        HH_V_26_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_26_1_out,
        HH_V_26_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_26_1_out_ap_vld,
        HH_V_25_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_25_1_out,
        HH_V_25_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_25_1_out_ap_vld,
        HH_V_24_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_24_1_out,
        HH_V_24_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_24_1_out_ap_vld,
        HH_V_23_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_23_1_out,
        HH_V_23_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_23_1_out_ap_vld,
        HH_V_22_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_22_1_out,
        HH_V_22_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_22_1_out_ap_vld,
        HH_V_21_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_21_1_out,
        HH_V_21_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_21_1_out_ap_vld,
        HH_V_20_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_20_1_out,
        HH_V_20_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_20_1_out_ap_vld,
        HH_V_19_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_19_1_out,
        HH_V_19_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_19_1_out_ap_vld,
        HH_V_18_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_18_1_out,
        HH_V_18_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_18_1_out_ap_vld,
        HH_V_17_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_17_1_out,
        HH_V_17_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_17_1_out_ap_vld,
        HH_V_16_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_16_1_out,
        HH_V_16_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_16_1_out_ap_vld,
        HH_V_15_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_15_1_out,
        HH_V_15_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_15_1_out_ap_vld,
        HH_V_14_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_14_1_out,
        HH_V_14_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_14_1_out_ap_vld,
        HH_V_13_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_13_1_out,
        HH_V_13_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_13_1_out_ap_vld,
        HH_V_12_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_12_1_out,
        HH_V_12_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_12_1_out_ap_vld,
        HH_V_11_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_11_1_out,
        HH_V_11_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_11_1_out_ap_vld,
        HH_V_10_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_10_1_out,
        HH_V_10_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_10_1_out_ap_vld,
        HH_V_9_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_9_1_out,
        HH_V_9_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_9_1_out_ap_vld,
        HH_V_8_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_8_1_out,
        HH_V_8_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_8_1_out_ap_vld,
        HH_V_7_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_7_1_out,
        HH_V_7_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_7_1_out_ap_vld,
        HH_V_6_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_6_1_out,
        HH_V_6_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_6_1_out_ap_vld,
        HH_V_5_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_5_1_out,
        HH_V_5_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_5_1_out_ap_vld,
        HH_V_4_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_4_1_out,
        HH_V_4_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_4_1_out_ap_vld,
        HH_V_3_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_3_1_out,
        HH_V_3_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_3_1_out_ap_vld,
        HH_V_2_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_2_1_out,
        HH_V_2_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_2_1_out_ap_vld,
        HH_V_1_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_1_1_out,
        HH_V_1_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_1_1_out_ap_vld,
        HH_V_141_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_141_out,
        HH_V_141_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_141_out_ap_vld,
        HH_V_29_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_29_1_out,
        HH_V_29_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_29_1_out_ap_vld,
        HH_V_30_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_30_1_out,
        HH_V_30_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_30_1_out_ap_vld,
        HH_V_31_1_out => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_31_1_out,
        HH_V_31_1_out_ap_vld => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_31_1_out_ap_vld);

    grp_QRD_fu_417 : component TOP_QRD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_QRD_fu_417_ap_start,
        ap_done => grp_QRD_fu_417_ap_done,
        ap_idle => grp_QRD_fu_417_ap_idle,
        ap_ready => grp_QRD_fu_417_ap_ready,
        Y_0_address0 => grp_QRD_fu_417_Y_0_address0,
        Y_0_ce0 => grp_QRD_fu_417_Y_0_ce0,
        Y_0_q0 => Y_V_q0,
        Y_0_address1 => grp_QRD_fu_417_Y_0_address1,
        Y_0_ce1 => grp_QRD_fu_417_Y_0_ce1,
        Y_0_q1 => Y_V_q1,
        Y_1_address0 => grp_QRD_fu_417_Y_1_address0,
        Y_1_ce0 => grp_QRD_fu_417_Y_1_ce0,
        Y_1_q0 => Y_V_1_q0,
        Y_1_address1 => grp_QRD_fu_417_Y_1_address1,
        Y_1_ce1 => grp_QRD_fu_417_Y_1_ce1,
        Y_1_q1 => Y_V_1_q1,
        Y_2_address0 => grp_QRD_fu_417_Y_2_address0,
        Y_2_ce0 => grp_QRD_fu_417_Y_2_ce0,
        Y_2_q0 => Y_V_2_q0,
        Y_2_address1 => grp_QRD_fu_417_Y_2_address1,
        Y_2_ce1 => grp_QRD_fu_417_Y_2_ce1,
        Y_2_q1 => Y_V_2_q1,
        Y_3_address0 => grp_QRD_fu_417_Y_3_address0,
        Y_3_ce0 => grp_QRD_fu_417_Y_3_ce0,
        Y_3_q0 => Y_V_3_q0,
        Y_3_address1 => grp_QRD_fu_417_Y_3_address1,
        Y_3_ce1 => grp_QRD_fu_417_Y_3_ce1,
        Y_3_q1 => Y_V_3_q1,
        Y_4_address0 => grp_QRD_fu_417_Y_4_address0,
        Y_4_ce0 => grp_QRD_fu_417_Y_4_ce0,
        Y_4_q0 => Y_V_4_q0,
        Y_4_address1 => grp_QRD_fu_417_Y_4_address1,
        Y_4_ce1 => grp_QRD_fu_417_Y_4_ce1,
        Y_4_q1 => Y_V_4_q1,
        Y_5_address0 => grp_QRD_fu_417_Y_5_address0,
        Y_5_ce0 => grp_QRD_fu_417_Y_5_ce0,
        Y_5_q0 => Y_V_5_q0,
        Y_5_address1 => grp_QRD_fu_417_Y_5_address1,
        Y_5_ce1 => grp_QRD_fu_417_Y_5_ce1,
        Y_5_q1 => Y_V_5_q1,
        Y_6_address0 => grp_QRD_fu_417_Y_6_address0,
        Y_6_ce0 => grp_QRD_fu_417_Y_6_ce0,
        Y_6_q0 => Y_V_6_q0,
        Y_6_address1 => grp_QRD_fu_417_Y_6_address1,
        Y_6_ce1 => grp_QRD_fu_417_Y_6_ce1,
        Y_6_q1 => Y_V_6_q1,
        Y_7_address0 => grp_QRD_fu_417_Y_7_address0,
        Y_7_ce0 => grp_QRD_fu_417_Y_7_ce0,
        Y_7_q0 => Y_V_7_q0,
        Y_7_address1 => grp_QRD_fu_417_Y_7_address1,
        Y_7_ce1 => grp_QRD_fu_417_Y_7_ce1,
        Y_7_q1 => Y_V_7_q1,
        p_read => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_141_out,
        p_read1 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_1_1_out,
        p_read2 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_2_1_out,
        p_read3 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_3_1_out,
        p_read4 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_4_1_out,
        p_read5 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_5_1_out,
        p_read6 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_6_1_out,
        p_read7 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_7_1_out,
        p_read8 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_8_1_out,
        p_read9 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_9_1_out,
        p_read10 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_10_1_out,
        p_read11 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_11_1_out,
        p_read12 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_12_1_out,
        p_read13 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_13_1_out,
        p_read14 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_14_1_out,
        p_read15 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_15_1_out,
        p_read16 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_16_1_out,
        p_read17 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_17_1_out,
        p_read18 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_18_1_out,
        p_read19 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_19_1_out,
        p_read20 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_20_1_out,
        p_read21 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_21_1_out,
        p_read22 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_22_1_out,
        p_read23 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_23_1_out,
        p_read24 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_24_1_out,
        p_read25 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_25_1_out,
        p_read26 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_26_1_out,
        p_read27 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_27_1_out,
        p_read28 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_28_1_out,
        p_read29 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_29_1_out,
        p_read30 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_30_1_out,
        p_read31 => grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_HH_V_31_1_out,
        Q_address0 => grp_QRD_fu_417_Q_address0,
        Q_ce0 => grp_QRD_fu_417_Q_ce0,
        Q_we0 => grp_QRD_fu_417_Q_we0,
        Q_d0 => grp_QRD_fu_417_Q_d0,
        R_address0 => grp_QRD_fu_417_R_address0,
        R_ce0 => grp_QRD_fu_417_R_ce0,
        R_we0 => grp_QRD_fu_417_R_we0,
        R_d0 => grp_QRD_fu_417_R_d0);

    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465 : component TOP_TOP_Pipeline_VITIS_LOOP_433_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_ready,
        Q_address0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address0,
        Q_ce0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce0,
        Q_q0 => Q_q0,
        Q_address1 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address1,
        Q_ce1 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce1,
        Q_q1 => Q_q1,
        Q_address2 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address2,
        Q_ce2 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce2,
        Q_q2 => Q_q2,
        Q_address3 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address3,
        Q_ce3 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce3,
        Q_q3 => Q_q3,
        Q_address4 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address4,
        Q_ce4 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce4,
        Q_q4 => Q_q4,
        Q_address5 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address5,
        Q_ce5 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce5,
        Q_q5 => Q_q5,
        Q_address6 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address6,
        Q_ce6 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce6,
        Q_q6 => Q_q6,
        Q_address7 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address7,
        Q_ce7 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce7,
        Q_q7 => Q_q7,
        sext_ln717 => y_V_load_reg_1011,
        sext_ln1245 => y_V_load_1_reg_1016,
        sext_ln1245_1 => y_V_load_2_reg_1031,
        sext_ln1245_2 => y_V_load_3_reg_1036,
        sext_ln1245_3 => y_V_load_4_reg_1051,
        sext_ln1245_4 => y_V_load_5_reg_1056,
        sext_ln1245_5 => y_V_load_6_reg_1071,
        sext_ln1245_6 => y_V_load_7_reg_1076,
        y_hat_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_address0,
        y_hat_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_ce0,
        y_hat_V_we0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_we0,
        y_hat_V_d0 => grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_d0);

    grp_KBEST_fu_481 : component TOP_KBEST
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_KBEST_fu_481_ap_start,
        ap_done => grp_KBEST_fu_481_ap_done,
        ap_idle => grp_KBEST_fu_481_ap_idle,
        ap_ready => grp_KBEST_fu_481_ap_ready,
        R_address0 => grp_KBEST_fu_481_R_address0,
        R_ce0 => grp_KBEST_fu_481_R_ce0,
        R_q0 => R_V_q0,
        y_hat_address0 => grp_KBEST_fu_481_y_hat_address0,
        y_hat_ce0 => grp_KBEST_fu_481_y_hat_ce0,
        y_hat_q0 => y_hat_V_q0,
        out_r_address0 => grp_KBEST_fu_481_out_r_address0,
        out_r_ce0 => grp_KBEST_fu_481_out_r_ce0,
        out_r_we0 => grp_KBEST_fu_481_out_r_we0,
        out_r_d0 => grp_KBEST_fu_481_out_r_d0);

    ddiv_64ns_64ns_64_5_no_dsp_1_U1137 : component TOP_ddiv_64ns_64ns_64_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1081_p0,
        din1 => grp_fu_1081_p1,
        ce => grp_fu_1081_ce,
        dout => grp_fu_1081_p2);

    ddiv_64ns_64ns_64_5_no_dsp_1_U1138 : component TOP_ddiv_64ns_64ns_64_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1085_p0,
        din1 => grp_fu_1085_p1,
        ce => grp_fu_1085_ce,
        dout => grp_fu_1085_p2);

    dadddsub_64ns_64ns_64_2_no_dsp_1_U1139 : component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1089_p0,
        din1 => grp_fu_1089_p1,
        opcode => grp_fu_1089_opcode,
        ce => grp_fu_1089_ce,
        dout => grp_fu_1089_p2);

    dadddsub_64ns_64ns_64_2_no_dsp_1_U1140 : component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1093_p0,
        din1 => grp_fu_1093_p1,
        opcode => grp_fu_1093_opcode,
        ce => grp_fu_1093_ce,
        dout => grp_fu_1093_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1141 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1097_p0,
        din1 => grp_fu_1097_p1,
        ce => grp_fu_1097_ce,
        dout => grp_fu_1097_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1142 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1101_p0,
        din1 => grp_fu_1101_p1,
        ce => grp_fu_1101_ce,
        dout => grp_fu_1101_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1143 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1105_p0,
        din1 => grp_fu_1105_p1,
        ce => grp_fu_1105_ce,
        dout => grp_fu_1105_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1144 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1109_p0,
        din1 => grp_fu_1109_p1,
        ce => grp_fu_1109_ce,
        dout => grp_fu_1109_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1145 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1113_p0,
        din1 => grp_fu_1113_p1,
        ce => grp_fu_1113_ce,
        dout => grp_fu_1113_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1146 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1117_p0,
        din1 => grp_fu_1117_p1,
        ce => grp_fu_1117_ce,
        dout => grp_fu_1117_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1147 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1121_p0,
        din1 => grp_fu_1121_p1,
        ce => grp_fu_1121_ce,
        dout => grp_fu_1121_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1148 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1125_p0,
        din1 => grp_fu_1125_p1,
        ce => grp_fu_1125_ce,
        dout => grp_fu_1125_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1149 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1129_p0,
        din1 => grp_fu_1129_p1,
        ce => grp_fu_1129_ce,
        dout => grp_fu_1129_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1150 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1133_p0,
        din1 => grp_fu_1133_p1,
        ce => grp_fu_1133_ce,
        dout => grp_fu_1133_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1151 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1137_p0,
        din1 => grp_fu_1137_p1,
        ce => grp_fu_1137_ce,
        dout => grp_fu_1137_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1152 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1141_p0,
        din1 => grp_fu_1141_p1,
        ce => grp_fu_1141_ce,
        dout => grp_fu_1141_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1153 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1145_p0,
        din1 => grp_fu_1145_p1,
        ce => grp_fu_1145_ce,
        dout => grp_fu_1145_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1154 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1149_p0,
        din1 => grp_fu_1149_p1,
        ce => grp_fu_1149_ce,
        dout => grp_fu_1149_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1155 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1153_p0,
        din1 => grp_fu_1153_p1,
        ce => grp_fu_1153_ce,
        dout => grp_fu_1153_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1156 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1157_p0,
        din1 => grp_fu_1157_p1,
        ce => grp_fu_1157_ce,
        dout => grp_fu_1157_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1157 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1161_p0,
        din1 => grp_fu_1161_p1,
        ce => grp_fu_1161_ce,
        dout => grp_fu_1161_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1158 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1165_p0,
        din1 => grp_fu_1165_p1,
        ce => grp_fu_1165_ce,
        dout => grp_fu_1165_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1159 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1169_p0,
        din1 => grp_fu_1169_p1,
        ce => grp_fu_1169_ce,
        dout => grp_fu_1169_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1160 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1173_p0,
        din1 => grp_fu_1173_p1,
        ce => grp_fu_1173_ce,
        dout => grp_fu_1173_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1161 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1177_p0,
        din1 => grp_fu_1177_p1,
        ce => grp_fu_1177_ce,
        dout => grp_fu_1177_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1162 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1181_p0,
        din1 => grp_fu_1181_p1,
        ce => grp_fu_1181_ce,
        dout => grp_fu_1181_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1163 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1185_p0,
        din1 => grp_fu_1185_p1,
        ce => grp_fu_1185_ce,
        dout => grp_fu_1185_p2);

    dsqrt_64ns_64ns_64_5_no_dsp_1_U1164 : component TOP_dsqrt_64ns_64ns_64_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1189_p0,
        din1 => grp_fu_1189_p1,
        ce => grp_fu_1189_ce,
        dout => grp_fu_1189_p2);

    dlog_64ns_64ns_64_4_med_dsp_1_U1165 : component TOP_dlog_64ns_64ns_64_4_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1193_p0,
        din1 => grp_fu_1193_p1,
        ce => grp_fu_1193_ce,
        dout => grp_fu_1193_p2);

    dadd_64ns_64ns_64_2_full_dsp_1_U1166 : component TOP_dadd_64ns_64ns_64_2_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1197_p0,
        din1 => grp_fu_1197_p1,
        ce => grp_fu_1197_ce,
        dout => grp_fu_1197_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_AWGN_fu_355_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWGN_fu_355_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_AWGN_fu_355_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWGN_fu_355_ap_ready = ap_const_logic_1)) then 
                    grp_AWGN_fu_355_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_KBEST_fu_481_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_KBEST_fu_481_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_KBEST_fu_481_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_KBEST_fu_481_ap_ready = ap_const_logic_1)) then 
                    grp_KBEST_fu_481_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Modulation_fu_321_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Modulation_fu_321_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Modulation_fu_321_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Modulation_fu_321_ap_ready = ap_const_logic_1)) then 
                    grp_Modulation_fu_321_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_QRD_fu_417_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_QRD_fu_417_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_QRD_fu_417_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QRD_fu_417_ap_ready = ap_const_logic_1)) then 
                    grp_QRD_fu_417_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_fu_341_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_fu_341_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_Modulation_fu_321_ap_done = ap_const_logic_1))) then 
                    grp_Rayleigh_fu_341_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_fu_341_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_fu_341_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_Modulation_fu_321_ap_done = ap_const_logic_1))) then 
                    grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                xi_0_reg_881 <= grp_Modulation_fu_321_ap_return_4;
                xi_1_reg_887 <= grp_Modulation_fu_321_ap_return_5;
                xi_2_reg_893 <= grp_Modulation_fu_321_ap_return_6;
                xi_3_reg_899 <= grp_Modulation_fu_321_ap_return_7;
                xr_0_reg_857 <= grp_Modulation_fu_321_ap_return_0;
                xr_1_reg_863 <= grp_Modulation_fu_321_ap_return_1;
                xr_2_reg_869 <= grp_Modulation_fu_321_ap_return_2;
                xr_3_reg_875 <= grp_Modulation_fu_321_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                y_V_load_1_reg_1016 <= y_receive_V_q0;
                y_V_load_reg_1011 <= y_receive_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                y_V_load_2_reg_1031 <= y_receive_V_q1;
                y_V_load_3_reg_1036 <= y_receive_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                y_V_load_4_reg_1051 <= y_receive_V_q1;
                y_V_load_5_reg_1056 <= y_receive_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                y_V_load_6_reg_1071 <= y_receive_V_q1;
                y_V_load_7_reg_1076 <= y_receive_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state9, grp_Modulation_fu_321_ap_done, grp_QRD_fu_417_ap_done, grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_done, grp_KBEST_fu_481_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_block_state3_on_subcall_done, ap_block_state5_on_subcall_done, ap_block_state7_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_Modulation_fu_321_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_QRD_fu_417_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_KBEST_fu_481_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    H_mul_x_address0_assign_proc : process(grp_Rayleigh_fu_341_H_mul_x_address0, grp_AWGN_fu_355_din_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_mul_x_address0 <= grp_AWGN_fu_355_din_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_mul_x_address0 <= grp_Rayleigh_fu_341_H_mul_x_address0;
        else 
            H_mul_x_address0 <= "XXX";
        end if; 
    end process;


    H_mul_x_ce0_assign_proc : process(grp_Rayleigh_fu_341_H_mul_x_ce0, grp_AWGN_fu_355_din_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_mul_x_ce0 <= grp_AWGN_fu_355_din_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_mul_x_ce0 <= grp_Rayleigh_fu_341_H_mul_x_ce0;
        else 
            H_mul_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    H_mul_x_we0_assign_proc : process(grp_Rayleigh_fu_341_H_mul_x_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_mul_x_we0 <= grp_Rayleigh_fu_341_H_mul_x_we0;
        else 
            H_mul_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_address0_assign_proc : process(grp_Rayleigh_fu_341_H_rvd_address0, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_address0, grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            H_rvd_address0 <= grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_rvd_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_rvd_address0 <= grp_Rayleigh_fu_341_H_rvd_address0;
        else 
            H_rvd_address0 <= "XXXXXX";
        end if; 
    end process;


    H_rvd_ce0_assign_proc : process(grp_Rayleigh_fu_341_H_rvd_ce0, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_ce0, grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            H_rvd_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_H_rvd_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            H_rvd_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_H_rvd_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_rvd_ce0 <= grp_Rayleigh_fu_341_H_rvd_ce0;
        else 
            H_rvd_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_ce1_assign_proc : process(grp_Rayleigh_fu_341_H_rvd_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_rvd_ce1 <= grp_Rayleigh_fu_341_H_rvd_ce1;
        else 
            H_rvd_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_we0_assign_proc : process(grp_Rayleigh_fu_341_H_rvd_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_rvd_we0 <= grp_Rayleigh_fu_341_H_rvd_we0;
        else 
            H_rvd_we0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_we1_assign_proc : process(grp_Rayleigh_fu_341_H_rvd_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            H_rvd_we1 <= grp_Rayleigh_fu_341_H_rvd_we1;
        else 
            H_rvd_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Q_address0_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Q_address0, grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_address0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Q_address0 <= grp_QRD_fu_417_Q_address0;
        else 
            Q_address0 <= "XXXXXX";
        end if; 
    end process;


    Q_ce0_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Q_ce0, grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Q_ce0 <= grp_QRD_fu_417_Q_ce0;
        else 
            Q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce1_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce1 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce1;
        else 
            Q_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce2_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce2, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce2 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce2;
        else 
            Q_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce3_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce3, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce3 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce3;
        else 
            Q_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce4_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce4 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce4;
        else 
            Q_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce5_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce5 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce5;
        else 
            Q_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce6_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce6, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce6 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce6;
        else 
            Q_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    Q_ce7_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            Q_ce7 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_Q_ce7;
        else 
            Q_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    Q_we0_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Q_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Q_we0 <= grp_QRD_fu_417_Q_we0;
        else 
            Q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    R_V_address0_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_R_address0, grp_KBEST_fu_481_R_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            R_V_address0 <= grp_KBEST_fu_481_R_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            R_V_address0 <= grp_QRD_fu_417_R_address0;
        else 
            R_V_address0 <= "XXXXXX";
        end if; 
    end process;


    R_V_ce0_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_R_ce0, grp_KBEST_fu_481_R_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            R_V_ce0 <= grp_KBEST_fu_481_R_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            R_V_ce0 <= grp_QRD_fu_417_R_ce0;
        else 
            R_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    R_V_we0_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_R_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            R_V_we0 <= grp_QRD_fu_417_R_we0;
        else 
            R_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_1_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_address0, grp_QRD_fu_417_Y_1_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_1_address0 <= grp_QRD_fu_417_Y_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_1_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_address0;
        else 
            Y_V_1_address0 <= "XXX";
        end if; 
    end process;


    Y_V_1_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_ce0, grp_QRD_fu_417_Y_1_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_1_ce0 <= grp_QRD_fu_417_Y_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_1_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_ce0;
        else 
            Y_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_1_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_1_ce1 <= grp_QRD_fu_417_Y_1_ce1;
        else 
            Y_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_1_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_1_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_1_we0;
        else 
            Y_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_2_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_address0, grp_QRD_fu_417_Y_2_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_2_address0 <= grp_QRD_fu_417_Y_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_2_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_address0;
        else 
            Y_V_2_address0 <= "XXX";
        end if; 
    end process;


    Y_V_2_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_ce0, grp_QRD_fu_417_Y_2_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_2_ce0 <= grp_QRD_fu_417_Y_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_2_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_ce0;
        else 
            Y_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_2_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_2_ce1 <= grp_QRD_fu_417_Y_2_ce1;
        else 
            Y_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_2_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_2_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_2_we0;
        else 
            Y_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_3_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_address0, grp_QRD_fu_417_Y_3_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_3_address0 <= grp_QRD_fu_417_Y_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_3_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_address0;
        else 
            Y_V_3_address0 <= "XXX";
        end if; 
    end process;


    Y_V_3_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_ce0, grp_QRD_fu_417_Y_3_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_3_ce0 <= grp_QRD_fu_417_Y_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_3_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_ce0;
        else 
            Y_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_3_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_3_ce1 <= grp_QRD_fu_417_Y_3_ce1;
        else 
            Y_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_3_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_3_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_3_we0;
        else 
            Y_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_4_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_address0, grp_QRD_fu_417_Y_4_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_4_address0 <= grp_QRD_fu_417_Y_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_4_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_address0;
        else 
            Y_V_4_address0 <= "XXX";
        end if; 
    end process;


    Y_V_4_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_ce0, grp_QRD_fu_417_Y_4_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_4_ce0 <= grp_QRD_fu_417_Y_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_4_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_ce0;
        else 
            Y_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_4_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_4_ce1 <= grp_QRD_fu_417_Y_4_ce1;
        else 
            Y_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_4_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_4_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_4_we0;
        else 
            Y_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_5_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_address0, grp_QRD_fu_417_Y_5_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_5_address0 <= grp_QRD_fu_417_Y_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_5_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_address0;
        else 
            Y_V_5_address0 <= "XXX";
        end if; 
    end process;


    Y_V_5_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_ce0, grp_QRD_fu_417_Y_5_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_5_ce0 <= grp_QRD_fu_417_Y_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_5_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_ce0;
        else 
            Y_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_5_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_5_ce1 <= grp_QRD_fu_417_Y_5_ce1;
        else 
            Y_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_5_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_5_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_5_we0;
        else 
            Y_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_6_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_address0, grp_QRD_fu_417_Y_6_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_6_address0 <= grp_QRD_fu_417_Y_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_6_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_address0;
        else 
            Y_V_6_address0 <= "XXX";
        end if; 
    end process;


    Y_V_6_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_ce0, grp_QRD_fu_417_Y_6_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_6_ce0 <= grp_QRD_fu_417_Y_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_6_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_ce0;
        else 
            Y_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_6_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_6_ce1 <= grp_QRD_fu_417_Y_6_ce1;
        else 
            Y_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_6_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_6_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_6_we0;
        else 
            Y_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_7_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_address0, grp_QRD_fu_417_Y_7_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_7_address0 <= grp_QRD_fu_417_Y_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_7_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_address0;
        else 
            Y_V_7_address0 <= "XXX";
        end if; 
    end process;


    Y_V_7_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_ce0, grp_QRD_fu_417_Y_7_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_7_ce0 <= grp_QRD_fu_417_Y_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_7_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_ce0;
        else 
            Y_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_7_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_7_ce1 <= grp_QRD_fu_417_Y_7_ce1;
        else 
            Y_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_7_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_7_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_7_we0;
        else 
            Y_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_address0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_address0, grp_QRD_fu_417_Y_0_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_address0 <= grp_QRD_fu_417_Y_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_address0;
        else 
            Y_V_address0 <= "XXX";
        end if; 
    end process;


    Y_V_ce0_assign_proc : process(ap_CS_fsm_state9, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_ce0, grp_QRD_fu_417_Y_0_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_ce0 <= grp_QRD_fu_417_Y_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_ce0;
        else 
            Y_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_ce1_assign_proc : process(ap_CS_fsm_state9, grp_QRD_fu_417_Y_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_V_ce1 <= grp_QRD_fu_417_Y_0_ce1;
        else 
            Y_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Y_V_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_V_we0 <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_Y_V_we0;
        else 
            Y_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_done)
    begin
        if ((grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_KBEST_fu_481_ap_done)
    begin
        if ((grp_KBEST_fu_481_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_Modulation_fu_321_ap_done)
    begin
        if ((grp_Modulation_fu_321_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_QRD_fu_417_ap_done)
    begin
        if ((grp_QRD_fu_417_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_done, grp_Rayleigh_fu_341_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_Rayleigh_fu_341_ap_done = ap_const_logic_0) or (grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_done = ap_const_logic_0));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_AWGN_fu_355_ap_done, grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_done = ap_const_logic_0) or (grp_AWGN_fu_355_ap_done = ap_const_logic_0));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_done, grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_done = ap_const_logic_0) or (grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_KBEST_fu_481_ap_done, ap_CS_fsm_state15)
    begin
        if (((grp_KBEST_fu_481_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_ready_assign_proc : process(grp_KBEST_fu_481_ap_done, ap_CS_fsm_state15)
    begin
        if (((grp_KBEST_fu_481_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_AWGN_fu_355_ap_start <= grp_AWGN_fu_355_ap_start_reg;
    grp_KBEST_fu_481_ap_start <= grp_KBEST_fu_481_ap_start_reg;
    grp_Modulation_fu_321_ap_start <= grp_Modulation_fu_321_ap_start_reg;
    grp_QRD_fu_417_ap_start <= grp_QRD_fu_417_ap_start_reg;
    grp_Rayleigh_fu_341_ap_start <= grp_Rayleigh_fu_341_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_474_2_VITIS_LOOP_475_3_fu_361_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_484_5_VITIS_LOOP_485_6_fu_380_ap_start_reg;

    grp_fu_1081_ce_assign_proc : process(ap_CS_fsm_state2, grp_Modulation_fu_321_grp_fu_1081_p_ce, grp_Rayleigh_fu_341_grp_fu_1081_p_ce, grp_AWGN_fu_355_grp_fu_1081_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1081_ce <= grp_AWGN_fu_355_grp_fu_1081_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1081_ce <= grp_Rayleigh_fu_341_grp_fu_1081_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1081_ce <= grp_Modulation_fu_321_grp_fu_1081_p_ce;
        else 
            grp_fu_1081_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1081_p0_assign_proc : process(ap_CS_fsm_state2, grp_Modulation_fu_321_grp_fu_1081_p_din0, grp_Rayleigh_fu_341_grp_fu_1081_p_din0, grp_AWGN_fu_355_grp_fu_1081_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1081_p0 <= grp_AWGN_fu_355_grp_fu_1081_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1081_p0 <= grp_Rayleigh_fu_341_grp_fu_1081_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1081_p0 <= grp_Modulation_fu_321_grp_fu_1081_p_din0;
        else 
            grp_fu_1081_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1081_p1_assign_proc : process(ap_CS_fsm_state2, grp_Modulation_fu_321_grp_fu_1081_p_din1, grp_Rayleigh_fu_341_grp_fu_1081_p_din1, grp_AWGN_fu_355_grp_fu_1081_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1081_p1 <= grp_AWGN_fu_355_grp_fu_1081_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1081_p1 <= grp_Rayleigh_fu_341_grp_fu_1081_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1081_p1 <= grp_Modulation_fu_321_grp_fu_1081_p_din1;
        else 
            grp_fu_1081_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1085_ce_assign_proc : process(ap_CS_fsm_state2, grp_Modulation_fu_321_grp_fu_1085_p_ce, grp_Rayleigh_fu_341_grp_fu_1085_p_ce, grp_AWGN_fu_355_grp_fu_1085_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1085_ce <= grp_AWGN_fu_355_grp_fu_1085_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1085_ce <= grp_Rayleigh_fu_341_grp_fu_1085_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1085_ce <= grp_Modulation_fu_321_grp_fu_1085_p_ce;
        else 
            grp_fu_1085_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1085_p0_assign_proc : process(ap_CS_fsm_state2, grp_Modulation_fu_321_grp_fu_1085_p_din0, grp_Rayleigh_fu_341_grp_fu_1085_p_din0, grp_AWGN_fu_355_grp_fu_1085_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1085_p0 <= grp_AWGN_fu_355_grp_fu_1085_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1085_p0 <= grp_Rayleigh_fu_341_grp_fu_1085_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1085_p0 <= grp_Modulation_fu_321_grp_fu_1085_p_din0;
        else 
            grp_fu_1085_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1085_p1_assign_proc : process(ap_CS_fsm_state2, grp_Modulation_fu_321_grp_fu_1085_p_din1, grp_Rayleigh_fu_341_grp_fu_1085_p_din1, grp_AWGN_fu_355_grp_fu_1085_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1085_p1 <= grp_AWGN_fu_355_grp_fu_1085_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1085_p1 <= grp_Rayleigh_fu_341_grp_fu_1085_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_1085_p1 <= grp_Modulation_fu_321_grp_fu_1085_p_din1;
        else 
            grp_fu_1085_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1089_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1089_p_ce, grp_AWGN_fu_355_grp_fu_1089_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1089_ce <= grp_AWGN_fu_355_grp_fu_1089_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1089_ce <= grp_Rayleigh_fu_341_grp_fu_1089_p_ce;
        else 
            grp_fu_1089_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1089_opcode_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1089_p_opcode, grp_AWGN_fu_355_grp_fu_1089_p_opcode, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1089_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_AWGN_fu_355_grp_fu_1089_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1089_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Rayleigh_fu_341_grp_fu_1089_p_opcode),2));
        else 
            grp_fu_1089_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1089_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1089_p_din0, grp_AWGN_fu_355_grp_fu_1089_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1089_p0 <= grp_AWGN_fu_355_grp_fu_1089_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1089_p0 <= grp_Rayleigh_fu_341_grp_fu_1089_p_din0;
        else 
            grp_fu_1089_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1089_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1089_p_din1, grp_AWGN_fu_355_grp_fu_1089_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1089_p1 <= grp_AWGN_fu_355_grp_fu_1089_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1089_p1 <= grp_Rayleigh_fu_341_grp_fu_1089_p_din1;
        else 
            grp_fu_1089_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1093_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1093_p_ce, grp_AWGN_fu_355_grp_fu_1093_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1093_ce <= grp_AWGN_fu_355_grp_fu_1093_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1093_ce <= grp_Rayleigh_fu_341_grp_fu_1093_p_ce;
        else 
            grp_fu_1093_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1093_opcode_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1093_p_opcode, grp_AWGN_fu_355_grp_fu_1093_p_opcode, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1093_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_AWGN_fu_355_grp_fu_1093_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1093_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Rayleigh_fu_341_grp_fu_1093_p_opcode),2));
        else 
            grp_fu_1093_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1093_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1093_p_din0, grp_AWGN_fu_355_grp_fu_1093_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1093_p0 <= grp_AWGN_fu_355_grp_fu_1093_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1093_p0 <= grp_Rayleigh_fu_341_grp_fu_1093_p_din0;
        else 
            grp_fu_1093_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1093_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1093_p_din1, grp_AWGN_fu_355_grp_fu_1093_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1093_p1 <= grp_AWGN_fu_355_grp_fu_1093_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1093_p1 <= grp_Rayleigh_fu_341_grp_fu_1093_p_din1;
        else 
            grp_fu_1093_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1097_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1097_p_ce, grp_AWGN_fu_355_grp_fu_1097_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1097_ce <= grp_AWGN_fu_355_grp_fu_1097_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1097_ce <= grp_Rayleigh_fu_341_grp_fu_1097_p_ce;
        else 
            grp_fu_1097_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1097_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1097_p_din0, grp_AWGN_fu_355_grp_fu_1097_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1097_p0 <= grp_AWGN_fu_355_grp_fu_1097_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1097_p0 <= grp_Rayleigh_fu_341_grp_fu_1097_p_din0;
        else 
            grp_fu_1097_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1097_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1097_p_din1, grp_AWGN_fu_355_grp_fu_1097_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1097_p1 <= grp_AWGN_fu_355_grp_fu_1097_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1097_p1 <= grp_Rayleigh_fu_341_grp_fu_1097_p_din1;
        else 
            grp_fu_1097_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1101_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1101_p_ce, grp_AWGN_fu_355_grp_fu_1101_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1101_ce <= grp_AWGN_fu_355_grp_fu_1101_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1101_ce <= grp_Rayleigh_fu_341_grp_fu_1101_p_ce;
        else 
            grp_fu_1101_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1101_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1101_p_din0, grp_AWGN_fu_355_grp_fu_1101_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1101_p0 <= grp_AWGN_fu_355_grp_fu_1101_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1101_p0 <= grp_Rayleigh_fu_341_grp_fu_1101_p_din0;
        else 
            grp_fu_1101_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1101_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1101_p_din1, grp_AWGN_fu_355_grp_fu_1101_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1101_p1 <= grp_AWGN_fu_355_grp_fu_1101_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1101_p1 <= grp_Rayleigh_fu_341_grp_fu_1101_p_din1;
        else 
            grp_fu_1101_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1105_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1105_p_ce, grp_AWGN_fu_355_grp_fu_1105_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1105_ce <= grp_AWGN_fu_355_grp_fu_1105_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1105_ce <= grp_Rayleigh_fu_341_grp_fu_1105_p_ce;
        else 
            grp_fu_1105_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1105_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1105_p_din0, grp_AWGN_fu_355_grp_fu_1105_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1105_p0 <= grp_AWGN_fu_355_grp_fu_1105_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1105_p0 <= grp_Rayleigh_fu_341_grp_fu_1105_p_din0;
        else 
            grp_fu_1105_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1105_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1105_p_din1, grp_AWGN_fu_355_grp_fu_1105_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1105_p1 <= grp_AWGN_fu_355_grp_fu_1105_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1105_p1 <= grp_Rayleigh_fu_341_grp_fu_1105_p_din1;
        else 
            grp_fu_1105_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1109_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1109_p_ce, grp_AWGN_fu_355_grp_fu_1109_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1109_ce <= grp_AWGN_fu_355_grp_fu_1109_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1109_ce <= grp_Rayleigh_fu_341_grp_fu_1109_p_ce;
        else 
            grp_fu_1109_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1109_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1109_p_din0, grp_AWGN_fu_355_grp_fu_1109_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1109_p0 <= grp_AWGN_fu_355_grp_fu_1109_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1109_p0 <= grp_Rayleigh_fu_341_grp_fu_1109_p_din0;
        else 
            grp_fu_1109_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1109_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1109_p_din1, grp_AWGN_fu_355_grp_fu_1109_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1109_p1 <= grp_AWGN_fu_355_grp_fu_1109_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1109_p1 <= grp_Rayleigh_fu_341_grp_fu_1109_p_din1;
        else 
            grp_fu_1109_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1113_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1113_p_ce, grp_AWGN_fu_355_grp_fu_1113_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1113_ce <= grp_AWGN_fu_355_grp_fu_1113_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1113_ce <= grp_Rayleigh_fu_341_grp_fu_1113_p_ce;
        else 
            grp_fu_1113_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1113_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1113_p_din0, grp_AWGN_fu_355_grp_fu_1113_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1113_p0 <= grp_AWGN_fu_355_grp_fu_1113_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1113_p0 <= grp_Rayleigh_fu_341_grp_fu_1113_p_din0;
        else 
            grp_fu_1113_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1113_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1113_p_din1, grp_AWGN_fu_355_grp_fu_1113_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1113_p1 <= grp_AWGN_fu_355_grp_fu_1113_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1113_p1 <= grp_Rayleigh_fu_341_grp_fu_1113_p_din1;
        else 
            grp_fu_1113_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1117_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1117_p_ce, grp_AWGN_fu_355_grp_fu_1117_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1117_ce <= grp_AWGN_fu_355_grp_fu_1117_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1117_ce <= grp_Rayleigh_fu_341_grp_fu_1117_p_ce;
        else 
            grp_fu_1117_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1117_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1117_p_din0, grp_AWGN_fu_355_grp_fu_1117_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1117_p0 <= grp_AWGN_fu_355_grp_fu_1117_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1117_p0 <= grp_Rayleigh_fu_341_grp_fu_1117_p_din0;
        else 
            grp_fu_1117_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1117_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1117_p_din1, grp_AWGN_fu_355_grp_fu_1117_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1117_p1 <= grp_AWGN_fu_355_grp_fu_1117_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1117_p1 <= grp_Rayleigh_fu_341_grp_fu_1117_p_din1;
        else 
            grp_fu_1117_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1121_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1121_p_ce, grp_AWGN_fu_355_grp_fu_1121_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1121_ce <= grp_AWGN_fu_355_grp_fu_1121_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1121_ce <= grp_Rayleigh_fu_341_grp_fu_1121_p_ce;
        else 
            grp_fu_1121_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1121_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1121_p_din0, grp_AWGN_fu_355_grp_fu_1121_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1121_p0 <= grp_AWGN_fu_355_grp_fu_1121_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1121_p0 <= grp_Rayleigh_fu_341_grp_fu_1121_p_din0;
        else 
            grp_fu_1121_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1121_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1121_p_din1, grp_AWGN_fu_355_grp_fu_1121_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1121_p1 <= grp_AWGN_fu_355_grp_fu_1121_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1121_p1 <= grp_Rayleigh_fu_341_grp_fu_1121_p_din1;
        else 
            grp_fu_1121_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1125_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1125_p_ce, grp_AWGN_fu_355_grp_fu_1125_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1125_ce <= grp_AWGN_fu_355_grp_fu_1125_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1125_ce <= grp_Rayleigh_fu_341_grp_fu_1125_p_ce;
        else 
            grp_fu_1125_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1125_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1125_p_din0, grp_AWGN_fu_355_grp_fu_1125_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1125_p0 <= grp_AWGN_fu_355_grp_fu_1125_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1125_p0 <= grp_Rayleigh_fu_341_grp_fu_1125_p_din0;
        else 
            grp_fu_1125_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1125_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1125_p_din1, grp_AWGN_fu_355_grp_fu_1125_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1125_p1 <= grp_AWGN_fu_355_grp_fu_1125_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1125_p1 <= grp_Rayleigh_fu_341_grp_fu_1125_p_din1;
        else 
            grp_fu_1125_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1129_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1129_p_ce, grp_AWGN_fu_355_grp_fu_1129_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1129_ce <= grp_AWGN_fu_355_grp_fu_1129_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1129_ce <= grp_Rayleigh_fu_341_grp_fu_1129_p_ce;
        else 
            grp_fu_1129_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1129_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1129_p_din0, grp_AWGN_fu_355_grp_fu_1129_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1129_p0 <= grp_AWGN_fu_355_grp_fu_1129_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1129_p0 <= grp_Rayleigh_fu_341_grp_fu_1129_p_din0;
        else 
            grp_fu_1129_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1129_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1129_p_din1, grp_AWGN_fu_355_grp_fu_1129_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1129_p1 <= grp_AWGN_fu_355_grp_fu_1129_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1129_p1 <= grp_Rayleigh_fu_341_grp_fu_1129_p_din1;
        else 
            grp_fu_1129_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1133_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1133_p_ce, grp_AWGN_fu_355_grp_fu_1133_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1133_ce <= grp_AWGN_fu_355_grp_fu_1133_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1133_ce <= grp_Rayleigh_fu_341_grp_fu_1133_p_ce;
        else 
            grp_fu_1133_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1133_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1133_p_din0, grp_AWGN_fu_355_grp_fu_1133_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1133_p0 <= grp_AWGN_fu_355_grp_fu_1133_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1133_p0 <= grp_Rayleigh_fu_341_grp_fu_1133_p_din0;
        else 
            grp_fu_1133_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1133_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1133_p_din1, grp_AWGN_fu_355_grp_fu_1133_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1133_p1 <= grp_AWGN_fu_355_grp_fu_1133_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1133_p1 <= grp_Rayleigh_fu_341_grp_fu_1133_p_din1;
        else 
            grp_fu_1133_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1137_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1137_p_ce, grp_AWGN_fu_355_grp_fu_1137_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1137_ce <= grp_AWGN_fu_355_grp_fu_1137_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1137_ce <= grp_Rayleigh_fu_341_grp_fu_1137_p_ce;
        else 
            grp_fu_1137_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1137_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1137_p_din0, grp_AWGN_fu_355_grp_fu_1137_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1137_p0 <= grp_AWGN_fu_355_grp_fu_1137_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1137_p0 <= grp_Rayleigh_fu_341_grp_fu_1137_p_din0;
        else 
            grp_fu_1137_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1137_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1137_p_din1, grp_AWGN_fu_355_grp_fu_1137_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1137_p1 <= grp_AWGN_fu_355_grp_fu_1137_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1137_p1 <= grp_Rayleigh_fu_341_grp_fu_1137_p_din1;
        else 
            grp_fu_1137_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1141_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1141_p_ce, grp_AWGN_fu_355_grp_fu_1141_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1141_ce <= grp_AWGN_fu_355_grp_fu_1141_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1141_ce <= grp_Rayleigh_fu_341_grp_fu_1141_p_ce;
        else 
            grp_fu_1141_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1141_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1141_p_din0, grp_AWGN_fu_355_grp_fu_1141_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1141_p0 <= grp_AWGN_fu_355_grp_fu_1141_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1141_p0 <= grp_Rayleigh_fu_341_grp_fu_1141_p_din0;
        else 
            grp_fu_1141_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1141_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1141_p_din1, grp_AWGN_fu_355_grp_fu_1141_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1141_p1 <= grp_AWGN_fu_355_grp_fu_1141_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1141_p1 <= grp_Rayleigh_fu_341_grp_fu_1141_p_din1;
        else 
            grp_fu_1141_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1145_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1145_p_ce, grp_AWGN_fu_355_grp_fu_1145_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1145_ce <= grp_AWGN_fu_355_grp_fu_1145_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1145_ce <= grp_Rayleigh_fu_341_grp_fu_1145_p_ce;
        else 
            grp_fu_1145_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1145_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1145_p_din0, grp_AWGN_fu_355_grp_fu_1145_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1145_p0 <= grp_AWGN_fu_355_grp_fu_1145_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1145_p0 <= grp_Rayleigh_fu_341_grp_fu_1145_p_din0;
        else 
            grp_fu_1145_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1145_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1145_p_din1, grp_AWGN_fu_355_grp_fu_1145_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1145_p1 <= grp_AWGN_fu_355_grp_fu_1145_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1145_p1 <= grp_Rayleigh_fu_341_grp_fu_1145_p_din1;
        else 
            grp_fu_1145_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1149_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1149_p_ce, grp_AWGN_fu_355_grp_fu_1149_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1149_ce <= grp_AWGN_fu_355_grp_fu_1149_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1149_ce <= grp_Rayleigh_fu_341_grp_fu_1149_p_ce;
        else 
            grp_fu_1149_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1149_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1149_p_din0, grp_AWGN_fu_355_grp_fu_1149_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1149_p0 <= grp_AWGN_fu_355_grp_fu_1149_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1149_p0 <= grp_Rayleigh_fu_341_grp_fu_1149_p_din0;
        else 
            grp_fu_1149_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1149_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1149_p_din1, grp_AWGN_fu_355_grp_fu_1149_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1149_p1 <= grp_AWGN_fu_355_grp_fu_1149_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1149_p1 <= grp_Rayleigh_fu_341_grp_fu_1149_p_din1;
        else 
            grp_fu_1149_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1153_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1153_p_ce, grp_AWGN_fu_355_grp_fu_1153_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1153_ce <= grp_AWGN_fu_355_grp_fu_1153_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1153_ce <= grp_Rayleigh_fu_341_grp_fu_1153_p_ce;
        else 
            grp_fu_1153_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1153_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1153_p_din0, grp_AWGN_fu_355_grp_fu_1153_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1153_p0 <= grp_AWGN_fu_355_grp_fu_1153_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1153_p0 <= grp_Rayleigh_fu_341_grp_fu_1153_p_din0;
        else 
            grp_fu_1153_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1153_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1153_p_din1, grp_AWGN_fu_355_grp_fu_1153_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1153_p1 <= grp_AWGN_fu_355_grp_fu_1153_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1153_p1 <= grp_Rayleigh_fu_341_grp_fu_1153_p_din1;
        else 
            grp_fu_1153_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1157_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1157_p_ce, grp_AWGN_fu_355_grp_fu_1157_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1157_ce <= grp_AWGN_fu_355_grp_fu_1157_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1157_ce <= grp_Rayleigh_fu_341_grp_fu_1157_p_ce;
        else 
            grp_fu_1157_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1157_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1157_p_din0, grp_AWGN_fu_355_grp_fu_1157_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1157_p0 <= grp_AWGN_fu_355_grp_fu_1157_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1157_p0 <= grp_Rayleigh_fu_341_grp_fu_1157_p_din0;
        else 
            grp_fu_1157_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1157_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1157_p_din1, grp_AWGN_fu_355_grp_fu_1157_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1157_p1 <= grp_AWGN_fu_355_grp_fu_1157_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1157_p1 <= grp_Rayleigh_fu_341_grp_fu_1157_p_din1;
        else 
            grp_fu_1157_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1161_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1161_p_ce, grp_AWGN_fu_355_grp_fu_1161_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1161_ce <= grp_AWGN_fu_355_grp_fu_1161_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1161_ce <= grp_Rayleigh_fu_341_grp_fu_1161_p_ce;
        else 
            grp_fu_1161_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1161_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1161_p_din0, grp_AWGN_fu_355_grp_fu_1161_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1161_p0 <= grp_AWGN_fu_355_grp_fu_1161_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1161_p0 <= grp_Rayleigh_fu_341_grp_fu_1161_p_din0;
        else 
            grp_fu_1161_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1161_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1161_p_din1, grp_AWGN_fu_355_grp_fu_1161_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1161_p1 <= grp_AWGN_fu_355_grp_fu_1161_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1161_p1 <= grp_Rayleigh_fu_341_grp_fu_1161_p_din1;
        else 
            grp_fu_1161_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1165_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1165_p_ce, grp_AWGN_fu_355_grp_fu_1165_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1165_ce <= grp_AWGN_fu_355_grp_fu_1165_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1165_ce <= grp_Rayleigh_fu_341_grp_fu_1165_p_ce;
        else 
            grp_fu_1165_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1165_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1165_p_din0, grp_AWGN_fu_355_grp_fu_1165_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1165_p0 <= grp_AWGN_fu_355_grp_fu_1165_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1165_p0 <= grp_Rayleigh_fu_341_grp_fu_1165_p_din0;
        else 
            grp_fu_1165_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1165_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1165_p_din1, grp_AWGN_fu_355_grp_fu_1165_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1165_p1 <= grp_AWGN_fu_355_grp_fu_1165_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1165_p1 <= grp_Rayleigh_fu_341_grp_fu_1165_p_din1;
        else 
            grp_fu_1165_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1169_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1169_p_ce, grp_AWGN_fu_355_grp_fu_1169_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1169_ce <= grp_AWGN_fu_355_grp_fu_1169_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1169_ce <= grp_Rayleigh_fu_341_grp_fu_1169_p_ce;
        else 
            grp_fu_1169_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1169_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1169_p_din0, grp_AWGN_fu_355_grp_fu_1169_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1169_p0 <= grp_AWGN_fu_355_grp_fu_1169_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1169_p0 <= grp_Rayleigh_fu_341_grp_fu_1169_p_din0;
        else 
            grp_fu_1169_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1169_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1169_p_din1, grp_AWGN_fu_355_grp_fu_1169_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1169_p1 <= grp_AWGN_fu_355_grp_fu_1169_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1169_p1 <= grp_Rayleigh_fu_341_grp_fu_1169_p_din1;
        else 
            grp_fu_1169_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1173_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1173_p_ce, grp_AWGN_fu_355_grp_fu_1173_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1173_ce <= grp_AWGN_fu_355_grp_fu_1173_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1173_ce <= grp_Rayleigh_fu_341_grp_fu_1173_p_ce;
        else 
            grp_fu_1173_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1173_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1173_p_din0, grp_AWGN_fu_355_grp_fu_1173_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1173_p0 <= grp_AWGN_fu_355_grp_fu_1173_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1173_p0 <= grp_Rayleigh_fu_341_grp_fu_1173_p_din0;
        else 
            grp_fu_1173_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1173_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1173_p_din1, grp_AWGN_fu_355_grp_fu_1173_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1173_p1 <= grp_AWGN_fu_355_grp_fu_1173_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1173_p1 <= grp_Rayleigh_fu_341_grp_fu_1173_p_din1;
        else 
            grp_fu_1173_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1177_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1177_p_ce, grp_AWGN_fu_355_grp_fu_1177_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1177_ce <= grp_AWGN_fu_355_grp_fu_1177_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1177_ce <= grp_Rayleigh_fu_341_grp_fu_1177_p_ce;
        else 
            grp_fu_1177_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1177_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1177_p_din0, grp_AWGN_fu_355_grp_fu_1177_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1177_p0 <= grp_AWGN_fu_355_grp_fu_1177_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1177_p0 <= grp_Rayleigh_fu_341_grp_fu_1177_p_din0;
        else 
            grp_fu_1177_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1177_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1177_p_din1, grp_AWGN_fu_355_grp_fu_1177_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1177_p1 <= grp_AWGN_fu_355_grp_fu_1177_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1177_p1 <= grp_Rayleigh_fu_341_grp_fu_1177_p_din1;
        else 
            grp_fu_1177_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1181_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1181_p_ce, grp_AWGN_fu_355_grp_fu_1181_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1181_ce <= grp_AWGN_fu_355_grp_fu_1181_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1181_ce <= grp_Rayleigh_fu_341_grp_fu_1181_p_ce;
        else 
            grp_fu_1181_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1181_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1181_p_din0, grp_AWGN_fu_355_grp_fu_1181_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1181_p0 <= grp_AWGN_fu_355_grp_fu_1181_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1181_p0 <= grp_Rayleigh_fu_341_grp_fu_1181_p_din0;
        else 
            grp_fu_1181_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1181_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1181_p_din1, grp_AWGN_fu_355_grp_fu_1181_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1181_p1 <= grp_AWGN_fu_355_grp_fu_1181_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1181_p1 <= grp_Rayleigh_fu_341_grp_fu_1181_p_din1;
        else 
            grp_fu_1181_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1185_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1185_p_ce, grp_AWGN_fu_355_grp_fu_1185_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1185_ce <= grp_AWGN_fu_355_grp_fu_1185_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1185_ce <= grp_Rayleigh_fu_341_grp_fu_1185_p_ce;
        else 
            grp_fu_1185_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1185_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1185_p_din0, grp_AWGN_fu_355_grp_fu_1185_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1185_p0 <= grp_AWGN_fu_355_grp_fu_1185_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1185_p0 <= grp_Rayleigh_fu_341_grp_fu_1185_p_din0;
        else 
            grp_fu_1185_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1185_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1185_p_din1, grp_AWGN_fu_355_grp_fu_1185_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1185_p1 <= grp_AWGN_fu_355_grp_fu_1185_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1185_p1 <= grp_Rayleigh_fu_341_grp_fu_1185_p_din1;
        else 
            grp_fu_1185_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1189_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1189_p_ce, grp_AWGN_fu_355_grp_fu_1189_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1189_ce <= grp_AWGN_fu_355_grp_fu_1189_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1189_ce <= grp_Rayleigh_fu_341_grp_fu_1189_p_ce;
        else 
            grp_fu_1189_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1189_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1189_p_din0, grp_AWGN_fu_355_grp_fu_1189_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1189_p0 <= grp_AWGN_fu_355_grp_fu_1189_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1189_p0 <= grp_Rayleigh_fu_341_grp_fu_1189_p_din0;
        else 
            grp_fu_1189_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1189_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1189_p_din1, grp_AWGN_fu_355_grp_fu_1189_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1189_p1 <= grp_AWGN_fu_355_grp_fu_1189_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1189_p1 <= grp_Rayleigh_fu_341_grp_fu_1189_p_din1;
        else 
            grp_fu_1189_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1193_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1193_p_ce, grp_AWGN_fu_355_grp_fu_1193_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1193_ce <= grp_AWGN_fu_355_grp_fu_1193_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1193_ce <= grp_Rayleigh_fu_341_grp_fu_1193_p_ce;
        else 
            grp_fu_1193_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1193_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1193_p_din0, grp_AWGN_fu_355_grp_fu_1193_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1193_p0 <= grp_AWGN_fu_355_grp_fu_1193_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1193_p0 <= grp_Rayleigh_fu_341_grp_fu_1193_p_din0;
        else 
            grp_fu_1193_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1193_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1193_p_din1, grp_AWGN_fu_355_grp_fu_1193_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1193_p1 <= grp_AWGN_fu_355_grp_fu_1193_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1193_p1 <= grp_Rayleigh_fu_341_grp_fu_1193_p_din1;
        else 
            grp_fu_1193_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1197_ce_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1197_p_ce, grp_AWGN_fu_355_grp_fu_1197_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1197_ce <= grp_AWGN_fu_355_grp_fu_1197_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1197_ce <= grp_Rayleigh_fu_341_grp_fu_1197_p_ce;
        else 
            grp_fu_1197_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1197_p0_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1197_p_din0, grp_AWGN_fu_355_grp_fu_1197_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1197_p0 <= grp_AWGN_fu_355_grp_fu_1197_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1197_p0 <= grp_Rayleigh_fu_341_grp_fu_1197_p_din0;
        else 
            grp_fu_1197_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1197_p1_assign_proc : process(grp_Rayleigh_fu_341_grp_fu_1197_p_din1, grp_AWGN_fu_355_grp_fu_1197_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_1197_p1 <= grp_AWGN_fu_355_grp_fu_1197_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_1197_p1 <= grp_Rayleigh_fu_341_grp_fu_1197_p_din1;
        else 
            grp_fu_1197_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_r_address0 <= grp_KBEST_fu_481_out_r_address0;
    out_r_ce0 <= grp_KBEST_fu_481_out_r_ce0;
    out_r_d0 <= grp_KBEST_fu_481_out_r_d0;
    out_r_we0 <= grp_KBEST_fu_481_out_r_we0;
    xxi_address0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_address0;
    xxi_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_ce0;
    xxi_d0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_d0;
    xxi_we0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxi_we0;
    xxr_address0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_address0;
    xxr_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_ce0;
    xxr_d0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_d0;
    xxr_we0 <= grp_TOP_Pipeline_VITIS_LOOP_453_1_fu_325_xxr_we0;

    y_address0_assign_proc : process(grp_AWGN_fu_355_dout_address0, grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_address0 <= grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            y_address0 <= grp_AWGN_fu_355_dout_address0;
        else 
            y_address0 <= "XXX";
        end if; 
    end process;


    y_ce0_assign_proc : process(grp_AWGN_fu_355_dout_ce0, grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            y_ce0 <= grp_AWGN_fu_355_dout_ce0;
        else 
            y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_hat_V_address0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_address0, grp_KBEST_fu_481_y_hat_address0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            y_hat_V_address0 <= grp_KBEST_fu_481_y_hat_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            y_hat_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_address0;
        else 
            y_hat_V_address0 <= "XXX";
        end if; 
    end process;


    y_hat_V_ce0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_ce0, grp_KBEST_fu_481_y_hat_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            y_hat_V_ce0 <= grp_KBEST_fu_481_y_hat_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            y_hat_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_ce0;
        else 
            y_hat_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_hat_V_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            y_hat_V_we0 <= grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_465_y_hat_V_we0;
        else 
            y_hat_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_receive_V_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            y_receive_V_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            y_receive_V_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            y_receive_V_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_receive_V_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_receive_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_address0;
        else 
            y_receive_V_address0 <= "XXX";
        end if; 
    end process;


    y_receive_V_address1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            y_receive_V_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            y_receive_V_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            y_receive_V_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_receive_V_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            y_receive_V_address1 <= "XXX";
        end if; 
    end process;


    y_receive_V_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_ce0, grp_QRD_fu_417_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((grp_QRD_fu_417_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            y_receive_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_receive_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_ce0;
        else 
            y_receive_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_receive_V_ce1_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, grp_QRD_fu_417_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((grp_QRD_fu_417_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            y_receive_V_ce1 <= ap_const_logic_1;
        else 
            y_receive_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    y_receive_V_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            y_receive_V_we0 <= grp_TOP_Pipeline_VITIS_LOOP_480_4_fu_374_y_receive_V_we0;
        else 
            y_receive_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_we0_assign_proc : process(grp_AWGN_fu_355_dout_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            y_we0 <= grp_AWGN_fu_355_dout_we0;
        else 
            y_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
