INTSTYLE=impact
INFILE=C:\Users\redbr\Desktop\fpga-files\VERILOG PROJECTS\z80-Led-Test\impact.xsl
OUTFILE=C:\Users\redbr\Desktop\fpga-files\VERILOG PROJECTS\z80-Led-Test\impact.xsl
FAMILY=Multiple
PART=Multiple
WORKINGDIR=C:\Users\redbr\Desktop\fpga-files\VERILOG PROJECTS\z80-Led-Test
LICENSE=iMPACT
USER_INFO=iMPACT
