--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.493ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[0].U_TQ (SLICE_X40Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_2 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_2 to ila/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y70.YQ      Tcko                  0.652   rotary/quad_count<2>
                                                       rotary/quad_count_2
    SLICE_X40Y47.BY      net (fanout=11)       9.459   rotary/quad_count<2>
    SLICE_X40Y47.CLK     Tdick                 0.382   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     10.493ns (1.034ns logic, 9.459ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X46Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_5 to ila/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.XQ      Tcko                  0.592   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X46Y47.BX      net (fanout=10)       8.100   rotary/quad_count<5>
    SLICE_X46Y47.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      9.052ns (0.952ns logic, 8.100ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[1].U_TQ (SLICE_X40Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_3 to ila/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.XQ      Tcko                  0.592   rotary/quad_count<3>
                                                       rotary/quad_count_3
    SLICE_X40Y47.BX      net (fanout=12)       6.342   rotary/quad_count<3>
    SLICE_X40Y47.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[1].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      7.294ns (0.952ns logic, 6.342ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[2].U_TQ (SLICE_X46Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_4 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 0)
  Clock Path Skew:      2.375ns (1.642 - -0.733)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_4 to ila/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.YQ      Tcko                  0.522   rotary/quad_count<5>
                                                       rotary/quad_count_4
    SLICE_X46Y47.BY      net (fanout=11)       1.870   rotary/quad_count<4>
    SLICE_X46Y47.CLK     Tckdi       (-Th)    -0.152   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[2].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.674ns logic, 1.870ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X40Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[1].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.XQ      Tcko                  0.474   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[1].U_TQ
    SLICE_X40Y45.BX      net (fanout=2)        0.382   ila/U0/iTRIG_IN<1>
    SLICE_X40Y45.CLK     Tdh         (-Th)     0.149   ila/U0/I_NO_D.U_ILA/iDATA<1>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.325ns logic, 0.382ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X40Y45.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[0].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y47.YQ      Tcko                  0.522   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[0].U_TQ
    SLICE_X40Y45.BY      net (fanout=2)        0.397   ila/U0/iTRIG_IN<0>
    SLICE_X40Y45.CLK     Tdh         (-Th)     0.127   ila/U0/I_NO_D.U_ILA/iDATA<1>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.395ns logic, 0.397ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLK0_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 
20 nS  HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1185 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.618ns.
--------------------------------------------------------------------------------

Paths for end point debounce_ROTCTR/sync_out (SLICE_X44Y49.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_5 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.618ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_5 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.XQ      Tcko                  0.592   debounce_ROTCTR/count<5>
                                                       debounce_ROTCTR/count_5
    SLICE_X16Y19.F2      net (fanout=2)        0.728   debounce_ROTCTR/count<5>
    SLICE_X16Y19.X       Tilo                  0.759   debounce_ROTCTR/out16
                                                       debounce_ROTCTR/out16
    SLICE_X14Y18.G2      net (fanout=1)        0.434   debounce_ROTCTR/out16
    SLICE_X14Y18.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X44Y49.CE      net (fanout=16)       2.791   debounce_ROTCTR/count_MAX
    SLICE_X44Y49.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.618ns (2.665ns logic, 3.953ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_14 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.572ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_14 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.652   debounce_ROTCTR/count<1>
                                                       debounce_ROTCTR/count_14
    SLICE_X16Y19.F3      net (fanout=2)        0.622   debounce_ROTCTR/count<14>
    SLICE_X16Y19.X       Tilo                  0.759   debounce_ROTCTR/out16
                                                       debounce_ROTCTR/out16
    SLICE_X14Y18.G2      net (fanout=1)        0.434   debounce_ROTCTR/out16
    SLICE_X14Y18.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X44Y49.CE      net (fanout=16)       2.791   debounce_ROTCTR/count_MAX
    SLICE_X44Y49.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (2.725ns logic, 3.847ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_2 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_2 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.YQ      Tcko                  0.652   debounce_ROTCTR/count<3>
                                                       debounce_ROTCTR/count_2
    SLICE_X14Y16.F2      net (fanout=2)        0.498   debounce_ROTCTR/count<2>
    SLICE_X14Y16.X       Tilo                  0.759   debounce_ROTCTR/out13
                                                       debounce_ROTCTR/out13
    SLICE_X14Y18.G1      net (fanout=1)        0.411   debounce_ROTCTR/out13
    SLICE_X14Y18.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X44Y49.CE      net (fanout=16)       2.791   debounce_ROTCTR/count_MAX
    SLICE_X44Y49.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.425ns (2.725ns logic, 3.700ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/count_9 (SLICE_X12Y73.F2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_8 (FF)
  Destination:          debounce_ROTB/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_8 to debounce_ROTB/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y73.YQ      Tcko                  0.652   debounce_ROTB/count<9>
                                                       debounce_ROTB/count_8
    SLICE_X12Y76.F4      net (fanout=2)        0.945   debounce_ROTB/count<8>
    SLICE_X12Y76.X       Tilo                  0.759   debounce_ROTB/out1
                                                       debounce_ROTB/out1
    SLICE_X12Y68.G1      net (fanout=1)        0.747   debounce_ROTB/out1
    SLICE_X12Y68.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X12Y73.F2      net (fanout=16)       1.525   debounce_ROTB/count_MAX
    SLICE_X12Y73.CLK     Tfck                  0.892   debounce_ROTB/count<9>
                                                       debounce_ROTB/Mcount_count_eqn_91
                                                       debounce_ROTB/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (3.062ns logic, 3.217ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_1 (FF)
  Destination:          debounce_ROTB/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_1 to debounce_ROTB/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y77.YQ      Tcko                  0.652   debounce_ROTB/count<14>
                                                       debounce_ROTB/count_1
    SLICE_X12Y69.F4      net (fanout=2)        1.145   debounce_ROTB/count<1>
    SLICE_X12Y69.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X12Y68.G2      net (fanout=1)        0.110   debounce_ROTB/out13
    SLICE_X12Y68.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X12Y73.F2      net (fanout=16)       1.525   debounce_ROTB/count_MAX
    SLICE_X12Y73.CLK     Tfck                  0.892   debounce_ROTB/count<9>
                                                       debounce_ROTB/Mcount_count_eqn_91
                                                       debounce_ROTB/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (3.062ns logic, 2.780ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_12 (FF)
  Destination:          debounce_ROTB/count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_12 to debounce_ROTB/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.652   debounce_ROTB/count<13>
                                                       debounce_ROTB/count_12
    SLICE_X12Y76.F1      net (fanout=2)        0.483   debounce_ROTB/count<12>
    SLICE_X12Y76.X       Tilo                  0.759   debounce_ROTB/out1
                                                       debounce_ROTB/out1
    SLICE_X12Y68.G1      net (fanout=1)        0.747   debounce_ROTB/out1
    SLICE_X12Y68.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X12Y73.F2      net (fanout=16)       1.525   debounce_ROTB/count_MAX
    SLICE_X12Y73.CLK     Tfck                  0.892   debounce_ROTB/count<9>
                                                       debounce_ROTB/Mcount_count_eqn_91
                                                       debounce_ROTB/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (3.062ns logic, 2.755ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/count_6 (SLICE_X12Y72.G1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_8 (FF)
  Destination:          debounce_ROTB/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.038ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_8 to debounce_ROTB/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y73.YQ      Tcko                  0.652   debounce_ROTB/count<9>
                                                       debounce_ROTB/count_8
    SLICE_X12Y76.F4      net (fanout=2)        0.945   debounce_ROTB/count<8>
    SLICE_X12Y76.X       Tilo                  0.759   debounce_ROTB/out1
                                                       debounce_ROTB/out1
    SLICE_X12Y68.G1      net (fanout=1)        0.747   debounce_ROTB/out1
    SLICE_X12Y68.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X12Y72.G1      net (fanout=16)       1.284   debounce_ROTB/count_MAX
    SLICE_X12Y72.CLK     Tgck                  0.892   debounce_ROTB/count<7>
                                                       debounce_ROTB/Mcount_count_eqn_61
                                                       debounce_ROTB/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (3.062ns logic, 2.976ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_1 (FF)
  Destination:          debounce_ROTB/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_1 to debounce_ROTB/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y77.YQ      Tcko                  0.652   debounce_ROTB/count<14>
                                                       debounce_ROTB/count_1
    SLICE_X12Y69.F4      net (fanout=2)        1.145   debounce_ROTB/count<1>
    SLICE_X12Y69.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X12Y68.G2      net (fanout=1)        0.110   debounce_ROTB/out13
    SLICE_X12Y68.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X12Y72.G1      net (fanout=16)       1.284   debounce_ROTB/count_MAX
    SLICE_X12Y72.CLK     Tgck                  0.892   debounce_ROTB/count<7>
                                                       debounce_ROTB/Mcount_count_eqn_61
                                                       debounce_ROTB/count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (3.062ns logic, 2.539ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_12 (FF)
  Destination:          debounce_ROTB/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_12 to debounce_ROTB/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y74.YQ      Tcko                  0.652   debounce_ROTB/count<13>
                                                       debounce_ROTB/count_12
    SLICE_X12Y76.F1      net (fanout=2)        0.483   debounce_ROTB/count<12>
    SLICE_X12Y76.X       Tilo                  0.759   debounce_ROTB/out1
                                                       debounce_ROTB/out1
    SLICE_X12Y68.G1      net (fanout=1)        0.747   debounce_ROTB/out1
    SLICE_X12Y68.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X12Y72.G1      net (fanout=16)       1.284   debounce_ROTB/count_MAX
    SLICE_X12Y72.CLK     Tgck                  0.892   debounce_ROTB/count<7>
                                                       debounce_ROTB/Mcount_count_eqn_61
                                                       debounce_ROTB/count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (3.062ns logic, 2.514ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_5 (SLICE_X38Y71.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_5 (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_5 to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.XQ      Tcko                  0.474   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X38Y71.F2      net (fanout=10)       0.387   rotary/quad_count<5>
    SLICE_X38Y71.CLK     Tckf        (-Th)    -0.560   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (1.034ns logic, 0.387ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/sync_out (SLICE_X45Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTB/q_1 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.066 - 0.067)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTB/q_1 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.YQ      Tcko                  0.470   debounce_ROTB/q_1
                                                       debounce_ROTB/q_1
    SLICE_X45Y67.BY      net (fanout=1)        0.817   debounce_ROTB/q_1
    SLICE_X45Y67.CLK     Tckdi       (-Th)    -0.135   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.605ns logic, 0.817ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point rotary/current_state_FSM_FFd2 (SLICE_X43Y67.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTB/sync_out (FF)
  Destination:          rotary/current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.029 - 0.022)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTB/sync_out to rotary/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y67.YQ      Tcko                  0.470   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    SLICE_X43Y67.F3      net (fanout=4)        0.452   debounce_ROTB/sync_out
    SLICE_X43Y67.CLK     Tckf        (-Th)    -0.516   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2-In1
                                                       rotary/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.986ns logic, 0.452ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clock_divider/DCM_SP_INST/CLK0
  Logical resource: clock_divider/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_divider/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X40Y70.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X40Y70.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 330 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.034ns.
--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_4 (SLICE_X23Y88.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y89.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X42Y89.G1      net (fanout=8)        1.425   vga_timer/CounterX<5>
    SLICE_X42Y89.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y88.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y88.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (2.660ns logic, 4.367ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y89.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X42Y88.G3      net (fanout=8)        0.803   vga_timer/CounterX<4>
    SLICE_X42Y88.Y       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg157
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X42Y89.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y88.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y88.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (2.664ns logic, 3.745ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_6 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.119 - 0.128)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_6 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.XQ      Tcko                  0.591   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_6
    SLICE_X42Y89.G4      net (fanout=8)        0.796   vga_timer/CounterX<6>
    SLICE_X42Y89.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y88.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y88.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (2.664ns logic, 3.738ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_5 (SLICE_X23Y88.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterY_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y89.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X42Y89.G1      net (fanout=8)        1.425   vga_timer/CounterX<5>
    SLICE_X42Y89.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y88.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y88.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (2.660ns logic, 4.367ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y89.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X42Y88.G3      net (fanout=8)        0.803   vga_timer/CounterX<4>
    SLICE_X42Y88.Y       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg157
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X42Y89.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y88.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y88.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (2.664ns logic, 3.745ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_6 (FF)
  Destination:          vga_timer/CounterY_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.119 - 0.128)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_6 to vga_timer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.XQ      Tcko                  0.591   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_6
    SLICE_X42Y89.G4      net (fanout=8)        0.796   vga_timer/CounterX<6>
    SLICE_X42Y89.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y88.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y88.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (2.664ns logic, 3.738ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_6 (SLICE_X23Y89.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterY_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y89.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X42Y89.G1      net (fanout=8)        1.425   vga_timer/CounterX<5>
    SLICE_X42Y89.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y89.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y89.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (2.660ns logic, 4.367ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_4 (FF)
  Destination:          vga_timer/CounterY_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_4 to vga_timer/CounterY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y89.XQ      Tcko                  0.591   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_4
    SLICE_X42Y88.G3      net (fanout=8)        0.803   vga_timer/CounterX<4>
    SLICE_X42Y88.Y       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg157
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X42Y89.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y89.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y89.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (2.664ns logic, 3.745ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_6 (FF)
  Destination:          vga_timer/CounterY_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.119 - 0.128)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_6 to vga_timer/CounterY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.XQ      Tcko                  0.591   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_6
    SLICE_X42Y89.G4      net (fanout=8)        0.796   vga_timer/CounterX<6>
    SLICE_X42Y89.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.F3      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X42Y89.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X23Y89.CE      net (fanout=11)       2.919   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X23Y89.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (2.664ns logic, 3.738ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X34Y83.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y83.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X34Y83.F1      net (fanout=5)        0.459   vga_timer/vga_on
    SLICE_X34Y83.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (1.034ns logic, 0.459ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_2 (SLICE_X23Y87.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_2 (FF)
  Destination:          vga_timer/CounterY_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_2 to vga_timer/CounterY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y87.XQ      Tcko                  0.473   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_2
    SLICE_X23Y87.F4      net (fanout=6)        0.333   vga_timer/CounterY<2>
    SLICE_X23Y87.CLK     Tckf        (-Th)    -0.801   vga_timer/CounterY<2>
                                                       vga_timer/CounterY<2>_rt
                                                       vga_timer/Mcount_CounterY_xor<2>
                                                       vga_timer/CounterY_2
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_6 (SLICE_X23Y89.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_6 (FF)
  Destination:          vga_timer/CounterY_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_6 to vga_timer/CounterY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y89.XQ      Tcko                  0.473   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    SLICE_X23Y89.F4      net (fanout=7)        0.333   vga_timer/CounterY<6>
    SLICE_X23Y89.CLK     Tckf        (-Th)    -0.801   vga_timer/CounterY<6>
                                                       vga_timer/CounterY<6>_rt
                                                       vga_timer/Mcount_CounterY_xor<6>
                                                       vga_timer/CounterY_6
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: vga_timer/vga_on/CLK
  Logical resource: vga_timer/vga_on/CK
  Location pin: SLICE_X34Y83.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: vga_timer/vga_on/CLK
  Logical resource: vga_timer/vga_on/CK
  Location pin: SLICE_X34Y83.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|     10.493ns|      6.618ns|            0|            0|         1124|         1515|
| clock_divider/CLK0_BUF        |     20.000ns|      6.618ns|          N/A|            0|            0|         1185|            0|
| clock_divider/CLKDV_BUF       |     40.000ns|      7.034ns|          N/A|            0|            0|          330|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   10.493|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2639 paths, 0 nets, and 1093 connections

Design statistics:
   Minimum period:  10.493ns{1}   (Maximum frequency:  95.302MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 07 16:57:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



