<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p157" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_157{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_157{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_157{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_157{left:70px;bottom:641px;letter-spacing:0.14px;}
#t5_157{left:151px;bottom:641px;letter-spacing:0.21px;word-spacing:0.04px;}
#t6_157{left:70px;bottom:616px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#t7_157{left:70px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t8_157{left:70px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_157{left:70px;bottom:565px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#ta_157{left:70px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_157{left:70px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_157{left:70px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_157{left:70px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#te_157{left:70px;bottom:474px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tf_157{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tg_157{left:70px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#th_157{left:190px;bottom:998px;letter-spacing:-0.2px;}
#ti_157{left:531px;bottom:998px;letter-spacing:-0.13px;}
#tj_157{left:78px;bottom:973px;letter-spacing:-0.15px;}
#tk_157{left:97px;bottom:956px;}
#tl_157{left:78px;bottom:940px;letter-spacing:-0.17px;}
#tm_157{left:139px;bottom:973px;letter-spacing:-0.15px;}
#tn_157{left:153px;bottom:956px;}
#to_157{left:139px;bottom:940px;letter-spacing:-0.15px;}
#tp_157{left:190px;bottom:973px;letter-spacing:-0.16px;}
#tq_157{left:531px;bottom:973px;letter-spacing:-0.12px;}
#tr_157{left:190px;bottom:949px;letter-spacing:-0.13px;}
#ts_157{left:531px;bottom:949px;letter-spacing:-0.12px;}
#tt_157{left:531px;bottom:932px;letter-spacing:-0.12px;}
#tu_157{left:531px;bottom:915px;letter-spacing:-0.13px;}
#tv_157{left:531px;bottom:898px;letter-spacing:-0.12px;}
#tw_157{left:190px;bottom:874px;letter-spacing:-0.14px;}
#tx_157{left:531px;bottom:874px;letter-spacing:-0.12px;}
#ty_157{left:79px;bottom:849px;letter-spacing:-0.17px;}
#tz_157{left:97px;bottom:833px;}
#t10_157{left:79px;bottom:816px;letter-spacing:-0.17px;}
#t11_157{left:139px;bottom:849px;letter-spacing:-0.12px;}
#t12_157{left:153px;bottom:833px;}
#t13_157{left:139px;bottom:816px;letter-spacing:-0.15px;}
#t14_157{left:190px;bottom:849px;letter-spacing:-0.17px;}
#t15_157{left:438px;bottom:849px;letter-spacing:-0.16px;}
#t16_157{left:531px;bottom:849px;letter-spacing:-0.12px;}
#t17_157{left:190px;bottom:825px;letter-spacing:-0.13px;}
#t18_157{left:531px;bottom:825px;letter-spacing:-0.12px;}
#t19_157{left:531px;bottom:808px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_157{left:531px;bottom:791px;letter-spacing:-0.13px;}
#t1b_157{left:531px;bottom:774px;letter-spacing:-0.12px;}
#t1c_157{left:190px;bottom:750px;letter-spacing:-0.14px;}
#t1d_157{left:531px;bottom:750px;letter-spacing:-0.12px;}
#t1e_157{left:76px;bottom:726px;letter-spacing:-0.11px;}
#t1f_157{left:76px;bottom:709px;letter-spacing:-0.12px;}
#t1g_157{left:223px;bottom:395px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1h_157{left:309px;bottom:395px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1i_157{left:101px;bottom:373px;letter-spacing:-0.12px;}
#t1j_157{left:102px;bottom:356px;letter-spacing:-0.14px;}
#t1k_157{left:225px;bottom:356px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1l_157{left:455px;bottom:356px;letter-spacing:-0.13px;}
#t1m_157{left:642px;bottom:356px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1n_157{left:88px;bottom:331px;letter-spacing:-0.17px;}
#t1o_157{left:144px;bottom:331px;letter-spacing:-0.16px;}
#t1p_157{left:90px;bottom:307px;letter-spacing:-0.15px;}
#t1q_157{left:151px;bottom:307px;}
#t1r_157{left:190px;bottom:307px;letter-spacing:-0.14px;}
#t1s_157{left:434px;bottom:307px;letter-spacing:-0.14px;}
#t1t_157{left:527px;bottom:307px;letter-spacing:-0.12px;}
#t1u_157{left:90px;bottom:283px;letter-spacing:-0.14px;}
#t1v_157{left:151px;bottom:283px;}
#t1w_157{left:190px;bottom:283px;letter-spacing:-0.14px;}
#t1x_157{left:434px;bottom:283px;letter-spacing:-0.14px;}
#t1y_157{left:527px;bottom:283px;letter-spacing:-0.11px;}
#t1z_157{left:90px;bottom:258px;letter-spacing:-0.18px;}
#t20_157{left:151px;bottom:258px;}
#t21_157{left:190px;bottom:258px;letter-spacing:-0.14px;}
#t22_157{left:433px;bottom:258px;letter-spacing:-0.13px;}
#t23_157{left:527px;bottom:258px;letter-spacing:-0.12px;}
#t24_157{left:527px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t25_157{left:86px;bottom:217px;letter-spacing:-0.17px;}
#t26_157{left:147px;bottom:217px;letter-spacing:-0.12px;}
#t27_157{left:190px;bottom:217px;letter-spacing:-0.15px;}
#t28_157{left:434px;bottom:217px;letter-spacing:-0.13px;}
#t29_157{left:527px;bottom:217px;letter-spacing:-0.11px;}
#t2a_157{left:527px;bottom:200px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t2b_157{left:86px;bottom:176px;letter-spacing:-0.17px;}
#t2c_157{left:147px;bottom:176px;letter-spacing:-0.12px;}
#t2d_157{left:190px;bottom:176px;letter-spacing:-0.14px;}
#t2e_157{left:434px;bottom:176px;letter-spacing:-0.14px;}
#t2f_157{left:527px;bottom:176px;letter-spacing:-0.1px;}
#t2g_157{left:527px;bottom:159px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2h_157{left:86px;bottom:134px;letter-spacing:-0.17px;}
#t2i_157{left:147px;bottom:134px;letter-spacing:-0.12px;}
#t2j_157{left:190px;bottom:134px;letter-spacing:-0.15px;}
#t2k_157{left:434px;bottom:134px;letter-spacing:-0.13px;}
#t2l_157{left:527px;bottom:134px;letter-spacing:-0.11px;}
#t2m_157{left:154px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2n_157{left:243px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.02px;}
#t2o_157{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2p_157{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2q_157{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2r_157{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t2s_157{left:644px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2t_157{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2u_157{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_157{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_157{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_157{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_157{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_157{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_157{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_157{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts157" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg157Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg157" style="-webkit-user-select: none;"><object width="935" height="1210" data="157/157.svg" type="image/svg+xml" id="pdf157" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_157" class="t s1_157">Vol. 4 </span><span id="t2_157" class="t s1_157">2-141 </span>
<span id="t3_157" class="t s2_157">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_157" class="t s3_157">2.8 </span><span id="t5_157" class="t s3_157">MSRS IN PROCESSORS BASED ON NEHALEM MICROARCHITECTURE </span>
<span id="t6_157" class="t s4_157">Table 2-15 lists model-specific registers (MSRs) that are common for Nehalem microarchitecture. These include the </span>
<span id="t7_157" class="t s4_157">Intel Core i7 and i5 processor family. These processors have a CPUID Signature DisplayFamily_DisplayModel value </span>
<span id="t8_157" class="t s4_157">of 06_1AH, 06_1EH, 06_1FH, or 06_2EH; see Table 2-1. Additional MSRs specific to processors with a CPUID </span>
<span id="t9_157" class="t s4_157">Signature DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, or 06_1FH are listed in Table 2-16. Some MSRs </span>
<span id="ta_157" class="t s4_157">listed in these tables are used by BIOS. More information about these MSR can be found at http://biosbits.org. </span>
<span id="tb_157" class="t s4_157">The column “Scope” represents the package/core/thread scope of individual bit field of an MSR. “Thread” means </span>
<span id="tc_157" class="t s4_157">this bit field must be programmed on each logical processor independently. “Core” means the bit field must be </span>
<span id="td_157" class="t s4_157">programmed on each processor core independently, logical processors in the same core will be affected by change </span>
<span id="te_157" class="t s4_157">of this bit on the other logical processor in the same core. “Package” means the bit field must be programmed once </span>
<span id="tf_157" class="t s4_157">for each physical package. Change of a bit filed with a package scope will affect all logical processors in that phys- </span>
<span id="tg_157" class="t s4_157">ical package. </span>
<span id="th_157" class="t s5_157">63 </span><span id="ti_157" class="t s5_157">Reserved. </span>
<span id="tj_157" class="t s5_157">1309H </span>
<span id="tk_157" class="t s5_157">- </span>
<span id="tl_157" class="t s5_157">130BH </span>
<span id="tm_157" class="t s5_157">4873 </span>
<span id="tn_157" class="t s5_157">- </span>
<span id="to_157" class="t s5_157">4875 </span>
<span id="tp_157" class="t s5_157">MSR_RELOAD_FIXED_CTRx </span><span id="tq_157" class="t s5_157">Reload value for IA32_FIXED_CTRx (R/W) </span>
<span id="tr_157" class="t s5_157">47:0 </span><span id="ts_157" class="t s5_157">Value loaded into IA32_FIXED_CTRx when a PEBS </span>
<span id="tt_157" class="t s5_157">record is generated while PEBS_EN_FIXEDx = 1 and </span>
<span id="tu_157" class="t s5_157">PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and </span>
<span id="tv_157" class="t s5_157">FIXED_CTRx is overflowed. </span>
<span id="tw_157" class="t s5_157">63:48 </span><span id="tx_157" class="t s5_157">Reserved. </span>
<span id="ty_157" class="t s5_157">14C1H </span>
<span id="tz_157" class="t s5_157">- </span>
<span id="t10_157" class="t s5_157">14C4H </span>
<span id="t11_157" class="t s5_157">5313 </span>
<span id="t12_157" class="t s5_157">- </span>
<span id="t13_157" class="t s5_157">5316 </span>
<span id="t14_157" class="t s5_157">MSR_RELOAD_PMCx </span><span id="t15_157" class="t s5_157">Core </span><span id="t16_157" class="t s5_157">Reload value for IA32_PMCx (R/W) </span>
<span id="t17_157" class="t s5_157">47:0 </span><span id="t18_157" class="t s5_157">Value loaded into IA32_PMCx when a PEBS record is </span>
<span id="t19_157" class="t s5_157">generated while PEBS_EN_PMCx = 1 and </span>
<span id="t1a_157" class="t s5_157">PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and </span>
<span id="t1b_157" class="t s5_157">PMCx is overflowed. </span>
<span id="t1c_157" class="t s5_157">63:48 </span><span id="t1d_157" class="t s5_157">Reserved. </span>
<span id="t1e_157" class="t s5_157">See Table 2-6, Table 2-12, Table 2-13, and Table 2-14 for MSR definitions applicable to processors with a CPUID Signature </span>
<span id="t1f_157" class="t s5_157">DisplayFamily_DisplayModel value of 06_86H. </span>
<span id="t1g_157" class="t s6_157">Table 2-15. </span><span id="t1h_157" class="t s6_157">MSRs in Processors Based on Nehalem Microarchitecture </span>
<span id="t1i_157" class="t s7_157">Register </span>
<span id="t1j_157" class="t s7_157">Address </span><span id="t1k_157" class="t s7_157">Register Name / Bit Fields </span><span id="t1l_157" class="t s7_157">Scope </span><span id="t1m_157" class="t s7_157">Bit Description </span>
<span id="t1n_157" class="t s7_157">Hex </span><span id="t1o_157" class="t s7_157">Dec </span>
<span id="t1p_157" class="t s5_157">0H </span><span id="t1q_157" class="t s5_157">0 </span><span id="t1r_157" class="t s5_157">IA32_P5_MC_ADDR </span><span id="t1s_157" class="t s5_157">Thread </span><span id="t1t_157" class="t s5_157">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t1u_157" class="t s5_157">1H </span><span id="t1v_157" class="t s5_157">1 </span><span id="t1w_157" class="t s5_157">IA32_P5_MC_TYPE </span><span id="t1x_157" class="t s5_157">Thread </span><span id="t1y_157" class="t s5_157">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t1z_157" class="t s5_157">6H </span><span id="t20_157" class="t s5_157">6 </span><span id="t21_157" class="t s5_157">IA32_MONITOR_FILTER_SIZE </span><span id="t22_157" class="t s5_157">Thread </span><span id="t23_157" class="t s5_157">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="t24_157" class="t s5_157">Determination,” and Table 2-2. </span>
<span id="t25_157" class="t s5_157">10H </span><span id="t26_157" class="t s5_157">16 </span><span id="t27_157" class="t s5_157">IA32_TIME_STAMP_COUNTER </span><span id="t28_157" class="t s5_157">Thread </span><span id="t29_157" class="t s5_157">See Section 18.17, “Time-Stamp Counter,” and see </span>
<span id="t2a_157" class="t s5_157">Table 2-2. </span>
<span id="t2b_157" class="t s5_157">17H </span><span id="t2c_157" class="t s5_157">23 </span><span id="t2d_157" class="t s5_157">IA32_PLATFORM_ID </span><span id="t2e_157" class="t s5_157">Package </span><span id="t2f_157" class="t s5_157">Platform ID (R) </span>
<span id="t2g_157" class="t s5_157">See Table 2-2. </span>
<span id="t2h_157" class="t s5_157">17H </span><span id="t2i_157" class="t s5_157">23 </span><span id="t2j_157" class="t s5_157">MSR_PLATFORM_ID </span><span id="t2k_157" class="t s5_157">Package </span><span id="t2l_157" class="t s5_157">Model Specific Platform ID (R) </span>
<span id="t2m_157" class="t s6_157">Table 2-14. </span><span id="t2n_157" class="t s6_157">MSRs in Intel Atom® Processors Based on Tremont Microarchitecture (Contd.) </span>
<span id="t2o_157" class="t s7_157">Register </span>
<span id="t2p_157" class="t s7_157">Address </span><span id="t2q_157" class="t s7_157">Register Name / Bit Fields </span><span id="t2r_157" class="t s7_157">Scope </span><span id="t2s_157" class="t s7_157">Bit Description </span>
<span id="t2t_157" class="t s7_157">Hex </span><span id="t2u_157" class="t s7_157">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
