
---------- Begin Simulation Statistics ----------
final_tick                                  297741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67285256                       # Number of bytes of host memory used
host_seconds                                    18.31                       # Real time elapsed on the host
host_tick_rate                               16257308                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.000298                       # Number of seconds simulated
sim_ticks                                   297741500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    453254                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   276422                       # number of cc regfile writes
system.cpu.committedInsts::0                   168221                       # Number of Instructions Simulated
system.cpu.committedInsts::1                   168212                       # Number of Instructions Simulated
system.cpu.committedInsts::total               336433                       # Number of Instructions Simulated
system.cpu.committedOps::0                     315217                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                     315207                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                 630424                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.539891                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.540080                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.769993                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     57135                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    31525                       # number of floating regfile writes
system.cpu.idleCycles                           36004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9592                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                 39146                       # Number of branches executed
system.cpu.iew.exec_branches::1                 39215                       # Number of branches executed
system.cpu.iew.exec_branches::total             78361                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.389522                       # Inst execution rate
system.cpu.iew.exec_refs::0                     88831                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                     88529                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                177360                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                   24258                       # Number of stores executed
system.cpu.iew.exec_stores::1                   24312                       # Number of stores executed
system.cpu.iew.exec_stores::total               48570                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  146291                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                133379                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                57074                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              940278                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0              64573                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1              64217                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         128790                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14592                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                827438                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    758                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2561                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8773                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3775                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8214                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1378                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                 509067                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                 511370                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total            1020437                       # num instructions consuming a value
system.cpu.iew.wb_count::0                     404102                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                     405753                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                 809855                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.584780                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.585238                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.585009                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                 297692                       # num instructions producing a value
system.cpu.iew.wb_producers::1                 299273                       # num instructions producing a value
system.cpu.iew.wb_producers::total             596965                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.678611                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.681384                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.359995                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                      404752                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                      406393                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                  811145                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1223243                       # number of integer regfile reads
system.cpu.int_regfile_writes                  651236                       # number of integer regfile writes
system.cpu.ipc::0                            0.282495                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.282479                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.564974                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6999      1.64%      1.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                308204     72.35%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.01%     74.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2130      0.50%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1224      0.29%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1418      0.33%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3469      0.81%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3397      0.80%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2128      0.50%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                522      0.12%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                65121     15.29%     92.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               22640      5.31%     97.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6188      1.45%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2484      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 425968                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass              7090      1.66%      1.66% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                309516     72.45%     74.11% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   35      0.01%     74.11% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  2122      0.50%     74.61% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                1228      0.29%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1444      0.34%     75.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 3505      0.82%     76.06% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 3456      0.81%     76.87% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                2141      0.50%     77.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                518      0.12%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                64740     15.15%     92.64% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               22715      5.32%     97.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead            6248      1.46%     99.42% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite           2473      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                 427231                       # Type of FU issued
system.cpu.iq.FU_type::total                   853199      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                   81665                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              126774                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        38880                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              83532                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                   249682                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                   248710                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total               498392                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.292642                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.291503                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.584145                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  249298     50.02%     50.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     50      0.01%     50.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   19690      3.95%     53.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2418      0.49%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2546      0.51%     54.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4349      0.87%     55.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   4949      0.99%     56.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3905      0.78%     57.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 1090      0.22%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 157418     31.59%     89.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52679     10.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1753172                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3147127                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       770975                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1166567                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     940276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    853199                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          309751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12298                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       415666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        559480                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.524986                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.840787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              266390     47.61%     47.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               78157     13.97%     61.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               51619      9.23%     70.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               48053      8.59%     79.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               63355     11.32%     90.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               40026      7.15%     97.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9662      1.73%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1621      0.29%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 597      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          559480                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.432782                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               654                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              317                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                66520                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28455                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              1120                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores              533                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                66859                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores               28619                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  351258                       # number of misc regfile reads
system.cpu.numCycles                           595484                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   58                       # Number of system calls
system.cpu.workload1.numSyscalls                   58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        24268                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                      336433                       # Number of instructions simulated
sim_ops                                        630424                       # Number of ops (including micro ops) simulated
host_inst_rate                                  18355                       # Simulator instruction rate (inst/s)
host_op_rate                                    34394                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  117712                       # Number of BP lookups
system.cpu.branchPred.condPredicted             97779                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10464                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                37694                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   32708                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.772431                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5135                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2837                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                748                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2089                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          780                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts          290619                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts              8411                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       556971                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.131879                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.280199                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          393630     70.67%     70.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           41258      7.41%     78.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           27489      4.94%     83.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           27424      4.92%     87.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           11764      2.11%     90.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            7140      1.28%     91.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            5082      0.91%     92.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            6804      1.22%     93.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           36380      6.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       556971                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0            168221                       # Number of instructions committed
system.cpu.commit.instsCommitted::1            168212                       # Number of instructions committed
system.cpu.commit.instsCommitted::total        336433                       # Number of instructions committed
system.cpu.commit.opsCommitted::0              315217                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1              315207                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total          630424                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                    62129                       # Number of memory references committed
system.cpu.commit.memRefs::1                    62128                       # Number of memory references committed
system.cpu.commit.memRefs::total               124257                       # Number of memory references committed
system.cpu.commit.loads::0                      43573                       # Number of loads committed
system.cpu.commit.loads::1                      43572                       # Number of loads committed
system.cpu.commit.loads::total                  87145                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                        0                       # Number of memory barriers committed
system.cpu.commit.membars::1                        0                       # Number of memory barriers committed
system.cpu.commit.membars::total                    0                       # Number of memory barriers committed
system.cpu.commit.branches::0                   32746                       # Number of branches committed
system.cpu.commit.branches::1                   32746                       # Number of branches committed
system.cpu.commit.branches::total               65492                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                   12503                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                   12503                       # Number of committed floating point instructions.
system.cpu.commit.floating::total               25006                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                   304396                       # Number of committed integer instructions.
system.cpu.commit.integer::1                   304386                       # Number of committed integer instructions.
system.cpu.commit.integer::total               608782                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               1402                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               1402                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           2804                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         3948      1.25%      1.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       239139     75.86%     77.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           23      0.01%     77.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2053      0.65%     77.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          410      0.13%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1096      0.35%     78.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         1871      0.59%     78.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2342      0.74%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         1727      0.55%     80.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          479      0.15%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        40981     13.00%     93.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        16902      5.36%     98.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         2592      0.82%     99.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         1654      0.52%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       315217                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         3948      1.25%      1.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu       239130     75.86%     77.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           23      0.01%     77.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         2053      0.65%     77.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          410      0.13%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     77.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1096      0.35%     78.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         1871      0.59%     78.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         2342      0.74%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         1727      0.55%     80.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          479      0.15%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        40980     13.00%     93.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        16902      5.36%     98.65% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         2592      0.82%     99.48% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite         1654      0.52%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total       315207                       # Class of committed instruction
system.cpu.commit.committedInstType::total       630424      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples         36380                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       126391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126391                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126391                       # number of overall hits
system.cpu.dcache.overall_hits::total          126391                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        22857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22857                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        22857                       # number of overall misses
system.cpu.dcache.overall_misses::total         22857                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1040507854                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1040507854                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1040507854                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1040507854                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       149248                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149248                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       149248                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149248                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.153148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.153148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.153148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.153148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45522.503128                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45522.503128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45522.503128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45522.503128                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        66774                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             938                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.187633                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9618                       # number of writebacks
system.cpu.dcache.writebacks::total              9618                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12997                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12997                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         9860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9860                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    390058355                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    390058355                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    390058355                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    390058355                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066065                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39559.670892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39559.670892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39559.670892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39559.670892                       # average overall mshr miss latency
system.cpu.dcache.replacements                    315                       # number of replacements
system.cpu.dcache.expired                        9303                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data        91095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    938743500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    938743500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.187566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.187566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44636.179925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44636.179925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    290343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    290343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.071750                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071750                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36089.931635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36089.931635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        35296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35296                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    101764354                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101764354                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37122                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37122                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.049189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55730.752464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55730.752464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99714855                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99714855                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54939.314050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54939.314050                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           207.719348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              136251                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.818560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   207.719348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.405702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.405702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.472656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1203844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1203844                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   210174                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                590896                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    241607                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 67510                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   8773                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                30794                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2135                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 988923                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 42068                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      118780                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       48828                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         10537                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           688                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles               8888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         617300                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      117712                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              38591                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        489955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   10842                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        302                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                    191038                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1648                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      122                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples              559480                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.338498                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.663005                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                    60328     10.78%     10.78% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                    249441     44.58%     55.37% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                    249711     44.63%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total                559480                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples             559480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.085642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.897728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   327783     58.59%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    20191      3.61%     62.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    19045      3.40%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    31680      5.66%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    25932      4.64%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    32567      5.82%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    21940      3.92%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    27385      4.89%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    52957      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               559480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197674                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.036636                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       187637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           187637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       187637                       # number of overall hits
system.cpu.icache.overall_hits::total          187637                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3400                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3400                       # number of overall misses
system.cpu.icache.overall_misses::total          3400                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163611500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163611500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163611500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163611500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       191037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       191037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       191037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       191037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017798                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017798                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017798                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017798                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48121.029412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48121.029412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48121.029412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48121.029412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     9.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2139                       # number of writebacks
system.cpu.icache.writebacks::total              2139                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          749                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131089000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131089000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013877                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013877                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013877                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013877                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49448.887212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49448.887212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49448.887212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49448.887212                       # average overall mshr miss latency
system.cpu.icache.replacements                   2139                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst       187637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          187637                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3400                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163611500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163611500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       191037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       191037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017798                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017798                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48121.029412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48121.029412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49448.887212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49448.887212                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.232455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              190288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             71.779706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.232455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1530947                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1530947                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      191176                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           410                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        2224                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   22947                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  34                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   9899                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    433                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        2250                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   23268                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  36                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  10059                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    297741500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   8773                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   264233                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  494687                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1543                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    255398                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 94326                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 953108                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 11831                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               1088                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               1274                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           2362                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0               10558                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1               10980                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           21538                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                   0                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                   0                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total               0                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0               20318                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1               21907                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total           42225                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0        10753                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1        10445                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        21198                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             1140017                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2458148                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1426039                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     86861                       # Number of floating rename lookups
system.cpu.rename.committedMaps                768166                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   371717                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      30                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    126061                       # count of insts added to the skid buffer
system.cpu.rob.reads                          5230845                       # The number of ROB reads
system.cpu.rob.writes                         1885384                       # The number of ROB writes
system.cpu.thread22082.numInsts                168212                       # Number of Instructions committed
system.cpu.thread22082.numOps                  315207                       # Number of Ops committed
system.cpu.thread22082.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5264                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 939                       # number of overall hits
system.l2.overall_hits::.cpu.data                5264                       # number of overall hits
system.l2.overall_hits::total                    6203                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4596                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6308                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1712                       # number of overall misses
system.l2.overall_misses::.cpu.data              4596                       # number of overall misses
system.l2.overall_misses::total                  6308                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    121887000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    326525500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        448412500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    121887000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    326525500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       448412500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12511                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12511                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.645794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.466126                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.504196                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.645794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.466126                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.504196                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71195.677570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71045.583116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71086.318960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71195.677570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71045.583116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71086.318960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    111615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    298949500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    410564500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    111615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    298949500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1826969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    412391469                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.645794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.466126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.504196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.645794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.466126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.506434                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65195.677570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65045.583116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65086.318960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65195.677570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65045.583116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65248.892857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65087.037405                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks         4565                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4565                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4565                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7176                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           28                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             28                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1826969                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1826969                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65248.892857                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65248.892857                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   448                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1368                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     92225500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      92225500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.753304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.753304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 67416.301170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67416.301170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     84017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     84017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.753304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.753304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61416.301170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61416.301170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    121887000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    121887000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.645794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.645794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71195.677570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71195.677570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    111615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.645794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.645794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65195.677570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65195.677570                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    234300000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    234300000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72583.643123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72583.643123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    214932000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    214932000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66583.643123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66583.643123                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      28                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  28                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    12                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3769.162138                       # Cycle average of tags in use
system.l2.tags.total_refs                       24280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.832071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1325.276357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2430.059109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.826672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057513                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000427                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.096252                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    394368                       # Number of tag accesses
system.l2.tags.data_accesses                   394368                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.cpu.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples      2295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000740372                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState               6375                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       3155                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     3155                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.83                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 3155                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   1760                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1154                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    177                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     58                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                 201920                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   678.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                    297156500                       # Total gap between requests
system.mem_ctrls0.avgGap                     94185.90                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        54144                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data       146880                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          896                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 181849020.039195090532                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 493313830.957390904427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 3009321.844620249700                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst          846                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data         2295                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     23884390                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data     63449122                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       407349                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     28232.14                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     27646.68                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     29096.36                       # Per-requestor read average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        54144                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data       146880                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total       201920                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst          846                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data         2295                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total          3155                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst    181849020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    493313831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      3009322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       678172173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst    181849020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total    181849020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst    181849020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    493313831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      3009322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      678172173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts                3155                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0           55                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          156                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2           62                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3           60                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4           16                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          110                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6           66                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7           60                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8           16                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9          100                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10           66                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11           56                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          176                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          191                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          205                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          191                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          215                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          125                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18          121                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19          113                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          122                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21           89                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22           41                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          136                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          100                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25           41                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26           25                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27          110                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28           81                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29          120                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30           66                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31           64                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat               32553601                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             10512460                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat          87740861                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               10318.10                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          27810.10                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits               2554                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           80.95                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples          597                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   337.366834                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   219.490197                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   315.152985                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127          127     21.27%     21.27% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255          186     31.16%     52.43% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383           77     12.90%     65.33% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511           52      8.71%     74.04% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639           38      6.37%     80.40% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767           22      3.69%     84.09% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           22      3.69%     87.77% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023            9      1.51%     89.28% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           64     10.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total          597                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead               201920                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             678.172173                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   3.53                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              80.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   676769.184000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   895609.612800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  6671218.444800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 52644349.833600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 238047622.848000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 11459126.515200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 310394696.438400                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1042.497255                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     16290782                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     13300000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    268150718                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   1197600.768000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   1579755.844800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  6599711.059200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 52644349.833600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 212344056.388800                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 31208759.500800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 305574233.395200                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1026.307160                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     46768820                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     13300000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    237672680                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.cpu.inst::samples       866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples      2301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000756052                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState               6420                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       3181                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     3181                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.83                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 3181                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   1771                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1151                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    202                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                 203584                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   683.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                    297359000                       # Total gap between requests
system.mem_ctrls1.avgGap                     93479.72                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        55424                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data       147264                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher          896                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 186148051.245795458555                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 494603540.319371044636                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 3009321.844620249700                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst          866                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data         2301                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     23319242                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data     59937768                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       343214                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     26927.53                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     26048.57                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     24515.29                       # Per-requestor read average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        55424                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data       147264                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total       203584                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        55424                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        55424                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst          866                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data         2301                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total          3181                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst    186148051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    494603540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      3009322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       683760913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst    186148051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total    186148051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst    186148051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    494603540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      3009322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      683760913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts                3181                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0           56                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          152                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2           52                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3           48                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4            8                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          110                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6           59                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7           66                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8           16                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9          102                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10           61                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11           62                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          178                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          191                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          203                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          192                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          222                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          122                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          120                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19          134                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          109                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          100                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22           50                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          143                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24           94                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25           53                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26           27                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27          115                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28           74                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29          126                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30           74                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31           62                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat               27958172                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             10599092                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat          83600224                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat                8789.11                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          26281.11                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits               2575                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           80.95                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples          602                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   337.541528                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   218.211930                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   318.727862                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127          133     22.09%     22.09% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255          182     30.23%     52.33% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383           81     13.46%     65.78% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511           51      8.47%     74.25% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639           39      6.48%     80.73% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767           18      2.99%     83.72% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           16      2.66%     86.38% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           13      2.16%     88.54% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           69     11.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total          602                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead               203584                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             683.760913                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   3.56                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              80.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   661175.424000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   874877.908800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  6545028.940800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 52644349.833600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 227702218.665600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 19408137.638400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 307835788.411200                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1033.902860                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     28514223                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     13300000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    255927277                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   1228788.288000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   1621219.252800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  6835264.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 52644349.833600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 212954815.987200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 30739475.289600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 306023913.451200                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1027.817464                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     46066440                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     13300000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    238375060                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4968                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1368                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4968                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port         6310                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port         6362                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        12672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port       201920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port       203584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       405504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  405504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6336                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy             3904986                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             3917488                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33614835                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7192                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1816                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        29338                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 36779                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       306560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1246592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1553152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              45                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12556                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001274                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12540     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12556                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    297741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           23891000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3986480                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14791497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
