INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/dynamatic/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_loop_imperfect_top glbl -prj loop_imperfect.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s loop_imperfect 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_mudEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mudEe_MulnS_0
INFO: [VRFC 10-311] analyzing module loop_imperfect_mudEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/AESL_automem_idx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_idx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_sibkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_sibkb_rom
INFO: [VRFC 10-311] analyzing module loop_imperfect_sibkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_loop_imperfect_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_mueOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_mueOg_MulnS_1
INFO: [VRFC 10-311] analyzing module loop_imperfect_mueOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_cocud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_cocud_rom
INFO: [VRFC 10-311] analyzing module loop_imperfect_cocud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_sdfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loop_imperfect_sdfYi_div_u
INFO: [VRFC 10-311] analyzing module loop_imperfect_sdfYi_div
INFO: [VRFC 10-311] analyzing module loop_imperfect_sdfYi
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.loop_imperfect_sibkb_rom
Compiling module xil_defaultlib.loop_imperfect_sibkb(DataWidth=1...
Compiling module xil_defaultlib.loop_imperfect_cocud_rom
Compiling module xil_defaultlib.loop_imperfect_cocud(DataWidth=1...
Compiling module xil_defaultlib.loop_imperfect_mudEe_MulnS_0
Compiling module xil_defaultlib.loop_imperfect_mudEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.loop_imperfect_mueOg_MulnS_1
Compiling module xil_defaultlib.loop_imperfect_mueOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.loop_imperfect_sdfYi_div_u(in1_W...
Compiling module xil_defaultlib.loop_imperfect_sdfYi_div(in1_WID...
Compiling module xil_defaultlib.loop_imperfect_sdfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.loop_imperfect
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_idx
Compiling module xil_defaultlib.apatb_loop_imperfect_top
Compiling module work.glbl
Built simulation snapshot loop_imperfect

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/xsim.dir/loop_imperfect/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 23 11:35:55 2023...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/loop_imperfect/xsim_script.tcl
# xsim {loop_imperfect} -autoloadwcfg -tclbatch {loop_imperfect.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source loop_imperfect.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "272122000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 272138 ns : File "/home/dynamatic/getTanh/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect.autotb.v" Line 268
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jun 23 11:36:26 2023...
