{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['15:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7faa30656750>]},
 'r_reg': {'CDeps': [[[], ['reset']], [[], ['reset']], [[], ['reset']]],
           'CLines': [[None, '17:C'], [None, '17:C'], [None, '17:C']],
           'Clocked': True,
           'DDeps': [[], ['r_next'], ['r_reg', 'r_reg']],
           'DLines': ['20:D', '24:D', '26:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faa3064ecd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faa306b1650>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faa306a6ad0>]}}
