SIM:= iverilog
EG_NAME:= adder
TB_BSV:= full_adder_testbench
TB_BSV_TOP:= mk_full_adder_testbench
