

================================================================
== Vivado HLS Report for 'doGain'
================================================================
* Date:           Mon Mar 27 00:37:18 2017

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        axisStreamProject
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1006|  1006|  1007|  1007|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1004|  1004|         6|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     22|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     548|    700|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     12|
|Register         |        -|      -|      42|     23|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     590|    757|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |doGain_CRTL_BUS_s_axi_U     |doGain_CRTL_BUS_s_axi    |        0|      0|  548|  700|
    |doGain_mul_32s_32s_32_6_U0  |doGain_mul_32s_32s_32_6  |        0|      4|    0|    0|
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |Total                       |                         |        0|      4|  548|  700|
    +----------------------------+-------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |idx_1_fu_141_p2     |     +    |      0|  0|  10|          10|           1|
    |ap_sig_bdd_91       |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_135_p2  |   icmp   |      0|  0|  11|          10|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  22|          21|           8|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |   2|          4|    2|          8|
    |idx_reg_123  |  10|          2|   10|         20|
    +-------------+----+-----------+-----+-----------+
    |Total        |  12|          6|   12|         28|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_reg_ioackin_outStream_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5            |   1|   0|    1|          0|
    |exitcond_reg_186                 |   1|   0|    1|          0|
    |idx_reg_123                      |  10|   0|   10|          0|
    |tmp_dest_V_reg_225               |   6|   0|    6|          0|
    |tmp_id_V_reg_220                 |   5|   0|    5|          0|
    |tmp_keep_V_reg_200               |   4|   0|    4|          0|
    |tmp_last_V_reg_215               |   1|   0|    1|          0|
    |tmp_strb_V_reg_205               |   4|   0|    4|          0|
    |tmp_user_V_reg_210               |   2|   0|    2|          0|
    |exitcond_reg_186                 |   0|   1|    1|          0|
    |tmp_dest_V_reg_225               |   0|   6|    6|          0|
    |tmp_id_V_reg_220                 |   0|   5|    5|          0|
    |tmp_keep_V_reg_200               |   0|   4|    4|          0|
    |tmp_last_V_reg_215               |   0|   1|    1|          0|
    |tmp_strb_V_reg_205               |   0|   4|    4|          0|
    |tmp_user_V_reg_210               |   0|   2|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  42|  23|   65|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |       doGain       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       doGain       | return value |
|interrupt               | out |    1| ap_ctrl_hs |       doGain       | return value |
|inStream_TDATA          |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

