NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[363,0,3,"Module","Module"],[364,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[365,0,3,"Signals","Signals"],[366,0,6,"aresetn","aresetn"],[367,0,6,"rready","rready"],[368,0,6,"wready","wready"],[369,0,6,"out_v","out_v"],[370,0,6,"out","out"],[371,0,6,"out_packed","out_packed"],[372,0,6,"in_v","in_v"],[373,0,6,"in_mat","in_mat"],[374,0,6,"in","in"],[375,0,6,"mvau_beh","mvau_beh"],[376,0,6,"test_count","test_count"],[377,0,6,"latency","latency"],[378,0,6,"sim_start","sim_start"],[379,0,6,"do_comp","do_comp"],[380,0,3,"Initial blocks","Initial_blocks"],[381,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[382,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[383,0,0,"CLK_GEN","CLK_GEN"],[384,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[385,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[386,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[387,0,2,"CALC_LATENCY","CALC_LATENCY"],[388,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[389,0,1,"Input Ready","Input_Ready"],[390,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[391,0,0,"Counters","Counters"],[392,0,0,"INP_GEN","INP_GEN"]]);