OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clock_vir can not be propagated.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of MockArray ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation MockArray (max_merge_res 50.0) ...
[INFO RCX-0040] Final 47140 rc segments
[INFO RCX-0439] Coupling Cap extraction MockArray ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 106534 wires to be extracted
[INFO RCX-0442] 10% completion -- 10833 wires have been extracted
[INFO RCX-0442] 16% completion -- 17438 wires have been extracted
[INFO RCX-0442] 23% completion -- 24836 wires have been extracted
[INFO RCX-0442] 33% completion -- 35412 wires have been extracted
[INFO RCX-0442] 39% completion -- 42165 wires have been extracted
[INFO RCX-0442] 46% completion -- 49350 wires have been extracted
[INFO RCX-0442] 56% completion -- 59956 wires have been extracted
[INFO RCX-0442] 72% completion -- 76786 wires have been extracted
[INFO RCX-0442] 77% completion -- 82622 wires have been extracted
[INFO RCX-0442] 83% completion -- 88555 wires have been extracted
[INFO RCX-0442] 88% completion -- 94257 wires have been extracted
[INFO RCX-0442] 92% completion -- 98771 wires have been extracted
[INFO RCX-0442] 100% completion -- 106534 wires have been extracted
[INFO RCX-0045] Extract 23390 nets, 62913 rsegs, 62913 caps, 49718 ccs
[INFO RCX-0015] Finished extracting MockArray.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 23390 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 0.770V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VDD = 290662.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: 3.11e-01 V
Average IR drop  : 3.99e-01 V
Worstcase IR drop: 4.59e-01 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VSS = 334235.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 4.59e-01 V
Average IR drop  : 3.99e-01 V
Worstcase IR drop: 4.59e-01 V
######################################

==========================================================================
finish check_setup
--------------------------------------------------------------------------
Warning: There are 32 unconstrained endpoints.

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -4044.98

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -79.57

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -79.57

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
ces_7_0/clock ^
 330.56
ces_7_4/clock ^
 249.11     -1.41      80.03

Clock clock_vir
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ces_7_3 (rising edge-triggered flip-flop clocked by clock)
Endpoint: ces_7_2 (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.41    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                 44.49   14.03   14.03 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.13   10.26   22.63   36.66 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.78   13.43   50.09 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.38   24.44   31.63   81.72 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19   90.91 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.71   18.95   30.30  121.21 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.69    3.02  124.23 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.97   19.26   25.72  149.95 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 22.90    4.36  154.31 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.48   24.26   26.83  181.15 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.44    7.79  188.94 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   17.73   36.06   33.32  222.26 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 47.90   10.75  233.01 ^ ces_7_3/clock (Element)
     1    1.71    6.01  179.18  412.19 ^ ces_7_3/io_outs_left[54] (Element)
                                         ces_7_2_io_ins_left[54] (net)
                  6.01    0.00  412.19 ^ ces_7_2/io_ins_left[54] (Element)
                                412.19   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.07    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                 47.59   15.01   15.01 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.27   10.38   23.05   38.06 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.83   13.43   51.49 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.66   24.44   31.64   83.13 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19   92.32 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.99   18.95   30.30  122.62 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.69    3.02  125.65 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.24   19.26   25.72  151.37 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 22.90    4.36  155.73 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.76   24.26   26.83  182.56 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.44    7.79  190.35 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   18.39   36.06   33.32  223.67 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 36.06    0.44  224.11 ^ max_length69/A (BUFx16f_ASAP7_75t_R)
     4   31.40    9.07   21.43  245.54 ^ max_length69/Y (BUFx16f_ASAP7_75t_R)
                                         net4285 (net)
                 64.46   18.96  264.49 ^ max_length68/A (BUFx16f_ASAP7_75t_R)
     3   30.22   10.59   25.73  290.23 ^ max_length68/Y (BUFx16f_ASAP7_75t_R)
                                         net4284 (net)
                 53.03   15.09  305.32 ^ ces_7_2/clock (Element)
                         10.00  315.32   clock uncertainty
                         -1.41  313.90   clock reconvergence pessimism
                        105.73  419.64   library hold time
                                419.64   data required time
-----------------------------------------------------------------------------
                                419.64   data required time
                               -412.19   data arrival time
-----------------------------------------------------------------------------
                                 -7.45   slack (VIOLATED)


Startpoint: ces_5_7 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_right_5[9] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   17.41    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                 44.49   14.03   14.03 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.13   10.26   22.63   36.66 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.78   13.43   50.09 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.38   24.44   31.63   81.72 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19   90.91 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.71   18.95   30.30  121.21 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.65    2.99  124.20 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.07   21.45   26.02  150.22 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 26.65    5.45  155.67 ^ clkbuf_3_7_0_clock/A (BUFx4_ASAP7_75t_R)
     2    5.39   14.86   25.67  181.34 ^ clkbuf_3_7_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_7_0_clock (net)
                 17.62    3.31  184.66 ^ clkbuf_4_14_0_clock/A (BUFx4_ASAP7_75t_R)
    11   30.36   54.36   31.10  215.76 ^ clkbuf_4_14_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_14_0_clock (net)
                 54.97    3.21  218.97 ^ ces_5_7/clock (Element)
     1    1.53    5.20  163.19  382.16 v ces_5_7/io_outs_right[9] (Element)
                                         net3520 (net)
                  5.21    0.11  382.28 v output3520/A (BUFx2_ASAP7_75t_R)
     1    0.33    4.34   11.77  394.04 v output3520/Y (BUFx2_ASAP7_75t_R)
                                         io_outs_right_5[9] (net)
                  4.34    0.03  394.07 v io_outs_right_5[9] (out)
                                394.07   data arrival time

                  0.00    0.00    0.00   clock clock_vir (rise edge)
                        275.00  275.00   clock network delay (ideal)
                         10.00  285.00   clock uncertainty
                          0.00  285.00   clock reconvergence pessimism
                        -64.00  221.00   output external delay
                                221.00   data required time
-----------------------------------------------------------------------------
                                221.00   data required time
                               -394.07   data arrival time
-----------------------------------------------------------------------------
                                173.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ces_5_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _175_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.07    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                 47.59   15.01   15.01 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.27   10.38   23.05   38.06 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.83   13.43   51.49 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.66   24.44   31.64   83.13 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19   92.32 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.99   18.95   30.30  122.62 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.69    3.02  125.65 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.24   19.26   25.72  151.37 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 22.91    4.37  155.73 ^ clkbuf_3_4_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.39   17.46   25.63  181.36 ^ clkbuf_3_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_4_0_clock (net)
                 17.69    1.17  182.53 ^ clkbuf_4_9_0_clock/A (BUFx4_ASAP7_75t_R)
     7   65.64  117.08   44.50  227.03 ^ clkbuf_4_9_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_9_0_clock (net)
                144.51   28.65  255.68 ^ ces_5_4/clock (Element)
     1    1.23    4.94  196.74  452.42 v ces_5_4/io_lsbOuts_7 (Element)
                                         ces_5_4_io_lsbOuts_7 (net)
                  4.94    0.00  452.42 v ces_5_5/io_lsbIns_7 (Element)
     1    1.25    4.98   51.97  504.38 v ces_5_5/io_lsbOuts_6 (Element)
                                         ces_5_5_io_lsbOuts_6 (net)
                  4.98    0.00  504.38 v ces_5_6/io_lsbIns_6 (Element)
     1    1.44    5.37   56.78  561.16 v ces_5_6/io_lsbOuts_5 (Element)
                                         ces_5_6_io_lsbOuts_5 (net)
                  5.37    0.00  561.16 v ces_5_7/io_lsbIns_5 (Element)
     1    1.05    4.68   52.96  614.12 v ces_5_7/io_lsbOuts_4 (Element)
                                         ces_5_7_io_lsbOuts_4 (net)
                  4.68    0.05  614.17 v _175_/D (DFFLQNx2_ASAP7_75t_R)
                                614.17   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   17.41    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                 44.49   14.03  334.03 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.13   10.26   22.63  356.66 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.78   13.43  370.09 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.38   24.44   31.63  401.72 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19  410.91 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.71   18.95   30.30  441.21 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.65    2.99  444.20 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.07   21.45   26.02  470.22 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 26.64    5.45  475.66 ^ clkbuf_3_6_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.74   24.72   28.17  503.84 ^ clkbuf_3_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_6_0_clock (net)
                 31.07    6.45  510.29 ^ clkbuf_4_12_0_clock/A (BUFx4_ASAP7_75t_R)
     8   13.33   28.10   31.93  542.21 ^ clkbuf_4_12_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_12_0_clock (net)
                 29.88    3.79  546.00 ^ net4199_20/A (INVx3_ASAP7_75t_R)
     1    0.52    6.57    5.17  551.18 v net4199_20/Y (INVx3_ASAP7_75t_R)
                                         net4236 (net)
                  6.57    0.05  551.23 v _175_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  541.23   clock uncertainty
                          1.41  542.64   clock reconvergence pessimism
                         -8.04  534.60   library setup time
                                534.60   data required time
-----------------------------------------------------------------------------
                                534.60   data required time
                               -614.17   data arrival time
-----------------------------------------------------------------------------
                                -79.57   slack (VIOLATED)


Startpoint: ces_7_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_up_0[21] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.07    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                 47.59   15.01   15.01 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.27   10.38   23.05   38.06 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.83   13.43   51.49 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.66   24.44   31.64   83.13 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19   92.32 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.99   18.95   30.30  122.62 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.69    3.02  125.65 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.24   19.26   25.72  151.37 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 22.90    4.36  155.73 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.76   24.26   26.83  182.56 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.44    7.79  190.35 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   18.39   36.06   33.32  223.67 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 36.06    0.44  224.11 ^ max_length69/A (BUFx16f_ASAP7_75t_R)
     4   31.40    9.07   21.43  245.54 ^ max_length69/Y (BUFx16f_ASAP7_75t_R)
                                         net4285 (net)
                 64.46   18.96  264.49 ^ max_length68/A (BUFx16f_ASAP7_75t_R)
     3   30.22   10.59   25.73  290.23 ^ max_length68/Y (BUFx16f_ASAP7_75t_R)
                                         net4284 (net)
                127.34   40.33  330.56 ^ ces_7_0/clock (Element)
     1    1.32    5.37  202.97  533.52 ^ ces_7_0/io_outs_up[21] (Element)
                                         net3662 (net)
                  5.37    0.11  533.63 ^ output3662/A (BUFx3_ASAP7_75t_R)
     1    0.51    4.55   10.63  544.27 ^ output3662/Y (BUFx3_ASAP7_75t_R)
                                         io_outs_up_0[21] (net)
                  4.55    0.05  544.32 ^ io_outs_up_0[21] (out)
                                544.32   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -544.32   data arrival time
-----------------------------------------------------------------------------
                                -23.32   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ces_5_4 (rising edge-triggered flip-flop clocked by clock)
Endpoint: _175_ (falling edge-triggered flip-flop clocked by clock')
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.07    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                 47.59   15.01   15.01 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.27   10.38   23.05   38.06 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.83   13.43   51.49 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.66   24.44   31.64   83.13 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19   92.32 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.99   18.95   30.30  122.62 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.69    3.02  125.65 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.24   19.26   25.72  151.37 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 22.91    4.37  155.73 ^ clkbuf_3_4_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.39   17.46   25.63  181.36 ^ clkbuf_3_4_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_4_0_clock (net)
                 17.69    1.17  182.53 ^ clkbuf_4_9_0_clock/A (BUFx4_ASAP7_75t_R)
     7   65.64  117.08   44.50  227.03 ^ clkbuf_4_9_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_9_0_clock (net)
                144.51   28.65  255.68 ^ ces_5_4/clock (Element)
     1    1.23    4.94  196.74  452.42 v ces_5_4/io_lsbOuts_7 (Element)
                                         ces_5_4_io_lsbOuts_7 (net)
                  4.94    0.00  452.42 v ces_5_5/io_lsbIns_7 (Element)
     1    1.25    4.98   51.97  504.38 v ces_5_5/io_lsbOuts_6 (Element)
                                         ces_5_5_io_lsbOuts_6 (net)
                  4.98    0.00  504.38 v ces_5_6/io_lsbIns_6 (Element)
     1    1.44    5.37   56.78  561.16 v ces_5_6/io_lsbOuts_5 (Element)
                                         ces_5_6_io_lsbOuts_5 (net)
                  5.37    0.00  561.16 v ces_5_7/io_lsbIns_5 (Element)
     1    1.05    4.68   52.96  614.12 v ces_5_7/io_lsbOuts_4 (Element)
                                         ces_5_7_io_lsbOuts_4 (net)
                  4.68    0.05  614.17 v _175_/D (DFFLQNx2_ASAP7_75t_R)
                                614.17   data arrival time

                        320.00  320.00   clock clock' (fall edge)
                          0.00  320.00   clock source latency
     1   17.41    0.00    0.00  320.00 ^ clock (in)
                                         clock (net)
                 44.49   14.03  334.03 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.13   10.26   22.63  356.66 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.78   13.43  370.09 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.38   24.44   31.63  401.72 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19  410.91 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.71   18.95   30.30  441.21 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.65    2.99  444.20 ^ clkbuf_2_3_0_clock/A (BUFx4_ASAP7_75t_R)
     2    9.07   21.45   26.02  470.22 ^ clkbuf_2_3_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_3_0_clock (net)
                 26.64    5.45  475.66 ^ clkbuf_3_6_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.74   24.72   28.17  503.84 ^ clkbuf_3_6_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_6_0_clock (net)
                 31.07    6.45  510.29 ^ clkbuf_4_12_0_clock/A (BUFx4_ASAP7_75t_R)
     8   13.33   28.10   31.93  542.21 ^ clkbuf_4_12_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_12_0_clock (net)
                 29.88    3.79  546.00 ^ net4199_20/A (INVx3_ASAP7_75t_R)
     1    0.52    6.57    5.17  551.18 v net4199_20/Y (INVx3_ASAP7_75t_R)
                                         net4236 (net)
                  6.57    0.05  551.23 v _175_/CLK (DFFLQNx2_ASAP7_75t_R)
                        -10.00  541.23   clock uncertainty
                          1.41  542.64   clock reconvergence pessimism
                         -8.04  534.60   library setup time
                                534.60   data required time
-----------------------------------------------------------------------------
                                534.60   data required time
                               -614.17   data arrival time
-----------------------------------------------------------------------------
                                -79.57   slack (VIOLATED)


Startpoint: ces_7_0 (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_outs_up_0[21] (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
     1   18.07    0.00    0.00    0.00 ^ clock (in)
                                         clock (net)
                 47.59   15.01   15.01 ^ wire65/A (BUFx16f_ASAP7_75t_R)
     1   16.27   10.38   23.05   38.06 ^ wire65/Y (BUFx16f_ASAP7_75t_R)
                                         net4281 (net)
                 43.83   13.43   51.49 ^ clkbuf_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.66   24.44   31.64   83.13 ^ clkbuf_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clock (net)
                 37.08    9.19   92.32 ^ clkbuf_1_1_0_clock/A (BUFx4_ASAP7_75t_R)
     2    7.99   18.95   30.30  122.62 ^ clkbuf_1_1_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_1_1_0_clock (net)
                 20.69    3.02  125.65 ^ clkbuf_2_2_0_clock/A (BUFx4_ASAP7_75t_R)
     2    8.24   19.26   25.72  151.37 ^ clkbuf_2_2_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2_0_clock (net)
                 22.90    4.36  155.73 ^ clkbuf_3_5_0_clock/A (BUFx4_ASAP7_75t_R)
     2   10.76   24.26   26.83  182.56 ^ clkbuf_3_5_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_3_5_0_clock (net)
                 33.44    7.79  190.35 ^ clkbuf_4_10_0_clock/A (BUFx4_ASAP7_75t_R)
     3   18.39   36.06   33.32  223.67 ^ clkbuf_4_10_0_clock/Y (BUFx4_ASAP7_75t_R)
                                         clknet_4_10_0_clock (net)
                 36.06    0.44  224.11 ^ max_length69/A (BUFx16f_ASAP7_75t_R)
     4   31.40    9.07   21.43  245.54 ^ max_length69/Y (BUFx16f_ASAP7_75t_R)
                                         net4285 (net)
                 64.46   18.96  264.49 ^ max_length68/A (BUFx16f_ASAP7_75t_R)
     3   30.22   10.59   25.73  290.23 ^ max_length68/Y (BUFx16f_ASAP7_75t_R)
                                         net4284 (net)
                127.34   40.33  330.56 ^ ces_7_0/clock (Element)
     1    1.32    5.37  202.97  533.52 ^ ces_7_0/io_outs_up[21] (Element)
                                         net3662 (net)
                  5.37    0.11  533.63 ^ output3662/A (BUFx3_ASAP7_75t_R)
     1    0.51    4.55   10.63  544.27 ^ output3662/Y (BUFx3_ASAP7_75t_R)
                                         io_outs_up_0[21] (net)
                  4.55    0.05  544.32 ^ io_outs_up_0[21] (out)
                                544.32   data arrival time

                  0.00  320.00  320.00   clock clock_vir (rise edge)
                        275.00  595.00   clock network delay (ideal)
                        -10.00  585.00   clock uncertainty
                          0.00  585.00   clock reconvergence pessimism
                        -64.00  521.00   output external delay
                                521.00   data required time
-----------------------------------------------------------------------------
                                521.00   data required time
                               -544.32   data arrival time
-----------------------------------------------------------------------------
                                -23.32   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
61.98930358886719

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
300.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2066

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
89.41130065917969

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9702

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 373

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 9

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
614.1704

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-79.5713

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-12.955900

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.07e-04   1.26e-05   1.17e-08   3.19e-04   8.0%
Combinational          1.47e-03   2.19e-03   3.87e-07   3.66e-03  92.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.78e-03   2.21e-03   3.98e-07   3.98e-03 100.0%
                          44.6%      55.4%       0.0%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 119966 u^2 88% utilization.

[WARNING GUI-0076] Could not find the Qt platform plugin "wayland" in ""
Elapsed time: 2:54.94[h:]min:sec. CPU time: user 174.54 sys 0.34 (99%). Peak memory: 888496KB.
