============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  08:53:47 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           8   18.772    gscl45nm 
AOI21X1          8   22.526    gscl45nm 
BUFX2           26   61.009    gscl45nm 
DFFSR           18  185.843    gscl45nm 
HAX1            23  107.939    gscl45nm 
INVX1           45   63.355    gscl45nm 
MUX2X1          13   48.807    gscl45nm 
NAND3X1          1    2.346    gscl45nm 
OAI21X1          4   11.263    gscl45nm 
OR2X1            2    4.693    gscl45nm 
XOR2X1           5   23.465    gscl45nm 
----------------------------------------
total          153  550.020             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        18 185.843   33.8 
inverter          45  63.355   11.5 
buffer            26  61.009   11.1 
logic             64 239.812   43.6 
------------------------------------
total            153 550.020  100.0 

