Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 27 12:37:53 2021
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.634     -179.973                     60                 1068        0.049        0.000                      0                 1068        4.500        0.000                       0                   414  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.634     -179.973                     60                 1068        0.049        0.000                      0                 1068        4.500        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           60  Failing Endpoints,  Worst Slack       -3.634ns,  Total Violation     -179.973ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.634ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.442ns  (logic 7.045ns (52.412%)  route 6.397ns (47.588%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.946     6.589    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.713 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.713    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.226 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.226    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.343    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.500 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.550     8.050    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.382 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.474     8.856    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.363 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.363    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.591 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.656    10.247    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X6Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.031 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    11.031    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.354 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.775    12.129    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.306    12.435 r  sis_contatori/cont_minuti/mem[3][17]_i_156/O
                         net (fo=1, routed)           0.339    12.774    sis_contatori/cont_minuti/mem[3][17]_i_156_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.170 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    13.170    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.287 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.287    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.610 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[1]
                         net (fo=3, routed)           0.730    14.340    gmodo/mem_reg[3][17]_i_20_1[1]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.306    14.646 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.646    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.178 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.178    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.512 r  gmodo/mem_reg[3][17]_i_7/O[1]
                         net (fo=3, routed)           0.687    16.199    gmodo/mem[3][17]_i_24_1[1]
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  gmodo/mem[3][17]_i_29/O
                         net (fo=1, routed)           0.000    16.502    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[3]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.903 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.903    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.060 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.513    17.573    mem/mem_reg[0][20]_0[0]
    SLICE_X5Y50          LUT4 (Prop_lut4_I2_O)        0.329    17.902 r  mem/mem[3][20]_i_1/O
                         net (fo=4, routed)           0.727    18.629    mem/output_value[20]
    SLICE_X6Y50          FDRE                                         r  mem/mem_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.505    14.876    mem/clock_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  mem/mem_reg[0][20]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)       -0.026    14.995    mem/mem_reg[0][20]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                 -3.634    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.459ns  (logic 7.045ns (52.342%)  route 6.414ns (47.658%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.946     6.589    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.713 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.713    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.226 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.226    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.343    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.500 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.550     8.050    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.382 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.474     8.856    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.363 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.363    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.591 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.656    10.247    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X6Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.031 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    11.031    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.354 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.775    12.129    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.306    12.435 r  sis_contatori/cont_minuti/mem[3][17]_i_156/O
                         net (fo=1, routed)           0.339    12.774    sis_contatori/cont_minuti/mem[3][17]_i_156_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.170 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    13.170    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.287 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.287    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.610 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[1]
                         net (fo=3, routed)           0.730    14.340    gmodo/mem_reg[3][17]_i_20_1[1]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.306    14.646 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.646    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.178 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.178    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.512 r  gmodo/mem_reg[3][17]_i_7/O[1]
                         net (fo=3, routed)           0.687    16.199    gmodo/mem[3][17]_i_24_1[1]
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  gmodo/mem[3][17]_i_29/O
                         net (fo=1, routed)           0.000    16.502    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[3]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.903 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.903    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.060 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.513    17.573    mem/mem_reg[0][20]_0[0]
    SLICE_X5Y50          LUT4 (Prop_lut4_I2_O)        0.329    17.902 r  mem/mem[3][20]_i_1/O
                         net (fo=4, routed)           0.745    18.646    mem/output_value[20]
    SLICE_X3Y49          FDRE                                         r  mem/mem_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.523    14.895    mem/clock_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  mem/mem_reg[2][20]/C
                         clock pessimism              0.259    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.071    15.047    mem/mem_reg[2][20]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -18.646    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.455ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.335ns  (logic 7.045ns (52.829%)  route 6.290ns (47.171%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.946     6.589    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.713 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.713    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.226 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.226    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.343    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.500 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.550     8.050    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.382 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.474     8.856    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.363 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.363    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.591 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.656    10.247    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X6Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.031 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    11.031    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.354 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.775    12.129    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.306    12.435 r  sis_contatori/cont_minuti/mem[3][17]_i_156/O
                         net (fo=1, routed)           0.339    12.774    sis_contatori/cont_minuti/mem[3][17]_i_156_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.170 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    13.170    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.287 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.287    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.610 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[1]
                         net (fo=3, routed)           0.730    14.340    gmodo/mem_reg[3][17]_i_20_1[1]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.306    14.646 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.646    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.178 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.178    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.512 r  gmodo/mem_reg[3][17]_i_7/O[1]
                         net (fo=3, routed)           0.687    16.199    gmodo/mem[3][17]_i_24_1[1]
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  gmodo/mem[3][17]_i_29/O
                         net (fo=1, routed)           0.000    16.502    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[3]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.903 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.903    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.060 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.502    17.562    mem/mem_reg[0][20]_0[0]
    SLICE_X4Y50          LUT4 (Prop_lut4_I2_O)        0.329    17.891 r  mem/mem[3][19]_i_1/O
                         net (fo=4, routed)           0.631    18.522    mem/output_value[19]
    SLICE_X5Y49          FDRE                                         r  mem/mem_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.521    14.893    mem/clock_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  mem/mem_reg[2][19]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)       -0.062    15.067    mem/mem_reg[2][19]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                 -3.455    

Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 7.045ns (53.634%)  route 6.090ns (46.366%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.946     6.589    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.713 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.713    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.226 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.226    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.343    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.500 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.550     8.050    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.382 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.474     8.856    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.363 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.363    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.591 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.656    10.247    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X6Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.031 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    11.031    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.354 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.775    12.129    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.306    12.435 r  sis_contatori/cont_minuti/mem[3][17]_i_156/O
                         net (fo=1, routed)           0.339    12.774    sis_contatori/cont_minuti/mem[3][17]_i_156_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.170 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    13.170    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.287 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.287    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.610 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[1]
                         net (fo=3, routed)           0.730    14.340    gmodo/mem_reg[3][17]_i_20_1[1]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.306    14.646 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.646    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.178 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.178    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.512 r  gmodo/mem_reg[3][17]_i_7/O[1]
                         net (fo=3, routed)           0.687    16.199    gmodo/mem[3][17]_i_24_1[1]
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  gmodo/mem[3][17]_i_29/O
                         net (fo=1, routed)           0.000    16.502    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[3]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.903 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.903    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.060 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.502    17.562    mem/mem_reg[0][20]_0[0]
    SLICE_X4Y50          LUT4 (Prop_lut4_I2_O)        0.329    17.891 r  mem/mem[3][19]_i_1/O
                         net (fo=4, routed)           0.431    18.322    mem/output_value[19]
    SLICE_X6Y50          FDRE                                         r  mem/mem_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.505    14.876    mem/clock_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  mem/mem_reg[0][19]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)       -0.024    14.997    mem/mem_reg[0][19]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.244ns  (required time - arrival time)
  Source:                 sis_contatori/cont_ore/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.124ns  (logic 7.054ns (53.749%)  route 6.070ns (46.251%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  sis_contatori/cont_ore/tmp_reg[4]/Q
                         net (fo=58, routed)          0.957     6.600    sis_contatori/cont_ore/Q[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  sis_contatori/cont_ore/mem[3][9]_i_134/O
                         net (fo=1, routed)           0.000     6.724    sis_contatori/cont_ore/mem[3][9]_i_134_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.237 r  sis_contatori/cont_ore/mem_reg[3][9]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.237    sis_contatori/cont_ore/mem_reg[3][9]_i_92_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.491 r  sis_contatori/cont_ore/mem_reg[3][9]_i_61/CO[0]
                         net (fo=70, routed)          0.761     8.252    sis_contatori/cont_ore/CO[0]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.367     8.619 r  sis_contatori/cont_ore/mem[3][11]_i_40/O
                         net (fo=1, routed)           0.000     8.619    sis_contatori/cont_ore/mem[3][11]_i_40_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.169 r  sis_contatori/cont_ore/mem_reg[3][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.169    sis_contatori/cont_ore/mem_reg[3][11]_i_21_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  sis_contatori/cont_ore/mem_reg[3][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.283    sis_contatori/cont_ore/mem_reg[3][9]_i_34_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.511 r  sis_contatori/cont_ore/mem_reg[3][9]_i_38/CO[2]
                         net (fo=5, routed)           0.512    10.024    sis_contatori/cont_ore/mem_reg[3][9]_i_38_n_1
    SLICE_X3Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.793 r  sis_contatori/cont_ore/mem_reg[3][9]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.793    sis_contatori/cont_ore/mem_reg[3][9]_i_180_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  sis_contatori/cont_ore/mem_reg[3][9]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.907    sis_contatori/cont_ore/mem_reg[3][9]_i_154_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  sis_contatori/cont_ore/mem_reg[3][9]_i_120/O[2]
                         net (fo=4, routed)           0.640    11.786    sis_contatori/cont_ore/mem_reg[3][9]_i_120_n_5
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.302    12.088 r  sis_contatori/cont_ore/mem[3][9]_i_81/O
                         net (fo=2, routed)           0.584    12.672    sis_contatori/cont_ore/mem[3][9]_i_81_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  sis_contatori/cont_ore/mem[3][9]_i_85/O
                         net (fo=1, routed)           0.000    12.796    sis_contatori/cont_ore/mem[3][9]_i_85_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.328 r  sis_contatori/cont_ore/mem_reg[3][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    13.328    sis_contatori/cont_ore/mem_reg[3][9]_i_40_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.662 r  sis_contatori/cont_ore/mem_reg[3][9]_i_22/O[1]
                         net (fo=3, routed)           0.782    14.443    mem/mem_reg[3][9]_i_8_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.026 r  mem/mem_reg[3][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.026    mem/mem_reg[3][9]_i_21_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.143 r  mem/mem_reg[3][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.143    mem/mem_reg[3][9]_i_8_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.362 r  mem/mem_reg[3][9]_i_4/O[0]
                         net (fo=9, routed)           0.770    16.132    mem/mem_reg[3][9]_i_9[0]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.295    16.427 r  mem/mem[3][9]_i_11/O
                         net (fo=1, routed)           0.000    16.427    sis_contatori/cont_ore/mem_reg[3][9]_2[1]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.918 r  sis_contatori/cont_ore/mem_reg[3][9]_i_5/CO[1]
                         net (fo=8, routed)           0.458    17.377    sis_contatori/cont_ore/mem[3][9]_i_12[0]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.329    17.706 r  sis_contatori/cont_ore/mem[3][12]_i_1/O
                         net (fo=4, routed)           0.605    18.311    mem/D[12]
    SLICE_X6Y48          FDRE                                         r  mem/mem_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.521    14.893    mem/clock_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  mem/mem_reg[1][12]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)       -0.063    15.066    mem/mem_reg[1][12]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -18.311    
  -------------------------------------------------------------------
                         slack                                 -3.244    

Slack (VIOLATED) :        -3.241ns  (required time - arrival time)
  Source:                 sis_contatori/cont_ore/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.102ns  (logic 7.054ns (53.839%)  route 6.048ns (46.161%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  sis_contatori/cont_ore/tmp_reg[4]/Q
                         net (fo=58, routed)          0.957     6.600    sis_contatori/cont_ore/Q[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  sis_contatori/cont_ore/mem[3][9]_i_134/O
                         net (fo=1, routed)           0.000     6.724    sis_contatori/cont_ore/mem[3][9]_i_134_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.237 r  sis_contatori/cont_ore/mem_reg[3][9]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.237    sis_contatori/cont_ore/mem_reg[3][9]_i_92_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.491 r  sis_contatori/cont_ore/mem_reg[3][9]_i_61/CO[0]
                         net (fo=70, routed)          0.761     8.252    sis_contatori/cont_ore/CO[0]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.367     8.619 r  sis_contatori/cont_ore/mem[3][11]_i_40/O
                         net (fo=1, routed)           0.000     8.619    sis_contatori/cont_ore/mem[3][11]_i_40_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.169 r  sis_contatori/cont_ore/mem_reg[3][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.169    sis_contatori/cont_ore/mem_reg[3][11]_i_21_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  sis_contatori/cont_ore/mem_reg[3][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.283    sis_contatori/cont_ore/mem_reg[3][9]_i_34_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.511 r  sis_contatori/cont_ore/mem_reg[3][9]_i_38/CO[2]
                         net (fo=5, routed)           0.512    10.024    sis_contatori/cont_ore/mem_reg[3][9]_i_38_n_1
    SLICE_X3Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.793 r  sis_contatori/cont_ore/mem_reg[3][9]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.793    sis_contatori/cont_ore/mem_reg[3][9]_i_180_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  sis_contatori/cont_ore/mem_reg[3][9]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.907    sis_contatori/cont_ore/mem_reg[3][9]_i_154_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  sis_contatori/cont_ore/mem_reg[3][9]_i_120/O[2]
                         net (fo=4, routed)           0.640    11.786    sis_contatori/cont_ore/mem_reg[3][9]_i_120_n_5
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.302    12.088 r  sis_contatori/cont_ore/mem[3][9]_i_81/O
                         net (fo=2, routed)           0.584    12.672    sis_contatori/cont_ore/mem[3][9]_i_81_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  sis_contatori/cont_ore/mem[3][9]_i_85/O
                         net (fo=1, routed)           0.000    12.796    sis_contatori/cont_ore/mem[3][9]_i_85_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.328 r  sis_contatori/cont_ore/mem_reg[3][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    13.328    sis_contatori/cont_ore/mem_reg[3][9]_i_40_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.662 r  sis_contatori/cont_ore/mem_reg[3][9]_i_22/O[1]
                         net (fo=3, routed)           0.782    14.443    mem/mem_reg[3][9]_i_8_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.026 r  mem/mem_reg[3][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.026    mem/mem_reg[3][9]_i_21_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.143 r  mem/mem_reg[3][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.143    mem/mem_reg[3][9]_i_8_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.362 r  mem/mem_reg[3][9]_i_4/O[0]
                         net (fo=9, routed)           0.770    16.132    mem/mem_reg[3][9]_i_9[0]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.295    16.427 r  mem/mem[3][9]_i_11/O
                         net (fo=1, routed)           0.000    16.427    sis_contatori/cont_ore/mem_reg[3][9]_2[1]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.918 r  sis_contatori/cont_ore/mem_reg[3][9]_i_5/CO[1]
                         net (fo=8, routed)           0.454    17.373    sis_contatori/cont_ore/mem[3][9]_i_12[0]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.329    17.702 r  sis_contatori/cont_ore/mem[3][10]_i_1/O
                         net (fo=4, routed)           0.587    18.289    mem/D[14]
    SLICE_X3Y48          FDRE                                         r  mem/mem_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.523    14.895    mem/clock_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  mem/mem_reg[2][10]/C
                         clock pessimism              0.259    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X3Y48          FDRE (Setup_fdre_C_D)       -0.071    15.047    mem/mem_reg[2][10]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -3.241    

Slack (VIOLATED) :        -3.239ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 6.906ns (52.834%)  route 6.165ns (47.166%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.569     5.121    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  sis_contatori/cont_secondi/tmp_reg[3]/Q
                         net (fo=94, routed)          1.109     6.748    sis_contatori/cont_secondi/output_contatori[3]
    SLICE_X12Y38         LUT5 (Prop_lut5_I1_O)        0.124     6.872 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.872    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.385 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.385    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.502    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.659 f  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.720     8.379    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.332     8.711 r  sis_contatori/cont_secondi/mem[3][25]_i_61/O
                         net (fo=1, routed)           0.478     9.189    sis_contatori/cont_secondi/mem[3][25]_i_61_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.709 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.709    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.938 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.398    10.336    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X12Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    11.117 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    11.117    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.432 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/O[3]
                         net (fo=5, routed)           0.594    12.027    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_0[3]
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.307    12.334 r  sis_contatori/cont_secondi/mem[3][25]_i_120/O
                         net (fo=1, routed)           0.616    12.950    sis_contatori/cont_secondi/mem[3][25]_i_120_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.487 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_75/O[2]
                         net (fo=3, routed)           0.644    14.131    gmodo/mem_reg[3][25]_i_38_1[2]
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.302    14.433 r  gmodo/mem[3][25]_i_114/O
                         net (fo=1, routed)           0.000    14.433    gmodo/mem[3][25]_i_114_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.809 r  gmodo/mem_reg[3][25]_i_74/CO[3]
                         net (fo=1, routed)           0.000    14.809    gmodo/mem_reg[3][25]_i_74_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.028 r  gmodo/mem_reg[3][25]_i_38/O[0]
                         net (fo=3, routed)           0.637    15.665    gmodo/mem[3][25]_i_79_0[0]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.295    15.960 r  gmodo/mem[3][25]_i_92/O
                         net (fo=1, routed)           0.000    15.960    sis_contatori/cont_secondi/mem_reg[3][25]_i_28_1[1]
    SLICE_X15Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.510 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.510    sis_contatori/cont_secondi/mem_reg[3][25]_i_54_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.624 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.624    sis_contatori/cont_secondi/mem_reg[3][25]_i_28_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.738 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.738    sis_contatori/cont_secondi/mem_reg[3][25]_i_9_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.895 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.595    17.491    mem/mem_reg[0][28]_0[0]
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.329    17.820 r  mem/mem[3][27]_i_1/O
                         net (fo=4, routed)           0.373    18.192    mem/output_value[27]
    SLICE_X28Y48         FDRE                                         r  mem/mem_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.451    14.823    mem/clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  mem/mem_reg[0][27]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.093    14.953    mem/mem_reg[0][27]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -18.192    
  -------------------------------------------------------------------
                         slack                                 -3.239    

Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 sis_contatori/cont_ore/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.102ns  (logic 7.054ns (53.837%)  route 6.048ns (46.163%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  sis_contatori/cont_ore/tmp_reg[4]/Q
                         net (fo=58, routed)          0.957     6.600    sis_contatori/cont_ore/Q[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  sis_contatori/cont_ore/mem[3][9]_i_134/O
                         net (fo=1, routed)           0.000     6.724    sis_contatori/cont_ore/mem[3][9]_i_134_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.237 r  sis_contatori/cont_ore/mem_reg[3][9]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.237    sis_contatori/cont_ore/mem_reg[3][9]_i_92_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.491 r  sis_contatori/cont_ore/mem_reg[3][9]_i_61/CO[0]
                         net (fo=70, routed)          0.761     8.252    sis_contatori/cont_ore/CO[0]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.367     8.619 r  sis_contatori/cont_ore/mem[3][11]_i_40/O
                         net (fo=1, routed)           0.000     8.619    sis_contatori/cont_ore/mem[3][11]_i_40_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.169 r  sis_contatori/cont_ore/mem_reg[3][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.169    sis_contatori/cont_ore/mem_reg[3][11]_i_21_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  sis_contatori/cont_ore/mem_reg[3][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.283    sis_contatori/cont_ore/mem_reg[3][9]_i_34_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.511 r  sis_contatori/cont_ore/mem_reg[3][9]_i_38/CO[2]
                         net (fo=5, routed)           0.512    10.024    sis_contatori/cont_ore/mem_reg[3][9]_i_38_n_1
    SLICE_X3Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.793 r  sis_contatori/cont_ore/mem_reg[3][9]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.793    sis_contatori/cont_ore/mem_reg[3][9]_i_180_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  sis_contatori/cont_ore/mem_reg[3][9]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.907    sis_contatori/cont_ore/mem_reg[3][9]_i_154_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  sis_contatori/cont_ore/mem_reg[3][9]_i_120/O[2]
                         net (fo=4, routed)           0.640    11.786    sis_contatori/cont_ore/mem_reg[3][9]_i_120_n_5
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.302    12.088 r  sis_contatori/cont_ore/mem[3][9]_i_81/O
                         net (fo=2, routed)           0.584    12.672    sis_contatori/cont_ore/mem[3][9]_i_81_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  sis_contatori/cont_ore/mem[3][9]_i_85/O
                         net (fo=1, routed)           0.000    12.796    sis_contatori/cont_ore/mem[3][9]_i_85_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.328 r  sis_contatori/cont_ore/mem_reg[3][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    13.328    sis_contatori/cont_ore/mem_reg[3][9]_i_40_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.662 r  sis_contatori/cont_ore/mem_reg[3][9]_i_22/O[1]
                         net (fo=3, routed)           0.782    14.443    mem/mem_reg[3][9]_i_8_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.026 r  mem/mem_reg[3][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.026    mem/mem_reg[3][9]_i_21_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.143 r  mem/mem_reg[3][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.143    mem/mem_reg[3][9]_i_8_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.362 r  mem/mem_reg[3][9]_i_4/O[0]
                         net (fo=9, routed)           0.770    16.132    mem/mem_reg[3][9]_i_9[0]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.295    16.427 r  mem/mem[3][9]_i_11/O
                         net (fo=1, routed)           0.000    16.427    sis_contatori/cont_ore/mem_reg[3][9]_2[1]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.918 r  sis_contatori/cont_ore/mem_reg[3][9]_i_5/CO[1]
                         net (fo=8, routed)           0.342    17.261    sis_contatori/cont_ore/mem[3][9]_i_12[0]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.329    17.590 r  sis_contatori/cont_ore/mem[3][9]_i_2/O
                         net (fo=4, routed)           0.699    18.289    mem/D[15]
    SLICE_X2Y48          FDRE                                         r  mem/mem_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.523    14.895    mem/clock_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  mem/mem_reg[2][9]/C
                         clock pessimism              0.259    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X2Y48          FDRE (Setup_fdre_C_D)       -0.065    15.053    mem/mem_reg[2][9]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.233ns  (required time - arrival time)
  Source:                 sis_contatori/cont_ore/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.998ns  (logic 7.054ns (54.270%)  route 5.944ns (45.730%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  sis_contatori/cont_ore/tmp_reg[4]/Q
                         net (fo=58, routed)          0.957     6.600    sis_contatori/cont_ore/Q[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  sis_contatori/cont_ore/mem[3][9]_i_134/O
                         net (fo=1, routed)           0.000     6.724    sis_contatori/cont_ore/mem[3][9]_i_134_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.237 r  sis_contatori/cont_ore/mem_reg[3][9]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.237    sis_contatori/cont_ore/mem_reg[3][9]_i_92_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.491 r  sis_contatori/cont_ore/mem_reg[3][9]_i_61/CO[0]
                         net (fo=70, routed)          0.761     8.252    sis_contatori/cont_ore/CO[0]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.367     8.619 r  sis_contatori/cont_ore/mem[3][11]_i_40/O
                         net (fo=1, routed)           0.000     8.619    sis_contatori/cont_ore/mem[3][11]_i_40_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.169 r  sis_contatori/cont_ore/mem_reg[3][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.169    sis_contatori/cont_ore/mem_reg[3][11]_i_21_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  sis_contatori/cont_ore/mem_reg[3][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.283    sis_contatori/cont_ore/mem_reg[3][9]_i_34_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.511 r  sis_contatori/cont_ore/mem_reg[3][9]_i_38/CO[2]
                         net (fo=5, routed)           0.512    10.024    sis_contatori/cont_ore/mem_reg[3][9]_i_38_n_1
    SLICE_X3Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.793 r  sis_contatori/cont_ore/mem_reg[3][9]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.793    sis_contatori/cont_ore/mem_reg[3][9]_i_180_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  sis_contatori/cont_ore/mem_reg[3][9]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.907    sis_contatori/cont_ore/mem_reg[3][9]_i_154_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  sis_contatori/cont_ore/mem_reg[3][9]_i_120/O[2]
                         net (fo=4, routed)           0.640    11.786    sis_contatori/cont_ore/mem_reg[3][9]_i_120_n_5
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.302    12.088 r  sis_contatori/cont_ore/mem[3][9]_i_81/O
                         net (fo=2, routed)           0.584    12.672    sis_contatori/cont_ore/mem[3][9]_i_81_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    12.796 r  sis_contatori/cont_ore/mem[3][9]_i_85/O
                         net (fo=1, routed)           0.000    12.796    sis_contatori/cont_ore/mem[3][9]_i_85_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.328 r  sis_contatori/cont_ore/mem_reg[3][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    13.328    sis_contatori/cont_ore/mem_reg[3][9]_i_40_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.662 r  sis_contatori/cont_ore/mem_reg[3][9]_i_22/O[1]
                         net (fo=3, routed)           0.782    14.443    mem/mem_reg[3][9]_i_8_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    15.026 r  mem/mem_reg[3][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.026    mem/mem_reg[3][9]_i_21_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.143 r  mem/mem_reg[3][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.143    mem/mem_reg[3][9]_i_8_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.362 r  mem/mem_reg[3][9]_i_4/O[0]
                         net (fo=9, routed)           0.770    16.132    mem/mem_reg[3][9]_i_9[0]
    SLICE_X4Y48          LUT2 (Prop_lut2_I1_O)        0.295    16.427 r  mem/mem[3][9]_i_11/O
                         net (fo=1, routed)           0.000    16.427    sis_contatori/cont_ore/mem_reg[3][9]_2[1]
    SLICE_X4Y48          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.918 r  sis_contatori/cont_ore/mem_reg[3][9]_i_5/CO[1]
                         net (fo=8, routed)           0.347    17.266    sis_contatori/cont_ore/mem[3][9]_i_12[0]
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.329    17.595 r  sis_contatori/cont_ore/mem[3][11]_i_1/O
                         net (fo=4, routed)           0.590    18.185    mem/D[13]
    SLICE_X3Y50          FDRE                                         r  mem/mem_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.507    14.878    mem/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  mem/mem_reg[3][11]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)       -0.071    14.952    mem/mem_reg[3][11]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 -3.233    

Slack (VIOLATED) :        -3.227ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 7.045ns (53.605%)  route 6.097ns (46.395%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.187    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.946     6.589    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.713 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.713    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.226 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.226    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.343 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.343    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.500 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.550     8.050    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.382 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.474     8.856    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.363 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.363    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.591 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.656    10.247    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X6Y45          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.031 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    11.031    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.354 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.775    12.129    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y45         LUT5 (Prop_lut5_I4_O)        0.306    12.435 r  sis_contatori/cont_minuti/mem[3][17]_i_156/O
                         net (fo=1, routed)           0.339    12.774    sis_contatori/cont_minuti/mem[3][17]_i_156_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.170 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    13.170    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.287 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.287    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.610 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[1]
                         net (fo=3, routed)           0.730    14.340    gmodo/mem_reg[3][17]_i_20_1[1]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.306    14.646 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.646    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.178 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.178    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.512 r  gmodo/mem_reg[3][17]_i_7/O[1]
                         net (fo=3, routed)           0.687    16.199    gmodo/mem[3][17]_i_24_1[1]
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.303    16.502 r  gmodo/mem[3][17]_i_29/O
                         net (fo=1, routed)           0.000    16.502    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[3]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.903 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.903    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.060 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.502    17.562    mem/mem_reg[0][20]_0[0]
    SLICE_X4Y50          LUT4 (Prop_lut4_I2_O)        0.329    17.891 r  mem/mem[3][19]_i_1/O
                         net (fo=4, routed)           0.438    18.329    mem/output_value[19]
    SLICE_X6Y49          FDRE                                         r  mem/mem_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.521    14.893    mem/clock_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  mem/mem_reg[3][19]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)       -0.027    15.102    mem/mem_reg[3][19]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -18.329    
  -------------------------------------------------------------------
                         slack                                 -3.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.112%)  route 0.225ns (51.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.596     1.509    mem/clock_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  mem/mem_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  mem/mem_reg[1][18]/Q
                         net (fo=1, routed)           0.225     1.899    mem/mem_reg[1][14]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  mem/output[18]_i_1/O
                         net (fo=1, routed)           0.000     1.944    mem/output[18]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  mem/output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.861     2.019    mem/clock_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  mem/output_reg[18]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.120     1.894    mem/output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    mem/clock_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  mem/mem_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mem/mem_reg[1][23]/Q
                         net (fo=1, routed)           0.052     1.675    mem/mem_reg[1][9]
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.720 r  mem/output[23]_i_1/O
                         net (fo=1, routed)           0.000     1.720    mem/output[23]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  mem/output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    mem/clock_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  mem/output_reg[23]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.121     1.616    mem/output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.611%)  route 0.309ns (62.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.563     1.476    mem/clock_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  mem/mem_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem/mem_reg[1][31]/Q
                         net (fo=1, routed)           0.309     1.926    mem/mem_reg[1][1]
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  mem/output[31]_i_1/O
                         net (fo=1, routed)           0.000     1.971    mem/output[31]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  mem/output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    mem/clock_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  mem/output_reg[31]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.844    mem/output_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mem/mem_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.592     1.505    mem/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  mem/mem_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mem/mem_reg[3][11]/Q
                         net (fo=1, routed)           0.087     1.734    mem/mem_reg[3][21]
    SLICE_X2Y50          LUT6 (Prop_lut6_I2_O)        0.045     1.779 r  mem/output[11]_i_1/O
                         net (fo=1, routed)           0.000     1.779    mem/output[11]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  mem/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.863     2.021    mem/clock_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  mem/output_reg[11]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.120     1.638    mem/output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    mem/clock_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  mem/mem_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mem/mem_reg[1][22]/Q
                         net (fo=1, routed)           0.087     1.710    mem/mem_reg[1][10]
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  mem/output[22]_i_1/O
                         net (fo=1, routed)           0.000     1.755    mem/output[22]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  mem/output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    mem/clock_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  mem/output_reg[22]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.120     1.615    mem/output_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.590     1.503    mem/clock_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  mem/mem_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  mem/mem_reg[1][15]/Q
                         net (fo=1, routed)           0.115     1.760    mem/mem_reg[1][17]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  mem/output[15]_i_1/O
                         net (fo=1, routed)           0.000     1.805    mem/output[15]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  mem/output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.863     2.021    mem/clock_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  mem/output_reg[15]/C
                         clock pessimism             -0.478     1.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121     1.663    mem/output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.613%)  route 0.111ns (37.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.566     1.479    mem/clock_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  mem/mem_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mem/mem_reg[1][28]/Q
                         net (fo=1, routed)           0.111     1.731    mem/mem_reg[1][4]
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  mem/output[28]_i_1/O
                         net (fo=1, routed)           0.000     1.776    mem/output[28]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  mem/output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     1.993    mem/clock_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  mem/output_reg[28]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121     1.635    mem/output_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.263%)  route 0.327ns (63.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.590     1.503    mem/clock_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  mem/mem_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  mem/mem_reg[1][20]/Q
                         net (fo=1, routed)           0.327     1.971    mem/mem_reg[1][12]
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.016 r  mem/output[20]_i_1/O
                         net (fo=1, routed)           0.000     2.016    mem/output[20]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  mem/output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    mem/clock_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  mem/output_reg[20]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.873    mem/output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mem/output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gmodo/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.482    mem/clock_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  mem/output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mem/output_reg[30]/Q
                         net (fo=1, routed)           0.091     1.714    gmodo/Q[2]
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  gmodo/temp[30]_i_1/O
                         net (fo=1, routed)           0.000     1.759    gmodo/temp[30]_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  gmodo/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.839     1.997    gmodo/clock_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  gmodo/temp_reg[30]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.616    gmodo/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mem/mem_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.592     1.505    mem/clock_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  mem/mem_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mem/mem_reg[2][14]/Q
                         net (fo=1, routed)           0.091     1.738    mem/mem_reg[2][18]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  mem/output[14]_i_1/O
                         net (fo=1, routed)           0.000     1.783    mem/output[14]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  mem/output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.863     2.021    mem/clock_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  mem/output_reg[14]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121     1.639    mem/output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53     deb_modo/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y53     deb_modo/cleared_button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y55    deb_read/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y55    deb_read/count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56    deb_read/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49    deb_read/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56    deb_read/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56    deb_read/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49    deb_read/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     deb_set/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     deb_set/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     deb_set/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32     deb_set/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    deb_write/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    deb_write/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    deb_write/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    deb_write/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y52    deb_write/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     gmodo/temp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55    deb_read/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55    deb_read/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56    deb_read/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56    deb_read/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56    deb_read/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y50     gmodo/temp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     gmodo/temp_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     gmodo/temp_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     gmodo/temp_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y49     gmodo/temp_reg[18]/C



