Classic Timing Analyzer report for PQP
Sat May 18 00:32:45 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                          ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 21.679 ns                        ; ControlUnit:ControlUnit|state.BleCompare      ; MuxIordOut[27]                                    ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 48.88 MHz ( period = 20.458 ns ) ; ControlUnit:ControlUnit|nextstate.LSaveb_4189 ; ControlUnit:ControlUnit|state.LSaveb              ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.StoreData2      ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635 ; clock      ; clock    ; 685          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                               ;                                                   ;            ;          ; 685          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 48.88 MHz ( period = 20.458 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; ControlUnit:ControlUnit|state.LSaveb         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 48.98 MHz ( period = 20.416 ns )                    ; ControlUnit:ControlUnit|nextstate.And_5619            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 49.13 MHz ( period = 20.356 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; ControlUnit:ControlUnit|state.LSave          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.42 MHz ( period = 20.236 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; ControlUnit:ControlUnit|state.Beq            ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A                                     ; 49.43 MHz ( period = 20.232 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_4583            ; ControlUnit:ControlUnit|state.Bne            ; clock      ; clock    ; None                        ; None                      ; 0.716 ns                ;
; N/A                                     ; 49.44 MHz ( period = 20.226 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_4505            ; ControlUnit:ControlUnit|state.Bgt            ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.224 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_4780            ; ControlUnit:ControlUnit|state.Slt            ; clock      ; clock    ; None                        ; None                      ; 0.730 ns                ;
; N/A                                     ; 49.47 MHz ( period = 20.216 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_5736           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.184 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_5537          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.184 ns )                    ; ControlUnit:ControlUnit|nextstate.Store_3834          ; ControlUnit:ControlUnit|state.Store          ; clock      ; clock    ; None                        ; None                      ; 0.710 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.184 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_4700          ; ControlUnit:ControlUnit|state.Addiu          ; clock      ; clock    ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.180 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_5578            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.704 ns                ;
; N/A                                     ; 49.61 MHz ( period = 20.156 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; ControlUnit:ControlUnit|state.Lw             ; clock      ; clock    ; None                        ; None                      ; 0.697 ns                ;
; N/A                                     ; 49.70 MHz ( period = 20.120 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_5855            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.698 ns                ;
; N/A                                     ; 49.70 MHz ( period = 20.120 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_5855            ; ControlUnit:ControlUnit|state.Add~DUPLICATE  ; clock      ; clock    ; None                        ; None                      ; 0.698 ns                ;
; N/A                                     ; 50.08 MHz ( period = 19.968 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; ControlUnit:ControlUnit|state.StoreSaveh     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.964 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; ControlUnit:ControlUnit|state.StoreSaveb     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 50.10 MHz ( period = 19.960 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; ControlUnit:ControlUnit|state.StoreSave      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 50.26 MHz ( period = 19.898 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; ControlUnit:ControlUnit|state.LSaveh         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.736 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_4031            ; ControlUnit:ControlUnit|state.Jal            ; clock      ; clock    ; None                        ; None                      ; 0.704 ns                ;
; N/A                                     ; 50.95 MHz ( period = 19.628 ns )                    ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; ControlUnit:ControlUnit|state.Inc            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.05 MHz ( period = 19.214 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_4148            ; ControlUnit:ControlUnit|state.Lui            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.06 MHz ( period = 19.210 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_4427            ; ControlUnit:ControlUnit|state.Ble            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.11 MHz ( period = 19.190 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_5416             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.13 MHz ( period = 19.184 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_5457            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.13 MHz ( period = 19.184 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_5295           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.13 MHz ( period = 19.182 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.14 MHz ( period = 19.180 ns )                    ; ControlUnit:ControlUnit|nextstate.Slti_3555           ; ControlUnit:ControlUnit|state.Slti           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.14 MHz ( period = 19.180 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_4899            ; ControlUnit:ControlUnit|state.Srl            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.16 MHz ( period = 19.170 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_5215            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.19 MHz ( period = 19.160 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_5018           ; ControlUnit:ControlUnit|state.Srav           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 53.73 MHz ( period = 18.612 ns )                    ; ControlUnit:ControlUnit|nextstate.IncOp_3399          ; ControlUnit:ControlUnit|state.IncOp          ; clock      ; clock    ; None                        ; None                      ; 1.052 ns                ;
; N/A                                     ; 53.87 MHz ( period = 18.562 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet3_3914          ; ControlUnit:ControlUnit|state.LGet3          ; clock      ; clock    ; None                        ; None                      ; 0.698 ns                ;
; N/A                                     ; 54.34 MHz ( period = 18.404 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5697 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 54.70 MHz ( period = 18.280 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_5775           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.832 ns                ;
; N/A                                     ; 54.85 MHz ( period = 18.230 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_4739    ; ControlUnit:ControlUnit|state.OverflowExc    ; clock      ; clock    ; None                        ; None                      ; 0.850 ns                ;
; N/A                                     ; 54.92 MHz ( period = 18.208 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_4388     ; ControlUnit:ControlUnit|state.BleCompare     ; clock      ; clock    ; None                        ; None                      ; 0.831 ns                ;
; N/A                                     ; 55.07 MHz ( period = 18.158 ns )                    ; ControlUnit:ControlUnit|nextstate.IncWrite_3360       ; ControlUnit:ControlUnit|state.IncWrite       ; clock      ; clock    ; None                        ; None                      ; 0.837 ns                ;
; N/A                                     ; 55.56 MHz ( period = 18.000 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_3992       ; ControlUnit:ControlUnit|state.WriteJal       ; clock      ; clock    ; None                        ; None                      ; 0.697 ns                ;
; N/A                                     ; 55.69 MHz ( period = 17.958 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_5496      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.931 ns                ;
; N/A                                     ; 55.79 MHz ( period = 17.924 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_5972          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; 55.90 MHz ( period = 17.890 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_5894         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 57.14 MHz ( period = 17.500 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_4070           ; ControlUnit:ControlUnit|state.Jump           ; clock      ; clock    ; None                        ; None                      ; 0.706 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; ControlUnit:ControlUnit|nextstate.Mult_3875           ; ControlUnit:ControlUnit|state.Mult           ; clock      ; clock    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; 58.20 MHz ( period = 17.182 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_4109           ; ControlUnit:ControlUnit|state.Lui2           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.87 MHz ( period = 16.986 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_4819    ; ControlUnit:ControlUnit|state.SrlWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.88 MHz ( period = 16.984 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_5057          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.89 MHz ( period = 16.982 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreGet_3795       ; ControlUnit:ControlUnit|state.StoreGet       ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.89 MHz ( period = 16.982 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet2_3953          ; ControlUnit:ControlUnit|state.LGet2          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.89 MHz ( period = 16.980 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4938   ; ControlUnit:ControlUnit|state.SravWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.89 MHz ( period = 16.980 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_4858          ; ControlUnit:ControlUnit|state.SrlOp          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.90 MHz ( period = 16.978 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_4310           ; ControlUnit:ControlUnit|state.LGet           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.90 MHz ( period = 16.978 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_5334    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.90 MHz ( period = 16.978 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_5174          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.976 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_5254   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_5135    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.96 MHz ( period = 16.960 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_4466     ; ControlUnit:ControlUnit|state.BgtCompare     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.96 MHz ( period = 16.960 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_4622     ; ControlUnit:ControlUnit|state.BeqCompare     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.98 MHz ( period = 16.954 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_4544     ; ControlUnit:ControlUnit|state.BneCompare     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.01 MHz ( period = 16.946 ns )                    ; ControlUnit:ControlUnit|nextstate.IncWait_3477        ; ControlUnit:ControlUnit|state.IncWait        ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.04 MHz ( period = 16.938 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData_3756      ; ControlUnit:ControlUnit|state.StoreData      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; ControlUnit:ControlUnit|nextstate.IncGetData_3438     ; ControlUnit:ControlUnit|state.IncGetData     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.09 MHz ( period = 16.924 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_5933    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.11 MHz ( period = 16.918 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_5658   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_5096         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.20 MHz ( period = 16.892 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_4977         ; ControlUnit:ControlUnit|state.SravOp         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.32 MHz ( period = 16.858 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData2_3594     ; ControlUnit:ControlUnit|state.StoreData2     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 59.82 MHz ( period = 16.718 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_5814     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 62.39 MHz ( period = 16.028 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.748 ns               ;
; N/A                                     ; 62.40 MHz ( period = 16.025 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.747 ns               ;
; N/A                                     ; 62.54 MHz ( period = 15.989 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 15.712 ns               ;
; N/A                                     ; 62.55 MHz ( period = 15.988 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 15.710 ns               ;
; N/A                                     ; 62.55 MHz ( period = 15.986 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 15.711 ns               ;
; N/A                                     ; 62.56 MHz ( period = 15.985 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 15.709 ns               ;
; N/A                                     ; 62.57 MHz ( period = 15.983 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 15.695 ns               ;
; N/A                                     ; 62.57 MHz ( period = 15.983 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 15.695 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.980 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 15.694 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.980 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 15.694 ns               ;
; N/A                                     ; 62.62 MHz ( period = 15.969 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 15.718 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 15.715 ns               ;
; N/A                                     ; 62.63 MHz ( period = 15.966 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 15.717 ns               ;
; N/A                                     ; 62.64 MHz ( period = 15.965 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 15.714 ns               ;
; N/A                                     ; 62.66 MHz ( period = 15.959 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 15.675 ns               ;
; N/A                                     ; 62.67 MHz ( period = 15.956 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 15.674 ns               ;
; N/A                                     ; 62.73 MHz ( period = 15.941 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.661 ns               ;
; N/A                                     ; 62.74 MHz ( period = 15.939 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 15.693 ns               ;
; N/A                                     ; 62.75 MHz ( period = 15.937 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 15.655 ns               ;
; N/A                                     ; 62.75 MHz ( period = 15.937 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 15.655 ns               ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 15.692 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 15.686 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 15.686 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 15.654 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 15.654 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 15.650 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 15.650 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 15.650 ns               ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 15.654 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.931 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 15.685 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.931 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 15.685 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.931 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 15.649 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.931 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 15.649 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.931 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 15.649 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.931 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 15.653 ns               ;
; N/A                                     ; 62.83 MHz ( period = 15.915 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.635 ns               ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.638 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.903 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.625 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.903 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 15.648 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.903 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 15.648 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.902 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 15.625 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.901 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 15.623 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 15.647 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 15.647 ns               ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 15.608 ns               ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 15.608 ns               ;
; N/A                                     ; 62.94 MHz ( period = 15.889 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.603 ns               ;
; N/A                                     ; 62.96 MHz ( period = 15.882 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 15.631 ns               ;
; N/A                                     ; 62.97 MHz ( period = 15.881 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 15.628 ns               ;
; N/A                                     ; 62.99 MHz ( period = 15.876 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 15.599 ns               ;
; N/A                                     ; 62.99 MHz ( period = 15.875 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 15.597 ns               ;
; N/A                                     ; 62.99 MHz ( period = 15.875 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 15.602 ns               ;
; N/A                                     ; 63.00 MHz ( period = 15.874 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 15.600 ns               ;
; N/A                                     ; 63.00 MHz ( period = 15.872 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 15.588 ns               ;
; N/A                                     ; 63.01 MHz ( period = 15.870 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 15.582 ns               ;
; N/A                                     ; 63.01 MHz ( period = 15.870 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 15.582 ns               ;
; N/A                                     ; 63.02 MHz ( period = 15.869 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 15.585 ns               ;
; N/A                                     ; 63.02 MHz ( period = 15.869 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 15.585 ns               ;
; N/A                                     ; 63.04 MHz ( period = 15.864 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 15.589 ns               ;
; N/A                                     ; 63.04 MHz ( period = 15.863 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 15.587 ns               ;
; N/A                                     ; 63.06 MHz ( period = 15.858 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 15.572 ns               ;
; N/A                                     ; 63.06 MHz ( period = 15.858 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 15.572 ns               ;
; N/A                                     ; 63.07 MHz ( period = 15.856 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 15.605 ns               ;
; N/A                                     ; 63.07 MHz ( period = 15.855 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 15.602 ns               ;
; N/A                                     ; 63.07 MHz ( period = 15.855 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 15.608 ns               ;
; N/A                                     ; 63.08 MHz ( period = 15.854 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 15.605 ns               ;
; N/A                                     ; 63.08 MHz ( period = 15.852 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 15.606 ns               ;
; N/A                                     ; 63.09 MHz ( period = 15.850 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 15.568 ns               ;
; N/A                                     ; 63.09 MHz ( period = 15.850 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 15.567 ns               ;
; N/A                                     ; 63.09 MHz ( period = 15.850 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 15.568 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.849 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 15.565 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.847 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 15.599 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.847 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 15.599 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.847 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 15.563 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.847 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 15.563 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.847 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 15.563 ns               ;
; N/A                                     ; 63.10 MHz ( period = 15.847 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 15.567 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.846 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 15.562 ns               ;
; N/A                                     ; 63.11 MHz ( period = 15.845 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 15.565 ns               ;
; N/A                                     ; 63.12 MHz ( period = 15.844 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 15.595 ns               ;
; N/A                                     ; 63.12 MHz ( period = 15.844 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 15.550 ns               ;
; N/A                                     ; 63.12 MHz ( period = 15.844 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 15.550 ns               ;
; N/A                                     ; 63.12 MHz ( period = 15.843 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 15.592 ns               ;
; N/A                                     ; 63.16 MHz ( period = 15.834 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 15.552 ns               ;
; N/A                                     ; 63.17 MHz ( period = 15.830 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 15.573 ns               ;
; N/A                                     ; 63.18 MHz ( period = 15.829 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 15.570 ns               ;
; N/A                                     ; 63.19 MHz ( period = 15.826 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 15.580 ns               ;
; N/A                                     ; 63.19 MHz ( period = 15.825 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 15.583 ns               ;
; N/A                                     ; 63.20 MHz ( period = 15.824 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 15.542 ns               ;
; N/A                                     ; 63.20 MHz ( period = 15.824 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 15.542 ns               ;
; N/A                                     ; 63.20 MHz ( period = 15.823 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 15.545 ns               ;
; N/A                                     ; 63.20 MHz ( period = 15.823 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 15.545 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.821 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 15.573 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.821 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 15.573 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.821 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 15.537 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.821 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 15.537 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.821 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 15.537 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.821 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 15.541 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.820 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 15.576 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.820 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 15.576 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.820 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 15.540 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.820 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 15.540 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.820 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 15.540 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.820 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 15.544 ns               ;
; N/A                                     ; 63.21 MHz ( period = 15.820 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 15.530 ns               ;
; N/A                                     ; 63.23 MHz ( period = 15.816 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 15.561 ns               ;
; N/A                                     ; 63.23 MHz ( period = 15.816 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 15.561 ns               ;
; N/A                                     ; 63.24 MHz ( period = 15.814 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 15.570 ns               ;
; N/A                                     ; 63.24 MHz ( period = 15.812 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 15.532 ns               ;
; N/A                                     ; 63.24 MHz ( period = 15.812 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 15.532 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 15.563 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 15.563 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 15.527 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 15.527 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 15.527 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 15.531 ns               ;
; N/A                                     ; 63.28 MHz ( period = 15.804 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.518 ns               ;
; N/A                                     ; 63.29 MHz ( period = 15.800 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 15.548 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.798 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 15.510 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.798 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 15.510 ns               ;
; N/A                                     ; 63.31 MHz ( period = 15.795 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 15.541 ns               ;
; N/A                                     ; 63.31 MHz ( period = 15.795 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[5]                      ; clock      ; clock    ; None                        ; None                      ; 15.541 ns               ;
; N/A                                     ; 63.31 MHz ( period = 15.795 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 15.505 ns               ;
; N/A                                     ; 63.31 MHz ( period = 15.795 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 15.505 ns               ;
; N/A                                     ; 63.31 MHz ( period = 15.795 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 15.505 ns               ;
; N/A                                     ; 63.31 MHz ( period = 15.795 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 15.509 ns               ;
; N/A                                     ; 63.33 MHz ( period = 15.790 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 15.535 ns               ;
; N/A                                     ; 63.33 MHz ( period = 15.790 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 15.535 ns               ;
; N/A                                     ; 63.34 MHz ( period = 15.789 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 15.538 ns               ;
; N/A                                     ; 63.34 MHz ( period = 15.789 ns )                    ; ControlUnit:ControlUnit|state.IncOp                   ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 15.538 ns               ;
; N/A                                     ; 63.38 MHz ( period = 15.778 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 15.498 ns               ;
; N/A                                     ; 63.38 MHz ( period = 15.778 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 15.525 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; clock      ; clock    ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_4700          ; clock      ; clock    ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; clock      ; clock    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; clock      ; clock    ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_5135    ; clock      ; clock    ; None                       ; None                       ; 0.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_5578            ; clock      ; clock    ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; clock      ; clock    ; None                       ; None                       ; 2.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_5537          ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; clock      ; clock    ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_5658   ; clock      ; clock    ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_5334    ; clock      ; clock    ; None                       ; None                       ; 0.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_5619            ; clock      ; clock    ; None                       ; None                       ; 2.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; clock      ; clock    ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_5537          ; clock      ; clock    ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sub_5578            ; clock      ; clock    ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; clock      ; clock    ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; clock      ; clock    ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_4466     ; clock      ; clock    ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_4700          ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; clock      ; clock    ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; clock      ; clock    ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; clock      ; clock    ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_4544     ; clock      ; clock    ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_4819    ; clock      ; clock    ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Inc                   ; ControlUnit:ControlUnit|nextstate.IncWait_3477        ; clock      ; clock    ; None                       ; None                       ; 1.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; clock      ; clock    ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_4977         ; clock      ; clock    ; None                       ; None                       ; 0.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; clock      ; clock    ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; clock      ; clock    ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_5619            ; clock      ; clock    ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; clock      ; clock    ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; clock      ; clock    ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; clock      ; clock    ; None                       ; None                       ; 2.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; clock      ; clock    ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_3914          ; clock      ; clock    ; None                       ; None                       ; 1.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_4310           ; clock      ; clock    ; None                       ; None                       ; 1.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_5578            ; clock      ; clock    ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; clock      ; clock    ; None                       ; None                       ; 2.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; clock      ; clock    ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; clock      ; clock    ; None                       ; None                       ; 2.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; clock      ; clock    ; None                       ; None                       ; 2.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; clock      ; clock    ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; clock      ; clock    ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_4622     ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_5174          ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_4388     ; clock      ; clock    ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; clock      ; clock    ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_4858          ; clock      ; clock    ; None                       ; None                       ; 1.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4938   ; clock      ; clock    ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; clock      ; clock    ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; clock      ; clock    ; None                       ; None                       ; 2.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_3635     ; clock      ; clock    ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; clock      ; clock    ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; clock      ; clock    ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_4899            ; clock      ; clock    ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addi_5736           ; clock      ; clock    ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; clock      ; clock    ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_5619            ; clock      ; clock    ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_4349             ; clock      ; clock    ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_3756      ; clock      ; clock    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 3.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_5736           ; clock      ; clock    ; None                       ; None                       ; 2.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; clock      ; clock    ; None                       ; None                       ; 2.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; clock      ; clock    ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; clock      ; clock    ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; clock      ; clock    ; None                       ; None                       ; 2.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; clock      ; clock    ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_5736           ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; clock      ; clock    ; None                       ; None                       ; 3.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_5254   ; clock      ; clock    ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_5057          ; clock      ; clock    ; None                       ; None                       ; 1.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Break_5537          ; clock      ; clock    ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; clock      ; clock    ; None                       ; None                       ; 2.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; clock      ; clock    ; None                       ; None                       ; 3.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; clock      ; clock    ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_4780            ; clock      ; clock    ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; clock      ; clock    ; None                       ; None                       ; 3.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_5096         ; clock      ; clock    ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; clock      ; clock    ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_5295           ; clock      ; clock    ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_4109           ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Slti_3555           ; clock      ; clock    ; None                       ; None                       ; 2.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addiu_4700          ; clock      ; clock    ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bne_4583            ; clock      ; clock    ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_3795       ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; clock      ; clock    ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; clock      ; clock    ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_4899            ; clock      ; clock    ; None                       ; None                       ; 2.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_5894         ; clock      ; clock    ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; clock      ; clock    ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_5295           ; clock      ; clock    ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; clock      ; clock    ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_3992       ; clock      ; clock    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSave_4271          ; clock      ; clock    ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 2.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addiu_4700          ; clock      ; clock    ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_5416             ; clock      ; clock    ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_4189         ; clock      ; clock    ; None                       ; None                       ; 3.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncWait               ; ControlUnit:ControlUnit|nextstate.IncGetData_3438     ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Store_3834          ; clock      ; clock    ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; clock      ; clock    ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_5578            ; clock      ; clock    ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSave_3717      ; clock      ; clock    ; None                       ; None                       ; 3.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_3594     ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_5972          ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_3676     ; clock      ; clock    ; None                       ; None                       ; 3.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_4148            ; clock      ; clock    ; None                       ; None                       ; 3.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; clock      ; clock    ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_5537          ; clock      ; clock    ; None                       ; None                       ; 2.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_4899            ; clock      ; clock    ; None                       ; None                       ; 3.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addiu_4700          ; clock      ; clock    ; None                       ; None                       ; 3.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jal_4031            ; clock      ; clock    ; None                       ; None                       ; 3.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_5295           ; clock      ; clock    ; None                       ; None                       ; 3.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_3953          ; clock      ; clock    ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_5457            ; clock      ; clock    ; None                       ; None                       ; 3.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Store_3834          ; clock      ; clock    ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_5933    ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncOp                 ; ControlUnit:ControlUnit|nextstate.IncWrite_3360       ; clock      ; clock    ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_5736           ; clock      ; clock    ; None                       ; None                       ; 3.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_5215            ; clock      ; clock    ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_5619            ; clock      ; clock    ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Ble_4427            ; clock      ; clock    ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_5215            ; clock      ; clock    ; None                       ; None                       ; 3.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_4148            ; clock      ; clock    ; None                       ; None                       ; 3.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addiu_4700          ; clock      ; clock    ; None                       ; None                       ; 3.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Slti_3555           ; clock      ; clock    ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Slti_3555           ; clock      ; clock    ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_4899            ; clock      ; clock    ; None                       ; None                       ; 3.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_5018           ; clock      ; clock    ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bne_4583            ; clock      ; clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Bne_4583            ; clock      ; clock    ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_4780            ; clock      ; clock    ; None                       ; None                       ; 3.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Inc_3516            ; clock      ; clock    ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_5537          ; clock      ; clock    ; None                       ; None                       ; 3.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_4899            ; clock      ; clock    ; None                       ; None                       ; 3.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_4583            ; clock      ; clock    ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; clock      ; clock    ; None                       ; None                       ; 3.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Mult_3875           ; clock      ; clock    ; None                       ; None                       ; 2.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Slti_3555           ; clock      ; clock    ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addi_5736           ; clock      ; clock    ; None                       ; None                       ; 3.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jal_4031            ; clock      ; clock    ; None                       ; None                       ; 3.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; clock      ; clock    ; None                       ; None                       ; 3.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_4230         ; clock      ; clock    ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_5295           ; clock      ; clock    ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 3.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_5457            ; clock      ; clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_5018           ; clock      ; clock    ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_5215            ; clock      ; clock    ; None                       ; None                       ; 3.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5697 ; clock      ; clock    ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_4031            ; clock      ; clock    ; None                       ; None                       ; 3.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_5496      ; clock      ; clock    ; None                       ; None                       ; 2.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_4148            ; clock      ; clock    ; None                       ; None                       ; 3.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_5814     ; clock      ; clock    ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_5855            ; clock      ; clock    ; None                       ; None                       ; 3.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveh                ; ControlUnit:ControlUnit|nextstate.Wait_5775           ; clock      ; clock    ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Sllv_5295           ; clock      ; clock    ; None                       ; None                       ; 3.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_4148            ; clock      ; clock    ; None                       ; None                       ; 3.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_5018           ; clock      ; clock    ; None                       ; None                       ; 3.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_5018           ; clock      ; clock    ; None                       ; None                       ; 4.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_5855            ; clock      ; clock    ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Slti_3555           ; clock      ; clock    ; None                       ; None                       ; 3.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addi_5736           ; clock      ; clock    ; None                       ; None                       ; 3.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_5416             ; clock      ; clock    ; None                       ; None                       ; 4.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.IncGetData            ; ControlUnit:ControlUnit|nextstate.IncOp_3399          ; clock      ; clock    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_4583            ; clock      ; clock    ; None                       ; None                       ; 3.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.Wait_5775           ; clock      ; clock    ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bgt_4505            ; clock      ; clock    ; None                       ; None                       ; 3.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Mult_3875           ; clock      ; clock    ; None                       ; None                       ; 3.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; clock      ; clock    ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_5018           ; clock      ; clock    ; None                       ; None                       ; 3.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[29]                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5697 ; clock      ; clock    ; None                       ; None                       ; 2.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; clock      ; clock    ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Add_5855            ; clock      ; clock    ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_5295           ; clock      ; clock    ; None                       ; None                       ; 3.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_4780            ; clock      ; clock    ; None                       ; None                       ; 3.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jump                  ; ControlUnit:ControlUnit|nextstate.Wait_5775           ; clock      ; clock    ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Store_3834          ; clock      ; clock    ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Store_3834          ; clock      ; clock    ; None                       ; None                       ; 3.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_4661            ; clock      ; clock    ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jal_4031            ; clock      ; clock    ; None                       ; None                       ; 3.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_5215            ; clock      ; clock    ; None                       ; None                       ; 3.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_5215            ; clock      ; clock    ; None                       ; None                       ; 4.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5697 ; clock      ; clock    ; None                       ; None                       ; 2.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Store_3834          ; clock      ; clock    ; None                       ; None                       ; 3.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Srl_4899            ; clock      ; clock    ; None                       ; None                       ; 3.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 3.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5697 ; clock      ; clock    ; None                       ; None                       ; 2.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_5972          ; clock      ; clock    ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Sll_5375            ; clock      ; clock    ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[30]                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5697 ; clock      ; clock    ; None                       ; None                       ; 2.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Store_3834          ; clock      ; clock    ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSave                 ; ControlUnit:ControlUnit|nextstate.Wait_5775           ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_4148            ; clock      ; clock    ; None                       ; None                       ; 3.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Add_5855            ; clock      ; clock    ; None                       ; None                       ; 3.804 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 21.679 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.676 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.626 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.623 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.592 ns  ; ControlUnit:ControlUnit|state.BneCompare   ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.566 ns  ; ControlUnit:ControlUnit|state.BeqCompare   ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.565 ns  ; ControlUnit:ControlUnit|state.IncOp        ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.554 ns  ; ControlUnit:ControlUnit|state.Bne          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.539 ns  ; ControlUnit:ControlUnit|state.BneCompare   ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.513 ns  ; ControlUnit:ControlUnit|state.BeqCompare   ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.512 ns  ; ControlUnit:ControlUnit|state.IncOp        ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.501 ns  ; ControlUnit:ControlUnit|state.Bne          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.455 ns  ; ControlUnit:ControlUnit|state.And          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.429 ns  ; ControlUnit:ControlUnit|state.Slt          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.422 ns  ; ControlUnit:ControlUnit|state.Sub          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.402 ns  ; ControlUnit:ControlUnit|state.And          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.397 ns  ; ControlUnit:ControlUnit|state.Beq          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.376 ns  ; ControlUnit:ControlUnit|state.Slt          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.369 ns  ; ControlUnit:ControlUnit|state.Sub          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.360 ns  ; ControlUnit:ControlUnit|state.Slti         ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.344 ns  ; ControlUnit:ControlUnit|state.Beq          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.307 ns  ; ControlUnit:ControlUnit|state.Slti         ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.303 ns  ; ControlUnit:ControlUnit|state.Lw           ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.288 ns  ; Registrador:PC|Saida[0]                    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.282 ns  ; ControlUnit:ControlUnit|state.Store        ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.268 ns  ; ControlUnit:ControlUnit|state.Start        ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.264 ns  ; ControlUnit:ControlUnit|state.Addiu        ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.250 ns  ; ControlUnit:ControlUnit|state.Lw           ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.248 ns  ; ControlUnit:ControlUnit|state.Addi         ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.235 ns  ; Registrador:PC|Saida[0]                    ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.229 ns  ; ControlUnit:ControlUnit|state.Store        ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.215 ns  ; ControlUnit:ControlUnit|state.Start        ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.213 ns  ; ControlUnit:ControlUnit|state.Break        ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.212 ns  ; ControlUnit:ControlUnit|state.Add          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.211 ns  ; ControlUnit:ControlUnit|state.Addiu        ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.195 ns  ; ControlUnit:ControlUnit|state.Addi         ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.163 ns  ; ControlUnit:ControlUnit|state.Bgt          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.160 ns  ; ControlUnit:ControlUnit|state.Break        ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.159 ns  ; ControlUnit:ControlUnit|state.Add          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.125 ns  ; ControlUnit:ControlUnit|state.Ble          ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.110 ns  ; ControlUnit:ControlUnit|state.Bgt          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.100 ns  ; ControlUnit:ControlUnit|state.BgtCompare   ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.093 ns  ; Registrador:B|Saida[0]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 21.072 ns  ; ControlUnit:ControlUnit|state.Ble          ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.047 ns  ; ControlUnit:ControlUnit|state.BgtCompare   ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.040 ns  ; Registrador:B|Saida[0]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 21.032 ns  ; Registrador:A|Saida[0]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.979 ns  ; Registrador:A|Saida[0]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.923 ns  ; ControlUnit:ControlUnit|state.IncWrite     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.874 ns  ; Registrador:MemDataReg|Saida[1]            ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.870 ns  ; Registrador:MemDataReg|Saida[0]            ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.870 ns  ; ControlUnit:ControlUnit|state.IncWrite     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.821 ns  ; Registrador:MemDataReg|Saida[1]            ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.817 ns  ; Registrador:MemDataReg|Saida[0]            ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.682 ns  ; Registrador:B|Saida[1]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.672 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.629 ns  ; Registrador:B|Saida[1]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.619 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.556 ns  ; Registrador:A|Saida[2]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.503 ns  ; Registrador:A|Saida[2]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.459 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.456 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.404 ns  ; Registrador:A|Saida[1]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.372 ns  ; ControlUnit:ControlUnit|state.BneCompare   ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.351 ns  ; Registrador:A|Saida[1]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.346 ns  ; ControlUnit:ControlUnit|state.BeqCompare   ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.345 ns  ; ControlUnit:ControlUnit|state.IncOp        ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.334 ns  ; ControlUnit:ControlUnit|state.Bne          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.334 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.331 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.317 ns  ; Registrador:B|Saida[2]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.264 ns  ; Registrador:B|Saida[2]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.247 ns  ; ControlUnit:ControlUnit|state.BneCompare   ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.235 ns  ; ControlUnit:ControlUnit|state.And          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.223 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.221 ns  ; ControlUnit:ControlUnit|state.BeqCompare   ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.220 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.220 ns  ; ControlUnit:ControlUnit|state.IncOp        ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.209 ns  ; ControlUnit:ControlUnit|state.Slt          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.209 ns  ; ControlUnit:ControlUnit|state.Bne          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.202 ns  ; ControlUnit:ControlUnit|state.Sub          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.199 ns  ; Registrador:MemDataReg|Saida[2]            ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.194 ns  ; Registrador:A|Saida[3]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.184 ns  ; Registrador:PC|Saida[2]                    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.177 ns  ; ControlUnit:ControlUnit|state.Beq          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.146 ns  ; Registrador:MemDataReg|Saida[2]            ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.141 ns  ; Registrador:A|Saida[3]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.140 ns  ; ControlUnit:ControlUnit|state.Slti         ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.136 ns  ; ControlUnit:ControlUnit|state.BneCompare   ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.131 ns  ; Registrador:PC|Saida[2]                    ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.110 ns  ; ControlUnit:ControlUnit|state.BeqCompare   ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.110 ns  ; ControlUnit:ControlUnit|state.And          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.110 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 20.109 ns  ; ControlUnit:ControlUnit|state.IncOp        ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.107 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 20.098 ns  ; ControlUnit:ControlUnit|state.Bne          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 20.084 ns  ; ControlUnit:ControlUnit|state.Slt          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.083 ns  ; ControlUnit:ControlUnit|state.Lw           ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.077 ns  ; ControlUnit:ControlUnit|state.Sub          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.075 ns  ; Registrador:PC|Saida[3]                    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 20.068 ns  ; Registrador:PC|Saida[0]                    ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.062 ns  ; ControlUnit:ControlUnit|state.Store        ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.052 ns  ; ControlUnit:ControlUnit|state.Beq          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 20.048 ns  ; ControlUnit:ControlUnit|state.Start        ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.044 ns  ; ControlUnit:ControlUnit|state.Addiu        ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.028 ns  ; ControlUnit:ControlUnit|state.Addi         ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 20.023 ns  ; ControlUnit:ControlUnit|state.BneCompare   ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 20.022 ns  ; Registrador:PC|Saida[3]                    ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 20.015 ns  ; ControlUnit:ControlUnit|state.Slti         ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.999 ns  ; ControlUnit:ControlUnit|state.And          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.997 ns  ; ControlUnit:ControlUnit|state.BeqCompare   ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.996 ns  ; ControlUnit:ControlUnit|state.IncOp        ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.993 ns  ; ControlUnit:ControlUnit|state.Break        ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.992 ns  ; ControlUnit:ControlUnit|state.Add          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.985 ns  ; ControlUnit:ControlUnit|state.Bne          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.973 ns  ; ControlUnit:ControlUnit|state.Slt          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.973 ns  ; Registrador:B|Saida[3]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.966 ns  ; ControlUnit:ControlUnit|state.Sub          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.958 ns  ; ControlUnit:ControlUnit|state.Lw           ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.943 ns  ; ControlUnit:ControlUnit|state.Bgt          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.943 ns  ; Registrador:PC|Saida[0]                    ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.941 ns  ; ControlUnit:ControlUnit|state.Beq          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.937 ns  ; ControlUnit:ControlUnit|state.Store        ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.924 ns  ; Registrador:PC|Saida[1]                    ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.923 ns  ; ControlUnit:ControlUnit|state.Start        ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.920 ns  ; Registrador:B|Saida[3]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.919 ns  ; ControlUnit:ControlUnit|state.Addiu        ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.907 ns  ; Registrador:B|Saida[5]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.905 ns  ; ControlUnit:ControlUnit|state.Ble          ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.904 ns  ; ControlUnit:ControlUnit|state.Slti         ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.903 ns  ; ControlUnit:ControlUnit|state.Addi         ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.886 ns  ; ControlUnit:ControlUnit|state.And          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.880 ns  ; ControlUnit:ControlUnit|state.BgtCompare   ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.873 ns  ; Registrador:B|Saida[0]                     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.871 ns  ; Registrador:PC|Saida[1]                    ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.870 ns  ; Registrador:B|Saida[4]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.868 ns  ; ControlUnit:ControlUnit|state.Break        ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.867 ns  ; ControlUnit:ControlUnit|state.Add          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.866 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.860 ns  ; ControlUnit:ControlUnit|state.Slt          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.854 ns  ; Registrador:B|Saida[5]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.853 ns  ; ControlUnit:ControlUnit|state.Sub          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.847 ns  ; ControlUnit:ControlUnit|state.Lw           ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.832 ns  ; Registrador:PC|Saida[0]                    ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.828 ns  ; ControlUnit:ControlUnit|state.Beq          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.826 ns  ; ControlUnit:ControlUnit|state.Store        ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.818 ns  ; ControlUnit:ControlUnit|state.Bgt          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.817 ns  ; Registrador:B|Saida[4]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.813 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.812 ns  ; Registrador:A|Saida[0]                     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.812 ns  ; ControlUnit:ControlUnit|state.Start        ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.808 ns  ; ControlUnit:ControlUnit|state.Addiu        ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.806 ns  ; Registrador:A|Saida[6]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.792 ns  ; ControlUnit:ControlUnit|state.Addi         ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.791 ns  ; ControlUnit:ControlUnit|state.Slti         ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.785 ns  ; Registrador:MemDataReg|Saida[4]            ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.780 ns  ; ControlUnit:ControlUnit|state.Ble          ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.764 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.763 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.757 ns  ; ControlUnit:ControlUnit|state.Break        ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.756 ns  ; ControlUnit:ControlUnit|state.Add          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.755 ns  ; ControlUnit:ControlUnit|state.BgtCompare   ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.753 ns  ; Registrador:A|Saida[6]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.748 ns  ; Registrador:B|Saida[0]                     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.738 ns  ; Registrador:MemDataReg|Saida[8]            ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.734 ns  ; ControlUnit:ControlUnit|state.Lw           ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.732 ns  ; Registrador:MemDataReg|Saida[4]            ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.730 ns  ; Registrador:MemDataReg|Saida[9]~DUPLICATE  ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.719 ns  ; Registrador:PC|Saida[0]                    ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.713 ns  ; ControlUnit:ControlUnit|state.Store        ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.711 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6] ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.710 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.707 ns  ; ControlUnit:ControlUnit|state.Bgt          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.703 ns  ; ControlUnit:ControlUnit|state.IncWrite     ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.699 ns  ; ControlUnit:ControlUnit|state.Start        ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.695 ns  ; ControlUnit:ControlUnit|state.Addiu        ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.687 ns  ; Registrador:A|Saida[0]                     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.685 ns  ; Registrador:MemDataReg|Saida[8]            ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.679 ns  ; ControlUnit:ControlUnit|state.Addi         ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.677 ns  ; Registrador:MemDataReg|Saida[9]~DUPLICATE  ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.669 ns  ; ControlUnit:ControlUnit|state.Ble          ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.662 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.662 ns  ; Registrador:B|Saida[7]                     ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.662 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; MuxIordOut[27] ; clock      ;
; N/A                                     ; None                                                ; 19.659 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.654 ns  ; Registrador:MemDataReg|Saida[1]            ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.650 ns  ; Registrador:MemDataReg|Saida[0]            ; MuxIordOut[31] ; clock      ;
; N/A                                     ; None                                                ; 19.644 ns  ; ControlUnit:ControlUnit|state.BgtCompare   ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.644 ns  ; ControlUnit:ControlUnit|state.Break        ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.643 ns  ; ControlUnit:ControlUnit|state.Add          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.637 ns  ; Registrador:B|Saida[0]                     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.637 ns  ; ControlUnit:ControlUnit|state.BleCompare   ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 19.634 ns  ; ControlUnit:ControlUnit|state.Lui          ; MuxIordOut[19] ; clock      ;
; N/A                                     ; None                                                ; 19.609 ns  ; Registrador:B|Saida[7]                     ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.609 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; MuxIordOut[24] ; clock      ;
; N/A                                     ; None                                                ; 19.594 ns  ; ControlUnit:ControlUnit|state.Bgt          ; MuxIordOut[21] ; clock      ;
; N/A                                     ; None                                                ; 19.578 ns  ; ControlUnit:ControlUnit|state.IncWrite     ; MuxIordOut[26] ; clock      ;
; N/A                                     ; None                                                ; 19.576 ns  ; Registrador:A|Saida[0]                     ; MuxIordOut[29] ; clock      ;
; N/A                                     ; None                                                ; 19.575 ns  ; ControlUnit:ControlUnit|state.BneCompare   ; MuxIordOut[30] ; clock      ;
; N/A                                     ; None                                                ; 19.556 ns  ; ControlUnit:ControlUnit|state.Ble          ; MuxIordOut[21] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 00:32:44 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|MuxWriteMemControl" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_3635" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_3717" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_3676" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWrite_3360" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_4739" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_4310" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Inc_3516" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncWait_3477" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncOp_3399" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_5619" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_5578" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_5537" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_4031" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_5775" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_5697" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_5814" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_5496" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_4466" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_4622" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_4388" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_3795" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_5457" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_5416" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_4070" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_5658" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_3594" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_4544" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_4780" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slti_3555" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_5972" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_5736" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_4899" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_5375" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_5215" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_4938" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_5254" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_5894" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_5295" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_5096" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_4977" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_3834" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_5018" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_4349" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.IncGetData_3438" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_4700" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_4148" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_4583" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_4661" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_4505" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_4427" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_5855" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_5933" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_3756" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_3914" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_3992" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_4109" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_4189" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_4230" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_4271" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_3953" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_3875" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_4819" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_5135" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_5334" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_5174" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_4858" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_5057" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector76~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 64 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~2" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector76~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal18~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr52~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr19~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bne~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|always1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr22~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bne~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector169~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bne~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Bne~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector16~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector82~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector165~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector82~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector169~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInPC" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInReg" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteInRegAddi" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Wait" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr59" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.OverflowExc" as buffer
Info: Clock "clock" has Internal fmax of 48.88 MHz between source register "ControlUnit:ControlUnit|nextstate.LSaveb_4189" and destination register "ControlUnit:ControlUnit|state.LSaveb" (period= 20.458 ns)
    Info: + Longest register to register delay is 0.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y13_N28; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveb_4189'
        Info: 2: + IC(0.000 ns) + CELL(0.207 ns) = 0.207 ns; Loc. = LCFF_X3_Y13_N29; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.LSaveb'
        Info: Total cell delay = 0.207 ns ( 100.00 % )
    Info: - Smallest clock skew is -9.901 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.307 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 25; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.893 ns) + CELL(0.828 ns) = 3.307 ns; Loc. = LCFF_X3_Y13_N29; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.LSaveb'
            Info: Total cell delay = 1.955 ns ( 59.12 % )
            Info: Total interconnect delay = 1.352 ns ( 40.88 % )
        Info: - Longest clock path from clock "clock" to source register is 13.208 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 25; CLK Node = 'clock'
            Info: 2: + IC(1.635 ns) + CELL(0.955 ns) = 3.717 ns; Loc. = LCFF_X6_Y12_N31; Fanout = 17; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(1.101 ns) + CELL(0.302 ns) = 5.120 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr19~1'
            Info: 4: + IC(0.344 ns) + CELL(0.364 ns) = 5.828 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~1'
            Info: 5: + IC(0.868 ns) + CELL(0.306 ns) = 7.002 ns; Loc. = LCCOMB_X2_Y12_N20; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~3'
            Info: 6: + IC(0.327 ns) + CELL(0.306 ns) = 7.635 ns; Loc. = LCCOMB_X2_Y12_N4; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector165~1'
            Info: 7: + IC(0.811 ns) + CELL(0.478 ns) = 8.924 ns; Loc. = LCCOMB_X2_Y11_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector16~2'
            Info: 8: + IC(2.720 ns) + CELL(0.000 ns) = 11.644 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector16~2clkctrl'
            Info: 9: + IC(1.258 ns) + CELL(0.306 ns) = 13.208 ns; Loc. = LCCOMB_X3_Y13_N28; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveb_4189'
            Info: Total cell delay = 4.144 ns ( 31.37 % )
            Info: Total interconnect delay = 9.064 ns ( 68.63 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.StoreData2" and destination pin or register "ControlUnit:ControlUnit|nextstate.StoreSaveh_3635" for clock "clock" (Hold time is 7.705 ns)
    Info: + Largest clock skew is 9.621 ns
        Info: + Longest clock path from clock "clock" to destination register is 12.959 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 25; CLK Node = 'clock'
            Info: 2: + IC(1.635 ns) + CELL(0.955 ns) = 3.717 ns; Loc. = LCFF_X6_Y12_N31; Fanout = 17; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(1.101 ns) + CELL(0.302 ns) = 5.120 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr19~1'
            Info: 4: + IC(0.344 ns) + CELL(0.364 ns) = 5.828 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~1'
            Info: 5: + IC(0.868 ns) + CELL(0.306 ns) = 7.002 ns; Loc. = LCCOMB_X2_Y12_N20; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.Bne~3'
            Info: 6: + IC(0.327 ns) + CELL(0.306 ns) = 7.635 ns; Loc. = LCCOMB_X2_Y12_N4; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector165~1'
            Info: 7: + IC(0.974 ns) + CELL(0.206 ns) = 8.815 ns; Loc. = LCCOMB_X2_Y11_N12; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector82~2'
            Info: 8: + IC(2.880 ns) + CELL(0.000 ns) = 11.695 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector82~2clkctrl'
            Info: 9: + IC(1.193 ns) + CELL(0.071 ns) = 12.959 ns; Loc. = LCCOMB_X2_Y13_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.StoreSaveh_3635'
            Info: Total cell delay = 3.637 ns ( 28.07 % )
            Info: Total interconnect delay = 9.322 ns ( 71.93 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.338 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 25; CLK Node = 'clock'
            Info: 2: + IC(1.383 ns) + CELL(0.828 ns) = 3.338 ns; Loc. = LCFF_X2_Y12_N1; Fanout = 13; REG Node = 'ControlUnit:ControlUnit|state.StoreData2'
            Info: Total cell delay = 1.955 ns ( 58.57 % )
            Info: Total interconnect delay = 1.383 ns ( 41.43 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 1.789 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N1; Fanout = 13; REG Node = 'ControlUnit:ControlUnit|state.StoreData2'
        Info: 2: + IC(0.858 ns) + CELL(0.306 ns) = 1.164 ns; Loc. = LCCOMB_X2_Y13_N2; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector94~0'
        Info: 3: + IC(0.319 ns) + CELL(0.306 ns) = 1.789 ns; Loc. = LCCOMB_X2_Y13_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.StoreSaveh_3635'
        Info: Total cell delay = 0.612 ns ( 34.21 % )
        Info: Total interconnect delay = 1.177 ns ( 65.79 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxIordOut[27]" through register "ControlUnit:ControlUnit|state.BleCompare" is 21.679 ns
    Info: + Longest clock path from clock "clock" to source register is 3.317 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 25; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.903 ns) + CELL(0.828 ns) = 3.317 ns; Loc. = LCFF_X7_Y12_N9; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BleCompare'
        Info: Total cell delay = 1.955 ns ( 58.94 % )
        Info: Total interconnect delay = 1.362 ns ( 41.06 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 18.235 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y12_N9; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BleCompare'
        Info: 2: + IC(0.484 ns) + CELL(0.478 ns) = 0.962 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 53; COMB Node = 'ControlUnit:ControlUnit|WideOr33~2'
        Info: 3: + IC(0.782 ns) + CELL(0.364 ns) = 2.108 ns; Loc. = LCCOMB_X5_Y12_N30; Fanout = 44; COMB Node = 'Ula32:ULA|Mux47~0DUPLICATE'
        Info: 4: + IC(0.325 ns) + CELL(0.071 ns) = 2.504 ns; Loc. = LCCOMB_X5_Y12_N2; Fanout = 6; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 5: + IC(0.394 ns) + CELL(0.490 ns) = 3.388 ns; Loc. = LCCOMB_X5_Y12_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~21'
        Info: 6: + IC(0.290 ns) + CELL(0.071 ns) = 3.749 ns; Loc. = LCCOMB_X5_Y12_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[2]~4DUPLICATE'
        Info: 7: + IC(0.333 ns) + CELL(0.306 ns) = 4.388 ns; Loc. = LCCOMB_X5_Y12_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[3]~5'
        Info: 8: + IC(0.321 ns) + CELL(0.071 ns) = 4.780 ns; Loc. = LCCOMB_X5_Y12_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~6'
        Info: 9: + IC(0.316 ns) + CELL(0.071 ns) = 5.167 ns; Loc. = LCCOMB_X5_Y12_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 10: + IC(0.307 ns) + CELL(0.071 ns) = 5.545 ns; Loc. = LCCOMB_X5_Y12_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 11: + IC(1.080 ns) + CELL(0.071 ns) = 6.696 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[11]~9'
        Info: 12: + IC(0.290 ns) + CELL(0.071 ns) = 7.057 ns; Loc. = LCCOMB_X10_Y10_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~10'
        Info: 13: + IC(0.306 ns) + CELL(0.071 ns) = 7.434 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~11'
        Info: 14: + IC(0.290 ns) + CELL(0.071 ns) = 7.795 ns; Loc. = LCCOMB_X10_Y10_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~12'
        Info: 15: + IC(0.319 ns) + CELL(0.071 ns) = 8.185 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~13'
        Info: 16: + IC(0.303 ns) + CELL(0.071 ns) = 8.559 ns; Loc. = LCCOMB_X10_Y10_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~14'
        Info: 17: + IC(0.278 ns) + CELL(0.071 ns) = 8.908 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~15'
        Info: 18: + IC(0.325 ns) + CELL(0.071 ns) = 9.304 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~16'
        Info: 19: + IC(0.813 ns) + CELL(0.206 ns) = 10.323 ns; Loc. = LCCOMB_X11_Y9_N28; Fanout = 2; COMB Node = 'Ula32:ULA|Mux4~2'
        Info: 20: + IC(0.667 ns) + CELL(0.071 ns) = 11.061 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 2; COMB Node = 'MuxPCSource:MuxPCSource|Mux27~2'
        Info: 21: + IC(0.330 ns) + CELL(0.364 ns) = 11.755 ns; Loc. = LCCOMB_X13_Y9_N2; Fanout = 1; COMB Node = 'MuxIord:MuxIord|Mux27~1'
        Info: 22: + IC(4.097 ns) + CELL(2.383 ns) = 18.235 ns; Loc. = PIN_E9; Fanout = 0; PIN Node = 'MuxIordOut[27]'
        Info: Total cell delay = 5.585 ns ( 30.63 % )
        Info: Total interconnect delay = 12.650 ns ( 69.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Sat May 18 00:32:46 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


