{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 14:55:29 2019 " "Info: Processing started: Thu Sep 26 14:55:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] S 10.539 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"S\" is 10.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns A\[0\] 1 PIN PIN_H9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H9; Fanout = 2; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "MaiorQue.bdf" "" { Schematic "H:/Quartus/ULA/MaiorQue.bdf" { { 392 552 720 408 "A\[3..0\]" "" } { 400 888 904 512 "A\[1\]" "" } { 400 936 952 568 "A\[1\]" "" } { 400 1144 1160 512 "A\[2\]" "" } { 400 728 744 584 "A\[0\]" "" } { 400 1440 1456 520 "A\[3\]" "" } { 400 752 768 512 "A\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.841 ns) + CELL(0.366 ns) 6.014 ns inst11~0 2 COMB LCCOMB_X30_Y1_N0 1 " "Info: 2: + IC(4.841 ns) + CELL(0.366 ns) = 6.014 ns; Loc. = LCCOMB_X30_Y1_N0; Fanout = 1; COMB Node = 'inst11~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.207 ns" { A[0] inst11~0 } "NODE_NAME" } } { "MaiorQue.bdf" "" { Schematic "H:/Quartus/ULA/MaiorQue.bdf" { { 608 1304 1368 656 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.357 ns) 6.625 ns inst18~1 3 COMB LCCOMB_X30_Y1_N20 1 " "Info: 3: + IC(0.254 ns) + CELL(0.357 ns) = 6.625 ns; Loc. = LCCOMB_X30_Y1_N20; Fanout = 1; COMB Node = 'inst18~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.611 ns" { inst11~0 inst18~1 } "NODE_NAME" } } { "MaiorQue.bdf" "" { Schematic "H:/Quartus/ULA/MaiorQue.bdf" { { 584 1728 1792 632 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(1.952 ns) 10.539 ns S 4 PIN PIN_V15 0 " "Info: 4: + IC(1.962 ns) + CELL(1.952 ns) = 10.539 ns; Loc. = PIN_V15; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.914 ns" { inst18~1 S } "NODE_NAME" } } { "MaiorQue.bdf" "" { Schematic "H:/Quartus/ULA/MaiorQue.bdf" { { 600 1792 1968 616 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.482 ns ( 33.04 % ) " "Info: Total cell delay = 3.482 ns ( 33.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.057 ns ( 66.96 % ) " "Info: Total interconnect delay = 7.057 ns ( 66.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.539 ns" { A[0] inst11~0 inst18~1 S } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.539 ns" { A[0] {} A[0]~combout {} inst11~0 {} inst18~1 {} S {} } { 0.000ns 0.000ns 4.841ns 0.254ns 1.962ns } { 0.000ns 0.807ns 0.366ns 0.357ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4366 " "Info: Peak virtual memory: 4366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 14:55:30 2019 " "Info: Processing ended: Thu Sep 26 14:55:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
