verilog xil_defaultlib --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../CGRA_IO_TEST.gen/sources_1/bd/cgra_test_design/ipshared/ec67/hdl" --include "../../../../CGRA_IO_TEST.gen/sources_1/bd/cgra_test_design/ipshared/3007/hdl" --include "../../../../CGRA_IO_TEST.gen/sources_1/bd/cgra_test_design/ipshared/62b6" \
"../../../bd/cgra_test_design/ip/cgra_test_design_processing_system7_0_0/sim/cgra_test_design_processing_system7_0_0.v" \
"../../../bd/cgra_test_design/ip/cgra_test_design_clk_wiz_0_0/cgra_test_design_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/cgra_test_design/ip/cgra_test_design_clk_wiz_0_0/cgra_test_design_clk_wiz_0_0.v" \
"../../../bd/cgra_test_design/ip/cgra_test_design_xbar_0/sim/cgra_test_design_xbar_0.v" \
"../../../bd/cgra_test_design/sim/cgra_test_design.v" \
"../../../bd/cgra_test_design/ip/cgra_test_design_cgra_loader_0_0/sim/cgra_test_design_cgra_loader_0_0.v" \
"../../../bd/cgra_test_design/ip/cgra_test_design_auto_pc_0/sim/cgra_test_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
