===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 10.6299 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.3396 ( 24.9%)    3.3396 ( 31.4%)  FIR Parser
    5.6212 ( 41.9%)    3.7674 ( 35.4%)  'firrtl.circuit' Pipeline
    1.2786 (  9.5%)    0.6405 (  6.0%)    'firrtl.module' Pipeline
    1.2762 (  9.5%)    0.6393 (  6.0%)      CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)        (A) DominanceInfo
    0.0892 (  0.7%)    0.0892 (  0.8%)    InferWidths
    0.4644 (  3.5%)    0.4644 (  4.4%)    LowerFIRRTLTypes
    2.3883 ( 17.8%)    1.1983 ( 11.3%)    'firrtl.module' Pipeline
    1.1457 (  8.5%)    0.6449 (  6.1%)      ExpandWhens
    1.2387 (  9.2%)    0.6872 (  6.5%)      SimpleCanonicalizer
    1.3461 ( 10.0%)    1.3461 ( 12.7%)    IMConstProp
    0.0340 (  0.3%)    0.0340 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0466 (  0.3%)    0.0233 (  0.2%)    'firrtl.module' Pipeline
    0.0436 (  0.3%)    0.0218 (  0.2%)      CheckWidths
    0.8599 (  6.4%)    0.8599 (  8.1%)  LowerFIRRTLToHW
    0.2041 (  1.5%)    0.2041 (  1.9%)  HWMemSimImpl
    1.5933 ( 11.9%)    0.7968 (  7.5%)  'hw.module' Pipeline
    0.0650 (  0.5%)    0.0356 (  0.3%)    HWCleanup
    0.6473 (  4.8%)    0.3296 (  3.1%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.8740 (  6.5%)    0.4394 (  4.1%)    SimpleCanonicalizer
    0.3388 (  2.5%)    0.3388 (  3.2%)  HWLegalizeNames
    0.2675 (  2.0%)    0.1344 (  1.3%)  'hw.module' Pipeline
    0.2641 (  2.0%)    0.1328 (  1.2%)    PrettifyVerilog
    1.1809 (  8.8%)    1.1809 ( 11.1%)  Output
    0.0042 (  0.0%)    0.0042 (  0.0%)  Rest
   13.4149 (100.0%)   10.6299 (100.0%)  Total

{
  totalTime: 10.66,
  maxMemory: 737177600
}
