Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep  9 12:37:34 2021
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file hdmi_colorbar_top_control_sets_placed.rpt
| Design       : hdmi_colorbar_top
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     10 |            1 |
|     11 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           10 |
| No           | No                    | Yes                    |              28 |           12 |
| No           | Yes                   | No                     |              15 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------+---------------------------------------+------------------+----------------+
|       Clock Signal       |     Enable Signal    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------+----------------------+---------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1 |                      | u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0 |                1 |              2 |
|  clk_wiz_0/inst/clk_out1 |                      | u_video_display/SR[0]                 |                2 |              4 |
|  clk_wiz_0/inst/clk_out1 | u_video_driver/cnt_v | u_video_driver/cnt_v[9]_i_1_n_0       |                3 |             10 |
|  clk_wiz_0/inst/clk_out1 |                      | u_video_driver/cnt_h[10]_i_1_n_0      |                4 |             11 |
|  clk_wiz_0/inst/clk_out1 |                      | u_rgb2dvi_0/reset_syn/AR[0]           |               11 |             26 |
|  clk_wiz_0/inst/clk_out1 |                      |                                       |               10 |             29 |
+--------------------------+----------------------+---------------------------------------+------------------+----------------+


