<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="xilinxproject-versuch3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="And_gate.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD_3.vhf"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="BCD_3.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD_4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCD_4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CLK_CTRL.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLK_CTRL.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DFlipFlop.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="D_Flipflop_simbox.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="D_Flipflop_simbox.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="D_Flipflop_simbox.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="D_Flipflop_simbox.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="D_Flipflop_simbox.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_Flipflop_simbox.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_Flipflop_simbox.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="D_Flipflop_simbox.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="D_Flipflop_simbox.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_Flipflop_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_Flipflop_simbox_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="D_Flipflop_simbox_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_Flipflop_simbox_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Digital_BCD_Clock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Digital_BCD_Clock.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Digital_BCD_Clock.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Digital_BCD_Clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Digital_BCD_Clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Digital_BCD_Clock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Digital_BCD_Clock.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Digital_BCD_Clock.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Digital_BCD_Clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Digital_BCD_Clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Digital_BCD_Clock.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Digital_BCD_Clock.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Digital_BCD_Clock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Digital_BCD_Clock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Digital_BCD_Clock_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Digital_BCD_Clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="INV_gate.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="NAND_gate.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SEG_CTRL.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_CTRL.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Stoppuhr.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Stoppuhr.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Stoppuhr.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Stoppuhr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bcd3_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="bcd4_simbox.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bcd4_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stoppuhr_simbox_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stoppuhr_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stoppuhr_simbox_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479982223" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479982223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479992534" xil_pn:in_ck="108116322294457971" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479992534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_3.vhd"/>
      <outfile xil_pn:name="CLK_CTRL.vhd"/>
      <outfile xil_pn:name="D-FlipFlop.vhd"/>
      <outfile xil_pn:name="D_Flipflop_simbox.vhd"/>
      <outfile xil_pn:name="SEG_CTRL.vhd"/>
      <outfile xil_pn:name="bcd3_simbox.vhd"/>
      <outfile xil_pn:name="bcd4_simbox.vhd"/>
      <outfile xil_pn:name="nand_complete.vhd"/>
      <outfile xil_pn:name="stoppuhr_simbox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479992951" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2170237379863437735" xil_pn:start_ts="1479992951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479992952" xil_pn:in_ck="-5337426121653052259" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4298250123895372585" xil_pn:start_ts="1479992951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="BCD_4.vhf"/>
      <outfile xil_pn:name="Stoppuhr.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1479982223" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7637193931594957600" xil_pn:start_ts="1479982223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1479992535" xil_pn:in_ck="6218073183058995640" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479992535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_3.vhd"/>
      <outfile xil_pn:name="BCD_4.vhf"/>
      <outfile xil_pn:name="CLK_CTRL.vhd"/>
      <outfile xil_pn:name="D-FlipFlop.vhd"/>
      <outfile xil_pn:name="D_Flipflop_simbox.vhd"/>
      <outfile xil_pn:name="SEG_CTRL.vhd"/>
      <outfile xil_pn:name="Stoppuhr.vhf"/>
      <outfile xil_pn:name="bcd3_simbox.vhd"/>
      <outfile xil_pn:name="bcd4_simbox.vhd"/>
      <outfile xil_pn:name="nand_complete.vhd"/>
      <outfile xil_pn:name="stoppuhr_simbox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479992954" xil_pn:in_ck="6218073183058995640" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4557889444509662565" xil_pn:start_ts="1479992952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stoppuhr_simbox_beh.prj"/>
      <outfile xil_pn:name="stoppuhr_simbox_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1479992954" xil_pn:in_ck="4736203675337485478" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2453047125270122702" xil_pn:start_ts="1479992954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stoppuhr_simbox_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1479993718" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479993718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479994034" xil_pn:in_ck="-5337426121653052259" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1882337116132036124" xil_pn:start_ts="1479994032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_4.vhf"/>
      <outfile xil_pn:name="Digital_BCD_Clock.vhf"/>
      <outfile xil_pn:name="Stoppuhr.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1479994034" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7759918832694133973" xil_pn:start_ts="1479994034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479994034" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1479994034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479994034" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2776880835916977762" xil_pn:start_ts="1479994034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479994034" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1479994034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479994034" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8171385328126474165" xil_pn:start_ts="1479994034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479994042" xil_pn:in_ck="-4534704543735075333" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5917485363215949316" xil_pn:start_ts="1479994034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Digital_BCD_Clock.jhd"/>
      <outfile xil_pn:name="Digital_BCD_Clock.lso"/>
      <outfile xil_pn:name="Digital_BCD_Clock.ngc"/>
      <outfile xil_pn:name="Digital_BCD_Clock.ngr"/>
      <outfile xil_pn:name="Digital_BCD_Clock.prj"/>
      <outfile xil_pn:name="Digital_BCD_Clock.stx"/>
      <outfile xil_pn:name="Digital_BCD_Clock.syr"/>
      <outfile xil_pn:name="Digital_BCD_Clock.xst"/>
      <outfile xil_pn:name="Digital_BCD_Clock_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1479993728" xil_pn:in_ck="-1943006573899222755" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6698887999067431955" xil_pn:start_ts="1479993728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479994047" xil_pn:in_ck="-8945976310063506646" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-794557875347499562" xil_pn:start_ts="1479994042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Digital_BCD_Clock.bld"/>
      <outfile xil_pn:name="Digital_BCD_Clock.ngd"/>
      <outfile xil_pn:name="Digital_BCD_Clock_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479994051" xil_pn:in_ck="6550040365286202357" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1479994047">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Digital_BCD_Clock_map.map"/>
      <outfile xil_pn:name="Digital_BCD_Clock_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
