// Seed: 1537812047
module module_0 (
    input tri   id_0,
    input tri1  id_1,
    input uwire id_2
);
  wor id_4;
  assign module_1.id_15 = 0;
  assign id_4 = 1'b0 + id_1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    output wand id_4,
    input supply0 id_5,
    output wor id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13,
    input wor id_14,
    input wire id_15,
    input tri1 id_16,
    output tri1 id_17
);
  module_0 modCall_1 (
      id_15,
      id_16,
      id_0
  );
  assign id_8 = 1;
  assign id_6 = 1 < 1;
endmodule
