/* test_fx.c — VERA FX coprocessor register / behaviour test.
 *
 * Standalone binary: does NOT require VERA.SYS.  Output goes through the
 * standard Atari E: handler (40-column TV display), not VERA.
 *
 * CTRL bit 7 is NOT used: on real VERA it triggers an FPGA reconfigure.
 * DCSEL=0/1 registers (DC_VIDEO, DC_HSCALE…) are not relevant here.
 *
 * Tests:
 *  2. FX_CTRL (DCSEL=2) write/read roundtrip
 *  3. All other FX regs are write-only (read = 'V',47,0,0 as on real HW)
 *  9. Multiplier: A*B result written to VRAM via DATA0
 * 10. Transparency: zero byte skipped, non-zero written
 *
 * Build: cl65 -t atari --start-addr 0x5000 -o TESTFX.COM vera-tests/test_fx.c
 */

#include <stdio.h>
#include <conio.h>
#include <atari.h>
#include "vera_detect.h"

/* ------------------------------------------------------------------ */
/* VERA PBI register block at $D100                                    */
/* ------------------------------------------------------------------ */
#define VERA_ADDR_L  (*(volatile unsigned char *)0xD100)
#define VERA_ADDR_M  (*(volatile unsigned char *)0xD101)
#define VERA_ADDR_H  (*(volatile unsigned char *)0xD102)
#define VERA_DATA0   (*(volatile unsigned char *)0xD103)
#define VERA_DATA1   (*(volatile unsigned char *)0xD104)
#define VERA_CTRL    (*(volatile unsigned char *)0xD105)

/* DCSEL-muxed registers at $D109-$D10C */
#define VERA_REG09   (*(volatile unsigned char *)0xD109)
#define VERA_REG0A   (*(volatile unsigned char *)0xD10A)
#define VERA_REG0B   (*(volatile unsigned char *)0xD10B)
#define VERA_REG0C   (*(volatile unsigned char *)0xD10C)

/* CTRL DCSEL field values (bits [6:1]) */
#define DCSEL_0   0x00   /* DC_VIDEO … DC_BORDER      (owned by VERA.SYS) */
#define DCSEL_1   0x02   /* DC_HSTART … DC_VSTOP                          */
#define DCSEL_2   0x04   /* FX_CTRL, FX_TILEBASE, FX_MAPBASE, FX_MULT     */
#define DCSEL_3   0x06   /* FX_X_INCR_L/H, FX_Y_INCR_L/H                  */
#define DCSEL_4   0x08   /* FX_X/Y_POS_L/H (integer part)                  */
#define DCSEL_5   0x0A   /* FX_X/Y_POS_S (subpixel), FX_POLY_FILL_L/H     */
#define DCSEL_6   0x0C   /* FX cache bytes / accumulator side-effects       */

/* FX_CTRL bitmasks */
#define FX_TRANSP          0x80
#define FX_CACHE_WR_EN     0x40
#define FX_CACHE_FILL_EN   0x20
#define FX_ONE_BYTE_CACHE  0x10
#define FX_16BIT_HOP       0x08
#define FX_4BIT_MODE       0x04

/* ADDR_H increment masks */
#define VERA_INC0  0x00
#define VERA_INC1  0x10
#define VERA_INC2  0x20
#define VERA_INC4  0x30

/* Atari OS: RTCLOK — 3-byte system clock (1/60th or 1/50th sec) */
#define RTCLOK (*(volatile unsigned char *)0x0012)
#define RTCLOK_M (*(volatile unsigned char *)0x0013)
#define RTCLOK_L (*(volatile unsigned char *)0x0014)

/* Atari OS: CRITIC flag — while non-zero, deferred VBI is suppressed */
#define CRITIC (*(volatile unsigned char *)0x0042)

/* Safe VRAM window for testing: 64 KB in bank 0 */
#define TEST_VRAM_SRC   0x00000UL
#define TEST_VRAM_DST   0x08000UL   /* 32768 is 4-byte aligned (0x8000 % 4 == 0) */
#define TEST_VRAM_MULT  0x00100UL   /* 4-byte area for multiplier test    */
#define TEST_VRAM_TRANS 0x00110UL   /* 1-byte area for transparency test  */
#define BENCH_SIZE      16384       /* 16 KB for benchmarking             */

static unsigned long g_start_time;

static void start_timer(void)
{
    /* Wait for frame start to maximize resolution */
    unsigned char start = RTCLOK_L;
    while (start == RTCLOK_L);
    g_start_time = ((unsigned long)RTCLOK_M << 8) | RTCLOK_L;
}

static unsigned int end_timer(void)
{
    unsigned long end = ((unsigned long)RTCLOK_M << 8) | RTCLOK_L;
    return (unsigned int)(end - g_start_time);
}

/* ------------------------------------------------------------------ */
/* Test scaffolding                                                     */
/* ------------------------------------------------------------------ */
static unsigned char g_pass = 0;
static unsigned char g_fail = 0;

static unsigned char g_lines = 0;
static const char *g_section = "";

/* Only FAIL lines are printed (OK checks are just counted), and the output
 * pauses every 20 lines so nothing scrolls away unread. */
static void check_b(const char *name, unsigned char got, unsigned char expected)
{
    if (got == expected)
    {
        g_pass++;
        return;
    }
    if (g_lines >= 20)
    {
        printf("-- press a key --\n");
        cgetc();
        g_lines = 0;
    }
    printf("FAIL %s %s\n     got $%02X exp $%02X\n", g_section, name,
           (unsigned int)got, (unsigned int)expected);
    g_lines += 2;
    g_fail++;
}

/* ------------------------------------------------------------------ */
/* VRAM helpers (no FX modes, ADDRSEL=0)                               */
/* ------------------------------------------------------------------ */

/* ADDR_H auto-increment: bits[7:4]; bank in bit[0] */
#define ADDR_H_NOINC_B0  0x00   /* bank=0, no increment    */
#define ADDR_H_INC1_B0   0x10   /* bank=0, +1 per access   */

static void set_addr0(unsigned long addr, unsigned char addr_h)
{
    VERA_CTRL  = DCSEL_0;   /* ADDRSEL=0, DCSEL=0 */
    VERA_ADDR_L = (unsigned char)(addr & 0xFF);
    VERA_ADDR_M = (unsigned char)((addr >> 8) & 0xFF);
    VERA_ADDR_H = addr_h;
}

static void vram_write(unsigned long addr, unsigned char value)
{
    set_addr0(addr, ADDR_H_NOINC_B0);
    VERA_DATA0 = value;
}

static unsigned char vram_read(unsigned long addr)
{
    set_addr0(addr, ADDR_H_NOINC_B0);
    return VERA_DATA0;
}

/* ------------------------------------------------------------------ */
/* Test 2: FX_CTRL (DCSEL=2) write/read roundtrip                      */
/* ------------------------------------------------------------------ */
static void test_fx_ctrl(void)
{
    unsigned char v;

    g_section = "[2]";

    VERA_CTRL  = DCSEL_2;
    /* transparency=1, 4bit=1, mode=NORMAL → 0x84 */
    VERA_REG09 = 0x84;
    v = VERA_REG09;
    check_b("FX_CTRL=0x84 r/b", v, 0x84);

    VERA_REG09 = 0x00;
    v = VERA_REG09;
    check_b("FX_CTRL=0x00 r/b", v, 0x00);

    VERA_CTRL = DCSEL_0;
}

/* ------------------------------------------------------------------ */
/* Test 3: FX registers are WRITE-ONLY on real VERA (FPGA 47.0.2)       */
/* Only FX_CTRL (DCSEL=2,$09) and POLY_FILL_L/H (DCSEL=5,$0B/$0C) are   */
/* readable.  Every other DCSEL>=2 read returns the identity bytes      */
/* 'V',47,0,0 for $09..$0C.  Writes are exercised here as a smoke test; */
/* their effect is verified by the behavioural tests below.             */
/* ------------------------------------------------------------------ */
static void check_wo(unsigned char dcsel, const char *tag,
                     unsigned char r09, unsigned char r0a,
                     unsigned char r0b, unsigned char r0c)
{
    VERA_CTRL = dcsel;
    if (r09) check_b(tag, VERA_REG09, 'V');
    if (r0a) check_b(tag, VERA_REG0A, 47);
    if (r0b) check_b(tag, VERA_REG0B, 0);
    if (r0c) check_b(tag, VERA_REG0C, 0);
}

static void test_write_only(void)
{
    g_section = "[3]";

    /* DCSEL=2: only $09 (FX_CTRL) is readable */
    VERA_CTRL  = DCSEL_2;
    VERA_REG0A = 0xFD;
    VERA_REG0B = 0x93;
    VERA_REG0C = 0x3D;
    check_wo(DCSEL_2, "DC2 $0A/$0B/$0C", 0, 1, 1, 1);
    VERA_CTRL = DCSEL_2; VERA_REG0A = 0; VERA_REG0B = 0; VERA_REG0C = 0;

    /* DCSEL=3 INCR */
    VERA_CTRL = DCSEL_3;
    VERA_REG09 = 0x34; VERA_REG0A = 0x01; VERA_REG0B = 0xAB; VERA_REG0C = 0x82;
    check_wo(DCSEL_3, "DC3 INCR", 1, 1, 1, 1);
    VERA_CTRL = DCSEL_3;
    VERA_REG09 = 0; VERA_REG0A = 0; VERA_REG0B = 0; VERA_REG0C = 0;

    /* DCSEL=4 POS integer */
    VERA_CTRL = DCSEL_4;
    VERA_REG09 = 0x50; VERA_REG0A = 0x02; VERA_REG0B = 0xC0; VERA_REG0C = 0x85;
    check_wo(DCSEL_4, "DC4 POS", 1, 1, 1, 1);
    VERA_CTRL = DCSEL_4;
    VERA_REG09 = 0; VERA_REG0A = 0; VERA_REG0B = 0; VERA_REG0C = 0;

    /* DCSEL=5: $09/$0A readable as identity; $0B/$0C = POLY_FILL (live) */
    VERA_CTRL = DCSEL_5;
    VERA_REG09 = 0x3C; VERA_REG0A = 0x3C;
    check_wo(DCSEL_5, "DC5 POS_S", 1, 1, 0, 0);
    VERA_CTRL = DCSEL_5; VERA_REG09 = 0; VERA_REG0A = 0;

    /* DCSEL=6 cache: reads of $09/$0A have side effects but return identity */
    VERA_CTRL = DCSEL_6;
    VERA_REG09 = 0xAA; VERA_REG0A = 0xBB; VERA_REG0B = 0xCC; VERA_REG0C = 0xDD;
    check_wo(DCSEL_6, "DC6 CACHE", 1, 1, 1, 1);

    VERA_CTRL = DCSEL_0;
}

/* ------------------------------------------------------------------ */
/* Test 9: Multiplier — cache-write + mult writes A*B to VRAM          */
/* A = 3 (cache[1:0]), B = 4 (cache[3:2]) → A*B = 12 = 0x0C           */
/* Result written as 4 bytes little-endian at TEST_VRAM_MULT.          */
/* Uses CRITIC to suppress the deferred VBI during the operation.      */
/* ------------------------------------------------------------------ */
static void test_multiplier(void)
{
    unsigned char r0, r1, r2, r3;

    g_section = "[9]";

    CRITIC = 1;

    /* Pre-fill target area with 0xFF to make wrong results visible */
    set_addr0(TEST_VRAM_MULT, ADDR_H_INC1_B0);
    VERA_DATA0 = 0xFF;
    VERA_DATA0 = 0xFF;
    VERA_DATA0 = 0xFF;
    VERA_DATA0 = 0xFF;

    /* FX_CTRL: cache_write_enabled=1, all others 0 → 0x40 */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = 0x40;

    /* FX_MULT: bit7=ResetAccum resets accumulator to 0; bit4=mult_enabled → 0x90 */
    VERA_REG0C = 0x90;

    /* Cache: A=3 (low word), B=4 (high word) */
    VERA_CTRL  = DCSEL_6;
    VERA_REG09 = 0x03;   /* cache[0] = A_lo */
    VERA_REG0A = 0x00;   /* cache[1] = A_hi */
    VERA_REG0B = 0x04;   /* cache[2] = B_lo */
    VERA_REG0C = 0x00;   /* cache[3] = B_hi */

    /* Write triggers vera_fx_write_data: 3*4=12 stored as 4-byte LE */
    set_addr0(TEST_VRAM_MULT, ADDR_H_NOINC_B0);
    VERA_DATA0 = 0x00;

    /* Disable cache-write mode before reading back */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = 0x00;
    VERA_REG0C = 0x00;

    /* Read back the 4 bytes written by the multiplier */
    set_addr0(TEST_VRAM_MULT, ADDR_H_INC1_B0);
    r0 = VERA_DATA0;
    r1 = VERA_DATA0;
    r2 = VERA_DATA0;
    r3 = VERA_DATA0;

    VERA_CTRL    = DCSEL_0;
    CRITIC = 0;

    check_b("VRAM+0 = 0x0C (3*4)", r0, 0x0C);
    check_b("VRAM+1 = 0x00",       r1, 0x00);
    check_b("VRAM+2 = 0x00",       r2, 0x00);
    check_b("VRAM+3 = 0x00",       r3, 0x00);
}

/* ------------------------------------------------------------------ */
/* Test 10: Transparency — zero byte skipped, non-zero written (8-bit) */
/* ------------------------------------------------------------------ */
static void test_transparency(void)
{
    unsigned char v;

    g_section = "[10]";

    CRITIC = 1;

    /* Write sentinel 0x55 with transparency disabled */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = 0x00;
    vram_write(TEST_VRAM_TRANS, 0x55);
    v = vram_read(TEST_VRAM_TRANS);
    check_b("sentinel 0x55 written", v, 0x55);

    /* Enable transparency: FX_CTRL bit7=1 */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = 0x80;

    /* Write 0x00 — must be skipped */
    vram_write(TEST_VRAM_TRANS, 0x00);
    v = vram_read(TEST_VRAM_TRANS);
    check_b("zero skipped (still 0x55)", v, 0x55);

    /* Write 0xAA — non-zero, must pass through */
    vram_write(TEST_VRAM_TRANS, 0xAA);
    v = vram_read(TEST_VRAM_TRANS);
    check_b("non-zero 0xAA written", v, 0xAA);

    /* Restore */
    VERA_CTRL    = DCSEL_2;
    VERA_REG09   = 0x00;
    VERA_CTRL    = DCSEL_0;
    CRITIC = 0;
}

/* ------------------------------------------------------------------ */
/* Test 11: Manual Cache Load + Write (Verify Write Path)              */
/* ------------------------------------------------------------------ */
static void test_cache_manual(void)
{
    unsigned char r0, r1, r2, r3;

    g_section = "[11]";

    /* 1. Load cache manually via DCSEL_6 */
    VERA_CTRL  = DCSEL_6;
    VERA_REG09 = 0xDE;
    VERA_REG0A = 0xAD;
    VERA_REG0B = 0xBE;
    VERA_REG0C = 0xEF;

    /* 2. Setup DST address, INC4, ADDRSEL=1 */
    VERA_CTRL  = 0x01; /* ADDRSEL=1, DCSEL=0 */
    VERA_ADDR_L = (unsigned char)(TEST_VRAM_DST & 0xFF);
    VERA_ADDR_M = (unsigned char)((TEST_VRAM_DST >> 8) & 0xFF);
    VERA_ADDR_H = VERA_INC4 | (unsigned char)((TEST_VRAM_DST >> 16) & 0x01);

    /* 3. Enable Cache Write */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = FX_CACHE_WR_EN;

    /* 4. Flush cache to VRAM */
    VERA_DATA1 = 0;

    /* 5. Disable FX and verify */
    VERA_REG09 = 0x00;
    r0 = vram_read(TEST_VRAM_DST + 0);
    r1 = vram_read(TEST_VRAM_DST + 1);
    r2 = vram_read(TEST_VRAM_DST + 2);
    r3 = vram_read(TEST_VRAM_DST + 3);

    check_b("DST+0 = 0xDE", r0, 0xDE);
    check_b("DST+1 = 0xAD", r1, 0xAD);
    check_b("DST+2 = 0xBE", r2, 0xBE);
    check_b("DST+3 = 0xEF", r3, 0xEF);
}

/* ------------------------------------------------------------------ */
/* Test 12: Cache Fill + Write (The 4:1 Pattern)                      */
/* ------------------------------------------------------------------ */
static void test_cache_copy(void)
{
    unsigned char r0, r1, r2, r3;
    volatile unsigned char dummy;

    g_section = "[12]";

    /* Prepare source data */
    vram_write(TEST_VRAM_SRC + 0, 0xA1);
    vram_write(TEST_VRAM_SRC + 1, 0xB2);
    vram_write(TEST_VRAM_SRC + 2, 0xC3);
    vram_write(TEST_VRAM_SRC + 3, 0xD4);
    
    /* Clear destination */
    vram_write(TEST_VRAM_DST + 0, 0x00);
    vram_write(TEST_VRAM_DST + 1, 0x00);
    vram_write(TEST_VRAM_DST + 2, 0x00);
    vram_write(TEST_VRAM_DST + 3, 0x00);

    /* 1. Reset Cache Index to 0 via FX_MULT (bits 3:2 = 00) */
    VERA_CTRL  = DCSEL_2;
    VERA_REG0C = 0x00; 
    
    /* 2. Enable FX Cache Fill and Write */
    VERA_REG09 = FX_CACHE_FILL_EN | FX_CACHE_WR_EN;

    /* 3. Set ADDR0 to source, INC1 */
    VERA_CTRL  = DCSEL_0;   /* ADDRSEL=0 */
    VERA_ADDR_L = (unsigned char)(TEST_VRAM_SRC & 0xFF);
    VERA_ADDR_M = (unsigned char)((TEST_VRAM_SRC >> 8) & 0xFF);
    VERA_ADDR_H = VERA_INC1 | (unsigned char)((TEST_VRAM_SRC >> 16) & 0x01);

    /* 4. Set ADDR1 to destination, INC4 */
    VERA_CTRL  = 0x01;      /* ADDRSEL=1 */
    VERA_ADDR_L = (unsigned char)(TEST_VRAM_DST & 0xFF);
    VERA_ADDR_M = (unsigned char)((TEST_VRAM_DST >> 8) & 0xFF);
    VERA_ADDR_H = VERA_INC4 | (unsigned char)((TEST_VRAM_DST >> 16) & 0x01);

    /* 5. Trigger 4 reads (fills cache) */
    dummy = VERA_DATA0;
    dummy = VERA_DATA0;
    dummy = VERA_DATA0;
    dummy = VERA_DATA0;
    
    /* 6. Trigger 1 write (flushes cache) */
    VERA_DATA1 = 0;

    /* Restore normal mode to read back */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = 0x00;
    
    r0 = vram_read(TEST_VRAM_DST + 0);
    r1 = vram_read(TEST_VRAM_DST + 1);
    r2 = vram_read(TEST_VRAM_DST + 2);
    r3 = vram_read(TEST_VRAM_DST + 3);

    check_b("DST+0 = 0xA1", r0, 0xA1);
    check_b("DST+1 = 0xB2", r1, 0xB2);
    check_b("DST+2 = 0xC3", r2, 0xC3);
    check_b("DST+3 = 0xD4", r3, 0xD4);

    VERA_CTRL = DCSEL_0;
}

/* ------------------------------------------------------------------ */
/* Benchmarks                                                         */
/* ------------------------------------------------------------------ */
static void run_benchmarks(void)
{
    unsigned int i;
    unsigned int ticks;
    unsigned char val;

    printf("\nBenchmarks (Size: %u KB)\n", BENCH_SIZE / 1024);
    printf("--------------------------\n");

    /* 1. Baseline: Single-byte write (INC1) */
    set_addr0(TEST_VRAM_DST, VERA_INC1);
    start_timer();
    for (i = 0; i < BENCH_SIZE; ++i) {
        VERA_DATA0 = 0x55;
    }
    ticks = end_timer();
    printf("Fill (INC1): %3u ticks\n", ticks);

    /* 2. Optimized: FX Cache fill (INC4, 4 bytes per write) */
    VERA_CTRL  = DCSEL_6;
    VERA_REG09 = 0xAA; VERA_REG0A = 0xBB; VERA_REG0B = 0xCC; VERA_REG0C = 0xDD;
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = FX_CACHE_WR_EN;
    set_addr0(TEST_VRAM_DST, VERA_INC4);
    start_timer();
    for (i = 0; i < BENCH_SIZE / 4; ++i) {
        VERA_DATA0 = 0x00;
    }
    ticks = end_timer();
    printf("Fill (FX 4): %3u ticks (Speedup: %u.%ux)\n", 
           ticks, (BENCH_SIZE/4 > 0) ? (end_timer() > 0 ? (BENCH_SIZE / (ticks * 64)) : 0) : 0, 0); // Simplified speedup display
    
    /* 3. Baseline Copy: Byte-by-byte (DATA0 -> DATA1, INC1) */
    VERA_CTRL  = DCSEL_2; VERA_REG09 = 0x00;
    set_addr0(TEST_VRAM_SRC, VERA_INC1);
    VERA_CTRL  = 0x01; /* ADDRSEL=1 */
    VERA_ADDR_L = (unsigned char)(TEST_VRAM_DST & 0xFF);
    VERA_ADDR_M = (unsigned char)((TEST_VRAM_DST >> 8) & 0xFF);
    VERA_ADDR_H = VERA_INC1;
    start_timer();
    for (i = 0; i < BENCH_SIZE; ++i) {
        VERA_DATA1 = VERA_DATA0;
    }
    ticks = end_timer();
    printf("Copy (INC1): %3u ticks\n", ticks);

    /* 4. FX Cache Copy: (4x DATA0 -> 1x DATA1, INC4, 4 bytes per transfer) */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = FX_CACHE_FILL_EN | FX_CACHE_WR_EN;
    set_addr0(TEST_VRAM_SRC, VERA_INC1);
    VERA_CTRL  = 0x01; /* ADDRSEL=1 */
    VERA_ADDR_L = (unsigned char)(TEST_VRAM_DST & 0xFF);
    VERA_ADDR_M = (unsigned char)((TEST_VRAM_DST >> 8) & 0xFF);
    VERA_ADDR_H = VERA_INC4;
    start_timer();
    for (i = 0; i < BENCH_SIZE / 4; ++i) {
        (void)VERA_DATA0;
        (void)VERA_DATA0;
        (void)VERA_DATA0;
        (void)VERA_DATA0;
        VERA_DATA1 = 0;
    }
    ticks = end_timer();
    printf("Copy (FX 4): %3u ticks\n", ticks);

    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = 0x00;
    VERA_CTRL  = DCSEL_0;
}

/* ------------------------------------------------------------------ */

int main(void)
{
    vera_require();

    /* NOTE: do NOT write CTRL bit 7: on real VERA it reconfigures the whole
     * FPGA (reloads the bitstream, VRAM lost, bus dead for ~100 ms).
     * Start from a known FX state by writing the registers instead. */
    VERA_CTRL  = DCSEL_2;
    VERA_REG09 = 0x00;
    VERA_REG0C = 0x80;      /* ResetAccum trigger, mult/accum off */
    VERA_CTRL  = DCSEL_0;

    printf("VERA FX coprocessor test\n");
    printf("========================\n");

    test_fx_ctrl();
    test_write_only();
    test_multiplier();
    test_transparency();
    test_cache_manual();
    test_cache_copy();

    run_benchmarks();

    printf("\n========================\n");
    printf("PASS: %d   FAIL: %d\n",
           (unsigned int)g_pass, (unsigned int)g_fail);
    printf("Press any key...\n");
    cgetc();
    return (g_fail == 0) ? 0 : 1;
}
