Classic Timing Analyzer report for TLC
Mon Dec 09 18:31:42 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.080 ns                                      ; PS.s0    ; NS[2]    ; CLOCK      ; --       ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0] ; state[3] ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0]  ; state[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[1]  ; state[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[2]  ; state[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0]  ; state[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[1]  ; state[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0]  ; state[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; PS.s3     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.879 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; PS.s1     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s0     ; PS.s3     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; Q[0]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[3]  ; state[3]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[1]  ; state[1]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s1     ; PS.s0     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s3     ; PS.s2     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[2]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[2]  ; state[2]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state[0]  ; state[0]  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; PS.s2     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.710 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; PS.s0     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s0     ; PS.s1     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.567 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s0     ; PS.s2     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; Q[2]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; Q[0]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s1     ; PS.s3     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s2     ; PS.s0     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[1]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[0]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; Q[2]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; Q[1]~reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.s1     ; PS.s1     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+-----------+-------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To    ; From Clock ;
+-------+--------------+------------+-----------+-------+------------+
; N/A   ; None         ; 12.080 ns  ; PS.s0     ; NS[2] ; CLOCK      ;
; N/A   ; None         ; 11.940 ns  ; PS.s1     ; NS[2] ; CLOCK      ;
; N/A   ; None         ; 11.811 ns  ; PS.s0     ; EW[2] ; CLOCK      ;
; N/A   ; None         ; 11.671 ns  ; PS.s1     ; EW[2] ; CLOCK      ;
; N/A   ; None         ; 10.496 ns  ; PS.s2     ; NS[0] ; CLOCK      ;
; N/A   ; None         ; 8.642 ns   ; PS.s3     ; NS[1] ; CLOCK      ;
; N/A   ; None         ; 8.473 ns   ; Q[2]~reg0 ; Q[2]  ; CLOCK      ;
; N/A   ; None         ; 8.251 ns   ; PS.s0     ; EW[0] ; CLOCK      ;
; N/A   ; None         ; 8.243 ns   ; Q[1]~reg0 ; Q[1]  ; CLOCK      ;
; N/A   ; None         ; 8.220 ns   ; PS.s1     ; EW[1] ; CLOCK      ;
; N/A   ; None         ; 7.989 ns   ; Q[0]~reg0 ; Q[0]  ; CLOCK      ;
+-------+--------------+------------+-----------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 09 18:31:42 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TLC -c TLC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "state[3]" as buffer
Info: Clock "CLOCK" Internal fmax is restricted to 420.17 MHz between source register "state[0]" and destination register "state[3]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.335 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N19; Fanout = 2; REG Node = 'state[0]'
            Info: 2: + IC(0.306 ns) + CELL(0.393 ns) = 0.699 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 2; COMB Node = 'Add0~1'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.770 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 2; COMB Node = 'Add0~3'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.841 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 1; COMB Node = 'Add0~5'
            Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.251 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 1; COMB Node = 'Add0~6'
            Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.335 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 2; REG Node = 'state[3]'
            Info: Total cell delay = 1.029 ns ( 77.08 % )
            Info: Total interconnect delay = 0.306 ns ( 22.92 % )
        Info: - Smallest clock skew is -0.809 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 1.867 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 2; REG Node = 'state[3]'
                Info: Total cell delay = 1.536 ns ( 82.27 % )
                Info: Total interconnect delay = 0.331 ns ( 17.73 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 2.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y18_N19; Fanout = 2; REG Node = 'state[0]'
                Info: Total cell delay = 1.536 ns ( 57.40 % )
                Info: Total interconnect delay = 1.140 ns ( 42.60 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLOCK" to destination pin "NS[2]" through register "PS.s0" is 12.080 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 4.322 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 2; REG Node = 'state[3]'
        Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 7; COMB Node = 'state[3]~clkctrl'
        Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 4.322 ns; Loc. = LCFF_X54_Y35_N13; Fanout = 5; REG Node = 'PS.s0'
        Info: Total cell delay = 2.323 ns ( 53.75 % )
        Info: Total interconnect delay = 1.999 ns ( 46.25 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y35_N13; Fanout = 5; REG Node = 'PS.s0'
        Info: 2: + IC(0.515 ns) + CELL(0.271 ns) = 0.786 ns; Loc. = LCCOMB_X54_Y35_N22; Fanout = 2; COMB Node = 'NSEW~0'
        Info: 3: + IC(3.964 ns) + CELL(2.758 ns) = 7.508 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'NS[2]'
        Info: Total cell delay = 3.029 ns ( 40.34 % )
        Info: Total interconnect delay = 4.479 ns ( 59.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Mon Dec 09 18:31:42 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


