D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/D-FF.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/HTWK/5.Fachsemester/Schaltkreisentwurf/FPGA_Beleg/D-FF.vhd
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity RisingEdge_DFlipFlop_SyncReset
-- Compiling architecture Behavioral of RisingEdge_DFlipFlop_SyncReset

} {} {}}
