This module contains a simple AXI Direct Memory Access (DMA) component for streaming
data from FPGA to DDR memory.
See the website for an overview and documentation of what is available:
https://hdl-modules.com/modules/simple_dma/simple_dma.html
