// Seed: 701647757
module module_0;
  assign id_1 = 1;
  always_latch @(posedge 1);
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    input wor id_0,
    output supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wand id_9,
    input supply0 id_10,
    input wire id_11,
    output wand id_12,
    output tri1 id_13,
    input uwire id_14,
    output tri0 id_15,
    output uwire id_16
    , id_38,
    input tri id_17,
    output tri1 id_18,
    output tri1 id_19,
    output wand id_20,
    input tri0 id_21,
    input wand id_22,
    output wire id_23,
    input uwire id_24,
    input wand id_25,
    input wand id_26,
    input tri1 id_27,
    input tri id_28,
    output tri0 id_29,
    inout tri1 id_30,
    input supply0 id_31,
    input wand id_32,
    output wor id_33,
    output uwire id_34,
    output uwire id_35,
    input wire id_36
);
  assign id_20 = 1'b0;
  xnor primCall (
      id_1,
      id_10,
      id_11,
      id_14,
      id_17,
      id_2,
      id_21,
      id_22,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_30,
      id_31,
      id_32,
      id_36,
      id_38,
      id_4,
      id_5,
      id_6,
      id_7
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
