# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../practico_UART_11_13.srcs/sources_1/new/BIT_CLK_gen.v" \
"../../../../practico_UART_11_13.srcs/sources_1/new/my_TX.v" \
"../../../../practico_UART_11_13.srcs/sim_1/new/tb_my_TX.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
