

================================================================
== Vivado HLS Report for 'im_load'
================================================================
* Date:           Thu Dec  2 08:37:25 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        im_load
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.467 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   922561|   922561| 9.226 ms | 9.226 ms |  922561|  922561|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   922560|   922560|      1922|          -|          -|   480|    no    |
        | + Loop 1.1  |     1920|     1920|         3|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    139|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      63|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      63|    199|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln42_1_fu_198_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln42_fu_207_p2    |     +    |      0|  0|  26|          19|          19|
    |i_fu_118_p2           |     +    |      0|  0|  15|           9|           1|
    |j_fu_154_p2           |     +    |      0|  0|  14|          10|           1|
    |icmp_ln23_fu_112_p2   |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln25_fu_148_p2   |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln29_fu_186_p2   |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln34_fu_192_p2   |   icmp   |      0|  0|  13|          10|          10|
    |or_ln29_fu_164_p2     |    or    |      0|  0|   9|           9|           9|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 139|         102|          74|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |i_0_reg_89         |   9|          2|    9|         18|
    |j_0_reg_101        |   9|          2|   10|         20|
    |video_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  60|         12|   21|         46|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_reg_89           |   9|   0|    9|          0|
    |i_reg_220            |   9|   0|    9|          0|
    |icmp_ln29_reg_243    |   1|   0|    1|          0|
    |icmp_ln34_reg_248    |   1|   0|    1|          0|
    |j_0_reg_101          |  10|   0|   10|          0|
    |j_reg_238            |  10|   0|   10|          0|
    |shl_ln42_1_reg_230   |   9|   0|   16|          7|
    |zext_ln42_1_reg_225  |   9|   0|   19|         10|
    +---------------------+----+----+-----+-----------+
    |Total                |  63|   0|   80|         17|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     im_load    | return value |
|ap_rst_n        |  in |    1| ap_ctrl_hs |     im_load    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     im_load    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     im_load    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     im_load    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     im_load    | return value |
|video_TDATA     | out |    8|    axis    | video_data_p_V |    pointer   |
|video_TVALID    | out |    1|    axis    |  video_last_V  |    pointer   |
|video_TREADY    |  in |    1|    axis    |  video_last_V  |    pointer   |
|video_TLAST     | out |    1|    axis    |  video_last_V  |    pointer   |
|video_TUSER     | out |    1|    axis    |  video_user_V  |    pointer   |
|mem_V_address0  | out |   19|  ap_memory |      mem_V     |     array    |
|mem_V_ce0       | out |    1|  ap_memory |      mem_V     |     array    |
|mem_V_q0        |  in |    8|  ap_memory |      mem_V     |     array    |
+----------------+-----+-----+------------+----------------+--------------+

