{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@181:191@HdlStmAssign", "  .burst(m_axi_arburst),\n  .prot(m_axi_arprot),\n  .cache(m_axi_arcache)\n);\n\nassign fifo_valid = m_axi_rvalid;\nassign fifo_data = m_axi_rdata;\nassign fifo_last = m_axi_rlast;\n\n/*\n * There is a requirement that data_id <= address_id (modulo 2**ID_WIDTH).  We\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[186, "assign fifo_valid = m_axi_rvalid;\n"]], "Add": []}}