Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2121
design__instance__area,38321.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,9
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0031685077119618654
power__switching__total,0.001233693677932024
power__leakage__total,1.9046208876716264E-7
power__total,0.004402392078191042
clock__skew__worst_hold__corner:nom_tt_025C_3v30,1.677980690778565
clock__skew__worst_setup__corner:nom_tt_025C_3v30,2.177980746289718
timing__hold__ws__corner:nom_tt_025C_3v30,0.9552184869014219
timing__setup__ws__corner:nom_tt_025C_3v30,7.738361281903509
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.955218
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,7.749945
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,28
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,9
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,3.5749617611423927
clock__skew__worst_setup__corner:nom_ss_125C_3v00,4.074961816653546
timing__hold__ws__corner:nom_ss_125C_3v00,2.1977222885827215
timing__setup__ws__corner:nom_ss_125C_3v00,-4.633538128778991
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-57.030328740377556
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-4.633538128778991
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.197722
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,36
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-4.633538
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,34
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,9
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,0.8678580322251124
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,1.3678580877362652
timing__hold__ws__corner:nom_ff_n40C_3v60,0.42577165220841684
timing__setup__ws__corner:nom_ff_n40C_3v60,11.129668168761453
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.425772
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,12.902568
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,33
design__max_fanout_violation__count,9
design__max_cap_violation__count,1
clock__skew__worst_hold,3.6529580394526646
clock__skew__worst_setup,1.3467229934633398
timing__hold__ws,0.42362881068798414
timing__setup__ws,-5.077078456909856
timing__hold__tns,0.0
timing__setup__tns,-68.4347602401146
timing__hold__wns,0
timing__setup__wns,-5.077078456909856
timing__hold_vio__count,0
timing__hold_r2r__ws,0.423629
timing__hold_r2r_vio__count,0
timing__setup_vio__count,107
timing__setup_r2r__ws,-5.077078
timing__setup_r2r_vio__count,102
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,2121
design__instance__area__stdcell,38321.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.355055
design__instance__utilization__stdcell,0.355055
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,3
design__instance__count__class:inverter,91
design__instance__count__class:sequential_cell,169
design__instance__count__class:multi_input_combinational_cell,805
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,33090.6
design__violations,0
design__instance__count__class:timing_repair_buffer,139
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,99
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1258
route__net__special,2
route__drc_errors__iter:1,140
route__wirelength__iter:1,34834
route__drc_errors__iter:2,16
route__wirelength__iter:2,34483
route__drc_errors__iter:3,21
route__wirelength__iter:3,34423
route__drc_errors__iter:4,0
route__wirelength__iter:4,34408
route__drc_errors,0
route__wirelength,34408
route__vias,7158
route__vias__singlecut,7158
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,595.88
design__instance__count__class:fill_cell,2204
timing__unannotated_net__count__corner:nom_tt_025C_3v30,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,32
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,9
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,1.6432635717274593
clock__skew__worst_setup__corner:min_tt_025C_3v30,2.1432636272386123
timing__hold__ws__corner:min_tt_025C_3v30,0.9512290113719037
timing__setup__ws__corner:min_tt_025C_3v30,7.850863292795019
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.951229
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,7.873608
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,28
design__max_fanout_violation__count__corner:min_ss_125C_3v00,9
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,3.509431955483608
clock__skew__worst_setup__corner:min_ss_125C_3v00,4.009432010994761
timing__hold__ws__corner:min_ss_125C_3v00,2.189847254401729
timing__setup__ws__corner:min_ss_125C_3v00,-4.262910145540251
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-48.19059421247382
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-4.262910145540251
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.189847
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,34
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-4.262910
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,34
timing__unannotated_net__count__corner:min_ss_125C_3v00,32
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,9
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,0.8467229379521869
clock__skew__worst_setup__corner:min_ff_n40C_3v60,1.3467229934633398
timing__hold__ws__corner:min_ff_n40C_3v60,0.42362881068798414
timing__setup__ws__corner:min_ff_n40C_3v60,11.196389909893186
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.423629
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,12.979229
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,9
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,1.7192219245960925
clock__skew__worst_setup__corner:max_tt_025C_3v30,2.2192219801072453
timing__hold__ws__corner:max_tt_025C_3v30,0.9600731592584998
timing__setup__ws__corner:max_tt_025C_3v30,7.530447589755705
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.960073
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,7.530447
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,33
design__max_fanout_violation__count__corner:max_ss_125C_3v00,9
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,3.6529580394526646
clock__skew__worst_setup__corner:max_ss_125C_3v00,4.152958094963817
timing__hold__ws__corner:max_ss_125C_3v00,2.207121436975024
timing__setup__ws__corner:max_ss_125C_3v00,-5.077078456909856
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-68.4347602401146
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-5.077078456909856
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.207121
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,37
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-5.077078
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,34
timing__unannotated_net__count__corner:max_ss_125C_3v00,32
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,9
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,0.8930335612658274
clock__skew__worst_setup__corner:max_ff_n40C_3v60,1.3930336167769803
timing__hold__ws__corner:max_ff_n40C_3v60,0.4284624998293032
timing__setup__ws__corner:max_ff_n40C_3v60,11.048038352433426
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.428463
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,12.810872
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000817827
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000728497
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000124593
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000728497
design_powergrid__voltage__worst,0.0000728497
design_powergrid__voltage__worst__net:VPWR,3.29992
design_powergrid__drop__worst,0.0000817827
design_powergrid__drop__worst__net:VPWR,0.0000817827
design_powergrid__voltage__worst__net:VGND,0.0000728497
design_powergrid__drop__worst__net:VGND,0.0000728497
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000012500000000000000599021700298241199789117672480642795562744140625
ir__drop__worst,0.000081799999999999996086637310543920875716139562427997589111328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
