= LoongArch ELF ABI specification
Loongson Technology Corporation Limited
v1.00
:docinfodir: ../themes
:docinfo: shared
:doctype: book
:toc: left

== Register Convention

.Integer Register Convention
[%header,cols="2,2,^5,^3"]
|===
|Name
|Alias
|Meaning
|Preserved across calls

|`$r0`
|`$zero`
|Constant zero
|(Constant)

|`$r1`
|`$ra`
|Return address
|No

|`$r2`
|`$tp`
|Thread pointer
|(Non-allocatable)

|`$r3`
|`$sp`
|Stack pointer
|Yes

|`$r4` - `$r5`
|`$a0` - `$a1`
|Argument registers / return value registers
|No

|`$r6` - `$r11`
|`$a2` - `$a7`
|Argument registers
|No

|`$r12` - `$r20`
|`$t0` - `$t8`
|Temporary registers
|No

|`$r21`
|
|Reserved
|(Non-allocatable)

|`$r22`
|`$fp` / `$s9`
|Frame pointer / Static register
|Yes

|`$r23` - `$r31`
|`$s0` - `$s8`
|Static registers
|Yes
|===

.Floating-point Register Convention
[%header,cols="2,2,^5,^3"]
|===
|Name
|Alias
|Meaning
|Preserved across calls

|`$f0` - `$f1`
|`$fa0` - `$fa1`
|Argument registers / return value registers
|No

|`$f2` - `$f7`
|`$fa2` - `$fa7`
|Argument registers
|No

|`$f8` - `$f23`
|`$ft0` - `$ft15`
|Temporary registers
|No

|`$f24` - `$f31`
|`$fs0` - `$fs7`
|Static registers
|Yes
|===

Temporary registers are also known as caller-saved registers.
Static registers are also known as callee-saved registers.

=== Aliases for return value registers

You may see the names `$v0` `$v1` `$fv0` `$fv1` in some very early LoongArch
assembly code; they simply alias to `$a0` `$a1` `$fa0` `$fa1` respectively.
The aliases are initially meant to match MIPS convention with separate
argument / return value registers. However, because LoongArch actually has no
dedicated return value registers, such usage may lead to confusion.
Hence, it is not recommended to use these aliases.

Due to implementation details, it may not be easy to give a register multiple
ABI names for a given downstream project.
New programs processing LoongArch assembly should not support these aliases.
Portable LoongArch assembly should avoid these aliases.

[NOTE]
====
For toolchain components provided by the Loongson Corporation, the migration procedure is:

Let the version of the component at this spec's effect date be N,

. keep support in the version N and its stable branch,
. warn on such usage in the version N+1,
. remove support in the version N+2.

For the respective upstream projects of the components, the procedure above shall be followed if support for such usage is already upstream;
"version N" shall be interpreted as the first release version containing LoongArch support in that case.
For the components not yet upstream, and not interacting with other components that may expect such usage, support for such usage will never be implemented.

====

== Type Size and Alignment

.LP64 Data Model (base ABI types: `lp64d` `lp64f` `lp64s`)
[%header,cols="3,^1,^1"]
|===
|Scalar type
|Size (Bytes)
|Alignment (Bytes)

|`bool` / `_Bool`
|1
|1

|`unsigned char` / `char`
|1
|1

|`unsigned short` / `short`
|2
|2

|`unsigned int` / `int`
|4
|4

|`unsigned long` / `long`
|8
|8

|`unsigned long long` / `long long`
|8
|8

|pointer types
|8
|8
|===

.ILP32 Data Model (base ABI types: `ilp32d` `ilp32f` `ilp32s`)
[%header,cols="3,^1,^1"]
|===
|Scalar type
|Size (Bytes)
|Alignment (Bytes)

|`bool` / `_Bool`
|1
|1

|`unsigned char` / `char`
|1
|1

|`unsigned short` / `short`
|2
|2

|`unsigned int` / `int`
|4
|4

|`unsigned long` / `long`
|4
|4

|`unsigned long long` / `long long`
|8
|8

|pointer types
|4
|4
|===

For all base ABI types of LoongArch, the `char` datatype is signed by default.


== ELF Object Files

All common ELF definitions referenced in this section
can be found in http://sco.com/developers/gabi/latest/contents.html[the latest SysV gABI specification].

=== `EI_CLASS`: File class

[%header,cols="2m,^1m,^3"]
|===
|EI_CLASS
|Value
|Description

|ELFCLASS32
|1
|ELF32 object file

|ELFCLASS64
|2
|ELF64 object file
|===

=== `e_machine`: Identifies the machine

`LoongArch (258)`

=== `e_flags`: Identifies ABI type and version

[%header,cols="1,1,1,1"]
|====
| Bit 31 - 8 | Bit 7 - 6   | Bit 5 - 3      | Bit 2 - 0
| (reserved) | ABI version | ABI extension  | Base ABI
|====

The ABI type of an ELF object is uniquely identified by `e_flags[7:0]` in its header.

.Base ABI Types
[%header,cols="2m,^1,^3"]
|===
|Name
|Value of `e_flags[2:0]`
|Description

|
|`0x0`
|(reserved)

|lp64s
|`0x1`
|Uses 64-bit GPRs and the stack for parameter passing.
Data model is LP64, where `long` and pointers are 64-bit while `int` is 32-bit.

|lp64f
|`0x2`
|Uses 64-bit GPRs, 32-bit FPRs and the stack for parameter passing.
Data model is LP64, where `long` and pointers are 64-bit while `int` is 32-bit.

|lp64d
|`0x3`
|Uses 64-bit GPRs, 64-bit FPRs and the stack for parameter passing.
Data model is LP64, where `long` and pointers are 64-bit while `int` is 32-bit.

|
|`0x4`
|(reserved)

|ilp32s
|`0x5`
|Uses 32-bit GPRs and the stack for parameter passing.
Data model is ILP32, where `int`, `long` and pointers are 32-bit.

|ilp32f
|`0x6`
|Uses 32-bit GPRs, 32-bit FPRs and the stack for parameter passing.
Data model is ILP32, where `int`, `long` and pointers are 32-bit.

|ilp32d
|`0x7`
|Uses 32-bit GPRs, 64-bit FPRs and the stack for parameter passing.
Data model is ILP32, where `int`, `long` and pointers are 32-bit.
|===

.ABI Extension types
[%header,cols="2m,^1,^3"]
|===
|Name
|Value of `e_flags[5:3]`
|Description

|base
|`0x0`
|No extra ABI features.

|
|`0x1` - `0x7`
|(reserved)
|===

[[abi-versioning]]
`e_flags[7:6]` marks the ABI version of an ELF object.

.ABI Version
[%header,cols="2,^1,^5"]
|===
|ABI version
|Value
|Description

|`v0`
|`0x0`
|Stack operands base relocation type.

|`v1`
|`0x1`
|Another relocation type IF needed.

|
|`0x2` `0x3`
|Reserved.
|===


== Relocations

.ELF Relocation types
[%header,cols="^1,^2m,^5,5"]
|===
|Enum
|ELF reloc type
|Usage
|Detail

|0
|R_LARCH_NONE
|
|

|1
|R_LARCH_32
|Runtime address resolving
|`+*(int32_t *) PC = RtAddr + A+`

|2
|R_LARCH_64
|Runtime address resolving
|`+*(int64_t *) PC = RtAddr + A+`

|3
|R_LARCH_RELATIVE
|Runtime fixup for load-address
|`+*(void **) PC = B + A+`

|4
|R_LARCH_COPY
|Runtime memory copy in executable
|`+memcpy (PC, RtAddr, sizeof (sym))+`

|5
|R_LARCH_JUMP_SLOT
|Runtime PLT supporting
|_implementation-defined_

|6
|R_LARCH_TLS_DTPMOD32
|Runtime relocation for TLS-GD
|`+*(int32_t *) PC = ID of module defining sym+`

|7
|R_LARCH_TLS_DTPMOD64
|Runtime relocation for TLS-GD
|`+*(int64_t *) PC = ID of module defining sym+`

|8
|R_LARCH_TLS_DTPREL32
|Runtime relocation for TLS-GD
|`+*(int32_t *) PC = DTV-relative offset for sym+`

|9
|R_LARCH_TLS_DTPREL64
|Runtime relocation for TLS-GD
|`+*(int64_t *) PC = DTV-relative offset for sym+`

|10
|R_LARCH_TLS_TPREL32
|Runtime relocation for TLE-IE
|`+*(int32_t *) PC = T+`

|11
|R_LARCH_TLS_TPREL64
|Runtime relocation for TLE-IE
|`+*(int64_t *) PC = T+`

|12
|R_LARCH_IRELATIVE
|Runtime local indirect function resolving
|`+*(void **) PC = (((void *)(*)()) (B + A)) ()+`

4+|... Reserved for dynamic linker.

|20
|R_LARCH_MARK_LA
|Mark la.abs
|Load absolute address for static link.

|21
|R_LARCH_MARK_PCREL
|Mark external label branch
|Access PC relative address for static link.

|22
|R_LARCH_SOP_PUSH_PCREL
|Push PC-relative offset
|`+push (S - PC + A)+`

|23
|R_LARCH_SOP_PUSH_ABSOLUTE
|Push constant or absolute address
|`+push (S + A)+`

|24
|R_LARCH_SOP_PUSH_DUP
|Duplicate stack top
|`+opr1 = pop (), push (opr1), push (opr1)+`

|25
|R_LARCH_SOP_PUSH_GPREL
|Push for access GOT entry
|`+push (G)+`

|26
|R_LARCH_SOP_PUSH_TLS_TPREL
|Push for TLS-LE
|`+push (T)+`

|27
|R_LARCH_SOP_PUSH_TLS_GOT
|Push for TLS-IE
|`+push (IE)+`

|28
|R_LARCH_SOP_PUSH_TLS_GD
|Push for TLS-GD
|`+push (GD)+`

|29
|R_LARCH_SOP_PUSH_PLT_PCREL
|Push for external function calling
|`+push (PLT - PC)+`

|30
|R_LARCH_SOP_ASSERT
|Assert stack top
|`+assert (pop ())+`

|31
|R_LARCH_SOP_NOT
|Stack top operation
|`+push (!pop ())+`

|32
|R_LARCH_SOP_SUB
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 - opr2)+`

|33
|R_LARCH_SOP_SL
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 << opr2)+`

|34
|R_LARCH_SOP_SR
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 >> opr2)+`

|35
|R_LARCH_SOP_ADD
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 + opr2)+`

|36
|R_LARCH_SOP_AND
|Stack top operation
|`+opr2 = pop (), opr1 = pop (), push (opr1 & opr2)+`

|37
|R_LARCH_SOP_IF_ELSE
|Stack top operation
|`+opr3 = pop (), opr2 = pop (), opr1 = pop (), push (opr1 ? opr2 : opr3)+`

|38
|R_LARCH_SOP_POP_32_S_10_5
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [14 ... 10] = opr1 [4 ... 0]+`

with check 5-bit signed overflow

|39
|R_LARCH_SOP_POP_32_U_10_12
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [21 ... 10] = opr1 [11 ... 0]+`

with check 12-bit unsigned overflow

|40
|R_LARCH_SOP_POP_32_S_10_12
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [21 ... 10] = opr1 [11 ... 0]+`

with check 12-bit signed overflow

|41
|R_LARCH_SOP_POP_32_S_10_16
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [25 ... 10] = opr1 [15 ... 0]+`

with check 16-bit signed overflow

|42
|R_LARCH_SOP_POP_32_S_10_16_S2
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [25 ... 10] = opr1 [17 ... 2]+`

with check 18-bit signed overflow and 4-bit aligned

|43
|R_LARCH_SOP_POP_32_S_5_20
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [24 ... 5] = opr1 [19 ... 0]+`

with check 20-bit signed overflow

|44
|R_LARCH_SOP_POP_32_S_0_5_10_16_S2
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [4 ... 0] = opr1 [22 ... 18],+`

`+(*(uint32_t *) PC) [25 ... 10] = opr1 [17 ... 2]+`

with check 23-bit signed overflow and 4-bit aligned

|45
|R_LARCH_SOP_POP_32_S_0_10_10_16_S2
|Instruction imm-field relocation
|`+opr1 = pop (), (*(uint32_t *) PC) [9 ... 0] = opr1 [27 ... 18],+`

`+(*(uint32_t *) PC) [25 ... 10] = opr1 [17 ... 2]+`

with check 28-bit signed overflow and 4-bit aligned

|46
|R_LARCH_SOP_POP_32_U
|Instruction fixup
|`+(*(uint32_t *) PC) = pop ()+`

with check 32-bit unsigned overflow

|47
|R_LARCH_ADD8
|8-bit in-place addition
|`+*(int8_t *) PC += S + A+`

|48
|R_LARCH_ADD16
|16-bit in-place addition
|`+*(int16_t *) PC += S + A+`

|49
|R_LARCH_ADD24
|24-bit in-place addition
|`+*(int24_t *) PC += S + A+`

|50
|R_LARCH_ADD32
|32-bit in-place addition
|`+*(int32_t *) PC += S + A+`

|51
|R_LARCH_ADD64
|64-bit in-place addition
|`+*(int64_t *) PC += S + A+`

|52
|R_LARCH_SUB8
|8-bit in-place subtraction
|`+*(int8_t *) PC -= S + A+`

|53
|R_LARCH_SUB16
|16-bit in-place subtraction
|`+*(int16_t *) PC -= S + A+`

|54
|R_LARCH_SUB24
|24-bit in-place subtraction
|`+*(int24_t *) PC -= S + A+`

|55
|R_LARCH_SUB32
|32-bit in-place subtraction
|`+*(int32_t *) PC -= S + A+`

|56
|R_LARCH_SUB64
|64-bit in-place subtraction
|`+*(int64_t *) PC -= S + A+`

|57
|R_LARCH_GNU_VTINHERIT
|GNU C++ vtable hierarchy
|

|58
|R_LARCH_GNU_VTENTRY
|GNU C++ vtable member usage
|
|===


== Program Interpreter Path

.Standard Program Interpreter Paths
[%header,cols="^1m,^1m,^2,^3m"]
|===
|Base ABI type             |ABI extension type
|Operating system / C library
|Program interpreter path

|lp64d                     |base
|Linux, Glibc
|/lib64/ld-linux-loongarch-lp64d.so.1

|lp64f                     |base
|Linux, Glibc
|/lib64/ld-linux-loongarch-lp64f.so.1

|lp64s                     |base
|Linux, Glibc
|/lib64/ld-linux-loongarch-lp64s.so.1

|ilp32d                    |base
|Linux, Glibc
|/lib32/ld-linux-loongarch-ilp32d.so.1

|ilp32f                    |base
|Linux, Glibc
|/lib32/ld-linux-loongarch-ilp32f.so.1

|ilp32s                    |base
|Linux, Glibc
|/lib32/ld-linux-loongarch-ilp32s.so.1
|===
