5 10 101 6 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd aedge1.vcd -o aedge1.cdd -v aedge1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" aedge1.v 8 38 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 10 870004 1 0 0 0 1 17 0 1 1 1 0
1 b 11 87000b 1 0 31 0 32 17 0 ffffffff 6 3 0
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" aedge1.v 0 17 1
2 3 14 20002 1 0 1008 0 0 32 48 1 0
2 4 14 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 15 50005 1 0 1008 0 0 32 48 1 0
2 6 15 10001 0 1 1410 0 0 32 1 b
2 7 15 10005 1 37 1a 5 6
2 8 16 b000b 3 1 100c 0 0 1 1 a
2 9 16 b000b 5 29 100a 8 0 1 18 0 1 0 0 0 0
2 10 16 170017 1 0 1008 0 0 32 48 1 0
2 11 16 120012 2 1 1018 0 0 32 1 b
2 12 16 120017 2 f 1218 10 11 32 18 0 ffffffff ffffffff 6 0 0
2 13 16 e000e 0 1 1410 0 0 32 1 b
2 14 16 e0017 2 37 3a 12 13
4 14 6 9 9
4 9 0 14 0
4 7 0 9 9
4 4 11 7 0
3 1 main.$u1 "main.$u1" aedge1.v 0 27 1
2 15 20 50008 1 0 21004 0 0 1 16 0 0
2 16 20 10001 0 1 1410 0 0 1 1 a
2 17 20 10008 1 37 16 15 16
2 18 21 20002 1 0 1008 0 0 32 48 5 0
2 19 21 10002 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 22 50008 1 0 21008 0 0 1 16 1 0
2 21 22 10001 0 1 1410 0 0 1 1 a
2 22 22 10008 1 37 1a 20 21
2 23 23 20002 1 0 1008 0 0 32 48 5 0
2 24 23 10002 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 24 50008 1 0 21008 0 0 1 16 1 0
2 26 24 10001 0 1 1410 0 0 1 1 a
2 27 24 10008 1 37 1a 25 26
2 28 25 20002 1 0 1008 0 0 32 48 5 0
2 29 25 10002 2 2c 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 26 50008 1 0 21004 0 0 1 16 0 0
2 31 26 10001 0 1 1410 0 0 1 1 a
2 32 26 10008 1 37 16 30 31
4 32 0 0 0
4 29 0 32 0
4 27 0 29 29
4 24 0 27 0
4 22 0 24 24
4 19 0 22 0
4 17 11 19 19
3 1 main.$u2 "main.$u2" aedge1.v 0 36 1
