{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459567370320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459567370320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  1 23:22:50 2016 " "Processing started: Fri Apr  1 23:22:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459567370320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1459567370320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1459567370320 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1459567371848 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 86 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 86 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1459567371869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1459567371869 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1459567371869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1459567371869 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1459567371898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1459567371898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1459567371898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1459567371898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1459567371952 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 174 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 174 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "/home/adminuser/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 7371 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " wregval_W\[5\] " "Node  \"wregval_W\[5\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 360 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 872 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_o4l1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_o4l1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2204 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " sreg1_mux\[1\] " "Node  \"sreg1_mux\[1\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 435 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 911 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9292 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " Equal4~53 " "Node  \"Equal4~53\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 4460 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 597 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " Funit:forward\|stall~0 " "Node  \"Funit:forward\|stall~0\"" {  } { { "Funit.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Funit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3395 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 586 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " wregval_W\[7\] " "Node  \"wregval_W\[7\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 360 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 870 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " dmem~7 " "Node  \"dmem~7\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2892 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " Selector0~1_OTERM58 " "Node  \"Selector0~1_OTERM58\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 8404 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9290 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " isjump_A " "Node  \"isjump_A\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 1063 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " imem~66 " "Node  \"imem~66\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3392 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9289 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~4 " "Node  \"dobranch_A~4\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2997 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " regs~3301 " "Node  \"regs~3301\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 5019 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9291 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 596 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~8 " "Node  \"dobranch_A~8\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3282 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " sreg1_mux\[0\] " "Node  \"sreg1_mux\[0\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 435 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 910 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " imem~50 " "Node  \"imem~50\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3376 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~3 " "Node  \"dobranch_A~3\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2983 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " isjump_A~DUPLICATE " "Node  \"isjump_A~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 326 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9218 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " workingimm_A\[15\] " "Node  \"workingimm_A\[15\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 360 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 807 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " workingimm_A\[15\]~DUPLICATE " "Node  \"workingimm_A\[15\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 360 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9230 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " wregval_W\[25\] " "Node  \"wregval_W\[25\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 360 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 852 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\]~DUPLICATE " "Node  \"memaddr_M\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9210 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[14\] " "Node  \"memaddr_M\[14\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 617 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372939 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1459567372939 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1459567372939 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "/home/adminuser/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v" 414 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 7371 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " imem~19 " "Node  \"imem~19\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2916 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " imem~97 " "Node  \"imem~97\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 5250 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " imem~16 " "Node  \"imem~16\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2912 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Funit:forward\|stall~0 " "Node  \"Funit:forward\|stall~0\"" {  } { { "Funit.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Funit.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3395 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~4 " "Node  \"dobranch_A~4\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2997 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[5\] " "Node  \"alufunc_A\[5\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 360 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 823 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~3 " "Node  \"dobranch_A~3\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2983 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " dobranch_A~2 " "Node  \"dobranch_A~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2979 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " imem~66 " "Node  \"imem~66\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3392 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " imem~60 " "Node  \"imem~60\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3386 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " aluimm_A " "Node  \"aluimm_A\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 327 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 1067 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " imem~56 " "Node  \"imem~56\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3382 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " imem~50 " "Node  \"imem~50\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 3376 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\]~DUPLICATE " "Node  \"memaddr_M\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 9210 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[7\] " "Node  \"memaddr_M\[7\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 624 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector16~2 " "Node  \"Selector16~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2987 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector19~2 " "Node  \"Selector19~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2972 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector26~2 " "Node  \"Selector26~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2970 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector18~2 " "Node  \"Selector18~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2973 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector20~2 " "Node  \"Selector20~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2971 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector28~2 " "Node  \"Selector28~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2976 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector27~2 " "Node  \"Selector27~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2977 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector17~2 " "Node  \"Selector17~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2966 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[12\] " "Node  \"memaddr_M\[12\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 619 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[13\] " "Node  \"memaddr_M\[13\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 618 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[10\] " "Node  \"memaddr_M\[10\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 621 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[6\] " "Node  \"memaddr_M\[6\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 625 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " Selector22~2 " "Node  \"Selector22~2\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 2995 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[14\] " "Node  \"memaddr_M\[14\]\"" {  } { { "Project.v" "" { Text "/home/adminuser/Downloads/Project3(1)_restored/Project.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/adminuser/Downloads/Project3(1)_restored/" { { 0 { 0 ""} 0 617 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1459567372943 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1459567372943 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1459567372943 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "224 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 224 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1459567372943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1357 " "Peak virtual memory: 1357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459567373106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  1 23:22:53 2016 " "Processing ended: Fri Apr  1 23:22:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459567373106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459567373106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459567373106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1459567373106 ""}
