Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 15:40:36 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/matrix_mult_hw_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------+
|      Characteristics      |                  Path #1                  |
+---------------------------+-------------------------------------------+
| Requirement               | 10.000                                    |
| Path Delay                | 7.366                                     |
| Logic Delay               | 0.704(10%)                                |
| Net Delay                 | 6.662(90%)                                |
| Clock Skew                | -0.049                                    |
| Slack                     | 2.143                                     |
| Clock Uncertainty         | 0.035                                     |
| Clock Pair Classification | Timed                                     |
| Clock Delay Group         | Same Clock                                |
| Logic Levels              | 2                                         |
| Routes                    | 3                                         |
| Logical Path              | FDRE/C-(106)-LUT2-(310)-LUT6-(2)-RAMD32/I |
| Start Point Clock         | ap_clk                                    |
| End Point Clock           | ap_clk                                    |
| DSP Block                 | None                                      |
| RAM Registers             | None-None                                 |
| IO Crossings              | 0                                         |
| Config Crossings          | 0                                         |
| SLR Crossings             | 0                                         |
| PBlocks                   | 0                                         |
| High Fanout               | 310                                       |
| ASYNC REG                 | 0                                         |
| Dont Touch                | 0                                         |
| Mark Debug                | 0                                         |
| Start Point Pin Primitive | FDRE/C                                    |
| End Point Pin Primitive   | RAMD32/I                                  |
| Start Point Pin           | FSM_onehot_rstate_reg[1]/C                |
| End Point Pin             | DP/I                                      |
+---------------------------+-------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+
| End Point Clock | Requirement |  1  |  2  |  3  |
+-----------------+-------------+-----+-----+-----+
| ap_clk          | 10.000ns    | 184 | 238 | 578 |
+-----------------+-------------+-----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


