-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_DIT_RN_FFT_stage_spatial_unroll_5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_DIT_RN_FFT_stage_spatial_unroll_5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3F6C835E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011001000001101011110";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv32_3EC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110000111110111100010101";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_BEC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110000111110111100010101";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_BF6C835E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011001000001101011110";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_3F7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110110001010010111110";
    constant ap_const_lv32_3F54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010101001101101100110001";
    constant ap_const_lv32_3F0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "00111111000011100011100111011010";
    constant ap_const_lv32_3E47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001111100010111000010";
    constant ap_const_lv32_BE47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010001111100010111000010";
    constant ap_const_lv32_BF0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "10111111000011100011100111011010";
    constant ap_const_lv32_BF54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010101001101101100110001";
    constant ap_const_lv32_BF7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110110001010010111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln413_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal icmp_ln413_reg_900 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln413_reg_900_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln416_fu_574_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter22_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter23_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln416_reg_904_pp0_iter24_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln426_fu_606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_reg_912_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_fu_634_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_920_pp0_iter40_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln416_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_reg_968 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_683_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_973 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_722_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_979 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_985_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_991_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_997_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_1005_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_761_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_1013 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_14_fu_800_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_14_reg_1019 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1031 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_14_reg_1043 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_7_fu_868_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_429_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_9_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_9_reg_1060 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_473_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_reg_1066 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_478_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_1071 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_483_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ad_reg_1076 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_1081 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_493_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_3_reg_1086 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_3_reg_1091 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ad_3_reg_1096 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_3_reg_1101 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_1106 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_425_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_1111 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_437_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_real_reg_1116 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_imag_reg_1121 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_1126 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_1126_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_1131 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_1131_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_real_3_reg_1136 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_461_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_imag_3_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_3_reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_3_reg_1146_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_3_reg_1151 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_3_reg_1151_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln41697_phi_fu_390_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_d1_real_8_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_d1_imag_8_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten94_fu_170 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln413_2_fu_532_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten94_load : STD_LOGIC_VECTOR (4 downto 0);
    signal m95_fu_174 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal m_fu_566_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k96_fu_178 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal k_fu_642_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln41398_fu_182 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln413_fu_662_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce0_local : STD_LOGIC;
    signal select_ln413_fu_558_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_578_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_588_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_fu_598_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_fu_614_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln8_fu_624_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_683_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_722_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_761_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_14_fu_800_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln17_fu_839_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln17_fu_856_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_860_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_421_ce : STD_LOGIC;
    signal grp_fu_425_ce : STD_LOGIC;
    signal grp_fu_429_ce : STD_LOGIC;
    signal grp_fu_433_ce : STD_LOGIC;
    signal grp_fu_437_ce : STD_LOGIC;
    signal grp_fu_442_ce : STD_LOGIC;
    signal grp_fu_447_ce : STD_LOGIC;
    signal grp_fu_452_ce : STD_LOGIC;
    signal grp_fu_457_ce : STD_LOGIC;
    signal grp_fu_461_ce : STD_LOGIC;
    signal grp_fu_465_ce : STD_LOGIC;
    signal grp_fu_469_ce : STD_LOGIC;
    signal grp_fu_473_ce : STD_LOGIC;
    signal grp_fu_478_ce : STD_LOGIC;
    signal grp_fu_483_ce : STD_LOGIC;
    signal grp_fu_488_ce : STD_LOGIC;
    signal grp_fu_493_ce : STD_LOGIC;
    signal grp_fu_497_ce : STD_LOGIC;
    signal grp_fu_501_ce : STD_LOGIC;
    signal grp_fu_505_ce : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_965 : BOOLEAN;
    signal c_fu_683_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_683_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_683_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_683_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_683_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_683_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_683_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_683_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_722_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_761_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_14_fu_800_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_sparsemux_17_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_14_no_dsp_1_U144 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ac_reg_1066,
        din1 => bd_reg_1071,
        ce => grp_fu_421_ce,
        dout => grp_fu_421_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U145 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ad_reg_1076,
        din1 => bc_reg_1081,
        ce => grp_fu_425_ce,
        dout => grp_fu_425_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U146 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ac_3_reg_1086,
        din1 => bd_3_reg_1091,
        ce => grp_fu_429_ce,
        dout => grp_fu_429_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U147 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ad_3_reg_1096,
        din1 => bc_3_reg_1101,
        ce => grp_fu_433_ce,
        dout => grp_fu_433_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U148 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_real_reg_985_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_real_8_reg_397,
        ce => grp_fu_437_ce,
        dout => grp_fu_437_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U149 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_imag_reg_991_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_imag_8_reg_409,
        ce => grp_fu_442_ce,
        dout => grp_fu_442_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U150 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_real_reg_985_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_real_8_reg_397,
        ce => grp_fu_447_ce,
        dout => grp_fu_447_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U151 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_imag_reg_991_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_imag_8_reg_409,
        ce => grp_fu_452_ce,
        dout => grp_fu_452_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U152 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter25_reg,
        din1 => d1_real_9_reg_1054,
        ce => grp_fu_457_ce,
        dout => grp_fu_457_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U153 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter25_reg,
        din1 => d1_imag_9_reg_1060,
        ce => grp_fu_461_ce,
        dout => grp_fu_461_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U154 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter25_reg,
        din1 => d1_real_9_reg_1054,
        ce => grp_fu_465_ce,
        dout => grp_fu_465_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U155 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter25_reg,
        din1 => d1_imag_9_reg_1060,
        ce => grp_fu_469_ce,
        dout => grp_fu_469_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U156 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q0,
        din1 => c_reg_973,
        ce => grp_fu_473_ce,
        dout => grp_fu_473_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U157 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0,
        din1 => d_reg_979,
        ce => grp_fu_478_ce,
        dout => grp_fu_478_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U158 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q0,
        din1 => d_reg_979,
        ce => grp_fu_483_ce,
        dout => grp_fu_483_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U159 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0,
        din1 => c_reg_973,
        ce => grp_fu_488_ce,
        dout => grp_fu_488_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U160 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_reg_1031,
        din1 => tw_reg_1013,
        ce => grp_fu_493_ce,
        dout => grp_fu_493_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U161 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_14_reg_1043,
        din1 => tw_14_reg_1019,
        ce => grp_fu_497_ce,
        dout => grp_fu_497_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U162 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_reg_1031,
        din1 => tw_14_reg_1019,
        ce => grp_fu_501_ce,
        dout => grp_fu_501_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U163 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_14_reg_1043,
        din1 => tw_reg_1013,
        ce => grp_fu_505_ce,
        dout => grp_fu_505_p2);

    sparsemux_17_4_32_1_1_U164 : component FFT_DIT_RN_sparsemux_17_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0010",
        din1_WIDTH => 32,
        CASE2 => "0100",
        din2_WIDTH => 32,
        CASE3 => "0110",
        din3_WIDTH => 32,
        CASE4 => "1000",
        din4_WIDTH => 32,
        CASE5 => "1010",
        din5_WIDTH => 32,
        CASE6 => "1100",
        din6_WIDTH => 32,
        CASE7 => "1110",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F800000,
        din1 => ap_const_lv32_3F6C835E,
        din2 => ap_const_lv32_3F3504F3,
        din3 => ap_const_lv32_3EC3EF15,
        din4 => ap_const_lv32_248D3132,
        din5 => ap_const_lv32_BEC3EF15,
        din6 => ap_const_lv32_BF3504F3,
        din7 => ap_const_lv32_BF6C835E,
        def => c_fu_683_p17,
        sel => trunc_ln416_reg_904,
        dout => c_fu_683_p19);

    sparsemux_17_4_32_1_1_U165 : component FFT_DIT_RN_sparsemux_17_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0010",
        din1_WIDTH => 32,
        CASE2 => "0100",
        din2_WIDTH => 32,
        CASE3 => "0110",
        din3_WIDTH => 32,
        CASE4 => "1000",
        din4_WIDTH => 32,
        CASE5 => "1010",
        din5_WIDTH => 32,
        CASE6 => "1100",
        din6_WIDTH => 32,
        CASE7 => "1110",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_80000000,
        din1 => ap_const_lv32_BEC3EF15,
        din2 => ap_const_lv32_BF3504F3,
        din3 => ap_const_lv32_BF6C835E,
        din4 => ap_const_lv32_BF800000,
        din5 => ap_const_lv32_BF6C835E,
        din6 => ap_const_lv32_BF3504F3,
        din7 => ap_const_lv32_BEC3EF15,
        def => d_fu_722_p17,
        sel => trunc_ln416_reg_904,
        dout => d_fu_722_p19);

    sparsemux_17_4_32_1_1_U166 : component FFT_DIT_RN_sparsemux_17_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0010",
        din1_WIDTH => 32,
        CASE2 => "0100",
        din2_WIDTH => 32,
        CASE3 => "0110",
        din3_WIDTH => 32,
        CASE4 => "1000",
        din4_WIDTH => 32,
        CASE5 => "1010",
        din5_WIDTH => 32,
        CASE6 => "1100",
        din6_WIDTH => 32,
        CASE7 => "1110",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7B14BE,
        din1 => ap_const_lv32_3F54DB31,
        din2 => ap_const_lv32_3F0E39DA,
        din3 => ap_const_lv32_3E47C5C2,
        din4 => ap_const_lv32_BE47C5C2,
        din5 => ap_const_lv32_BF0E39DA,
        din6 => ap_const_lv32_BF54DB31,
        din7 => ap_const_lv32_BF7B14BE,
        def => tw_fu_761_p17,
        sel => trunc_ln416_reg_904_pp0_iter2_reg,
        dout => tw_fu_761_p19);

    sparsemux_17_4_32_1_1_U167 : component FFT_DIT_RN_sparsemux_17_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0010",
        din1_WIDTH => 32,
        CASE2 => "0100",
        din2_WIDTH => 32,
        CASE3 => "0110",
        din3_WIDTH => 32,
        CASE4 => "1000",
        din4_WIDTH => 32,
        CASE5 => "1010",
        din5_WIDTH => 32,
        CASE6 => "1100",
        din6_WIDTH => 32,
        CASE7 => "1110",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BE47C5C2,
        din1 => ap_const_lv32_BF0E39DA,
        din2 => ap_const_lv32_BF54DB31,
        din3 => ap_const_lv32_BF7B14BE,
        din4 => ap_const_lv32_BF7B14BE,
        din5 => ap_const_lv32_BF54DB31,
        din6 => ap_const_lv32_BF0E39DA,
        din7 => ap_const_lv32_BE47C5C2,
        def => tw_14_fu_800_p17,
        sel => trunc_ln416_reg_904_pp0_iter2_reg,
        dout => tw_14_fu_800_p19);

    flow_control_loop_delay_pipe_U : component FFT_DIT_RN_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter41_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    add_ln41398_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1))) then 
                    add_ln41398_fu_182 <= ap_const_lv8_20;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add_ln41398_fu_182 <= add_ln413_fu_662_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter41_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter40_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter41_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter26_d1_imag_8_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((not((trunc_ln416_reg_904_pp0_iter24_reg = ap_const_lv4_0)) and not((trunc_ln416_reg_904_pp0_iter24_reg = ap_const_lv4_8)))) then 
                    ap_phi_reg_pp0_iter26_d1_imag_8_reg_409 <= d1_imag_reg_1111;
                elsif ((trunc_ln416_reg_904_pp0_iter24_reg = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter26_d1_imag_8_reg_409 <= d1_imag_7_fu_868_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter26_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter25_d1_imag_8_reg_409;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter26_d1_real_8_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((not((trunc_ln416_reg_904_pp0_iter24_reg = ap_const_lv4_0)) and not((trunc_ln416_reg_904_pp0_iter24_reg = ap_const_lv4_8)))) then 
                    ap_phi_reg_pp0_iter26_d1_real_8_reg_397 <= d1_real_reg_1106;
                elsif ((trunc_ln416_reg_904_pp0_iter24_reg = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter26_d1_real_8_reg_397 <= d1_real_7_reg_1005_pp0_iter24_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter26_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter25_d1_real_8_reg_397;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_d1_imag_8_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((trunc_ln416_reg_904_pp0_iter3_reg = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter5_d1_imag_8_reg_409 <= d1_real_7_reg_1005;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter4_d1_imag_8_reg_409;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_d1_real_8_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((trunc_ln416_reg_904_pp0_iter3_reg = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter5_d1_real_8_reg_397 <= a_reg_997;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter4_d1_real_8_reg_397;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten94_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_965)) then
                indvar_flatten94_fu_170 <= add_ln413_2_fu_532_p2;
            end if;
        end if;
    end process;

    k96_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1))) then 
                    k96_fu_178 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    k96_fu_178 <= k_fu_642_p2;
                end if;
            end if; 
        end if;
    end process;

    m95_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1))) then 
                    m95_fu_174 <= ap_const_lv8_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    m95_fu_174 <= m_fu_566_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q1;
                a_reg_997 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q0;
                ap_phi_reg_pp0_iter4_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter3_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter4_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter3_d1_real_8_reg_397;
                d0_imag_reg_991 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q1;
                d0_real_reg_985 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q1;
                d1_14_reg_1043 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q0;
                d1_real_7_reg_1005 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0;
                d1_reg_1031 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter9_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter10_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter11_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter12_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter13_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter14_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter15_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter16_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter17_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter18_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter19_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter20_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter21_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter22_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter23_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter25_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter24_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter5_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter6_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter7_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1025_pp0_iter8_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter9_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter10_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter11_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter12_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter13_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter14_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter15_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter16_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter17_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter18_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter19_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter20_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter21_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter22_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter23_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter25_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter24_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter5_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter6_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter7_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1037_pp0_iter8_reg;
                a_reg_997_pp0_iter10_reg <= a_reg_997_pp0_iter9_reg;
                a_reg_997_pp0_iter11_reg <= a_reg_997_pp0_iter10_reg;
                a_reg_997_pp0_iter12_reg <= a_reg_997_pp0_iter11_reg;
                a_reg_997_pp0_iter13_reg <= a_reg_997_pp0_iter12_reg;
                a_reg_997_pp0_iter14_reg <= a_reg_997_pp0_iter13_reg;
                a_reg_997_pp0_iter15_reg <= a_reg_997_pp0_iter14_reg;
                a_reg_997_pp0_iter16_reg <= a_reg_997_pp0_iter15_reg;
                a_reg_997_pp0_iter17_reg <= a_reg_997_pp0_iter16_reg;
                a_reg_997_pp0_iter18_reg <= a_reg_997_pp0_iter17_reg;
                a_reg_997_pp0_iter19_reg <= a_reg_997_pp0_iter18_reg;
                a_reg_997_pp0_iter20_reg <= a_reg_997_pp0_iter19_reg;
                a_reg_997_pp0_iter21_reg <= a_reg_997_pp0_iter20_reg;
                a_reg_997_pp0_iter22_reg <= a_reg_997_pp0_iter21_reg;
                a_reg_997_pp0_iter23_reg <= a_reg_997_pp0_iter22_reg;
                a_reg_997_pp0_iter24_reg <= a_reg_997_pp0_iter23_reg;
                a_reg_997_pp0_iter4_reg <= a_reg_997;
                a_reg_997_pp0_iter5_reg <= a_reg_997_pp0_iter4_reg;
                a_reg_997_pp0_iter6_reg <= a_reg_997_pp0_iter5_reg;
                a_reg_997_pp0_iter7_reg <= a_reg_997_pp0_iter6_reg;
                a_reg_997_pp0_iter8_reg <= a_reg_997_pp0_iter7_reg;
                a_reg_997_pp0_iter9_reg <= a_reg_997_pp0_iter8_reg;
                ac_3_reg_1086 <= grp_fu_493_p2;
                ac_reg_1066 <= grp_fu_473_p2;
                ad_3_reg_1096 <= grp_fu_501_p2;
                ad_reg_1076 <= grp_fu_483_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bc_3_reg_1101 <= grp_fu_505_p2;
                bc_reg_1081 <= grp_fu_488_p2;
                bd_3_reg_1091 <= grp_fu_497_p2;
                bd_reg_1071 <= grp_fu_478_p2;
                c_reg_973 <= c_fu_683_p19;
                d0_imag_reg_991_pp0_iter10_reg <= d0_imag_reg_991_pp0_iter9_reg;
                d0_imag_reg_991_pp0_iter11_reg <= d0_imag_reg_991_pp0_iter10_reg;
                d0_imag_reg_991_pp0_iter12_reg <= d0_imag_reg_991_pp0_iter11_reg;
                d0_imag_reg_991_pp0_iter13_reg <= d0_imag_reg_991_pp0_iter12_reg;
                d0_imag_reg_991_pp0_iter14_reg <= d0_imag_reg_991_pp0_iter13_reg;
                d0_imag_reg_991_pp0_iter15_reg <= d0_imag_reg_991_pp0_iter14_reg;
                d0_imag_reg_991_pp0_iter16_reg <= d0_imag_reg_991_pp0_iter15_reg;
                d0_imag_reg_991_pp0_iter17_reg <= d0_imag_reg_991_pp0_iter16_reg;
                d0_imag_reg_991_pp0_iter18_reg <= d0_imag_reg_991_pp0_iter17_reg;
                d0_imag_reg_991_pp0_iter19_reg <= d0_imag_reg_991_pp0_iter18_reg;
                d0_imag_reg_991_pp0_iter20_reg <= d0_imag_reg_991_pp0_iter19_reg;
                d0_imag_reg_991_pp0_iter21_reg <= d0_imag_reg_991_pp0_iter20_reg;
                d0_imag_reg_991_pp0_iter22_reg <= d0_imag_reg_991_pp0_iter21_reg;
                d0_imag_reg_991_pp0_iter23_reg <= d0_imag_reg_991_pp0_iter22_reg;
                d0_imag_reg_991_pp0_iter24_reg <= d0_imag_reg_991_pp0_iter23_reg;
                d0_imag_reg_991_pp0_iter25_reg <= d0_imag_reg_991_pp0_iter24_reg;
                d0_imag_reg_991_pp0_iter4_reg <= d0_imag_reg_991;
                d0_imag_reg_991_pp0_iter5_reg <= d0_imag_reg_991_pp0_iter4_reg;
                d0_imag_reg_991_pp0_iter6_reg <= d0_imag_reg_991_pp0_iter5_reg;
                d0_imag_reg_991_pp0_iter7_reg <= d0_imag_reg_991_pp0_iter6_reg;
                d0_imag_reg_991_pp0_iter8_reg <= d0_imag_reg_991_pp0_iter7_reg;
                d0_imag_reg_991_pp0_iter9_reg <= d0_imag_reg_991_pp0_iter8_reg;
                d0_real_reg_985_pp0_iter10_reg <= d0_real_reg_985_pp0_iter9_reg;
                d0_real_reg_985_pp0_iter11_reg <= d0_real_reg_985_pp0_iter10_reg;
                d0_real_reg_985_pp0_iter12_reg <= d0_real_reg_985_pp0_iter11_reg;
                d0_real_reg_985_pp0_iter13_reg <= d0_real_reg_985_pp0_iter12_reg;
                d0_real_reg_985_pp0_iter14_reg <= d0_real_reg_985_pp0_iter13_reg;
                d0_real_reg_985_pp0_iter15_reg <= d0_real_reg_985_pp0_iter14_reg;
                d0_real_reg_985_pp0_iter16_reg <= d0_real_reg_985_pp0_iter15_reg;
                d0_real_reg_985_pp0_iter17_reg <= d0_real_reg_985_pp0_iter16_reg;
                d0_real_reg_985_pp0_iter18_reg <= d0_real_reg_985_pp0_iter17_reg;
                d0_real_reg_985_pp0_iter19_reg <= d0_real_reg_985_pp0_iter18_reg;
                d0_real_reg_985_pp0_iter20_reg <= d0_real_reg_985_pp0_iter19_reg;
                d0_real_reg_985_pp0_iter21_reg <= d0_real_reg_985_pp0_iter20_reg;
                d0_real_reg_985_pp0_iter22_reg <= d0_real_reg_985_pp0_iter21_reg;
                d0_real_reg_985_pp0_iter23_reg <= d0_real_reg_985_pp0_iter22_reg;
                d0_real_reg_985_pp0_iter24_reg <= d0_real_reg_985_pp0_iter23_reg;
                d0_real_reg_985_pp0_iter25_reg <= d0_real_reg_985_pp0_iter24_reg;
                d0_real_reg_985_pp0_iter4_reg <= d0_real_reg_985;
                d0_real_reg_985_pp0_iter5_reg <= d0_real_reg_985_pp0_iter4_reg;
                d0_real_reg_985_pp0_iter6_reg <= d0_real_reg_985_pp0_iter5_reg;
                d0_real_reg_985_pp0_iter7_reg <= d0_real_reg_985_pp0_iter6_reg;
                d0_real_reg_985_pp0_iter8_reg <= d0_real_reg_985_pp0_iter7_reg;
                d0_real_reg_985_pp0_iter9_reg <= d0_real_reg_985_pp0_iter8_reg;
                d1_imag_9_reg_1060 <= grp_fu_433_p2;
                d1_imag_reg_1111 <= grp_fu_425_p2;
                d1_real_7_reg_1005_pp0_iter10_reg <= d1_real_7_reg_1005_pp0_iter9_reg;
                d1_real_7_reg_1005_pp0_iter11_reg <= d1_real_7_reg_1005_pp0_iter10_reg;
                d1_real_7_reg_1005_pp0_iter12_reg <= d1_real_7_reg_1005_pp0_iter11_reg;
                d1_real_7_reg_1005_pp0_iter13_reg <= d1_real_7_reg_1005_pp0_iter12_reg;
                d1_real_7_reg_1005_pp0_iter14_reg <= d1_real_7_reg_1005_pp0_iter13_reg;
                d1_real_7_reg_1005_pp0_iter15_reg <= d1_real_7_reg_1005_pp0_iter14_reg;
                d1_real_7_reg_1005_pp0_iter16_reg <= d1_real_7_reg_1005_pp0_iter15_reg;
                d1_real_7_reg_1005_pp0_iter17_reg <= d1_real_7_reg_1005_pp0_iter16_reg;
                d1_real_7_reg_1005_pp0_iter18_reg <= d1_real_7_reg_1005_pp0_iter17_reg;
                d1_real_7_reg_1005_pp0_iter19_reg <= d1_real_7_reg_1005_pp0_iter18_reg;
                d1_real_7_reg_1005_pp0_iter20_reg <= d1_real_7_reg_1005_pp0_iter19_reg;
                d1_real_7_reg_1005_pp0_iter21_reg <= d1_real_7_reg_1005_pp0_iter20_reg;
                d1_real_7_reg_1005_pp0_iter22_reg <= d1_real_7_reg_1005_pp0_iter21_reg;
                d1_real_7_reg_1005_pp0_iter23_reg <= d1_real_7_reg_1005_pp0_iter22_reg;
                d1_real_7_reg_1005_pp0_iter24_reg <= d1_real_7_reg_1005_pp0_iter23_reg;
                d1_real_7_reg_1005_pp0_iter4_reg <= d1_real_7_reg_1005;
                d1_real_7_reg_1005_pp0_iter5_reg <= d1_real_7_reg_1005_pp0_iter4_reg;
                d1_real_7_reg_1005_pp0_iter6_reg <= d1_real_7_reg_1005_pp0_iter5_reg;
                d1_real_7_reg_1005_pp0_iter7_reg <= d1_real_7_reg_1005_pp0_iter6_reg;
                d1_real_7_reg_1005_pp0_iter8_reg <= d1_real_7_reg_1005_pp0_iter7_reg;
                d1_real_7_reg_1005_pp0_iter9_reg <= d1_real_7_reg_1005_pp0_iter8_reg;
                d1_real_9_reg_1054 <= grp_fu_429_p2;
                d1_real_reg_1106 <= grp_fu_421_p2;
                d2_imag_3_reg_1141 <= grp_fu_461_p2;
                d2_imag_reg_1121 <= grp_fu_442_p2;
                d2_real_3_reg_1136 <= grp_fu_457_p2;
                d2_real_reg_1116 <= grp_fu_437_p2;
                d3_imag_3_reg_1151 <= grp_fu_469_p2;
                d3_imag_3_reg_1151_pp0_iter40_reg <= d3_imag_3_reg_1151;
                d3_imag_reg_1131 <= grp_fu_452_p2;
                d3_imag_reg_1131_pp0_iter40_reg <= d3_imag_reg_1131;
                d3_real_3_reg_1146 <= grp_fu_465_p2;
                d3_real_3_reg_1146_pp0_iter40_reg <= d3_real_3_reg_1146;
                d3_real_reg_1126 <= grp_fu_447_p2;
                d3_real_reg_1126_pp0_iter40_reg <= d3_real_reg_1126;
                d_reg_979 <= d_fu_722_p19;
                trunc_ln416_reg_904_pp0_iter10_reg <= trunc_ln416_reg_904_pp0_iter9_reg;
                trunc_ln416_reg_904_pp0_iter11_reg <= trunc_ln416_reg_904_pp0_iter10_reg;
                trunc_ln416_reg_904_pp0_iter12_reg <= trunc_ln416_reg_904_pp0_iter11_reg;
                trunc_ln416_reg_904_pp0_iter13_reg <= trunc_ln416_reg_904_pp0_iter12_reg;
                trunc_ln416_reg_904_pp0_iter14_reg <= trunc_ln416_reg_904_pp0_iter13_reg;
                trunc_ln416_reg_904_pp0_iter15_reg <= trunc_ln416_reg_904_pp0_iter14_reg;
                trunc_ln416_reg_904_pp0_iter16_reg <= trunc_ln416_reg_904_pp0_iter15_reg;
                trunc_ln416_reg_904_pp0_iter17_reg <= trunc_ln416_reg_904_pp0_iter16_reg;
                trunc_ln416_reg_904_pp0_iter18_reg <= trunc_ln416_reg_904_pp0_iter17_reg;
                trunc_ln416_reg_904_pp0_iter19_reg <= trunc_ln416_reg_904_pp0_iter18_reg;
                trunc_ln416_reg_904_pp0_iter20_reg <= trunc_ln416_reg_904_pp0_iter19_reg;
                trunc_ln416_reg_904_pp0_iter21_reg <= trunc_ln416_reg_904_pp0_iter20_reg;
                trunc_ln416_reg_904_pp0_iter22_reg <= trunc_ln416_reg_904_pp0_iter21_reg;
                trunc_ln416_reg_904_pp0_iter23_reg <= trunc_ln416_reg_904_pp0_iter22_reg;
                trunc_ln416_reg_904_pp0_iter24_reg <= trunc_ln416_reg_904_pp0_iter23_reg;
                trunc_ln416_reg_904_pp0_iter2_reg <= trunc_ln416_reg_904;
                trunc_ln416_reg_904_pp0_iter3_reg <= trunc_ln416_reg_904_pp0_iter2_reg;
                trunc_ln416_reg_904_pp0_iter4_reg <= trunc_ln416_reg_904_pp0_iter3_reg;
                trunc_ln416_reg_904_pp0_iter5_reg <= trunc_ln416_reg_904_pp0_iter4_reg;
                trunc_ln416_reg_904_pp0_iter6_reg <= trunc_ln416_reg_904_pp0_iter5_reg;
                trunc_ln416_reg_904_pp0_iter7_reg <= trunc_ln416_reg_904_pp0_iter6_reg;
                trunc_ln416_reg_904_pp0_iter8_reg <= trunc_ln416_reg_904_pp0_iter7_reg;
                trunc_ln416_reg_904_pp0_iter9_reg <= trunc_ln416_reg_904_pp0_iter8_reg;
                tw_14_reg_1019 <= tw_14_fu_800_p19;
                tw_reg_1013 <= tw_fu_761_p19;
                    zext_ln426_reg_912_pp0_iter10_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter9_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter11_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter10_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter12_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter11_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter13_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter12_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter14_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter13_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter15_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter14_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter16_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter15_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter17_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter16_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter18_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter17_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter19_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter18_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter20_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter19_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter21_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter20_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter22_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter21_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter23_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter22_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter24_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter23_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter25_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter24_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter26_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter25_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter27_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter26_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter28_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter27_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter29_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter28_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter2_reg(5 downto 0) <= zext_ln426_reg_912(5 downto 0);
                    zext_ln426_reg_912_pp0_iter30_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter29_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter31_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter30_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter32_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter31_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter33_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter32_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter34_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter33_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter35_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter34_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter36_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter35_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter37_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter36_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter38_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter37_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter39_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter38_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter3_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter2_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter4_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter3_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter5_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter4_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter6_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter5_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter7_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter6_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter8_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter7_reg(5 downto 0);
                    zext_ln426_reg_912_pp0_iter9_reg(5 downto 0) <= zext_ln426_reg_912_pp0_iter8_reg(5 downto 0);
                    zext_ln8_reg_920_pp0_iter10_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter9_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter10_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter9_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter11_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter10_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter11_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter10_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter12_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter11_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter12_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter11_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter13_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter12_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter13_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter12_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter14_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter13_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter14_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter13_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter15_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter14_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter15_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter14_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter16_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter15_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter16_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter15_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter17_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter16_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter17_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter16_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter18_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter17_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter18_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter17_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter19_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter18_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter19_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter18_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter20_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter19_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter20_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter19_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter21_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter20_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter21_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter20_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter22_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter21_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter22_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter21_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter23_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter22_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter23_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter22_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter24_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter23_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter24_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter23_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter25_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter24_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter25_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter24_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter26_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter25_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter26_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter25_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter27_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter26_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter27_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter26_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter28_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter27_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter28_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter27_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter29_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter28_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter29_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter28_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter2_reg(2 downto 0) <= zext_ln8_reg_920(2 downto 0);    zext_ln8_reg_920_pp0_iter2_reg(5 downto 4) <= zext_ln8_reg_920(5 downto 4);
                    zext_ln8_reg_920_pp0_iter30_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter29_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter30_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter29_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter31_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter30_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter31_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter30_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter32_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter31_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter32_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter31_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter33_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter32_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter33_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter32_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter34_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter33_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter34_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter33_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter35_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter34_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter35_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter34_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter36_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter35_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter36_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter35_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter37_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter36_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter37_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter36_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter38_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter37_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter38_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter37_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter39_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter38_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter39_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter38_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter3_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter2_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter3_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter2_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter40_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter39_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter40_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter39_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter4_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter3_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter4_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter3_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter5_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter4_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter5_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter4_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter6_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter5_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter6_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter5_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter7_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter6_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter7_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter6_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter8_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter7_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter8_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter7_reg(5 downto 4);
                    zext_ln8_reg_920_pp0_iter9_reg(2 downto 0) <= zext_ln8_reg_920_pp0_iter8_reg(2 downto 0);    zext_ln8_reg_920_pp0_iter9_reg(5 downto 4) <= zext_ln8_reg_920_pp0_iter8_reg(5 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                icmp_ln413_reg_900 <= icmp_ln413_fu_538_p2;
                icmp_ln413_reg_900_pp0_iter1_reg <= icmp_ln413_reg_900;
                trunc_ln416_reg_904 <= trunc_ln416_fu_574_p1;
                    zext_ln426_reg_912(5 downto 0) <= zext_ln426_fu_606_p1(5 downto 0);
                    zext_ln8_reg_920(2 downto 0) <= zext_ln8_fu_634_p1(2 downto 0);    zext_ln8_reg_920(5 downto 4) <= zext_ln8_fu_634_p1(5 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter9_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter10_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter9_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter10_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter11_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter10_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter11_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter12_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter11_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter12_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter13_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter12_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter13_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter14_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter13_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter14_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter15_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter14_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter15_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter16_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter15_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter16_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter17_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter16_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter17_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter18_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter17_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter18_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter19_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter18_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter0_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter1_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter0_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter19_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter20_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter19_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter20_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter21_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter20_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter21_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter22_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter21_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter22_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter23_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter22_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter23_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter24_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter23_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter24_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter25_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter24_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter1_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter2_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter1_d1_real_8_reg_397;
                xor_ln416_reg_968 <= xor_ln416_fu_656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter2_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter3_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter2_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter5_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter6_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter5_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter6_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter7_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter6_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter7_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter8_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter7_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_d1_imag_8_reg_409 <= ap_phi_reg_pp0_iter8_d1_imag_8_reg_409;
                ap_phi_reg_pp0_iter9_d1_real_8_reg_397 <= ap_phi_reg_pp0_iter8_d1_real_8_reg_397;
            end if;
        end if;
    end process;
    zext_ln426_reg_912(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter9_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter10_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter11_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter12_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter13_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter14_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter15_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter16_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter17_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter18_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter19_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter20_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter21_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter22_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter23_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter24_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter25_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter26_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter27_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter28_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter29_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter30_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter31_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter32_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter33_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter34_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter35_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter36_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter37_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter38_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln426_reg_912_pp0_iter39_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920(3) <= '1';
    zext_ln8_reg_920(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter2_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter3_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter4_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter5_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter6_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter7_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter8_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter9_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter9_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter10_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter10_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter11_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter11_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter12_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter12_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter13_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter13_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter14_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter14_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter15_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter15_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter16_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter16_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter17_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter17_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter18_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter18_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter19_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter19_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter20_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter20_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter21_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter21_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter22_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter22_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter23_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter23_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter24_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter24_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter25_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter25_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter26_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter26_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter27_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter27_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter28_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter28_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter29_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter29_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter30_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter30_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter31_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter31_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter32_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter32_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter33_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter33_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter34_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter34_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter35_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter35_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter36_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter36_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter37_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter37_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter38_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter38_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter39_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter39_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_920_pp0_iter40_reg(3) <= '1';
    zext_ln8_reg_920_pp0_iter40_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address0 <= zext_ln8_fu_634_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address1 <= zext_ln426_fu_606_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address0 <= zext_ln8_fu_634_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address1 <= zext_ln426_fu_606_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address0 <= zext_ln8_fu_634_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address1 <= zext_ln426_fu_606_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address0 <= zext_ln8_fu_634_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address1 <= zext_ln426_fu_606_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_address0 <= zext_ln8_reg_920_pp0_iter40_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_address1 <= zext_ln426_reg_912_pp0_iter39_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_d0 <= d3_real_reg_1126_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_d1 <= d2_real_reg_1116;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_address0 <= zext_ln8_reg_920_pp0_iter40_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_address1 <= zext_ln426_reg_912_pp0_iter39_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_d0 <= d3_real_3_reg_1146_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_d1 <= d2_real_3_reg_1136;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_address0 <= zext_ln8_reg_920_pp0_iter40_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_address1 <= zext_ln426_reg_912_pp0_iter39_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_d0 <= d3_imag_reg_1131_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_d1 <= d2_imag_reg_1121;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_address0 <= zext_ln8_reg_920_pp0_iter40_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_address1 <= zext_ln426_reg_912_pp0_iter39_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_d0 <= d3_imag_3_reg_1151_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_d1 <= d2_imag_3_reg_1141;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_3_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln413_2_fu_532_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten94_load) + unsigned(ap_const_lv5_1));
    add_ln413_fu_662_p2 <= std_logic_vector(unsigned(m_fu_566_p3) + unsigned(ap_const_lv8_20));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_965_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_965 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln413_fu_538_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln413_fu_538_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter41_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter41_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 
    = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_icmp_ln41697_phi_fu_390_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, icmp_ln413_reg_900_pp0_iter1_reg, xor_ln416_reg_968, ap_loop_init_pp0_iter1_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln413_reg_900_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_icmp_ln41697_phi_fu_390_p4 <= xor_ln416_reg_968;
        elsif (((ap_loop_init_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_icmp_ln41697_phi_fu_390_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_icmp_ln41697_phi_fu_390_p4 <= xor_ln416_reg_968;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_8_reg_409 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_8_reg_397 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten94_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten94_fu_170, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten94_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten94_load <= indvar_flatten94_fu_170;
        end if; 
    end process;

    bit_sel_fu_842_p3 <= bitcast_ln17_fu_839_p1(31 downto 31);
    bitcast_ln17_fu_839_p1 <= a_reg_997_pp0_iter24_reg;
    c_fu_683_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    d1_imag_7_fu_868_p1 <= xor_ln_fu_860_p3;
    d_fu_722_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    grp_fu_421_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_421_ce <= ap_const_logic_1;
        else 
            grp_fu_421_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_425_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_425_ce <= ap_const_logic_1;
        else 
            grp_fu_425_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_429_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_429_ce <= ap_const_logic_1;
        else 
            grp_fu_429_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_433_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_433_ce <= ap_const_logic_1;
        else 
            grp_fu_433_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_437_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_437_ce <= ap_const_logic_1;
        else 
            grp_fu_437_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_442_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_442_ce <= ap_const_logic_1;
        else 
            grp_fu_442_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_447_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_447_ce <= ap_const_logic_1;
        else 
            grp_fu_447_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_452_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_452_ce <= ap_const_logic_1;
        else 
            grp_fu_452_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_457_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_457_ce <= ap_const_logic_1;
        else 
            grp_fu_457_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_461_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_461_ce <= ap_const_logic_1;
        else 
            grp_fu_461_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_465_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_465_ce <= ap_const_logic_1;
        else 
            grp_fu_465_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_469_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_469_ce <= ap_const_logic_1;
        else 
            grp_fu_469_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_473_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_473_ce <= ap_const_logic_1;
        else 
            grp_fu_473_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_478_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_478_ce <= ap_const_logic_1;
        else 
            grp_fu_478_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_483_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_483_ce <= ap_const_logic_1;
        else 
            grp_fu_483_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_488_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_488_ce <= ap_const_logic_1;
        else 
            grp_fu_488_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_493_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_493_ce <= ap_const_logic_1;
        else 
            grp_fu_493_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_497_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_497_ce <= ap_const_logic_1;
        else 
            grp_fu_497_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_501_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_501_ce <= ap_const_logic_1;
        else 
            grp_fu_501_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_505_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_505_ce <= ap_const_logic_1;
        else 
            grp_fu_505_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln413_fu_538_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten94_load = ap_const_lv5_1F) else "0";
    k_fu_642_p2 <= std_logic_vector(unsigned(select_ln413_fu_558_p3) + unsigned(ap_const_lv5_2));
    lshr_ln_fu_598_p3 <= (tmp_fu_578_p4 & tmp_6_fu_588_p4);
    m_fu_566_p3 <= 
        m95_fu_174 when (ap_phi_mux_icmp_ln41697_phi_fu_390_p4(0) = '1') else 
        add_ln41398_fu_182;
    or_ln8_fu_624_p4 <= ((tmp_7_fu_614_p4 & ap_const_lv1_1) & tmp_6_fu_588_p4);
    select_ln413_fu_558_p3 <= 
        k96_fu_178 when (ap_phi_mux_icmp_ln41697_phi_fu_390_p4(0) = '1') else 
        ap_const_lv5_0;
    tmp_3_fu_648_p3 <= k_fu_642_p2(4 downto 4);
    tmp_6_fu_588_p4 <= select_ln413_fu_558_p3(3 downto 1);
    tmp_7_fu_614_p4 <= m_fu_566_p3(6 downto 5);
    tmp_fu_578_p4 <= m_fu_566_p3(6 downto 4);
    trunc_ln17_fu_856_p1 <= bitcast_ln17_fu_839_p1(31 - 1 downto 0);
    trunc_ln416_fu_574_p1 <= select_ln413_fu_558_p3(4 - 1 downto 0);
    tw_14_fu_800_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_fu_761_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    xor_ln17_fu_850_p2 <= (bit_sel_fu_842_p3 xor ap_const_lv1_1);
    xor_ln416_fu_656_p2 <= (tmp_3_fu_648_p3 xor ap_const_lv1_1);
    xor_ln_fu_860_p3 <= (xor_ln17_fu_850_p2 & trunc_ln17_fu_856_p1);
    zext_ln426_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_598_p3),64));
    zext_ln8_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln8_fu_624_p4),64));
end behav;
