Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/julam5/Desktop/lab3/lab3_p1/lab3_p1.qsys --block-symbol-file --output-directory=/home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab3_p1/lab3_p1.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pushbutton [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbutton
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding reg32_master_avalon_interface_0 [reg32_master_avalon_interface 1.0]
Progress: Parameterizing module reg32_master_avalon_interface_0
Progress: Adding sys_clk [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab3_p1.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: lab3_p1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: lab3_p1.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: lab3_p1.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: lab3_p1.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: lab3_p1.reg32_master_avalon_interface_0.avalon_master: Master needs a minimum address width of 3 bits (has 1)
Warning: lab3_p1.lab3_p1: Must be the only master for slave reg32_master_avalon_interface_0.avalon_master because waitrequest is missing 
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/julam5/Desktop/lab3/lab3_p1/lab3_p1.qsys --synthesis=VERILOG --output-directory=/home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab3_p1/lab3_p1.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pushbutton [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbutton
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding reg32_master_avalon_interface_0 [reg32_master_avalon_interface 1.0]
Progress: Parameterizing module reg32_master_avalon_interface_0
Progress: Adding sys_clk [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab3_p1.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: lab3_p1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: lab3_p1.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: lab3_p1.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: lab3_p1.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: lab3_p1.reg32_master_avalon_interface_0.avalon_master: Master needs a minimum address width of 3 bits (has 1)
Warning: lab3_p1.lab3_p1: Must be the only master for slave reg32_master_avalon_interface_0.avalon_master because waitrequest is missing 
Info: lab3_p1: Generating lab3_p1 "lab3_p1" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "lab3_p1" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'lab3_p1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_p1_jtag_uart_0 --dir=/tmp/alt6830_4119504108076505281.dir/0011_jtag_uart_0_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6830_4119504108076505281.dir/0011_jtag_uart_0_gen//lab3_p1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab3_p1_jtag_uart_0'
Info: jtag_uart_0: "lab3_p1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab3_p1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_p1_onchip_memory2_0 --dir=/tmp/alt6830_4119504108076505281.dir/0012_onchip_memory2_0_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6830_4119504108076505281.dir/0012_onchip_memory2_0_gen//lab3_p1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab3_p1_onchip_memory2_0'
Info: onchip_memory2_0: "lab3_p1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pushbutton: Starting RTL generation for module 'lab3_p1_pushbutton'
Info: pushbutton:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_p1_pushbutton --dir=/tmp/alt6830_4119504108076505281.dir/0013_pushbutton_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt6830_4119504108076505281.dir/0013_pushbutton_gen//lab3_p1_pushbutton_component_configuration.pl  --do_build_sim=0  ]
Info: pushbutton: Done RTL generation for module 'lab3_p1_pushbutton'
Info: pushbutton: "lab3_p1" instantiated altera_avalon_pio "pushbutton"
Info: reg32_avalon_interface_0: "lab3_p1" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: reg32_master_avalon_interface_0: "lab3_p1" instantiated reg32_master_avalon_interface "reg32_master_avalon_interface_0"
Info: sys_clk: "lab3_p1" instantiated altera_up_avalon_sys_sdram_pll "sys_clk"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab3_p1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "lab3_p1" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "lab3_p1" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "lab3_p1" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "lab3_p1" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sys_pll: "sys_clk" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_clk" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: reg32_master_avalon_interface_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "reg32_master_avalon_interface_0_avalon_master_translator"
Info: reg32_avalon_interface_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "reg32_avalon_interface_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: reg32_master_avalon_interface_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "reg32_master_avalon_interface_0_avalon_master_agent"
Info: reg32_avalon_interface_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "reg32_avalon_interface_0_avalon_slave_0_agent"
Info: reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: reg32_avalon_interface_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "reg32_avalon_interface_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory2_0_s1_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_rsp_width_adapter"
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/julam5/Desktop/lab3/lab3_p1/lab3_p1_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab3_p1: Done "lab3_p1" with 47 modules, 106 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
