
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : syn_results

# Written on Thu Apr 24 21:00:47 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\FreeWork\df1_second_round\df1_3dprj_dev\src\ip\df1_lidar_ip\iddrx2f\iddrx2f.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                Requested     Requested     Clock        Clock               Clock
Level     Clock                Frequency     Period        Type         Group               Load 
-------------------------------------------------------------------------------------------------
0 -       System               100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                 
0 -       iddrx2f|sync_clk     100.0 MHz     10.000        inferred     (multiple)          25   
=================================================================================================


Clock Load Summary
******************

                     Clock     Source             Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                Load      Pin                Seq Example                       Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------
System               0         -                  -                                 -                 -            
                                                                                                                   
iddrx2f|sync_clk     25        sync_clk(port)     Inst_rxdll_sync.dll_lock_q1.C     -                 -            
===================================================================================================================
