
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1445.719 ; gain = 90.898 ; free physical = 7699 ; free virtual = 13119
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:22]
INFO: [Synth 8-3491] module 'timer' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/timer.vhd:15' bound to instance 'timer1' of component 'timer' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/timer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'timer' (1#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/timer.vhd:20]
WARNING: [Synth 8-5640] Port 'bram_portb_0_en' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'bram_portb_0_rst' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_addr' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_ba' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_cas_n' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_ck_n' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_ck_p' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_cke' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_cs_n' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_dm' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_dq' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_dqs_n' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_dqs_p' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_odt' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_ras_n' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_reset_n' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'ddr_we_n' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'fixed_io_ddr_vrn' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'fixed_io_ddr_vrp' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'fixed_io_mio' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_clk' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_porb' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
WARNING: [Synth 8-5640] Port 'fixed_io_ps_srstb' is missing in component declaration [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:29]
INFO: [Synth 8-3491] module 'Lab3_wrapper' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd:14' bound to instance 'mem1' of component 'Lab3_wrapper' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Lab3_wrapper' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'Lab3' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:14' bound to instance 'Lab3_i' of component 'Lab3' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Lab3' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:51]
INFO: [Synth 8-3491] module 'Lab3_axi_bram_ctrl_0_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'Lab3_axi_bram_ctrl_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:448]
INFO: [Synth 8-638] synthesizing module 'Lab3_axi_bram_ctrl_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'Lab3_axi_smc_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'Lab3_axi_smc_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:491]
INFO: [Synth 8-638] synthesizing module 'Lab3_axi_smc_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_axi_smc_0_stub.vhdl:84]
INFO: [Synth 8-3491] module 'Lab3_blk_mem_gen_0_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'Lab3_blk_mem_gen_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:567]
INFO: [Synth 8-638] synthesizing module 'Lab3_blk_mem_gen_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_blk_mem_gen_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'Lab3_processing_system7_0_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'Lab3_processing_system7_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:587]
INFO: [Synth 8-638] synthesizing module 'Lab3_processing_system7_0_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_processing_system7_0_0_stub.vhdl:80]
INFO: [Synth 8-3491] module 'Lab3_rst_ps7_0_100M_0' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'Lab3_rst_ps7_0_100M_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:659]
INFO: [Synth 8-638] synthesizing module 'Lab3_rst_ps7_0_100M_0' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/.Xil/Vivado-10854-sebastian-ZBook/realtime/Lab3_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Lab3' (2#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/synth/Lab3.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Lab3_wrapper' (3#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/hdl/Lab3_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'rows' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:13' bound to instance 'row1' of component 'rows' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'rows' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:24]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-638] synthesizing module 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:25]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'PWMS' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (4#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:19]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'PWMS' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:42]
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/pwm_generator.vhd:13' bound to instance 'PWMS' of component 'pwm_generator' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'color_channel' (5#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:25]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
INFO: [Synth 8-3491] module 'color_channel' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/color_channel.vhd:15' bound to instance 'COLORS' of component 'color_channel' [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:43]
WARNING: [Synth 8-3848] Net red_pwm in module/entity rows does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:19]
WARNING: [Synth 8-3848] Net green_pwm in module/entity rows does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:20]
WARNING: [Synth 8-3848] Net blue_pwm in module/entity rows does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'rows' (6#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/row.vhd:24]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element ocr_red_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element ocr_green_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element ocr_blue_reg was removed.  [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:211]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:15]
WARNING: [Synth 8-3848] Net mem_data_in in module/entity top does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:55]
WARNING: [Synth 8-3848] Net mem_write_enable in module/entity top does not have driver. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:22]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[7]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[6]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[5]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[4]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[3]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[2]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[1]
WARNING: [Synth 8-3331] design rows has unconnected port red_pwm[0]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[7]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[6]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[5]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[4]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[3]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[2]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[1]
WARNING: [Synth 8-3331] design rows has unconnected port green_pwm[0]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[7]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[6]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[5]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[4]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[3]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[2]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[1]
WARNING: [Synth 8-3331] design rows has unconnected port blue_pwm[0]
WARNING: [Synth 8-3331] design rows has unconnected port clk
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.469 ; gain = 137.648 ; free physical = 7712 ; free virtual = 13131
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[31] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[30] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[29] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[28] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[27] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[26] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[25] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[24] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[23] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[22] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[21] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[20] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[19] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[18] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[17] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[16] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[15] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[14] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[13] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[12] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[11] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[10] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[9] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[8] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[7] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[6] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[5] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[4] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[3] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[2] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[1] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_din[0] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_en to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_rst to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_we[3] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_we[2] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_we[1] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin mem1:BRAM_PORTB_0_we[0] to constant 0 [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:93]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.469 ; gain = 137.648 ; free physical = 7712 ; free virtual = 13132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.469 ; gain = 137.648 ; free physical = 7712 ; free virtual = 13132
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_blk_mem_gen_0_0/Lab3_blk_mem_gen_0_0/Lab3_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/Lab3_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_blk_mem_gen_0_0/Lab3_blk_mem_gen_0_0/Lab3_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/Lab3_i/blk_mem_gen_0'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_processing_system7_0_0/Lab3_processing_system7_0_0/Lab3_processing_system7_0_0_in_context.xdc] for cell 'mem1/Lab3_i/processing_system7_0'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_processing_system7_0_0/Lab3_processing_system7_0_0/Lab3_processing_system7_0_0_in_context.xdc] for cell 'mem1/Lab3_i/processing_system7_0'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_axi_bram_ctrl_0_0/Lab3_axi_bram_ctrl_0_0/Lab3_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mem1/Lab3_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_axi_bram_ctrl_0_0/Lab3_axi_bram_ctrl_0_0/Lab3_axi_bram_ctrl_0_0_in_context.xdc] for cell 'mem1/Lab3_i/axi_bram_ctrl_0'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_axi_smc_0/Lab3_axi_smc_0/Lab3_axi_smc_0_in_context.xdc] for cell 'mem1/Lab3_i/axi_smc'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_axi_smc_0/Lab3_axi_smc_0/Lab3_axi_smc_0_in_context.xdc] for cell 'mem1/Lab3_i/axi_smc'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_rst_ps7_0_100M_0/Lab3_rst_ps7_0_100M_0/Lab3_rst_ps7_0_100M_0_in_context.xdc] for cell 'mem1/Lab3_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/bd/Lab3/ip/Lab3_rst_ps7_0_100M_0/Lab3_rst_ps7_0_100M_0/Lab3_rst_ps7_0_100M_0_in_context.xdc] for cell 'mem1/Lab3_i/rst_ps7_0_100M'
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc:17]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/constrs_1/imports/Desktop/RGB_Matrix_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.133 ; gain = 0.000 ; free physical = 7451 ; free virtual = 12871
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.133 ; gain = 0.000 ; free physical = 7453 ; free virtual = 12873
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.133 ; gain = 0.000 ; free physical = 7453 ; free virtual = 12873
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1852.133 ; gain = 0.000 ; free physical = 7453 ; free virtual = 12873
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem1/Lab3_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7543 ; free virtual = 12963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7540 ; free virtual = 12960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem1/Lab3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab3_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab3_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab3_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab3_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/Lab3_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7534 ; free virtual = 12954
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'row_hot_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'memory_state_reg' in module 'top'
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_addr0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "values_red" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0001 |                               11
                   reset |                             0010 |                               00
                   setup |                             0100 |                               01
                   latch |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memory_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   shift |                                0 |                               00
                   ready |                                1 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                         00000001 |                         00000001
                 iSTATE2 |                         00000010 |                         00000010
                 iSTATE3 |                         00000100 |                         00000100
                 iSTATE4 |                         00001000 |                         00001000
                 iSTATE5 |                         00010000 |                         00010000
                 iSTATE6 |                         00100000 |                         00100000
                 iSTATE0 |                         01000000 |                         01000000
*
                  iSTATE |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'row_hot_reg' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7538 ; free virtual = 12958
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_hot_reg[7] )
INFO: [Synth 8-3886] merging instance 'row_reg[0]' (FDE) to 'row_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_reg[1]' (FDE) to 'row_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_reg[2]' (FDE) to 'row_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_reg[3]' (FDE) to 'row_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_reg[4]' (FDE) to 'row_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_reg[5]' (FDE) to 'row_reg[7]'
INFO: [Synth 8-3886] merging instance 'row_reg[6]' (FDE) to 'row_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7524 ; free virtual = 12946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem1/Lab3_i/processing_system7_0/FCLK_CLK0' to pin 'mem1/Lab3_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mem1/Lab3_i/axi_bram_ctrl_0/bram_clk_a' to pin 'mem1/Lab3_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7398 ; free virtual = 12820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7391 ; free virtual = 12813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg) is unused and will be removed from module top.
INFO: [Synth 8-5966] Removing register instance (start_reg__0) from module (top) as it has self-loop and (start_reg) is actual driver [/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.srcs/sources_1/imports/new/top.vhd:157]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7390 ; free virtual = 12812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_din[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_en to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_rst to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_we[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_we[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_we[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mem1/Lab3_i:BRAM_PORTB_0_we[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7388 ; free virtual = 12810
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7388 ; free virtual = 12810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7389 ; free virtual = 12811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7394 ; free virtual = 12816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7394 ; free virtual = 12816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7390 ; free virtual = 12812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Lab3_axi_bram_ctrl_0_0      |         1|
|2     |Lab3_axi_smc_0              |         1|
|3     |Lab3_blk_mem_gen_0_0        |         1|
|4     |Lab3_processing_system7_0_0 |         1|
|5     |Lab3_rst_ps7_0_100M_0       |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |Lab3_axi_bram_ctrl_0_0_bbox_0      |     1|
|2     |Lab3_axi_smc_0_bbox_1              |     1|
|3     |Lab3_blk_mem_gen_0_0_bbox_2        |     1|
|4     |Lab3_processing_system7_0_0_bbox_3 |     1|
|5     |Lab3_rst_ps7_0_100M_0_bbox_4       |     1|
|6     |BUFG                               |     1|
|7     |CARRY4                             |     8|
|8     |LUT1                               |     1|
|9     |LUT2                               |     1|
|10    |LUT3                               |     1|
|11    |LUT4                               |     3|
|12    |LUT5                               |     5|
|13    |LUT6                               |     2|
|14    |FDRE                               |    69|
|15    |IBUF                               |     1|
|16    |OBUF                               |    32|
|17    |OBUFT                              |     4|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   671|
|2     |  mem1     |Lab3_wrapper |   543|
|3     |    Lab3_i |Lab3         |   543|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7390 ; free virtual = 12812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.133 ; gain = 137.648 ; free physical = 7453 ; free virtual = 12875
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.133 ; gain = 497.312 ; free physical = 7453 ; free virtual = 12875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.133 ; gain = 0.000 ; free physical = 7381 ; free virtual = 12803
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1852.133 ; gain = 508.867 ; free physical = 7440 ; free virtual = 12862
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.133 ; gain = 0.000 ; free physical = 7440 ; free virtual = 12862
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/EmbeddedSystems/Lab4/Lab4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 09:57:55 2021...
