#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 23 10:15:43 2019
# Process ID: 13764
# Current directory: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12640 E:\vivado_workspace\20190930_test\WRA_NOCORE\V3\V3.xpr
# Log file: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/vivado.log
# Journal file: E:/vivado_workspace/20190930_test/WRA_NOCORE/V3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_workspace/imagedata_ok/3/imagedata.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/vivado_workspace/20190930_test/Project/AT421-MN-80001-r0p0-02rel0/filterdata.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gfgt' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gfgt' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'blk_mem_gfgt' do not match.
WARNING: [IP_Flow 19-2162] IP 'block_ram' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'block_ram' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_2' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_2' do not match.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'clk_wiz_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_1' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'dist_mem_gen_1' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_0' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'dist_mem_gen_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'blk_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'blk_mem' do not match.
WARNING: [IP_Flow 19-2162] IP 'mult' is locked:
* IP definition 'Multiplier (12.0)' for IP 'mult' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'mult' do not match.
WARNING: [IP_Flow 19-2162] IP 'instrmemory' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'instrmemory' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'instrmemory' do not match.
WARNING: [IP_Flow 19-2162] IP 'DataFIFO' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'DataFIFO' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'DataFIFO' do not match.
WARNING: [IP_Flow 19-2162] IP 'FilterRam' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'FilterRam' (customized with software release 2018.1) has a different revision in the IP Catalog. * Current project part 'xc7a100tcsg324-1' and the part 'xc7a200tfbg484-1' used to customize the IP 'FilterRam' do not match.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 883.031 ; gain = 226.535
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF6A0A
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-23 10:21:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-23 10:21:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF6A0A
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-23 11:27:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-23 11:27:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data -csv_file {E:\vivado_workspace\ov5640_vga_vip_change\ila_data_gray1\word_dec\8-25\iladata.csv} hw_ila_data_1
E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/iladata.csv
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-23 11:33:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-23 11:33:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data -csv_file -force {E:\vivado_workspace\ov5640_vga_vip_change\ila_data_gray1\word_dec\8-25\iladata.csv} hw_ila_data_1
E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/iladata.csv
write_hw_ila_data -csv_file -force {E:\vivado_workspace\ov5640_vga_vip_change\ila_data_gray1\word_dec\8-25\iladata.csv} hw_ila_data_1
E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/iladata.csv
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-23 11:43:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-23 11:43:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data -csv_file -force {E:\vivado_workspace\ov5640_vga_vip_change\ila_data_gray1\word_dec\8-25\iladata.csv} hw_ila_data_1
E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/iladata.csv
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-23 11:47:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-23 11:47:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data -csv_file -force {E:\vivado_workspace\ov5640_vga_vip_change\ila_data_gray1\word_dec\8-25\iladata.csv} hw_ila_data_1
E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/iladata.csv
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-23 11:52:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-23 11:52:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data -csv_file -force {E:\vivado_workspace\ov5640_vga_vip_change\ila_data_gray1\word_dec\8-25\iladata.csv} hw_ila_data_1
E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/iladata.csv
save_wave_config {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
set_property -dict [list CONFIG.coefficient_file {E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/imagedata.coe}] [get_ips dist_mem_gen_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/imagedata.coe' provided. It will be converted relative to IP Instance files '../../../../../../../ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/imagedata.coe'
generate_target all [get_files  E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/dist_mem_gen_3/dist_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_3'...
export_ip_user_files -of_objects [get_files E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/dist_mem_gen_3/dist_mem_gen_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/dist_mem_gen_3/dist_mem_gen_3.xci] -directory E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.ip_user_files -ipstatic_source_dir E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.cache/compile_simlib/modelsim} {questa=E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.cache/compile_simlib/questa} {riviera=E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.cache/compile_simlib/riviera} {activehdl=E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult/mult.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem/blk_mem.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/instrmemory/instrmemory.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/FilterRam/FilterRam.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WRA_NOCORE_T_NEW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/FilterRam.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/filterdata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/filterdata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/dist_mem_gen_3.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/instrmemory.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/Instruction.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WRA_NOCORE_T_NEW_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_13
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_13
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/dist_mem_gen_3/sim/dist_mem_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/BtInB_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BtInB_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Exchanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_Exchanger
WARNING: [VRFC 10-3380] identifier 'InBuAddrWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Exchanger.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Grain_16_32_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_Grain_16_32_32bit
WARNING: [VRFC 10-3380] identifier 'InBuAddrWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Grain_16_32_32bit.v:4]
WARNING: [VRFC 10-3380] identifier 'InBuLineoutDW' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Buffer_Grain_16_32_32bit.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Channel_Accumu1_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Channel_Accumu1_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Channel_Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Channel_Accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/DMA_WRA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_WRA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP16
WARNING: [VRFC 10-3380] identifier 'OutDaWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP16_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSP16_lut
WARNING: [VRFC 10-3380] identifier 'OutDaWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/DSP16_lut.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/FSM_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/GFGt_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GFGt_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Input_Trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input_Trans
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/InstrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Output_Trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Trans
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/ProgramCnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCnt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Ram_Grain_32_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram_Grain_32_32bit
WARNING: [VRFC 10-3380] identifier 'InBuAddrWidth' is used before its declaration [E:/vivado_workspace/20190930_test/WRA_NOCORE/Ram_Grain_32_32bit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/ReadResult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReadResult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/Sign_Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRA_NOCORE
INFO: [VRFC 10-2458] undeclared symbol DataFIFO_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:90]
INFO: [VRFC 10-2458] undeclared symbol AynFIFO_full, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:92]
INFO: [VRFC 10-2458] undeclared symbol OutputRd_done, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:109]
INFO: [VRFC 10-2458] undeclared symbol Layer_done, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:110]
INFO: [VRFC 10-2458] undeclared symbol DataPre_done, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:111]
INFO: [VRFC 10-2458] undeclared symbol Model_done, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:112]
INFO: [VRFC 10-2458] undeclared symbol ReadResult, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:113]
INFO: [VRFC 10-2458] undeclared symbol WAR_start, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:115]
INFO: [VRFC 10-2458] undeclared symbol Data_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:116]
INFO: [VRFC 10-2458] undeclared symbol Filter_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:117]
INFO: [VRFC 10-2458] undeclared symbol ResultRd_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:118]
INFO: [VRFC 10-2458] undeclared symbol Cfg_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:119]
INFO: [VRFC 10-2458] undeclared symbol ProgramCnt_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:120]
INFO: [VRFC 10-2458] undeclared symbol FilterRam_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:173]
INFO: [VRFC 10-2458] undeclared symbol we_data, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:174]
INFO: [VRFC 10-2458] undeclared symbol we_filter, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:175]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRA_Top
INFO: [VRFC 10-2458] undeclared symbol BtInB_Save_Done, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:60]
INFO: [VRFC 10-2458] undeclared symbol en_accord_inputbstart, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:62]
INFO: [VRFC 10-2458] undeclared symbol Channel_Switch_Done_6d, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:69]
INFO: [VRFC 10-2458] undeclared symbol we_Bt, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:132]
INFO: [VRFC 10-2458] undeclared symbol UpV_Accumu1_N_en, assumed default net type wire [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:227]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRA_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sim_1/new/WRA_NOCORE_T_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRA_NOCORE_T_NEW
"xvhdl --incr --relax -prj WRA_NOCORE_T_NEW_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2203.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
"xelab -wto df2f66c95a4e42bdae3f36c6192c1c71 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L blk_mem_gen_v8_4_1 -L dist_mem_gen_v8_0_12 -L fifo_generator_v13_2_2 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WRA_NOCORE_T_NEW_behav xil_defaultlib.WRA_NOCORE_T_NEW xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto df2f66c95a4e42bdae3f36c6192c1c71 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L blk_mem_gen_v8_4_1 -L dist_mem_gen_v8_0_12 -L fifo_generator_v13_2_2 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WRA_NOCORE_T_NEW_behav xil_defaultlib.WRA_NOCORE_T_NEW xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:97]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'NInch_D_PInch_op' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:191]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'NOuch_D_POuch_op' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:192]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'a' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_3
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.DataFIFO
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.FilterRam
Compiling module xil_defaultlib.FSM_Top
Compiling module xil_defaultlib.ProgramCnt
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.instrmemory
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ReadResult
Compiling module xil_defaultlib.DMA_WRA
Compiling module xil_defaultlib.Ram_Grain_32_32bit
Compiling module xil_defaultlib.Buffer_Grain_16_32_32bit
Compiling module xil_defaultlib.Input_Buffer
Compiling module xil_defaultlib.Input_Trans
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem
Compiling module xil_defaultlib.BtInB_Buffer
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gfgt
Compiling module xil_defaultlib.GFGt_Ram
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_lut_arch of entity xil_defaultlib.mult_lut [mult_lut_default]
Compiling module xil_defaultlib.DSP16_lut
Compiling module unisims_ver.GND
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_mult_gen_v12_0_14
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.DSP16
Compiling module xil_defaultlib.DSP16_16
Compiling module xil_defaultlib.Sign_Add(width1=11,width2=12)
Compiling module xil_defaultlib.Sign_Add(width1=12,width2=11)
Compiling module xil_defaultlib.Channel_Accumu1_16
Compiling module xil_defaultlib.Channel_Accumulator
Compiling module xil_defaultlib.Output_Trans
Compiling module xil_defaultlib.Buffer_Exchanger
Compiling module xil_defaultlib.WRA_ctl
Compiling module xil_defaultlib.WRA_Top
Compiling module xil_defaultlib.WRA_NOCORE
Compiling module xil_defaultlib.WRA_NOCORE_T_NEW
Compiling module xil_defaultlib.glbl
Built simulation snapshot WRA_NOCORE_T_NEW_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/xsim.dir/WRA_NOCORE_T_NEW_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/xsim.dir/WRA_NOCORE_T_NEW_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 23 11:59:16 2019. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 23 11:59:16 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2203.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "WRA_NOCORE_T_NEW_behav -key {Behavioral:sim_1:Functional:WRA_NOCORE_T_NEW} -tclbatch {WRA_NOCORE_T_NEW.tcl} -view {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/WRA_NOCORE_T_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/WRA_NOCORE_T_behav.wcfg
source WRA_NOCORE_T_NEW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'WRA_NOCORE_T_NEW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2315.039 ; gain = 113.684
run 50 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.039 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF6A0A
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-23 12:01:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-23 12:01:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hw_ila_data -csv_file -force {E:\vivado_workspace\ov5640_vga_vip_change\ila_data_gray1\word_dec\8-25\iladata.csv} hw_ila_data_1
E:/vivado_workspace/ov5640_vga_vip_change/ila_data_gray1/word_dec/8-25/iladata.csv
save_wave_config {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/mult/mult.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem_gfgt_1/blk_mem_gfgt.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/blk_mem/blk_mem.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/instrmemory/instrmemory.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/FilterRam/FilterRam.xci
E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.srcs/sources_1/ip/DataFIFO/DataFIFO.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'WRA_NOCORE_T_NEW' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/FilterRam.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/filterdata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/filterdata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/dist_mem_gen_3.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/instrmemory.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/Instruction.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim/imagedata.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj WRA_NOCORE_T_NEW_vlog.prj"
"xvhdl --incr --relax -prj WRA_NOCORE_T_NEW_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
"xelab -wto df2f66c95a4e42bdae3f36c6192c1c71 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L blk_mem_gen_v8_4_1 -L dist_mem_gen_v8_0_12 -L fifo_generator_v13_2_2 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WRA_NOCORE_T_NEW_behav xil_defaultlib.WRA_NOCORE_T_NEW xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto df2f66c95a4e42bdae3f36c6192c1c71 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L blk_mem_gen_v8_4_1 -L dist_mem_gen_v8_0_12 -L fifo_generator_v13_2_2 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot WRA_NOCORE_T_NEW_behav xil_defaultlib.WRA_NOCORE_T_NEW xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:97]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'NInch_D_PInch_op' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:191]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'NOuch_D_POuch_op' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_NOCORE.v:192]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'a' [E:/vivado_workspace/20190930_test/WRA_NOCORE/WRA_Top.v:48]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/V3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "WRA_NOCORE_T_NEW_behav -key {Behavioral:sim_1:Functional:WRA_NOCORE_T_NEW} -tclbatch {WRA_NOCORE_T_NEW.tcl} -view {E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/WRA_NOCORE_T_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado_workspace/20190930_test/WRA_NOCORE/V3/WRA_NOCORE_T_behav.wcfg
source WRA_NOCORE_T_NEW.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.BtInB_Buffer0.blk_mem3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module WRA_NOCORE_T_NEW.WRA_NOCORE0.WRA_Top0.GFGt_Ram0.blk_mem_gfgt4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'WRA_NOCORE_T_NEW_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2315.039 ; gain = 0.000
run 50 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.059 ; gain = 0.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2466.059 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 13:39:54 2019...
