0.7
2020.2
Oct 13 2023
20:21:30
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sim_1/new/tb_test.v,1713862662,verilog,,,,tb_test,,,,,,,,
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/counter.v,1713862295,verilog,,/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/decoder.v,,counter,,,,,,,,
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/decoder.v,1713862334,verilog,,/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/freq_divider.v,,decoder,,,,,,,,
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/freq_divider.v,1713862381,verilog,,/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/mux_2x1_4bit.v,,freq_divider,,,,,,,,
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/mux_2x1_4bit.v,1713862441,verilog,,/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/segment.v,,mux_2x1_4bit,,,,,,,,
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/segment.v,1713862483,verilog,,/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/top_module.v,,segment,,,,,,,,
/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sources_1/new/top_module.v,1713862521,verilog,,/home/ramdas/Vidyaleap/FPGA_Display/Segment7_display/Segment7_display.srcs/sim_1/new/tb_test.v,,top_module,,,,,,,,
