// Seed: 1605166074
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wor id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  if (~-1'b0) begin : LABEL_0
    logic id_9;
    assign id_5 = 1 > id_4;
  end
  assign id_5 = id_2;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
