#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001adeaed35a0 .scope module, "topTB" "topTB" 2 159;
 .timescale 0 0;
v000001adeaf45310_0 .net "N", 0 0, v000001adeaeec660_0;  1 drivers
v000001adeaf46c10_0 .var "St", 0 0;
v000001adeaf45590_0 .net "V", 0 0, v000001adeaeecd40_0;  1 drivers
v000001adeaf45770_0 .net "Z", 0 0, v000001adeaeecca0_0;  1 drivers
v000001adeaf453b0_0 .net "eightBitDifference", 7 0, v000001adeaeecc00_0;  1 drivers
v000001adeaf46490_0 .var "eightBitMinuend", 7 0;
v000001adeaf459f0_0 .var "eightBitSubtrahend", 7 0;
S_000001adeaed38c0 .scope module, "UUT" "top" 2 166, 2 96 0, S_000001adeaed35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "St";
    .port_info 1 /INPUT 8 "eightBitMinuend";
    .port_info 2 /INPUT 8 "eightBitSubtrahend";
    .port_info 3 /OUTPUT 8 "eightBitDifference";
    .port_info 4 /OUTPUT 1 "StatusRegZ";
    .port_info 5 /OUTPUT 1 "StatusRegN";
    .port_info 6 /OUTPUT 1 "StatusRegV";
v000001adeaf46d50_0 .net "Bin", 0 0, v000001adeaeec520_0;  1 drivers
v000001adeaf46670_0 .net "Bout", 0 0, L_000001adeaf47140;  1 drivers
v000001adeaf46fd0_0 .var "CLK", 0 0;
v000001adeaf45f90_0 .var "LAccumulator", 0 0;
v000001adeaf45270_0 .var "LSubtrahend", 0 0;
v000001adeaf46990_0 .var "PoutE", 0 0;
v000001adeaf46df0_0 .var "R", 0 0;
v000001adeaf46530_0 .net "Si", 0 0, L_000001adeaee6740;  1 drivers
v000001adeaf46e90_0 .net "St", 0 0, v000001adeaf46c10_0;  1 drivers
v000001adeaf451d0_0 .net "StatusRegN", 0 0, v000001adeaeec660_0;  alias, 1 drivers
v000001adeaf465d0_0 .net "StatusRegV", 0 0, v000001adeaeecd40_0;  alias, 1 drivers
v000001adeaf454f0_0 .net "StatusRegZ", 0 0, v000001adeaeecca0_0;  alias, 1 drivers
v000001adeaf463f0_0 .net "eightBitDifference", 7 0, v000001adeaeecc00_0;  alias, 1 drivers
v000001adeaf45130_0 .net "eightBitMinuend", 7 0, v000001adeaf46490_0;  1 drivers
v000001adeaf46030_0 .net "eightBitSubtrahend", 7 0, v000001adeaf459f0_0;  1 drivers
v000001adeaf46210_0 .net "minuend", 0 0, v000001adeaeec020_0;  1 drivers
v000001adeaf46b70_0 .net "subtrahend", 0 0, v000001adeaf45db0_0;  1 drivers
S_000001adeaed3d20 .scope module, "accumulatorReg" "accumulator_shift_reg" 2 112, 2 2 0, S_000001adeaed38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Si";
    .port_info 2 /INPUT 1 "LE";
    .port_info 3 /INPUT 8 "Load";
    .port_info 4 /INPUT 1 "PoutE";
    .port_info 5 /OUTPUT 1 "Sout";
    .port_info 6 /OUTPUT 8 "Pout";
v000001adeaeeca20_0 .net "CLK", 0 0, v000001adeaf46fd0_0;  1 drivers
v000001adeaeec480_0 .net "LE", 0 0, v000001adeaf45f90_0;  1 drivers
v000001adeaeec3e0_0 .net "Load", 7 0, v000001adeaf46490_0;  alias, 1 drivers
v000001adeaeecc00_0 .var "Pout", 7 0;
v000001adeaeec5c0_0 .net "PoutE", 0 0, v000001adeaf46990_0;  1 drivers
v000001adeaeecde0_0 .net "Si", 0 0, L_000001adeaee6740;  alias, 1 drivers
v000001adeaeec020_0 .var "Sout", 0 0;
v000001adeaeec340_0 .var "accumulator", 7 0;
E_000001adeaed0bf0 .event negedge, v000001adeaeeca20_0;
E_000001adeaed0970 .event posedge, v000001adeaeeca20_0;
E_000001adeaed06b0 .event anyedge, v000001adeaeeca20_0;
S_000001adeaee03f0 .scope module, "flipflop" "borrow_flipflop" 2 127, 2 60 0, S_000001adeaed38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v000001adeaeecac0_0 .net "CLK", 0 0, v000001adeaf46fd0_0;  alias, 1 drivers
v000001adeaeec980_0 .net "D", 0 0, L_000001adeaf47140;  alias, 1 drivers
v000001adeaeec520_0 .var "Q", 0 0;
v000001adeaeecb60_0 .net "R", 0 0, v000001adeaf46df0_0;  1 drivers
S_000001adeaee0580 .scope module, "register" "status_register" 2 135, 2 82 0, S_000001adeaed38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "SReg1";
    .port_info 4 /OUTPUT 1 "SReg2";
    .port_info 5 /OUTPUT 1 "SReg3";
v000001adeaeecca0_0 .var "SReg1", 0 0;
v000001adeaeec660_0 .var "SReg2", 0 0;
v000001adeaeecd40_0 .var "SReg3", 0 0;
v000001adeaeece80_0 .net "X", 7 0, v000001adeaf46490_0;  alias, 1 drivers
v000001adeaeec700_0 .net "Y", 7 0, v000001adeaf459f0_0;  alias, 1 drivers
v000001adeaeec8e0_0 .net "clk", 0 0, v000001adeaf46fd0_0;  alias, 1 drivers
S_000001adeae8d8b0 .scope module, "subtractor" "full_subtractor" 2 131, 2 71 0, S_000001adeaed38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Bout";
L_000001adeaee5e80 .functor XOR 1, v000001adeaeec020_0, v000001adeaf45db0_0, C4<0>, C4<0>;
L_000001adeaee6740 .functor XOR 1, L_000001adeaee5e80, v000001adeaeec520_0, C4<0>, C4<0>;
L_000001adeaee64a0 .functor NOT 1, v000001adeaeec020_0, C4<0>, C4<0>, C4<0>;
L_000001adeaee6970 .functor AND 1, L_000001adeaee64a0, v000001adeaeec520_0, C4<1>, C4<1>;
L_000001adeaee67b0 .functor AND 1, v000001adeaf45db0_0, v000001adeaeec520_0, C4<1>, C4<1>;
L_000001adeaee6900 .functor OR 1, L_000001adeaee6970, L_000001adeaee67b0, C4<0>, C4<0>;
L_000001adeaee69e0 .functor NOT 1, v000001adeaeec020_0, C4<0>, C4<0>, C4<0>;
L_000001adeaee6a50 .functor AND 1, L_000001adeaee69e0, v000001adeaf45db0_0, C4<1>, C4<1>;
L_000001adeaf47140 .functor OR 1, L_000001adeaee6900, L_000001adeaee6a50, C4<0>, C4<0>;
v000001adeaeecf20_0 .net "Bin", 0 0, v000001adeaeec520_0;  alias, 1 drivers
v000001adeaeec840_0 .net "Bout", 0 0, L_000001adeaf47140;  alias, 1 drivers
v000001adeaeec7a0_0 .net "D", 0 0, L_000001adeaee6740;  alias, 1 drivers
v000001adeaeec0c0_0 .net "X", 0 0, v000001adeaeec020_0;  alias, 1 drivers
v000001adeaeec2a0_0 .net "Y", 0 0, v000001adeaf45db0_0;  alias, 1 drivers
v000001adeaeec160_0 .net *"_ivl_0", 0 0, L_000001adeaee5e80;  1 drivers
v000001adeaeec200_0 .net *"_ivl_10", 0 0, L_000001adeaee6900;  1 drivers
v000001adeaf456d0_0 .net *"_ivl_12", 0 0, L_000001adeaee69e0;  1 drivers
v000001adeaf45950_0 .net *"_ivl_14", 0 0, L_000001adeaee6a50;  1 drivers
v000001adeaf46cb0_0 .net *"_ivl_4", 0 0, L_000001adeaee64a0;  1 drivers
v000001adeaf46850_0 .net *"_ivl_6", 0 0, L_000001adeaee6970;  1 drivers
v000001adeaf46f30_0 .net *"_ivl_8", 0 0, L_000001adeaee67b0;  1 drivers
S_000001adeae8da40 .scope module, "subtrahendReg" "subtrahend_shift_reg" 2 119, 2 34 0, S_000001adeaed38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "LE";
    .port_info 2 /INPUT 8 "Load";
    .port_info 3 /OUTPUT 1 "Sout";
v000001adeaf45ef0_0 .net "CLK", 0 0, v000001adeaf46fd0_0;  alias, 1 drivers
v000001adeaf46a30_0 .net "LE", 0 0, v000001adeaf45270_0;  1 drivers
v000001adeaf46ad0_0 .net "Load", 7 0, v000001adeaf459f0_0;  alias, 1 drivers
v000001adeaf45db0_0 .var "Sout", 0 0;
v000001adeaf468f0_0 .var "subtrahend", 7 0;
    .scope S_000001adeaed3d20;
T_0 ;
    %wait E_000001adeaed06b0;
    %load/vec4 v000001adeaeec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001adeaeec3e0_0;
    %store/vec4 v000001adeaeec340_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001adeaed3d20;
T_1 ;
    %wait E_000001adeaed0970;
    %load/vec4 v000001adeaeec480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001adeaeec340_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001adeaeec020_0, 0, 1;
T_1.0 ;
    %load/vec4 v000001adeaeec5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001adeaeec340_0;
    %store/vec4 v000001adeaeecc00_0, 0, 8;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001adeaed3d20;
T_2 ;
    %wait E_000001adeaed0bf0;
    %load/vec4 v000001adeaeec480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001adeaeecde0_0;
    %load/vec4 v000001adeaeec340_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001adeaeec340_0, 0, 8;
T_2.0 ;
    %load/vec4 v000001adeaeec5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001adeaeec340_0;
    %store/vec4 v000001adeaeecc00_0, 0, 8;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001adeae8da40;
T_3 ;
    %wait E_000001adeaed06b0;
    %load/vec4 v000001adeaf46a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001adeaf46ad0_0;
    %store/vec4 v000001adeaf468f0_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001adeae8da40;
T_4 ;
    %wait E_000001adeaed0970;
    %load/vec4 v000001adeaf46a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001adeaf468f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001adeaf45db0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001adeae8da40;
T_5 ;
    %wait E_000001adeaed0bf0;
    %load/vec4 v000001adeaf46a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001adeaf468f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001adeaf468f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001adeaf468f0_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001adeaee03f0;
T_6 ;
    %wait E_000001adeaed0bf0;
    %load/vec4 v000001adeaeecb60_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v000001adeaeec980_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v000001adeaeec520_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001adeaee0580;
T_7 ;
    %wait E_000001adeaed0bf0;
    %load/vec4 v000001adeaeece80_0;
    %load/vec4 v000001adeaeec700_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v000001adeaeecca0_0, 0, 1;
    %load/vec4 v000001adeaeece80_0;
    %load/vec4 v000001adeaeec700_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v000001adeaeec660_0, 0, 1;
    %load/vec4 v000001adeaeec700_0;
    %pad/u 32;
    %load/vec4 v000001adeaeece80_0;
    %pad/u 32;
    %sub;
    %cmpi/u 128, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %store/vec4 v000001adeaeecd40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001adeaed38c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001adeaf46fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001adeaf45f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001adeaf46990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001adeaf45270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001adeaf46df0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001adeaed38c0;
T_9 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001adeaf46df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001adeaf46fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001adeaf45f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001adeaf45270_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001adeaf46fd0_0;
    %inv;
    %store/vec4 v000001adeaf46fd0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001adeaed38c0;
T_10 ;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001adeaf46990_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 150 "$finish" {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_000001adeaed35a0;
T_11 ;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v000001adeaf46490_0, 0, 8;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v000001adeaf459f0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_000001adeaed35a0;
T_12 ;
    %delay 190, 0;
    %vpi_call 2 170 "$display", " %b {%d}", v000001adeaf46490_0, v000001adeaf46490_0 {0 0 0};
    %vpi_call 2 171 "$display", "-%b {%d}", v000001adeaf459f0_0, v000001adeaf459f0_0 {0 0 0};
    %vpi_call 2 172 "$display", "------------" {0 0 0};
    %vpi_call 2 173 "$display", " %b\012", v000001adeaf453b0_0 {0 0 0};
    %vpi_call 2 174 "$display", "Status Registers:" {0 0 0};
    %vpi_call 2 175 "$display", "Z= %b  N= %b  V= %b", v000001adeaf45770_0, v000001adeaf45310_0, v000001adeaf45590_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Capstone.v";
