{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714499317413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714499317413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 20:48:37 2024 " "Processing started: Tue Apr 30 20:48:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714499317413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499317413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decryption_Round -c Decryption_Round " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decryption_Round -c Decryption_Round" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499317413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714499317569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714499317569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/invsubbytes/invsubbytes.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/invsubbytes/invsubbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvSubBytes " "Found entity 1: InvSubBytes" {  } { { "../InvSubBytes/InvSubBytes.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvSubBytes/InvSubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499322218 ""} { "Info" "ISGN_ENTITY_NAME" "2 inverse_sbox " "Found entity 2: inverse_sbox" {  } { { "../InvSubBytes/InvSubBytes.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvSubBytes/InvSubBytes.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499322218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499322218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/invmixcolumns/invmixcolumns.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/invmixcolumns/invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 OrgMixColumns " "Found entity 1: OrgMixColumns" {  } { { "../InvMixColumns/InvMixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvMixColumns/InvMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499322219 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvMixColumns " "Found entity 2: InvMixColumns" {  } { { "../InvMixColumns/InvMixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvMixColumns/InvMixColumns.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499322219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499322219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/inverseshiftrows/inverseshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/inverseshiftrows/inverseshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InverseShiftRows " "Found entity 1: InverseShiftRows" {  } { { "../InverseShiftRows/InverseShiftRows.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InverseShiftRows/InverseShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499322220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499322220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/logic design project/project/aes-128-verilog/src/add round key/addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dell/desktop/logic design project/project/aes-128-verilog/src/add round key/addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "../Add Round Key/AddRoundKey.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Add Round Key/AddRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499322220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499322220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryption_round.v 1 1 " "Found 1 design units, including 1 entities, in source file decryption_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption_Round " "Found entity 1: Decryption_Round" {  } { { "Decryption_Round.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714499322221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499322221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decryption_Round " "Elaborating entity \"Decryption_Round\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714499322235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes InvSubBytes:s " "Elaborating entity \"InvSubBytes\" for hierarchy \"InvSubBytes:s\"" {  } { { "Decryption_Round.v" "s" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499322249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_sbox InvSubBytes:s\|inverse_sbox:b0 " "Elaborating entity \"inverse_sbox\" for hierarchy \"InvSubBytes:s\|inverse_sbox:b0\"" {  } { { "../InvSubBytes/InvSubBytes.v" "b0" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvSubBytes/InvSubBytes.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499322251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InverseShiftRows InverseShiftRows:r " "Elaborating entity \"InverseShiftRows\" for hierarchy \"InverseShiftRows:r\"" {  } { { "Decryption_Round.v" "r" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499322272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns InvMixColumns:m " "Elaborating entity \"InvMixColumns\" for hierarchy \"InvMixColumns:m\"" {  } { { "Decryption_Round.v" "m" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714499322276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 InvMixColumns.v(55) " "Verilog HDL assignment warning at InvMixColumns.v(55): truncated value with size 32 to match size of target (8)" {  } { { "../InvMixColumns/InvMixColumns.v" "" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/InvMixColumns/InvMixColumns.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714499322277 "|Decryption_Round|InvMixColumns:m"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b InvaddRoundKey " "Node instance \"b\" instantiates undefined entity \"InvaddRoundKey\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Decryption_Round.v" "b" { Text "C:/Users/DELL/Desktop/Logic Design Project/project/AES-128-Verilog/src/Decryption_Round/Decryption_Round.v" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714499322280 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714499322333 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 20:48:42 2024 " "Processing ended: Tue Apr 30 20:48:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714499322333 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714499322333 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714499322333 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714499322333 ""}
