
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nstat_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021b8 <.init>:
  4021b8:	stp	x29, x30, [sp, #-16]!
  4021bc:	mov	x29, sp
  4021c0:	bl	402940 <ferror@plt+0x60>
  4021c4:	ldp	x29, x30, [sp], #16
  4021c8:	ret

Disassembly of section .plt:

00000000004021d0 <memcpy@plt-0x20>:
  4021d0:	stp	x16, x30, [sp, #-16]!
  4021d4:	adrp	x16, 423000 <ferror@plt+0x20720>
  4021d8:	ldr	x17, [x16, #4088]
  4021dc:	add	x16, x16, #0xff8
  4021e0:	br	x17
  4021e4:	nop
  4021e8:	nop
  4021ec:	nop

00000000004021f0 <memcpy@plt>:
  4021f0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4021f4:	ldr	x17, [x16]
  4021f8:	add	x16, x16, #0x0
  4021fc:	br	x17

0000000000402200 <recvmsg@plt>:
  402200:	adrp	x16, 424000 <ferror@plt+0x21720>
  402204:	ldr	x17, [x16, #8]
  402208:	add	x16, x16, #0x8
  40220c:	br	x17

0000000000402210 <strtoul@plt>:
  402210:	adrp	x16, 424000 <ferror@plt+0x21720>
  402214:	ldr	x17, [x16, #16]
  402218:	add	x16, x16, #0x10
  40221c:	br	x17

0000000000402220 <strlen@plt>:
  402220:	adrp	x16, 424000 <ferror@plt+0x21720>
  402224:	ldr	x17, [x16, #24]
  402228:	add	x16, x16, #0x18
  40222c:	br	x17

0000000000402230 <exit@plt>:
  402230:	adrp	x16, 424000 <ferror@plt+0x21720>
  402234:	ldr	x17, [x16, #32]
  402238:	add	x16, x16, #0x20
  40223c:	br	x17

0000000000402240 <perror@plt>:
  402240:	adrp	x16, 424000 <ferror@plt+0x21720>
  402244:	ldr	x17, [x16, #40]
  402248:	add	x16, x16, #0x28
  40224c:	br	x17

0000000000402250 <__cmsg_nxthdr@plt>:
  402250:	adrp	x16, 424000 <ferror@plt+0x21720>
  402254:	ldr	x17, [x16, #48]
  402258:	add	x16, x16, #0x30
  40225c:	br	x17

0000000000402260 <listen@plt>:
  402260:	adrp	x16, 424000 <ferror@plt+0x21720>
  402264:	ldr	x17, [x16, #56]
  402268:	add	x16, x16, #0x38
  40226c:	br	x17

0000000000402270 <htonl@plt>:
  402270:	adrp	x16, 424000 <ferror@plt+0x21720>
  402274:	ldr	x17, [x16, #64]
  402278:	add	x16, x16, #0x40
  40227c:	br	x17

0000000000402280 <strtoll@plt>:
  402280:	adrp	x16, 424000 <ferror@plt+0x21720>
  402284:	ldr	x17, [x16, #72]
  402288:	add	x16, x16, #0x48
  40228c:	br	x17

0000000000402290 <daemon@plt>:
  402290:	adrp	x16, 424000 <ferror@plt+0x21720>
  402294:	ldr	x17, [x16, #80]
  402298:	add	x16, x16, #0x50
  40229c:	br	x17

00000000004022a0 <strtod@plt>:
  4022a0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4022a4:	ldr	x17, [x16, #88]
  4022a8:	add	x16, x16, #0x58
  4022ac:	br	x17

00000000004022b0 <geteuid@plt>:
  4022b0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4022b4:	ldr	x17, [x16, #96]
  4022b8:	add	x16, x16, #0x60
  4022bc:	br	x17

00000000004022c0 <sethostent@plt>:
  4022c0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4022c4:	ldr	x17, [x16, #104]
  4022c8:	add	x16, x16, #0x68
  4022cc:	br	x17

00000000004022d0 <bind@plt>:
  4022d0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4022d4:	ldr	x17, [x16, #112]
  4022d8:	add	x16, x16, #0x70
  4022dc:	br	x17

00000000004022e0 <ntohl@plt>:
  4022e0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4022e4:	ldr	x17, [x16, #120]
  4022e8:	add	x16, x16, #0x78
  4022ec:	br	x17

00000000004022f0 <ftell@plt>:
  4022f0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4022f4:	ldr	x17, [x16, #128]
  4022f8:	add	x16, x16, #0x80
  4022fc:	br	x17

0000000000402300 <sprintf@plt>:
  402300:	adrp	x16, 424000 <ferror@plt+0x21720>
  402304:	ldr	x17, [x16, #136]
  402308:	add	x16, x16, #0x88
  40230c:	br	x17

0000000000402310 <getuid@plt>:
  402310:	adrp	x16, 424000 <ferror@plt+0x21720>
  402314:	ldr	x17, [x16, #144]
  402318:	add	x16, x16, #0x90
  40231c:	br	x17

0000000000402320 <putc@plt>:
  402320:	adrp	x16, 424000 <ferror@plt+0x21720>
  402324:	ldr	x17, [x16, #152]
  402328:	add	x16, x16, #0x98
  40232c:	br	x17

0000000000402330 <strftime@plt>:
  402330:	adrp	x16, 424000 <ferror@plt+0x21720>
  402334:	ldr	x17, [x16, #160]
  402338:	add	x16, x16, #0xa0
  40233c:	br	x17

0000000000402340 <fputc@plt>:
  402340:	adrp	x16, 424000 <ferror@plt+0x21720>
  402344:	ldr	x17, [x16, #168]
  402348:	add	x16, x16, #0xa8
  40234c:	br	x17

0000000000402350 <fork@plt>:
  402350:	adrp	x16, 424000 <ferror@plt+0x21720>
  402354:	ldr	x17, [x16, #176]
  402358:	add	x16, x16, #0xb0
  40235c:	br	x17

0000000000402360 <snprintf@plt>:
  402360:	adrp	x16, 424000 <ferror@plt+0x21720>
  402364:	ldr	x17, [x16, #184]
  402368:	add	x16, x16, #0xb8
  40236c:	br	x17

0000000000402370 <fileno@plt>:
  402370:	adrp	x16, 424000 <ferror@plt+0x21720>
  402374:	ldr	x17, [x16, #192]
  402378:	add	x16, x16, #0xc0
  40237c:	br	x17

0000000000402380 <localtime@plt>:
  402380:	adrp	x16, 424000 <ferror@plt+0x21720>
  402384:	ldr	x17, [x16, #200]
  402388:	add	x16, x16, #0xc8
  40238c:	br	x17

0000000000402390 <signal@plt>:
  402390:	adrp	x16, 424000 <ferror@plt+0x21720>
  402394:	ldr	x17, [x16, #208]
  402398:	add	x16, x16, #0xd0
  40239c:	br	x17

00000000004023a0 <ftruncate64@plt>:
  4023a0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4023a4:	ldr	x17, [x16, #216]
  4023a8:	add	x16, x16, #0xd8
  4023ac:	br	x17

00000000004023b0 <fclose@plt>:
  4023b0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4023b4:	ldr	x17, [x16, #224]
  4023b8:	add	x16, x16, #0xe0
  4023bc:	br	x17

00000000004023c0 <atoi@plt>:
  4023c0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4023c4:	ldr	x17, [x16, #232]
  4023c8:	add	x16, x16, #0xe8
  4023cc:	br	x17

00000000004023d0 <getpid@plt>:
  4023d0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4023d4:	ldr	x17, [x16, #240]
  4023d8:	add	x16, x16, #0xf0
  4023dc:	br	x17

00000000004023e0 <time@plt>:
  4023e0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4023e4:	ldr	x17, [x16, #248]
  4023e8:	add	x16, x16, #0xf8
  4023ec:	br	x17

00000000004023f0 <ntohs@plt>:
  4023f0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4023f4:	ldr	x17, [x16, #256]
  4023f8:	add	x16, x16, #0x100
  4023fc:	br	x17

0000000000402400 <malloc@plt>:
  402400:	adrp	x16, 424000 <ferror@plt+0x21720>
  402404:	ldr	x17, [x16, #264]
  402408:	add	x16, x16, #0x108
  40240c:	br	x17

0000000000402410 <setsockopt@plt>:
  402410:	adrp	x16, 424000 <ferror@plt+0x21720>
  402414:	ldr	x17, [x16, #272]
  402418:	add	x16, x16, #0x110
  40241c:	br	x17

0000000000402420 <poll@plt>:
  402420:	adrp	x16, 424000 <ferror@plt+0x21720>
  402424:	ldr	x17, [x16, #280]
  402428:	add	x16, x16, #0x118
  40242c:	br	x17

0000000000402430 <__isoc99_fscanf@plt>:
  402430:	adrp	x16, 424000 <ferror@plt+0x21720>
  402434:	ldr	x17, [x16, #288]
  402438:	add	x16, x16, #0x120
  40243c:	br	x17

0000000000402440 <__libc_start_main@plt>:
  402440:	adrp	x16, 424000 <ferror@plt+0x21720>
  402444:	ldr	x17, [x16, #296]
  402448:	add	x16, x16, #0x128
  40244c:	br	x17

0000000000402450 <strcat@plt>:
  402450:	adrp	x16, 424000 <ferror@plt+0x21720>
  402454:	ldr	x17, [x16, #304]
  402458:	add	x16, x16, #0x130
  40245c:	br	x17

0000000000402460 <flock@plt>:
  402460:	adrp	x16, 424000 <ferror@plt+0x21720>
  402464:	ldr	x17, [x16, #312]
  402468:	add	x16, x16, #0x138
  40246c:	br	x17

0000000000402470 <if_indextoname@plt>:
  402470:	adrp	x16, 424000 <ferror@plt+0x21720>
  402474:	ldr	x17, [x16, #320]
  402478:	add	x16, x16, #0x140
  40247c:	br	x17

0000000000402480 <memset@plt>:
  402480:	adrp	x16, 424000 <ferror@plt+0x21720>
  402484:	ldr	x17, [x16, #328]
  402488:	add	x16, x16, #0x148
  40248c:	br	x17

0000000000402490 <fdopen@plt>:
  402490:	adrp	x16, 424000 <ferror@plt+0x21720>
  402494:	ldr	x17, [x16, #336]
  402498:	add	x16, x16, #0x150
  40249c:	br	x17

00000000004024a0 <gettimeofday@plt>:
  4024a0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4024a4:	ldr	x17, [x16, #344]
  4024a8:	add	x16, x16, #0x158
  4024ac:	br	x17

00000000004024b0 <accept@plt>:
  4024b0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4024b4:	ldr	x17, [x16, #352]
  4024b8:	add	x16, x16, #0x160
  4024bc:	br	x17

00000000004024c0 <random@plt>:
  4024c0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4024c4:	ldr	x17, [x16, #360]
  4024c8:	add	x16, x16, #0x168
  4024cc:	br	x17

00000000004024d0 <sendmsg@plt>:
  4024d0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4024d4:	ldr	x17, [x16, #368]
  4024d8:	add	x16, x16, #0x170
  4024dc:	br	x17

00000000004024e0 <cap_get_flag@plt>:
  4024e0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4024e4:	ldr	x17, [x16, #376]
  4024e8:	add	x16, x16, #0x178
  4024ec:	br	x17

00000000004024f0 <strcasecmp@plt>:
  4024f0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4024f4:	ldr	x17, [x16, #384]
  4024f8:	add	x16, x16, #0x180
  4024fc:	br	x17

0000000000402500 <realloc@plt>:
  402500:	adrp	x16, 424000 <ferror@plt+0x21720>
  402504:	ldr	x17, [x16, #392]
  402508:	add	x16, x16, #0x188
  40250c:	br	x17

0000000000402510 <htons@plt>:
  402510:	adrp	x16, 424000 <ferror@plt+0x21720>
  402514:	ldr	x17, [x16, #400]
  402518:	add	x16, x16, #0x190
  40251c:	br	x17

0000000000402520 <rewind@plt>:
  402520:	adrp	x16, 424000 <ferror@plt+0x21720>
  402524:	ldr	x17, [x16, #408]
  402528:	add	x16, x16, #0x198
  40252c:	br	x17

0000000000402530 <cap_set_proc@plt>:
  402530:	adrp	x16, 424000 <ferror@plt+0x21720>
  402534:	ldr	x17, [x16, #416]
  402538:	add	x16, x16, #0x1a0
  40253c:	br	x17

0000000000402540 <strdup@plt>:
  402540:	adrp	x16, 424000 <ferror@plt+0x21720>
  402544:	ldr	x17, [x16, #424]
  402548:	add	x16, x16, #0x1a8
  40254c:	br	x17

0000000000402550 <strerror@plt>:
  402550:	adrp	x16, 424000 <ferror@plt+0x21720>
  402554:	ldr	x17, [x16, #432]
  402558:	add	x16, x16, #0x1b0
  40255c:	br	x17

0000000000402560 <close@plt>:
  402560:	adrp	x16, 424000 <ferror@plt+0x21720>
  402564:	ldr	x17, [x16, #440]
  402568:	add	x16, x16, #0x1b8
  40256c:	br	x17

0000000000402570 <strrchr@plt>:
  402570:	adrp	x16, 424000 <ferror@plt+0x21720>
  402574:	ldr	x17, [x16, #448]
  402578:	add	x16, x16, #0x1c0
  40257c:	br	x17

0000000000402580 <recv@plt>:
  402580:	adrp	x16, 424000 <ferror@plt+0x21720>
  402584:	ldr	x17, [x16, #456]
  402588:	add	x16, x16, #0x1c8
  40258c:	br	x17

0000000000402590 <__gmon_start__@plt>:
  402590:	adrp	x16, 424000 <ferror@plt+0x21720>
  402594:	ldr	x17, [x16, #464]
  402598:	add	x16, x16, #0x1d0
  40259c:	br	x17

00000000004025a0 <abort@plt>:
  4025a0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4025a4:	ldr	x17, [x16, #472]
  4025a8:	add	x16, x16, #0x1d8
  4025ac:	br	x17

00000000004025b0 <feof@plt>:
  4025b0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4025b4:	ldr	x17, [x16, #480]
  4025b8:	add	x16, x16, #0x1e0
  4025bc:	br	x17

00000000004025c0 <memcmp@plt>:
  4025c0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4025c4:	ldr	x17, [x16, #488]
  4025c8:	add	x16, x16, #0x1e8
  4025cc:	br	x17

00000000004025d0 <getopt_long@plt>:
  4025d0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4025d4:	ldr	x17, [x16, #496]
  4025d8:	add	x16, x16, #0x1f0
  4025dc:	br	x17

00000000004025e0 <strcmp@plt>:
  4025e0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4025e4:	ldr	x17, [x16, #504]
  4025e8:	add	x16, x16, #0x1f8
  4025ec:	br	x17

00000000004025f0 <__ctype_b_loc@plt>:
  4025f0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4025f4:	ldr	x17, [x16, #512]
  4025f8:	add	x16, x16, #0x200
  4025fc:	br	x17

0000000000402600 <strtol@plt>:
  402600:	adrp	x16, 424000 <ferror@plt+0x21720>
  402604:	ldr	x17, [x16, #520]
  402608:	add	x16, x16, #0x208
  40260c:	br	x17

0000000000402610 <cap_get_proc@plt>:
  402610:	adrp	x16, 424000 <ferror@plt+0x21720>
  402614:	ldr	x17, [x16, #528]
  402618:	add	x16, x16, #0x210
  40261c:	br	x17

0000000000402620 <fread@plt>:
  402620:	adrp	x16, 424000 <ferror@plt+0x21720>
  402624:	ldr	x17, [x16, #536]
  402628:	add	x16, x16, #0x218
  40262c:	br	x17

0000000000402630 <getline@plt>:
  402630:	adrp	x16, 424000 <ferror@plt+0x21720>
  402634:	ldr	x17, [x16, #544]
  402638:	add	x16, x16, #0x220
  40263c:	br	x17

0000000000402640 <gethostbyaddr@plt>:
  402640:	adrp	x16, 424000 <ferror@plt+0x21720>
  402644:	ldr	x17, [x16, #552]
  402648:	add	x16, x16, #0x228
  40264c:	br	x17

0000000000402650 <free@plt>:
  402650:	adrp	x16, 424000 <ferror@plt+0x21720>
  402654:	ldr	x17, [x16, #560]
  402658:	add	x16, x16, #0x230
  40265c:	br	x17

0000000000402660 <inet_pton@plt>:
  402660:	adrp	x16, 424000 <ferror@plt+0x21720>
  402664:	ldr	x17, [x16, #568]
  402668:	add	x16, x16, #0x238
  40266c:	br	x17

0000000000402670 <__fxstat64@plt>:
  402670:	adrp	x16, 424000 <ferror@plt+0x21720>
  402674:	ldr	x17, [x16, #576]
  402678:	add	x16, x16, #0x240
  40267c:	br	x17

0000000000402680 <send@plt>:
  402680:	adrp	x16, 424000 <ferror@plt+0x21720>
  402684:	ldr	x17, [x16, #584]
  402688:	add	x16, x16, #0x248
  40268c:	br	x17

0000000000402690 <connect@plt>:
  402690:	adrp	x16, 424000 <ferror@plt+0x21720>
  402694:	ldr	x17, [x16, #592]
  402698:	add	x16, x16, #0x250
  40269c:	br	x17

00000000004026a0 <strspn@plt>:
  4026a0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4026a4:	ldr	x17, [x16, #600]
  4026a8:	add	x16, x16, #0x258
  4026ac:	br	x17

00000000004026b0 <strchr@plt>:
  4026b0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4026b4:	ldr	x17, [x16, #608]
  4026b8:	add	x16, x16, #0x260
  4026bc:	br	x17

00000000004026c0 <strtoull@plt>:
  4026c0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4026c4:	ldr	x17, [x16, #616]
  4026c8:	add	x16, x16, #0x268
  4026cc:	br	x17

00000000004026d0 <fwrite@plt>:
  4026d0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4026d4:	ldr	x17, [x16, #624]
  4026d8:	add	x16, x16, #0x270
  4026dc:	br	x17

00000000004026e0 <fnmatch@plt>:
  4026e0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4026e4:	ldr	x17, [x16, #632]
  4026e8:	add	x16, x16, #0x278
  4026ec:	br	x17

00000000004026f0 <socket@plt>:
  4026f0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4026f4:	ldr	x17, [x16, #640]
  4026f8:	add	x16, x16, #0x280
  4026fc:	br	x17

0000000000402700 <fflush@plt>:
  402700:	adrp	x16, 424000 <ferror@plt+0x21720>
  402704:	ldr	x17, [x16, #648]
  402708:	add	x16, x16, #0x288
  40270c:	br	x17

0000000000402710 <strcpy@plt>:
  402710:	adrp	x16, 424000 <ferror@plt+0x21720>
  402714:	ldr	x17, [x16, #656]
  402718:	add	x16, x16, #0x290
  40271c:	br	x17

0000000000402720 <strncat@plt>:
  402720:	adrp	x16, 424000 <ferror@plt+0x21720>
  402724:	ldr	x17, [x16, #664]
  402728:	add	x16, x16, #0x298
  40272c:	br	x17

0000000000402730 <fopen64@plt>:
  402730:	adrp	x16, 424000 <ferror@plt+0x21720>
  402734:	ldr	x17, [x16, #672]
  402738:	add	x16, x16, #0x2a0
  40273c:	br	x17

0000000000402740 <getsockopt@plt>:
  402740:	adrp	x16, 424000 <ferror@plt+0x21720>
  402744:	ldr	x17, [x16, #680]
  402748:	add	x16, x16, #0x2a8
  40274c:	br	x17

0000000000402750 <cap_clear@plt>:
  402750:	adrp	x16, 424000 <ferror@plt+0x21720>
  402754:	ldr	x17, [x16, #688]
  402758:	add	x16, x16, #0x2b0
  40275c:	br	x17

0000000000402760 <isatty@plt>:
  402760:	adrp	x16, 424000 <ferror@plt+0x21720>
  402764:	ldr	x17, [x16, #696]
  402768:	add	x16, x16, #0x2b8
  40276c:	br	x17

0000000000402770 <sysconf@plt>:
  402770:	adrp	x16, 424000 <ferror@plt+0x21720>
  402774:	ldr	x17, [x16, #704]
  402778:	add	x16, x16, #0x2c0
  40277c:	br	x17

0000000000402780 <open64@plt>:
  402780:	adrp	x16, 424000 <ferror@plt+0x21720>
  402784:	ldr	x17, [x16, #712]
  402788:	add	x16, x16, #0x2c8
  40278c:	br	x17

0000000000402790 <asctime@plt>:
  402790:	adrp	x16, 424000 <ferror@plt+0x21720>
  402794:	ldr	x17, [x16, #720]
  402798:	add	x16, x16, #0x2d0
  40279c:	br	x17

00000000004027a0 <cap_free@plt>:
  4027a0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4027a4:	ldr	x17, [x16, #728]
  4027a8:	add	x16, x16, #0x2d8
  4027ac:	br	x17

00000000004027b0 <if_nametoindex@plt>:
  4027b0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4027b4:	ldr	x17, [x16, #736]
  4027b8:	add	x16, x16, #0x2e0
  4027bc:	br	x17

00000000004027c0 <strchrnul@plt>:
  4027c0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4027c4:	ldr	x17, [x16, #744]
  4027c8:	add	x16, x16, #0x2e8
  4027cc:	br	x17

00000000004027d0 <strstr@plt>:
  4027d0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4027d4:	ldr	x17, [x16, #752]
  4027d8:	add	x16, x16, #0x2f0
  4027dc:	br	x17

00000000004027e0 <__isoc99_sscanf@plt>:
  4027e0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4027e4:	ldr	x17, [x16, #760]
  4027e8:	add	x16, x16, #0x2f8
  4027ec:	br	x17

00000000004027f0 <strncpy@plt>:
  4027f0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4027f4:	ldr	x17, [x16, #768]
  4027f8:	add	x16, x16, #0x300
  4027fc:	br	x17

0000000000402800 <strcspn@plt>:
  402800:	adrp	x16, 424000 <ferror@plt+0x21720>
  402804:	ldr	x17, [x16, #776]
  402808:	add	x16, x16, #0x308
  40280c:	br	x17

0000000000402810 <vfprintf@plt>:
  402810:	adrp	x16, 424000 <ferror@plt+0x21720>
  402814:	ldr	x17, [x16, #784]
  402818:	add	x16, x16, #0x310
  40281c:	br	x17

0000000000402820 <printf@plt>:
  402820:	adrp	x16, 424000 <ferror@plt+0x21720>
  402824:	ldr	x17, [x16, #792]
  402828:	add	x16, x16, #0x318
  40282c:	br	x17

0000000000402830 <__assert_fail@plt>:
  402830:	adrp	x16, 424000 <ferror@plt+0x21720>
  402834:	ldr	x17, [x16, #800]
  402838:	add	x16, x16, #0x320
  40283c:	br	x17

0000000000402840 <__errno_location@plt>:
  402840:	adrp	x16, 424000 <ferror@plt+0x21720>
  402844:	ldr	x17, [x16, #808]
  402848:	add	x16, x16, #0x328
  40284c:	br	x17

0000000000402850 <getenv@plt>:
  402850:	adrp	x16, 424000 <ferror@plt+0x21720>
  402854:	ldr	x17, [x16, #816]
  402858:	add	x16, x16, #0x330
  40285c:	br	x17

0000000000402860 <putchar@plt>:
  402860:	adrp	x16, 424000 <ferror@plt+0x21720>
  402864:	ldr	x17, [x16, #824]
  402868:	add	x16, x16, #0x338
  40286c:	br	x17

0000000000402870 <getsockname@plt>:
  402870:	adrp	x16, 424000 <ferror@plt+0x21720>
  402874:	ldr	x17, [x16, #832]
  402878:	add	x16, x16, #0x340
  40287c:	br	x17

0000000000402880 <waitpid@plt>:
  402880:	adrp	x16, 424000 <ferror@plt+0x21720>
  402884:	ldr	x17, [x16, #840]
  402888:	add	x16, x16, #0x348
  40288c:	br	x17

0000000000402890 <unlink@plt>:
  402890:	adrp	x16, 424000 <ferror@plt+0x21720>
  402894:	ldr	x17, [x16, #848]
  402898:	add	x16, x16, #0x350
  40289c:	br	x17

00000000004028a0 <fprintf@plt>:
  4028a0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4028a4:	ldr	x17, [x16, #856]
  4028a8:	add	x16, x16, #0x358
  4028ac:	br	x17

00000000004028b0 <fgets@plt>:
  4028b0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4028b4:	ldr	x17, [x16, #864]
  4028b8:	add	x16, x16, #0x360
  4028bc:	br	x17

00000000004028c0 <exp@plt>:
  4028c0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4028c4:	ldr	x17, [x16, #872]
  4028c8:	add	x16, x16, #0x368
  4028cc:	br	x17

00000000004028d0 <inet_ntop@plt>:
  4028d0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4028d4:	ldr	x17, [x16, #880]
  4028d8:	add	x16, x16, #0x370
  4028dc:	br	x17

00000000004028e0 <ferror@plt>:
  4028e0:	adrp	x16, 424000 <ferror@plt+0x21720>
  4028e4:	ldr	x17, [x16, #888]
  4028e8:	add	x16, x16, #0x378
  4028ec:	br	x17

Disassembly of section .text:

00000000004028f0 <.text>:
  4028f0:	mov	x29, #0x0                   	// #0
  4028f4:	mov	x30, #0x0                   	// #0
  4028f8:	mov	x5, x0
  4028fc:	ldr	x1, [sp]
  402900:	add	x2, sp, #0x8
  402904:	mov	x6, sp
  402908:	movz	x0, #0x0, lsl #48
  40290c:	movk	x0, #0x0, lsl #32
  402910:	movk	x0, #0x40, lsl #16
  402914:	movk	x0, #0x3e5c
  402918:	movz	x3, #0x0, lsl #48
  40291c:	movk	x3, #0x0, lsl #32
  402920:	movk	x3, #0x40, lsl #16
  402924:	movk	x3, #0xf728
  402928:	movz	x4, #0x0, lsl #48
  40292c:	movk	x4, #0x0, lsl #32
  402930:	movk	x4, #0x40, lsl #16
  402934:	movk	x4, #0xf7a8
  402938:	bl	402440 <__libc_start_main@plt>
  40293c:	bl	4025a0 <abort@plt>
  402940:	adrp	x0, 423000 <ferror@plt+0x20720>
  402944:	ldr	x0, [x0, #4040]
  402948:	cbz	x0, 402950 <ferror@plt+0x70>
  40294c:	b	402590 <__gmon_start__@plt>
  402950:	ret
  402954:	stp	x29, x30, [sp, #-32]!
  402958:	mov	x29, sp
  40295c:	adrp	x0, 424000 <ferror@plt+0x21720>
  402960:	add	x0, x0, #0x410
  402964:	str	x0, [sp, #24]
  402968:	ldr	x0, [sp, #24]
  40296c:	str	x0, [sp, #24]
  402970:	ldr	x1, [sp, #24]
  402974:	adrp	x0, 424000 <ferror@plt+0x21720>
  402978:	add	x0, x0, #0x410
  40297c:	cmp	x1, x0
  402980:	b.eq	4029bc <ferror@plt+0xdc>  // b.none
  402984:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402988:	add	x0, x0, #0x7d8
  40298c:	ldr	x0, [x0]
  402990:	str	x0, [sp, #16]
  402994:	ldr	x0, [sp, #16]
  402998:	str	x0, [sp, #16]
  40299c:	ldr	x0, [sp, #16]
  4029a0:	cmp	x0, #0x0
  4029a4:	b.eq	4029c0 <ferror@plt+0xe0>  // b.none
  4029a8:	ldr	x1, [sp, #16]
  4029ac:	adrp	x0, 424000 <ferror@plt+0x21720>
  4029b0:	add	x0, x0, #0x410
  4029b4:	blr	x1
  4029b8:	b	4029c0 <ferror@plt+0xe0>
  4029bc:	nop
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	stp	x29, x30, [sp, #-48]!
  4029cc:	mov	x29, sp
  4029d0:	adrp	x0, 424000 <ferror@plt+0x21720>
  4029d4:	add	x0, x0, #0x410
  4029d8:	str	x0, [sp, #40]
  4029dc:	ldr	x0, [sp, #40]
  4029e0:	str	x0, [sp, #40]
  4029e4:	ldr	x1, [sp, #40]
  4029e8:	adrp	x0, 424000 <ferror@plt+0x21720>
  4029ec:	add	x0, x0, #0x410
  4029f0:	sub	x0, x1, x0
  4029f4:	asr	x0, x0, #3
  4029f8:	lsr	x1, x0, #63
  4029fc:	add	x0, x1, x0
  402a00:	asr	x0, x0, #1
  402a04:	str	x0, [sp, #32]
  402a08:	ldr	x0, [sp, #32]
  402a0c:	cmp	x0, #0x0
  402a10:	b.eq	402a50 <ferror@plt+0x170>  // b.none
  402a14:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402a18:	add	x0, x0, #0x7e0
  402a1c:	ldr	x0, [x0]
  402a20:	str	x0, [sp, #24]
  402a24:	ldr	x0, [sp, #24]
  402a28:	str	x0, [sp, #24]
  402a2c:	ldr	x0, [sp, #24]
  402a30:	cmp	x0, #0x0
  402a34:	b.eq	402a54 <ferror@plt+0x174>  // b.none
  402a38:	ldr	x2, [sp, #24]
  402a3c:	ldr	x1, [sp, #32]
  402a40:	adrp	x0, 424000 <ferror@plt+0x21720>
  402a44:	add	x0, x0, #0x410
  402a48:	blr	x2
  402a4c:	b	402a54 <ferror@plt+0x174>
  402a50:	nop
  402a54:	ldp	x29, x30, [sp], #48
  402a58:	ret
  402a5c:	stp	x29, x30, [sp, #-16]!
  402a60:	mov	x29, sp
  402a64:	adrp	x0, 424000 <ferror@plt+0x21720>
  402a68:	add	x0, x0, #0x430
  402a6c:	ldrb	w0, [x0]
  402a70:	and	x0, x0, #0xff
  402a74:	cmp	x0, #0x0
  402a78:	b.ne	402a94 <ferror@plt+0x1b4>  // b.any
  402a7c:	bl	402954 <ferror@plt+0x74>
  402a80:	adrp	x0, 424000 <ferror@plt+0x21720>
  402a84:	add	x0, x0, #0x430
  402a88:	mov	w1, #0x1                   	// #1
  402a8c:	strb	w1, [x0]
  402a90:	b	402a98 <ferror@plt+0x1b8>
  402a94:	nop
  402a98:	ldp	x29, x30, [sp], #16
  402a9c:	ret
  402aa0:	stp	x29, x30, [sp, #-16]!
  402aa4:	mov	x29, sp
  402aa8:	bl	4029c8 <ferror@plt+0xe8>
  402aac:	nop
  402ab0:	ldp	x29, x30, [sp], #16
  402ab4:	ret
  402ab8:	stp	x29, x30, [sp, #-176]!
  402abc:	mov	x29, sp
  402ac0:	str	x0, [sp, #24]
  402ac4:	str	x1, [sp, #16]
  402ac8:	ldr	x0, [sp, #24]
  402acc:	bl	402850 <getenv@plt>
  402ad0:	str	x0, [sp, #168]
  402ad4:	ldr	x0, [sp, #168]
  402ad8:	cmp	x0, #0x0
  402adc:	b.ne	402b28 <ferror@plt+0x248>  // b.any
  402ae0:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402ae4:	add	x0, x0, #0x7f0
  402ae8:	bl	402850 <getenv@plt>
  402aec:	cmp	x0, #0x0
  402af0:	b.ne	402afc <ferror@plt+0x21c>  // b.any
  402af4:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402af8:	add	x0, x0, #0x800
  402afc:	str	x0, [sp, #168]
  402b00:	add	x5, sp, #0x28
  402b04:	ldr	x4, [sp, #16]
  402b08:	ldr	x3, [sp, #168]
  402b0c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402b10:	add	x2, x0, #0x808
  402b14:	mov	x1, #0x7f                  	// #127
  402b18:	mov	x0, x5
  402b1c:	bl	402360 <snprintf@plt>
  402b20:	add	x0, sp, #0x28
  402b24:	str	x0, [sp, #168]
  402b28:	mov	w1, #0x0                   	// #0
  402b2c:	ldr	x0, [sp, #168]
  402b30:	bl	402780 <open64@plt>
  402b34:	ldp	x29, x30, [sp], #176
  402b38:	ret
  402b3c:	stp	x29, x30, [sp, #-16]!
  402b40:	mov	x29, sp
  402b44:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402b48:	add	x1, x0, #0x810
  402b4c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402b50:	add	x0, x0, #0x820
  402b54:	bl	402ab8 <ferror@plt+0x1d8>
  402b58:	ldp	x29, x30, [sp], #16
  402b5c:	ret
  402b60:	stp	x29, x30, [sp, #-16]!
  402b64:	mov	x29, sp
  402b68:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402b6c:	add	x1, x0, #0x838
  402b70:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402b74:	add	x0, x0, #0x848
  402b78:	bl	402ab8 <ferror@plt+0x1d8>
  402b7c:	ldp	x29, x30, [sp], #16
  402b80:	ret
  402b84:	stp	x29, x30, [sp, #-16]!
  402b88:	mov	x29, sp
  402b8c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402b90:	add	x1, x0, #0x858
  402b94:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402b98:	add	x0, x0, #0x868
  402b9c:	bl	402ab8 <ferror@plt+0x1d8>
  402ba0:	ldp	x29, x30, [sp], #16
  402ba4:	ret
  402ba8:	stp	x29, x30, [sp, #-16]!
  402bac:	mov	x29, sp
  402bb0:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402bb4:	add	x1, x0, #0x878
  402bb8:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402bbc:	add	x0, x0, #0x888
  402bc0:	bl	402ab8 <ferror@plt+0x1d8>
  402bc4:	ldp	x29, x30, [sp], #16
  402bc8:	ret
  402bcc:	stp	x29, x30, [sp, #-48]!
  402bd0:	mov	x29, sp
  402bd4:	str	x0, [sp, #24]
  402bd8:	str	wzr, [sp, #44]
  402bdc:	b	402c18 <ferror@plt+0x338>
  402be0:	adrp	x0, 424000 <ferror@plt+0x21720>
  402be4:	add	x0, x0, #0x390
  402be8:	ldrsw	x1, [sp, #44]
  402bec:	ldr	x0, [x0, x1, lsl #3]
  402bf0:	mov	x1, x0
  402bf4:	ldr	x0, [sp, #24]
  402bf8:	bl	4025e0 <strcmp@plt>
  402bfc:	cmp	w0, #0x0
  402c00:	b.ne	402c0c <ferror@plt+0x32c>  // b.any
  402c04:	mov	w0, #0x1                   	// #1
  402c08:	b	402c28 <ferror@plt+0x348>
  402c0c:	ldr	w0, [sp, #44]
  402c10:	add	w0, w0, #0x1
  402c14:	str	w0, [sp, #44]
  402c18:	ldr	w0, [sp, #44]
  402c1c:	cmp	w0, #0x6
  402c20:	b.ls	402be0 <ferror@plt+0x300>  // b.plast
  402c24:	mov	w0, #0x0                   	// #0
  402c28:	ldp	x29, x30, [sp], #48
  402c2c:	ret
  402c30:	stp	x29, x30, [sp, #-48]!
  402c34:	mov	x29, sp
  402c38:	str	x0, [sp, #24]
  402c3c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402c40:	add	x0, x0, #0xeac
  402c44:	ldr	w0, [x0]
  402c48:	cmp	w0, #0x0
  402c4c:	b.ne	402c58 <ferror@plt+0x378>  // b.any
  402c50:	mov	w0, #0x1                   	// #1
  402c54:	b	402cc0 <ferror@plt+0x3e0>
  402c58:	str	wzr, [sp, #44]
  402c5c:	b	402ca4 <ferror@plt+0x3c4>
  402c60:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402c64:	add	x0, x0, #0xf38
  402c68:	ldr	x1, [x0]
  402c6c:	ldrsw	x0, [sp, #44]
  402c70:	lsl	x0, x0, #3
  402c74:	add	x0, x1, x0
  402c78:	ldr	x0, [x0]
  402c7c:	mov	w2, #0x0                   	// #0
  402c80:	ldr	x1, [sp, #24]
  402c84:	bl	4026e0 <fnmatch@plt>
  402c88:	cmp	w0, #0x0
  402c8c:	b.ne	402c98 <ferror@plt+0x3b8>  // b.any
  402c90:	mov	w0, #0x1                   	// #1
  402c94:	b	402cc0 <ferror@plt+0x3e0>
  402c98:	ldr	w0, [sp, #44]
  402c9c:	add	w0, w0, #0x1
  402ca0:	str	w0, [sp, #44]
  402ca4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402ca8:	add	x0, x0, #0xeac
  402cac:	ldr	w0, [x0]
  402cb0:	ldr	w1, [sp, #44]
  402cb4:	cmp	w1, w0
  402cb8:	b.lt	402c60 <ferror@plt+0x380>  // b.tstop
  402cbc:	mov	w0, #0x0                   	// #0
  402cc0:	ldp	x29, x30, [sp], #48
  402cc4:	ret
  402cc8:	mov	x12, #0x2050                	// #8272
  402ccc:	sub	sp, sp, x12
  402cd0:	stp	x29, x30, [sp]
  402cd4:	mov	x29, sp
  402cd8:	str	x0, [sp, #24]
  402cdc:	str	xzr, [sp, #8264]
  402ce0:	b	402e58 <ferror@plt+0x578>
  402ce4:	add	x0, sp, #0x1, lsl #12
  402ce8:	ldrb	w0, [x0, #56]
  402cec:	cmp	w0, #0x23
  402cf0:	b.ne	402d88 <ferror@plt+0x4a8>  // b.any
  402cf4:	add	x0, sp, #0x1, lsl #12
  402cf8:	add	x0, x0, #0x38
  402cfc:	bl	402220 <strlen@plt>
  402d00:	sub	x0, x0, #0x1
  402d04:	add	x1, sp, #0x1, lsl #12
  402d08:	add	x1, x1, #0x38
  402d0c:	strb	wzr, [x1, x0]
  402d10:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402d14:	add	x0, x0, #0xeb0
  402d18:	ldrb	w0, [x0]
  402d1c:	cmp	w0, #0x0
  402d20:	b.eq	402d58 <ferror@plt+0x478>  // b.none
  402d24:	add	x0, sp, #0x1, lsl #12
  402d28:	add	x0, x0, #0x38
  402d2c:	add	x0, x0, #0x1
  402d30:	mov	x1, x0
  402d34:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402d38:	add	x0, x0, #0xeb0
  402d3c:	bl	4025e0 <strcmp@plt>
  402d40:	cmp	w0, #0x0
  402d44:	b.eq	402d58 <ferror@plt+0x478>  // b.none
  402d48:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402d4c:	add	x0, x0, #0xe94
  402d50:	mov	w1, #0x1                   	// #1
  402d54:	str	w1, [x0]
  402d58:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402d5c:	add	x0, x0, #0xeb0
  402d60:	strb	wzr, [x0]
  402d64:	add	x0, sp, #0x1, lsl #12
  402d68:	add	x0, x0, #0x38
  402d6c:	add	x0, x0, #0x1
  402d70:	mov	x2, #0x7f                  	// #127
  402d74:	mov	x1, x0
  402d78:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402d7c:	add	x0, x0, #0xeb0
  402d80:	bl	402720 <strncat@plt>
  402d84:	b	402e58 <ferror@plt+0x578>
  402d88:	add	x2, sp, #0x1, lsl #12
  402d8c:	add	x2, x2, #0x28
  402d90:	add	x1, sp, #0x1, lsl #12
  402d94:	add	x1, x1, #0x30
  402d98:	add	x0, sp, #0x28
  402d9c:	add	x5, sp, #0x1, lsl #12
  402da0:	add	x5, x5, #0x38
  402da4:	mov	x4, x2
  402da8:	mov	x3, x1
  402dac:	mov	x2, x0
  402db0:	adrp	x0, 40f000 <ferror@plt+0xc720>
  402db4:	add	x1, x0, #0x910
  402db8:	mov	x0, x5
  402dbc:	bl	4027e0 <__isoc99_sscanf@plt>
  402dc0:	str	w0, [sp, #8252]
  402dc4:	ldr	w0, [sp, #8252]
  402dc8:	cmp	w0, #0x1
  402dcc:	b.gt	402dd4 <ferror@plt+0x4f4>
  402dd0:	bl	4025a0 <abort@plt>
  402dd4:	ldr	w0, [sp, #8252]
  402dd8:	cmp	w0, #0x2
  402ddc:	b.gt	402de4 <ferror@plt+0x504>
  402de0:	str	xzr, [sp, #4136]
  402de4:	add	x0, sp, #0x28
  402de8:	bl	402bcc <ferror@plt+0x2ec>
  402dec:	cmp	w0, #0x0
  402df0:	b.ne	402e54 <ferror@plt+0x574>  // b.any
  402df4:	mov	x0, #0x20                  	// #32
  402df8:	bl	402400 <malloc@plt>
  402dfc:	str	x0, [sp, #8256]
  402e00:	ldr	x0, [sp, #8256]
  402e04:	cmp	x0, #0x0
  402e08:	b.ne	402e10 <ferror@plt+0x530>  // b.any
  402e0c:	bl	4025a0 <abort@plt>
  402e10:	add	x0, sp, #0x28
  402e14:	bl	402540 <strdup@plt>
  402e18:	mov	x1, x0
  402e1c:	ldr	x0, [sp, #8256]
  402e20:	str	x1, [x0, #8]
  402e24:	ldr	x1, [sp, #4144]
  402e28:	ldr	x0, [sp, #8256]
  402e2c:	str	x1, [x0, #16]
  402e30:	ldr	d0, [sp, #4136]
  402e34:	ldr	x0, [sp, #8256]
  402e38:	str	d0, [x0, #24]
  402e3c:	ldr	x0, [sp, #8256]
  402e40:	ldr	x1, [sp, #8264]
  402e44:	str	x1, [x0]
  402e48:	ldr	x0, [sp, #8256]
  402e4c:	str	x0, [sp, #8264]
  402e50:	b	402e58 <ferror@plt+0x578>
  402e54:	nop
  402e58:	add	x0, sp, #0x1, lsl #12
  402e5c:	add	x0, x0, #0x38
  402e60:	ldr	x2, [sp, #24]
  402e64:	mov	w1, #0x1000                	// #4096
  402e68:	bl	4028b0 <fgets@plt>
  402e6c:	cmp	x0, #0x0
  402e70:	b.ne	402ce4 <ferror@plt+0x404>  // b.any
  402e74:	b	402eb0 <ferror@plt+0x5d0>
  402e78:	ldr	x0, [sp, #8264]
  402e7c:	str	x0, [sp, #8256]
  402e80:	ldr	x0, [sp, #8264]
  402e84:	ldr	x0, [x0]
  402e88:	str	x0, [sp, #8264]
  402e8c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402e90:	add	x0, x0, #0xe88
  402e94:	ldr	x1, [x0]
  402e98:	ldr	x0, [sp, #8256]
  402e9c:	str	x1, [x0]
  402ea0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  402ea4:	add	x0, x0, #0xe88
  402ea8:	ldr	x1, [sp, #8256]
  402eac:	str	x1, [x0]
  402eb0:	ldr	x0, [sp, #8264]
  402eb4:	cmp	x0, #0x0
  402eb8:	b.ne	402e78 <ferror@plt+0x598>  // b.any
  402ebc:	nop
  402ec0:	nop
  402ec4:	ldp	x29, x30, [sp]
  402ec8:	mov	x12, #0x2050                	// #8272
  402ecc:	add	sp, sp, x12
  402ed0:	ret
  402ed4:	sub	sp, sp, #0x20
  402ed8:	str	x0, [sp, #8]
  402edc:	str	wzr, [sp, #28]
  402ee0:	b	402f14 <ferror@plt+0x634>
  402ee4:	ldrb	w0, [sp, #27]
  402ee8:	cmp	w0, #0x20
  402eec:	b.eq	402efc <ferror@plt+0x61c>  // b.none
  402ef0:	ldrb	w0, [sp, #27]
  402ef4:	cmp	w0, #0xa
  402ef8:	b.ne	402f04 <ferror@plt+0x624>  // b.any
  402efc:	mov	w0, #0x1                   	// #1
  402f00:	b	402f08 <ferror@plt+0x628>
  402f04:	mov	w0, #0x0                   	// #0
  402f08:	ldr	w1, [sp, #28]
  402f0c:	add	w0, w1, w0
  402f10:	str	w0, [sp, #28]
  402f14:	ldr	x0, [sp, #8]
  402f18:	add	x1, x0, #0x1
  402f1c:	str	x1, [sp, #8]
  402f20:	ldrb	w0, [x0]
  402f24:	strb	w0, [sp, #27]
  402f28:	ldrb	w0, [sp, #27]
  402f2c:	cmp	w0, #0x0
  402f30:	b.ne	402ee4 <ferror@plt+0x604>  // b.any
  402f34:	ldr	w0, [sp, #28]
  402f38:	add	sp, sp, #0x20
  402f3c:	ret
  402f40:	mov	x12, #0x1070                	// #4208
  402f44:	sub	sp, sp, x12
  402f48:	stp	x29, x30, [sp]
  402f4c:	mov	x29, sp
  402f50:	str	x0, [sp, #24]
  402f54:	str	xzr, [sp, #4136]
  402f58:	str	xzr, [sp, #4128]
  402f5c:	str	xzr, [sp, #4200]
  402f60:	b	4031c0 <ferror@plt+0x8e0>
  402f64:	str	wzr, [sp, #4180]
  402f68:	ldr	x0, [sp, #4136]
  402f6c:	mov	w1, #0x3a                  	// #58
  402f70:	bl	4026b0 <strchr@plt>
  402f74:	str	x0, [sp, #4184]
  402f78:	ldr	x0, [sp, #4184]
  402f7c:	cmp	x0, #0x0
  402f80:	b.ne	402f88 <ferror@plt+0x6a8>  // b.any
  402f84:	bl	4025a0 <abort@plt>
  402f88:	ldr	x0, [sp, #4136]
  402f8c:	bl	402ed4 <ferror@plt+0x5f4>
  402f90:	str	w0, [sp, #4156]
  402f94:	ldr	x0, [sp, #4184]
  402f98:	strb	wzr, [x0]
  402f9c:	strb	wzr, [sp, #32]
  402fa0:	ldr	x1, [sp, #4136]
  402fa4:	add	x0, sp, #0x20
  402fa8:	mov	x2, #0xfff                 	// #4095
  402fac:	bl	402720 <strncat@plt>
  402fb0:	ldr	x0, [sp, #4136]
  402fb4:	ldr	x1, [sp, #4184]
  402fb8:	sub	x0, x1, x0
  402fbc:	str	w0, [sp, #4152]
  402fc0:	ldr	x0, [sp, #4184]
  402fc4:	add	x0, x0, #0x2
  402fc8:	str	x0, [sp, #4184]
  402fcc:	b	4030b4 <ferror@plt+0x7d4>
  402fd0:	mov	w1, #0x20                  	// #32
  402fd4:	ldr	x0, [sp, #4184]
  402fd8:	bl	4026b0 <strchr@plt>
  402fdc:	str	x0, [sp, #4168]
  402fe0:	ldr	x0, [sp, #4168]
  402fe4:	cmp	x0, #0x0
  402fe8:	b.eq	403000 <ferror@plt+0x720>  // b.none
  402fec:	ldr	x0, [sp, #4168]
  402ff0:	add	x1, x0, #0x1
  402ff4:	str	x1, [sp, #4168]
  402ff8:	strb	wzr, [x0]
  402ffc:	b	40302c <ferror@plt+0x74c>
  403000:	mov	w1, #0xa                   	// #10
  403004:	ldr	x0, [sp, #4184]
  403008:	bl	4026b0 <strchr@plt>
  40300c:	str	x0, [sp, #4168]
  403010:	ldr	x0, [sp, #4168]
  403014:	cmp	x0, #0x0
  403018:	b.eq	40302c <ferror@plt+0x74c>  // b.none
  40301c:	ldr	x0, [sp, #4168]
  403020:	add	x1, x0, #0x1
  403024:	str	x1, [sp, #4168]
  403028:	strb	wzr, [x0]
  40302c:	ldr	w0, [sp, #4152]
  403030:	cmp	w0, #0xfff
  403034:	b.hi	403060 <ferror@plt+0x780>  // b.pmore
  403038:	ldrsw	x0, [sp, #4152]
  40303c:	add	x1, sp, #0x20
  403040:	strb	wzr, [x1, x0]
  403044:	ldrsw	x0, [sp, #4152]
  403048:	mov	x1, #0xfff                 	// #4095
  40304c:	sub	x1, x1, x0
  403050:	add	x0, sp, #0x20
  403054:	mov	x2, x1
  403058:	ldr	x1, [sp, #4184]
  40305c:	bl	402720 <strncat@plt>
  403060:	mov	x0, #0x20                  	// #32
  403064:	bl	402400 <malloc@plt>
  403068:	str	x0, [sp, #4192]
  40306c:	ldr	x0, [sp, #4192]
  403070:	cmp	x0, #0x0
  403074:	b.ne	40307c <ferror@plt+0x79c>  // b.any
  403078:	bl	4025a0 <abort@plt>
  40307c:	add	x0, sp, #0x20
  403080:	bl	402540 <strdup@plt>
  403084:	mov	x1, x0
  403088:	ldr	x0, [sp, #4192]
  40308c:	str	x1, [x0, #8]
  403090:	ldr	x0, [sp, #4192]
  403094:	str	xzr, [x0, #24]
  403098:	ldr	x0, [sp, #4192]
  40309c:	ldr	x1, [sp, #4200]
  4030a0:	str	x1, [x0]
  4030a4:	ldr	x0, [sp, #4192]
  4030a8:	str	x0, [sp, #4200]
  4030ac:	ldr	x0, [sp, #4168]
  4030b0:	str	x0, [sp, #4184]
  4030b4:	ldr	x0, [sp, #4184]
  4030b8:	ldrb	w0, [x0]
  4030bc:	cmp	w0, #0x0
  4030c0:	b.ne	402fd0 <ferror@plt+0x6f0>  // b.any
  4030c4:	ldr	x0, [sp, #4200]
  4030c8:	str	x0, [sp, #4192]
  4030cc:	add	x1, sp, #0x1, lsl #12
  4030d0:	add	x1, x1, #0x20
  4030d4:	add	x0, sp, #0x1, lsl #12
  4030d8:	add	x0, x0, #0x28
  4030dc:	ldr	x2, [sp, #24]
  4030e0:	bl	402630 <getline@plt>
  4030e4:	str	x0, [sp, #4160]
  4030e8:	ldr	x0, [sp, #4160]
  4030ec:	cmn	x0, #0x1
  4030f0:	b.ne	4030f8 <ferror@plt+0x818>  // b.any
  4030f4:	bl	4025a0 <abort@plt>
  4030f8:	ldr	x0, [sp, #4136]
  4030fc:	bl	402ed4 <ferror@plt+0x5f4>
  403100:	str	w0, [sp, #4148]
  403104:	ldr	w1, [sp, #4148]
  403108:	ldr	w0, [sp, #4156]
  40310c:	cmp	w1, w0
  403110:	b.le	403124 <ferror@plt+0x844>
  403114:	ldr	w1, [sp, #4148]
  403118:	ldr	w0, [sp, #4156]
  40311c:	sub	w0, w1, w0
  403120:	str	w0, [sp, #4180]
  403124:	ldr	x0, [sp, #4136]
  403128:	mov	w1, #0x20                  	// #32
  40312c:	bl	402570 <strrchr@plt>
  403130:	str	x0, [sp, #4184]
  403134:	ldr	x0, [sp, #4184]
  403138:	cmp	x0, #0x0
  40313c:	b.ne	403144 <ferror@plt+0x864>  // b.any
  403140:	bl	4025a0 <abort@plt>
  403144:	ldr	x0, [sp, #4184]
  403148:	strb	wzr, [x0]
  40314c:	ldr	x0, [sp, #4184]
  403150:	add	x3, x0, #0x1
  403154:	ldr	x0, [sp, #4192]
  403158:	add	x0, x0, #0x10
  40315c:	mov	x2, x0
  403160:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403164:	add	x1, x0, #0x920
  403168:	mov	x0, x3
  40316c:	bl	4027e0 <__isoc99_sscanf@plt>
  403170:	cmp	w0, #0x1
  403174:	b.eq	40317c <ferror@plt+0x89c>  // b.none
  403178:	bl	4025a0 <abort@plt>
  40317c:	ldr	w0, [sp, #4180]
  403180:	cmp	w0, #0x0
  403184:	b.eq	403198 <ferror@plt+0x8b8>  // b.none
  403188:	ldr	w0, [sp, #4180]
  40318c:	sub	w0, w0, #0x1
  403190:	str	w0, [sp, #4180]
  403194:	b	4031a4 <ferror@plt+0x8c4>
  403198:	ldr	x0, [sp, #4192]
  40319c:	ldr	x0, [x0]
  4031a0:	str	x0, [sp, #4192]
  4031a4:	ldr	x1, [sp, #4136]
  4031a8:	ldrsw	x0, [sp, #4152]
  4031ac:	add	x0, x0, #0x2
  4031b0:	add	x0, x1, x0
  4031b4:	ldr	x1, [sp, #4184]
  4031b8:	cmp	x1, x0
  4031bc:	b.hi	403124 <ferror@plt+0x844>  // b.pmore
  4031c0:	add	x1, sp, #0x1, lsl #12
  4031c4:	add	x1, x1, #0x20
  4031c8:	add	x0, sp, #0x1, lsl #12
  4031cc:	add	x0, x0, #0x28
  4031d0:	ldr	x2, [sp, #24]
  4031d4:	bl	402630 <getline@plt>
  4031d8:	str	x0, [sp, #4160]
  4031dc:	ldr	x0, [sp, #4160]
  4031e0:	cmn	x0, #0x1
  4031e4:	b.ne	402f64 <ferror@plt+0x684>  // b.any
  4031e8:	ldr	x0, [sp, #4136]
  4031ec:	bl	402650 <free@plt>
  4031f0:	b	403258 <ferror@plt+0x978>
  4031f4:	ldr	x0, [sp, #4200]
  4031f8:	str	x0, [sp, #4192]
  4031fc:	ldr	x0, [sp, #4200]
  403200:	ldr	x0, [x0]
  403204:	str	x0, [sp, #4200]
  403208:	ldr	x0, [sp, #4192]
  40320c:	ldr	x0, [x0, #8]
  403210:	bl	402bcc <ferror@plt+0x2ec>
  403214:	cmp	w0, #0x0
  403218:	b.eq	403234 <ferror@plt+0x954>  // b.none
  40321c:	ldr	x0, [sp, #4192]
  403220:	ldr	x0, [x0, #8]
  403224:	bl	402650 <free@plt>
  403228:	ldr	x0, [sp, #4192]
  40322c:	bl	402650 <free@plt>
  403230:	b	403258 <ferror@plt+0x978>
  403234:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403238:	add	x0, x0, #0xe88
  40323c:	ldr	x1, [x0]
  403240:	ldr	x0, [sp, #4192]
  403244:	str	x1, [x0]
  403248:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40324c:	add	x0, x0, #0xe88
  403250:	ldr	x1, [sp, #4192]
  403254:	str	x1, [x0]
  403258:	ldr	x0, [sp, #4200]
  40325c:	cmp	x0, #0x0
  403260:	b.ne	4031f4 <ferror@plt+0x914>  // b.any
  403264:	nop
  403268:	nop
  40326c:	ldp	x29, x30, [sp]
  403270:	mov	x12, #0x1070                	// #4208
  403274:	add	sp, sp, x12
  403278:	ret
  40327c:	stp	x29, x30, [sp, #-32]!
  403280:	mov	x29, sp
  403284:	bl	402ba8 <ferror@plt+0x2c8>
  403288:	mov	w2, w0
  40328c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403290:	add	x1, x0, #0x928
  403294:	mov	w0, w2
  403298:	bl	402490 <fdopen@plt>
  40329c:	str	x0, [sp, #24]
  4032a0:	ldr	x0, [sp, #24]
  4032a4:	cmp	x0, #0x0
  4032a8:	b.eq	4032bc <ferror@plt+0x9dc>  // b.none
  4032ac:	ldr	x0, [sp, #24]
  4032b0:	bl	402cc8 <ferror@plt+0x3e8>
  4032b4:	ldr	x0, [sp, #24]
  4032b8:	bl	4023b0 <fclose@plt>
  4032bc:	nop
  4032c0:	ldp	x29, x30, [sp], #32
  4032c4:	ret
  4032c8:	stp	x29, x30, [sp, #-32]!
  4032cc:	mov	x29, sp
  4032d0:	bl	402b60 <ferror@plt+0x280>
  4032d4:	mov	w2, w0
  4032d8:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4032dc:	add	x1, x0, #0x928
  4032e0:	mov	w0, w2
  4032e4:	bl	402490 <fdopen@plt>
  4032e8:	str	x0, [sp, #24]
  4032ec:	ldr	x0, [sp, #24]
  4032f0:	cmp	x0, #0x0
  4032f4:	b.eq	403308 <ferror@plt+0xa28>  // b.none
  4032f8:	ldr	x0, [sp, #24]
  4032fc:	bl	402f40 <ferror@plt+0x660>
  403300:	ldr	x0, [sp, #24]
  403304:	bl	4023b0 <fclose@plt>
  403308:	nop
  40330c:	ldp	x29, x30, [sp], #32
  403310:	ret
  403314:	stp	x29, x30, [sp, #-32]!
  403318:	mov	x29, sp
  40331c:	bl	402b84 <ferror@plt+0x2a4>
  403320:	mov	w2, w0
  403324:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403328:	add	x1, x0, #0x928
  40332c:	mov	w0, w2
  403330:	bl	402490 <fdopen@plt>
  403334:	str	x0, [sp, #24]
  403338:	ldr	x0, [sp, #24]
  40333c:	cmp	x0, #0x0
  403340:	b.eq	403354 <ferror@plt+0xa74>  // b.none
  403344:	ldr	x0, [sp, #24]
  403348:	bl	402cc8 <ferror@plt+0x3e8>
  40334c:	ldr	x0, [sp, #24]
  403350:	bl	4023b0 <fclose@plt>
  403354:	nop
  403358:	ldp	x29, x30, [sp], #32
  40335c:	ret
  403360:	stp	x29, x30, [sp, #-32]!
  403364:	mov	x29, sp
  403368:	bl	402b3c <ferror@plt+0x25c>
  40336c:	mov	w2, w0
  403370:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403374:	add	x1, x0, #0x928
  403378:	mov	w0, w2
  40337c:	bl	402490 <fdopen@plt>
  403380:	str	x0, [sp, #24]
  403384:	ldr	x0, [sp, #24]
  403388:	cmp	x0, #0x0
  40338c:	b.eq	4033a0 <ferror@plt+0xac0>  // b.none
  403390:	ldr	x0, [sp, #24]
  403394:	bl	402f40 <ferror@plt+0x660>
  403398:	ldr	x0, [sp, #24]
  40339c:	bl	4023b0 <fclose@plt>
  4033a0:	nop
  4033a4:	ldp	x29, x30, [sp], #32
  4033a8:	ret
  4033ac:	stp	x29, x30, [sp, #-80]!
  4033b0:	mov	x29, sp
  4033b4:	str	x0, [sp, #24]
  4033b8:	str	w1, [sp, #20]
  4033bc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4033c0:	add	x0, x0, #0xe9c
  4033c4:	ldr	w0, [x0]
  4033c8:	cmp	w0, #0x0
  4033cc:	b.eq	4033dc <ferror@plt+0xafc>  // b.none
  4033d0:	ldr	x0, [sp, #24]
  4033d4:	bl	409f30 <ferror@plt+0x7650>
  4033d8:	b	4033e0 <ferror@plt+0xb00>
  4033dc:	mov	x0, #0x0                   	// #0
  4033e0:	str	x0, [sp, #40]
  4033e4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4033e8:	add	x0, x0, #0xea0
  4033ec:	ldr	x0, [x0]
  4033f0:	str	x0, [sp, #64]
  4033f4:	ldr	x0, [sp, #40]
  4033f8:	cmp	x0, #0x0
  4033fc:	b.eq	403450 <ferror@plt+0xb70>  // b.none
  403400:	ldr	x0, [sp, #40]
  403404:	bl	40a248 <ferror@plt+0x7968>
  403408:	ldr	x2, [sp, #40]
  40340c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403410:	add	x0, x0, #0xf54
  403414:	ldr	w0, [x0]
  403418:	cmp	w0, #0x0
  40341c:	cset	w0, ne  // ne = any
  403420:	and	w0, w0, #0xff
  403424:	mov	w1, w0
  403428:	mov	x0, x2
  40342c:	bl	40a008 <ferror@plt+0x7728>
  403430:	ldr	x2, [sp, #40]
  403434:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403438:	add	x1, x0, #0xeb0
  40343c:	mov	x0, x2
  403440:	bl	40a118 <ferror@plt+0x7838>
  403444:	ldr	x0, [sp, #40]
  403448:	bl	40a248 <ferror@plt+0x7968>
  40344c:	b	403468 <ferror@plt+0xb88>
  403450:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403454:	add	x2, x0, #0xeb0
  403458:	adrp	x0, 40f000 <ferror@plt+0xc720>
  40345c:	add	x1, x0, #0x930
  403460:	ldr	x0, [sp, #24]
  403464:	bl	4028a0 <fprintf@plt>
  403468:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40346c:	add	x0, x0, #0xe88
  403470:	ldr	x0, [x0]
  403474:	str	x0, [sp, #72]
  403478:	b	4035b0 <ferror@plt+0xcd0>
  40347c:	ldr	x0, [sp, #72]
  403480:	ldr	x0, [x0, #16]
  403484:	str	x0, [sp, #56]
  403488:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40348c:	add	x0, x0, #0xe80
  403490:	ldr	w0, [x0]
  403494:	cmp	w0, #0x0
  403498:	b.ne	4034b8 <ferror@plt+0xbd8>  // b.any
  40349c:	ldr	x0, [sp, #56]
  4034a0:	cmp	x0, #0x0
  4034a4:	b.ne	4034b8 <ferror@plt+0xbd8>  // b.any
  4034a8:	ldr	x0, [sp, #72]
  4034ac:	ldr	d0, [x0, #24]
  4034b0:	fcmp	d0, #0.0
  4034b4:	b.eq	403598 <ferror@plt+0xcb8>  // b.none
  4034b8:	ldr	x0, [sp, #72]
  4034bc:	ldr	x0, [x0, #8]
  4034c0:	bl	402c30 <ferror@plt+0x350>
  4034c4:	cmp	w0, #0x0
  4034c8:	b.ne	40353c <ferror@plt+0xc5c>  // b.any
  4034cc:	ldr	w0, [sp, #20]
  4034d0:	cmp	w0, #0x0
  4034d4:	b.eq	4035a0 <ferror@plt+0xcc0>  // b.none
  4034d8:	ldr	x0, [sp, #64]
  4034dc:	str	x0, [sp, #48]
  4034e0:	b	403530 <ferror@plt+0xc50>
  4034e4:	ldr	x0, [sp, #48]
  4034e8:	ldr	x2, [x0, #8]
  4034ec:	ldr	x0, [sp, #72]
  4034f0:	ldr	x0, [x0, #8]
  4034f4:	mov	x1, x0
  4034f8:	mov	x0, x2
  4034fc:	bl	4025e0 <strcmp@plt>
  403500:	cmp	w0, #0x0
  403504:	b.ne	403524 <ferror@plt+0xc44>  // b.any
  403508:	ldr	x0, [sp, #48]
  40350c:	ldr	x0, [x0, #16]
  403510:	str	x0, [sp, #56]
  403514:	ldr	x0, [sp, #48]
  403518:	ldr	x0, [x0]
  40351c:	str	x0, [sp, #64]
  403520:	b	40353c <ferror@plt+0xc5c>
  403524:	ldr	x0, [sp, #48]
  403528:	ldr	x0, [x0]
  40352c:	str	x0, [sp, #48]
  403530:	ldr	x0, [sp, #48]
  403534:	cmp	x0, #0x0
  403538:	b.ne	4034e4 <ferror@plt+0xc04>  // b.any
  40353c:	ldr	x0, [sp, #40]
  403540:	cmp	x0, #0x0
  403544:	b.eq	40356c <ferror@plt+0xc8c>  // b.none
  403548:	ldr	x3, [sp, #40]
  40354c:	ldr	x0, [sp, #72]
  403550:	ldr	x0, [x0, #8]
  403554:	ldr	x1, [sp, #56]
  403558:	mov	w2, w1
  40355c:	mov	x1, x0
  403560:	mov	x0, x3
  403564:	bl	40a670 <ferror@plt+0x7d90>
  403568:	b	4035a4 <ferror@plt+0xcc4>
  40356c:	ldr	x0, [sp, #72]
  403570:	ldr	x1, [x0, #8]
  403574:	ldr	x0, [sp, #72]
  403578:	ldr	d0, [x0, #24]
  40357c:	ldr	x3, [sp, #56]
  403580:	mov	x2, x1
  403584:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403588:	add	x1, x0, #0x938
  40358c:	ldr	x0, [sp, #24]
  403590:	bl	4028a0 <fprintf@plt>
  403594:	b	4035a4 <ferror@plt+0xcc4>
  403598:	nop
  40359c:	b	4035a4 <ferror@plt+0xcc4>
  4035a0:	nop
  4035a4:	ldr	x0, [sp, #72]
  4035a8:	ldr	x0, [x0]
  4035ac:	str	x0, [sp, #72]
  4035b0:	ldr	x0, [sp, #72]
  4035b4:	cmp	x0, #0x0
  4035b8:	b.ne	40347c <ferror@plt+0xb9c>  // b.any
  4035bc:	ldr	x0, [sp, #40]
  4035c0:	cmp	x0, #0x0
  4035c4:	b.eq	4035e0 <ferror@plt+0xd00>  // b.none
  4035c8:	ldr	x0, [sp, #40]
  4035cc:	bl	40a26c <ferror@plt+0x798c>
  4035d0:	ldr	x0, [sp, #40]
  4035d4:	bl	40a26c <ferror@plt+0x798c>
  4035d8:	add	x0, sp, #0x28
  4035dc:	bl	409f84 <ferror@plt+0x76a4>
  4035e0:	nop
  4035e4:	ldp	x29, x30, [sp], #80
  4035e8:	ret
  4035ec:	stp	x29, x30, [sp, #-80]!
  4035f0:	mov	x29, sp
  4035f4:	str	x0, [sp, #24]
  4035f8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4035fc:	add	x0, x0, #0xe9c
  403600:	ldr	w0, [x0]
  403604:	cmp	w0, #0x0
  403608:	b.eq	403618 <ferror@plt+0xd38>  // b.none
  40360c:	ldr	x0, [sp, #24]
  403610:	bl	409f30 <ferror@plt+0x7650>
  403614:	b	40361c <ferror@plt+0xd3c>
  403618:	mov	x0, #0x0                   	// #0
  40361c:	str	x0, [sp, #32]
  403620:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403624:	add	x0, x0, #0xea0
  403628:	ldr	x0, [x0]
  40362c:	str	x0, [sp, #64]
  403630:	ldr	x0, [sp, #32]
  403634:	cmp	x0, #0x0
  403638:	b.eq	40368c <ferror@plt+0xdac>  // b.none
  40363c:	ldr	x0, [sp, #32]
  403640:	bl	40a248 <ferror@plt+0x7968>
  403644:	ldr	x2, [sp, #32]
  403648:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40364c:	add	x0, x0, #0xf54
  403650:	ldr	w0, [x0]
  403654:	cmp	w0, #0x0
  403658:	cset	w0, ne  // ne = any
  40365c:	and	w0, w0, #0xff
  403660:	mov	w1, w0
  403664:	mov	x0, x2
  403668:	bl	40a008 <ferror@plt+0x7728>
  40366c:	ldr	x2, [sp, #32]
  403670:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403674:	add	x1, x0, #0xeb0
  403678:	mov	x0, x2
  40367c:	bl	40a118 <ferror@plt+0x7838>
  403680:	ldr	x0, [sp, #32]
  403684:	bl	40a248 <ferror@plt+0x7968>
  403688:	b	4036a4 <ferror@plt+0xdc4>
  40368c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403690:	add	x2, x0, #0xeb0
  403694:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403698:	add	x1, x0, #0x930
  40369c:	ldr	x0, [sp, #24]
  4036a0:	bl	4028a0 <fprintf@plt>
  4036a4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4036a8:	add	x0, x0, #0xe88
  4036ac:	ldr	x0, [x0]
  4036b0:	str	x0, [sp, #72]
  4036b4:	b	403838 <ferror@plt+0xf58>
  4036b8:	str	wzr, [sp, #60]
  4036bc:	ldr	x0, [sp, #72]
  4036c0:	ldr	x0, [x0, #16]
  4036c4:	str	x0, [sp, #48]
  4036c8:	ldr	x0, [sp, #64]
  4036cc:	str	x0, [sp, #40]
  4036d0:	b	403750 <ferror@plt+0xe70>
  4036d4:	ldr	x0, [sp, #40]
  4036d8:	ldr	x2, [x0, #8]
  4036dc:	ldr	x0, [sp, #72]
  4036e0:	ldr	x0, [x0, #8]
  4036e4:	mov	x1, x0
  4036e8:	mov	x0, x2
  4036ec:	bl	4025e0 <strcmp@plt>
  4036f0:	cmp	w0, #0x0
  4036f4:	b.ne	403744 <ferror@plt+0xe64>  // b.any
  4036f8:	ldr	x0, [sp, #40]
  4036fc:	ldr	x0, [x0, #16]
  403700:	ldr	x1, [sp, #48]
  403704:	cmp	x1, x0
  403708:	b.cs	403720 <ferror@plt+0xe40>  // b.hs, b.nlast
  40370c:	mov	w0, #0x1                   	// #1
  403710:	str	w0, [sp, #60]
  403714:	ldr	x0, [sp, #40]
  403718:	ldr	x0, [x0, #16]
  40371c:	str	x0, [sp, #48]
  403720:	ldr	x0, [sp, #40]
  403724:	ldr	x0, [x0, #16]
  403728:	ldr	x1, [sp, #48]
  40372c:	sub	x0, x1, x0
  403730:	str	x0, [sp, #48]
  403734:	ldr	x0, [sp, #40]
  403738:	ldr	x0, [x0]
  40373c:	str	x0, [sp, #64]
  403740:	b	40375c <ferror@plt+0xe7c>
  403744:	ldr	x0, [sp, #40]
  403748:	ldr	x0, [x0]
  40374c:	str	x0, [sp, #40]
  403750:	ldr	x0, [sp, #40]
  403754:	cmp	x0, #0x0
  403758:	b.ne	4036d4 <ferror@plt+0xdf4>  // b.any
  40375c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403760:	add	x0, x0, #0xe80
  403764:	ldr	w0, [x0]
  403768:	cmp	w0, #0x0
  40376c:	b.ne	40378c <ferror@plt+0xeac>  // b.any
  403770:	ldr	x0, [sp, #48]
  403774:	cmp	x0, #0x0
  403778:	b.ne	40378c <ferror@plt+0xeac>  // b.any
  40377c:	ldr	x0, [sp, #72]
  403780:	ldr	d0, [x0, #24]
  403784:	fcmp	d0, #0.0
  403788:	b.eq	403820 <ferror@plt+0xf40>  // b.none
  40378c:	ldr	x0, [sp, #72]
  403790:	ldr	x0, [x0, #8]
  403794:	bl	402c30 <ferror@plt+0x350>
  403798:	cmp	w0, #0x0
  40379c:	b.eq	403828 <ferror@plt+0xf48>  // b.none
  4037a0:	ldr	x0, [sp, #32]
  4037a4:	cmp	x0, #0x0
  4037a8:	b.eq	4037d0 <ferror@plt+0xef0>  // b.none
  4037ac:	ldr	x3, [sp, #32]
  4037b0:	ldr	x0, [sp, #72]
  4037b4:	ldr	x0, [x0, #8]
  4037b8:	ldr	x1, [sp, #48]
  4037bc:	mov	w2, w1
  4037c0:	mov	x1, x0
  4037c4:	mov	x0, x3
  4037c8:	bl	40a670 <ferror@plt+0x7d90>
  4037cc:	b	40382c <ferror@plt+0xf4c>
  4037d0:	ldr	x0, [sp, #72]
  4037d4:	ldr	x1, [x0, #8]
  4037d8:	ldr	x0, [sp, #72]
  4037dc:	ldr	d0, [x0, #24]
  4037e0:	ldr	w0, [sp, #60]
  4037e4:	cmp	w0, #0x0
  4037e8:	b.eq	4037f8 <ferror@plt+0xf18>  // b.none
  4037ec:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4037f0:	add	x0, x0, #0x950
  4037f4:	b	403800 <ferror@plt+0xf20>
  4037f8:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4037fc:	add	x0, x0, #0x960
  403800:	mov	x4, x0
  403804:	ldr	x3, [sp, #48]
  403808:	mov	x2, x1
  40380c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403810:	add	x1, x0, #0x968
  403814:	ldr	x0, [sp, #24]
  403818:	bl	4028a0 <fprintf@plt>
  40381c:	b	40382c <ferror@plt+0xf4c>
  403820:	nop
  403824:	b	40382c <ferror@plt+0xf4c>
  403828:	nop
  40382c:	ldr	x0, [sp, #72]
  403830:	ldr	x0, [x0]
  403834:	str	x0, [sp, #72]
  403838:	ldr	x0, [sp, #72]
  40383c:	cmp	x0, #0x0
  403840:	b.ne	4036b8 <ferror@plt+0xdd8>  // b.any
  403844:	ldr	x0, [sp, #32]
  403848:	cmp	x0, #0x0
  40384c:	b.eq	403868 <ferror@plt+0xf88>  // b.none
  403850:	ldr	x0, [sp, #32]
  403854:	bl	40a26c <ferror@plt+0x798c>
  403858:	ldr	x0, [sp, #32]
  40385c:	bl	40a26c <ferror@plt+0x798c>
  403860:	add	x0, sp, #0x20
  403864:	bl	409f84 <ferror@plt+0x76a4>
  403868:	nop
  40386c:	ldp	x29, x30, [sp], #80
  403870:	ret
  403874:	sub	sp, sp, #0x10
  403878:	str	w0, [sp, #12]
  40387c:	nop
  403880:	add	sp, sp, #0x10
  403884:	ret
  403888:	stp	x29, x30, [sp, #-96]!
  40388c:	mov	x29, sp
  403890:	str	w0, [sp, #28]
  403894:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403898:	add	x0, x0, #0xe88
  40389c:	ldr	x0, [x0]
  4038a0:	str	x0, [sp, #88]
  4038a4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4038a8:	add	x0, x0, #0xe88
  4038ac:	str	xzr, [x0]
  4038b0:	bl	403360 <ferror@plt+0xa80>
  4038b4:	bl	403314 <ferror@plt+0xa34>
  4038b8:	bl	4032c8 <ferror@plt+0x9e8>
  4038bc:	bl	40327c <ferror@plt+0x99c>
  4038c0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4038c4:	add	x0, x0, #0xe88
  4038c8:	ldr	x0, [x0]
  4038cc:	str	x0, [sp, #80]
  4038d0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4038d4:	add	x0, x0, #0xe88
  4038d8:	ldr	x1, [sp, #88]
  4038dc:	str	x1, [x0]
  4038e0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4038e4:	add	x0, x0, #0xe88
  4038e8:	ldr	x0, [x0]
  4038ec:	str	x0, [sp, #88]
  4038f0:	b	403ad8 <ferror@plt+0x11f8>
  4038f4:	ldr	x0, [sp, #80]
  4038f8:	str	x0, [sp, #72]
  4038fc:	b	403ac0 <ferror@plt+0x11e0>
  403900:	ldr	x0, [sp, #72]
  403904:	ldr	x2, [x0, #8]
  403908:	ldr	x0, [sp, #88]
  40390c:	ldr	x0, [x0, #8]
  403910:	mov	x1, x0
  403914:	mov	x0, x2
  403918:	bl	4025e0 <strcmp@plt>
  40391c:	cmp	w0, #0x0
  403920:	b.ne	403ab4 <ferror@plt+0x11d4>  // b.any
  403924:	ldr	x0, [sp, #72]
  403928:	ldr	x1, [x0, #16]
  40392c:	ldr	x0, [sp, #88]
  403930:	ldr	x0, [x0, #16]
  403934:	sub	x0, x1, x0
  403938:	str	x0, [sp, #64]
  40393c:	ldr	x0, [sp, #72]
  403940:	ldr	x1, [x0, #16]
  403944:	ldr	x0, [sp, #88]
  403948:	str	x1, [x0, #16]
  40394c:	ldr	d0, [sp, #64]
  403950:	ucvtf	d0, d0
  403954:	mov	x0, #0x400000000000        	// #70368744177664
  403958:	movk	x0, #0x408f, lsl #48
  40395c:	fmov	d1, x0
  403960:	fmul	d1, d0, d1
  403964:	ldr	w0, [sp, #28]
  403968:	scvtf	d0, w0
  40396c:	fdiv	d0, d1, d0
  403970:	str	d0, [sp, #56]
  403974:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403978:	add	x0, x0, #0xf44
  40397c:	ldr	w0, [x0]
  403980:	ldr	w1, [sp, #28]
  403984:	cmp	w1, w0
  403988:	b.lt	4039c4 <ferror@plt+0x10e4>  // b.tstop
  40398c:	ldr	x0, [sp, #88]
  403990:	ldr	d1, [x0, #24]
  403994:	ldr	x0, [sp, #88]
  403998:	ldr	d0, [x0, #24]
  40399c:	ldr	d2, [sp, #56]
  4039a0:	fsub	d2, d2, d0
  4039a4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4039a8:	add	x0, x0, #0xf30
  4039ac:	ldr	d0, [x0]
  4039b0:	fmul	d0, d2, d0
  4039b4:	fadd	d0, d1, d0
  4039b8:	ldr	x0, [sp, #88]
  4039bc:	str	d0, [x0, #24]
  4039c0:	b	403a80 <ferror@plt+0x11a0>
  4039c4:	ldr	w0, [sp, #28]
  4039c8:	cmp	w0, #0x3e7
  4039cc:	b.le	403a80 <ferror@plt+0x11a0>
  4039d0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4039d4:	add	x0, x0, #0xea8
  4039d8:	ldr	w0, [x0]
  4039dc:	ldr	w1, [sp, #28]
  4039e0:	cmp	w1, w0
  4039e4:	b.lt	4039f8 <ferror@plt+0x1118>  // b.tstop
  4039e8:	ldr	x0, [sp, #88]
  4039ec:	ldr	d0, [sp, #56]
  4039f0:	str	d0, [x0, #24]
  4039f4:	b	403a80 <ferror@plt+0x11a0>
  4039f8:	ldr	w0, [sp, #28]
  4039fc:	scvtf	d1, w0
  403a00:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403a04:	add	x0, x0, #0xf30
  403a08:	ldr	d0, [x0]
  403a0c:	fmul	d1, d1, d0
  403a10:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403a14:	add	x0, x0, #0xf44
  403a18:	ldr	w0, [x0]
  403a1c:	scvtf	d0, w0
  403a20:	fdiv	d0, d1, d0
  403a24:	str	d0, [sp, #48]
  403a28:	ldr	x0, [sp, #88]
  403a2c:	ldr	d1, [x0, #24]
  403a30:	ldr	x0, [sp, #88]
  403a34:	ldr	d0, [x0, #24]
  403a38:	ldr	d2, [sp, #56]
  403a3c:	fsub	d2, d2, d0
  403a40:	ldr	d0, [sp, #48]
  403a44:	fmul	d0, d2, d0
  403a48:	fadd	d0, d1, d0
  403a4c:	ldr	x0, [sp, #88]
  403a50:	str	d0, [x0, #24]
  403a54:	b	403a80 <ferror@plt+0x11a0>
  403a58:	ldr	x0, [sp, #80]
  403a5c:	str	x0, [sp, #40]
  403a60:	ldr	x0, [sp, #80]
  403a64:	ldr	x0, [x0]
  403a68:	str	x0, [sp, #80]
  403a6c:	ldr	x0, [sp, #40]
  403a70:	ldr	x0, [x0, #8]
  403a74:	bl	402650 <free@plt>
  403a78:	ldr	x0, [sp, #40]
  403a7c:	bl	402650 <free@plt>
  403a80:	ldr	x1, [sp, #80]
  403a84:	ldr	x0, [sp, #72]
  403a88:	cmp	x1, x0
  403a8c:	b.ne	403a58 <ferror@plt+0x1178>  // b.any
  403a90:	ldr	x0, [sp, #72]
  403a94:	ldr	x0, [x0]
  403a98:	str	x0, [sp, #80]
  403a9c:	ldr	x0, [sp, #72]
  403aa0:	ldr	x0, [x0, #8]
  403aa4:	bl	402650 <free@plt>
  403aa8:	ldr	x0, [sp, #72]
  403aac:	bl	402650 <free@plt>
  403ab0:	b	403acc <ferror@plt+0x11ec>
  403ab4:	ldr	x0, [sp, #72]
  403ab8:	ldr	x0, [x0]
  403abc:	str	x0, [sp, #72]
  403ac0:	ldr	x0, [sp, #72]
  403ac4:	cmp	x0, #0x0
  403ac8:	b.ne	403900 <ferror@plt+0x1020>  // b.any
  403acc:	ldr	x0, [sp, #88]
  403ad0:	ldr	x0, [x0]
  403ad4:	str	x0, [sp, #88]
  403ad8:	ldr	x0, [sp, #88]
  403adc:	cmp	x0, #0x0
  403ae0:	b.ne	4038f4 <ferror@plt+0x1014>  // b.any
  403ae4:	nop
  403ae8:	nop
  403aec:	ldp	x29, x30, [sp], #96
  403af0:	ret
  403af4:	stp	x29, x30, [sp, #-128]!
  403af8:	mov	x29, sp
  403afc:	str	x19, [sp, #16]
  403b00:	str	w0, [sp, #44]
  403b04:	stp	xzr, xzr, [sp, #88]
  403b08:	ldr	w0, [sp, #44]
  403b0c:	str	w0, [sp, #80]
  403b10:	mov	w0, #0x1                   	// #1
  403b14:	strh	w0, [sp, #86]
  403b18:	ldrsh	w0, [sp, #86]
  403b1c:	strh	w0, [sp, #84]
  403b20:	bl	4023d0 <getpid@plt>
  403b24:	mov	w19, w0
  403b28:	bl	4024c0 <random@plt>
  403b2c:	mov	x3, x0
  403b30:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403b34:	add	x0, x0, #0xf44
  403b38:	ldr	w0, [x0]
  403b3c:	mov	w1, #0x4dd3                	// #19923
  403b40:	movk	w1, #0x1062, lsl #16
  403b44:	smull	x1, w0, w1
  403b48:	lsr	x1, x1, #32
  403b4c:	asr	w1, w1, #6
  403b50:	asr	w0, w0, #31
  403b54:	sub	w2, w1, w0
  403b58:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403b5c:	add	x0, x0, #0xea8
  403b60:	ldr	w0, [x0]
  403b64:	mov	w1, #0x4dd3                	// #19923
  403b68:	movk	w1, #0x1062, lsl #16
  403b6c:	smull	x1, w0, w1
  403b70:	lsr	x1, x1, #32
  403b74:	asr	w1, w1, #6
  403b78:	asr	w0, w0, #31
  403b7c:	sub	w0, w1, w0
  403b80:	mov	w5, w0
  403b84:	mov	w4, w2
  403b88:	mov	w2, w19
  403b8c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403b90:	add	x1, x0, #0x980
  403b94:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403b98:	add	x0, x0, #0xeb0
  403b9c:	bl	402300 <sprintf@plt>
  403ba0:	bl	403360 <ferror@plt+0xa80>
  403ba4:	bl	403314 <ferror@plt+0xa34>
  403ba8:	bl	4032c8 <ferror@plt+0x9e8>
  403bac:	bl	40327c <ferror@plt+0x99c>
  403bb0:	add	x0, sp, #0x38
  403bb4:	mov	x1, #0x0                   	// #0
  403bb8:	bl	4024a0 <gettimeofday@plt>
  403bbc:	ldr	x1, [sp, #56]
  403bc0:	ldr	x0, [sp, #88]
  403bc4:	sub	x1, x1, x0
  403bc8:	mov	x0, x1
  403bcc:	lsl	x0, x0, #5
  403bd0:	sub	x0, x0, x1
  403bd4:	lsl	x0, x0, #2
  403bd8:	add	x0, x0, x1
  403bdc:	lsl	x0, x0, #3
  403be0:	mov	x2, x0
  403be4:	ldr	x1, [sp, #64]
  403be8:	ldr	x0, [sp, #96]
  403bec:	sub	x0, x1, x0
  403bf0:	mov	x1, #0xf7cf                	// #63439
  403bf4:	movk	x1, #0xe353, lsl #16
  403bf8:	movk	x1, #0x9ba5, lsl #32
  403bfc:	movk	x1, #0x20c4, lsl #48
  403c00:	smulh	x1, x0, x1
  403c04:	asr	x1, x1, #7
  403c08:	asr	x0, x0, #63
  403c0c:	sub	x0, x1, x0
  403c10:	add	x0, x2, x0
  403c14:	str	x0, [sp, #120]
  403c18:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403c1c:	add	x0, x0, #0xf44
  403c20:	ldr	w0, [x0]
  403c24:	sxtw	x0, w0
  403c28:	ldr	x1, [sp, #120]
  403c2c:	cmp	x1, x0
  403c30:	b.lt	403c48 <ferror@plt+0x1368>  // b.tstop
  403c34:	ldr	x0, [sp, #120]
  403c38:	bl	403888 <ferror@plt+0xfa8>
  403c3c:	ldp	x0, x1, [sp, #56]
  403c40:	stp	x0, x1, [sp, #88]
  403c44:	str	xzr, [sp, #120]
  403c48:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403c4c:	add	x0, x0, #0xf44
  403c50:	ldr	w0, [x0]
  403c54:	mov	w1, w0
  403c58:	ldr	x0, [sp, #120]
  403c5c:	sub	w0, w1, w0
  403c60:	mov	w1, w0
  403c64:	add	x0, sp, #0x50
  403c68:	mov	w2, w1
  403c6c:	mov	x1, #0x1                   	// #1
  403c70:	bl	402420 <poll@plt>
  403c74:	cmp	w0, #0x0
  403c78:	b.le	403d6c <ferror@plt+0x148c>
  403c7c:	ldrsh	w0, [sp, #86]
  403c80:	and	w0, w0, #0xffff
  403c84:	and	w0, w0, #0x1
  403c88:	cmp	w0, #0x0
  403c8c:	b.eq	403d6c <ferror@plt+0x148c>  // b.none
  403c90:	mov	x0, #0x0                   	// #0
  403c94:	mov	x2, #0x0                   	// #0
  403c98:	mov	x1, x0
  403c9c:	ldr	w0, [sp, #44]
  403ca0:	bl	4024b0 <accept@plt>
  403ca4:	str	w0, [sp, #116]
  403ca8:	ldr	w0, [sp, #116]
  403cac:	cmp	w0, #0x0
  403cb0:	b.lt	403d6c <ferror@plt+0x148c>  // b.tstop
  403cb4:	adrp	x0, 424000 <ferror@plt+0x21720>
  403cb8:	add	x0, x0, #0x434
  403cbc:	ldr	w0, [x0]
  403cc0:	cmp	w0, #0x4
  403cc4:	b.le	403cd4 <ferror@plt+0x13f4>
  403cc8:	ldr	w0, [sp, #116]
  403ccc:	bl	402560 <close@plt>
  403cd0:	b	403d6c <ferror@plt+0x148c>
  403cd4:	bl	402350 <fork@plt>
  403cd8:	str	w0, [sp, #112]
  403cdc:	ldr	w0, [sp, #112]
  403ce0:	cmp	w0, #0x0
  403ce4:	b.eq	403d1c <ferror@plt+0x143c>  // b.none
  403ce8:	ldr	w0, [sp, #112]
  403cec:	cmp	w0, #0x0
  403cf0:	b.le	403d10 <ferror@plt+0x1430>
  403cf4:	adrp	x0, 424000 <ferror@plt+0x21720>
  403cf8:	add	x0, x0, #0x434
  403cfc:	ldr	w0, [x0]
  403d00:	add	w1, w0, #0x1
  403d04:	adrp	x0, 424000 <ferror@plt+0x21720>
  403d08:	add	x0, x0, #0x434
  403d0c:	str	w1, [x0]
  403d10:	ldr	w0, [sp, #116]
  403d14:	bl	402560 <close@plt>
  403d18:	b	403d6c <ferror@plt+0x148c>
  403d1c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403d20:	add	x1, x0, #0x9b0
  403d24:	ldr	w0, [sp, #116]
  403d28:	bl	402490 <fdopen@plt>
  403d2c:	str	x0, [sp, #104]
  403d30:	ldr	x0, [sp, #104]
  403d34:	cmp	x0, #0x0
  403d38:	b.eq	403d48 <ferror@plt+0x1468>  // b.none
  403d3c:	mov	w1, #0x0                   	// #0
  403d40:	ldr	x0, [sp, #104]
  403d44:	bl	4033ac <ferror@plt+0xacc>
  403d48:	mov	w0, #0x0                   	// #0
  403d4c:	bl	402230 <exit@plt>
  403d50:	adrp	x0, 424000 <ferror@plt+0x21720>
  403d54:	add	x0, x0, #0x434
  403d58:	ldr	w0, [x0]
  403d5c:	sub	w1, w0, #0x1
  403d60:	adrp	x0, 424000 <ferror@plt+0x21720>
  403d64:	add	x0, x0, #0x434
  403d68:	str	w1, [x0]
  403d6c:	adrp	x0, 424000 <ferror@plt+0x21720>
  403d70:	add	x0, x0, #0x434
  403d74:	ldr	w0, [x0]
  403d78:	cmp	w0, #0x0
  403d7c:	b.eq	403bb0 <ferror@plt+0x12d0>  // b.none
  403d80:	add	x0, sp, #0x4c
  403d84:	mov	w2, #0x1                   	// #1
  403d88:	mov	x1, x0
  403d8c:	mov	w0, #0xffffffff            	// #-1
  403d90:	bl	402880 <waitpid@plt>
  403d94:	cmp	w0, #0x0
  403d98:	b.gt	403d50 <ferror@plt+0x1470>
  403d9c:	b	403bb0 <ferror@plt+0x12d0>
  403da0:	stp	x29, x30, [sp, #-80]!
  403da4:	mov	x29, sp
  403da8:	str	x19, [sp, #16]
  403dac:	str	w0, [sp, #44]
  403db0:	mov	w0, #0xc                   	// #12
  403db4:	str	w0, [sp, #60]
  403db8:	add	x1, sp, #0x3c
  403dbc:	add	x0, sp, #0x40
  403dc0:	mov	x4, x1
  403dc4:	mov	x3, x0
  403dc8:	mov	w2, #0x11                  	// #17
  403dcc:	mov	w1, #0x1                   	// #1
  403dd0:	ldr	w0, [sp, #44]
  403dd4:	bl	402740 <getsockopt@plt>
  403dd8:	cmp	w0, #0x0
  403ddc:	b.ne	403dec <ferror@plt+0x150c>  // b.any
  403de0:	ldr	w0, [sp, #60]
  403de4:	cmp	w0, #0xb
  403de8:	b.hi	403df4 <ferror@plt+0x1514>  // b.pmore
  403dec:	mov	w0, #0xffffffff            	// #-1
  403df0:	b	403e1c <ferror@plt+0x153c>
  403df4:	ldr	w19, [sp, #68]
  403df8:	bl	402310 <getuid@plt>
  403dfc:	cmp	w19, w0
  403e00:	b.eq	403e10 <ferror@plt+0x1530>  // b.none
  403e04:	ldr	w0, [sp, #68]
  403e08:	cmp	w0, #0x0
  403e0c:	b.ne	403e18 <ferror@plt+0x1538>  // b.any
  403e10:	mov	w0, #0x0                   	// #0
  403e14:	b	403e1c <ferror@plt+0x153c>
  403e18:	mov	w0, #0xffffffff            	// #-1
  403e1c:	ldr	x19, [sp, #16]
  403e20:	ldp	x29, x30, [sp], #80
  403e24:	ret
  403e28:	stp	x29, x30, [sp, #-16]!
  403e2c:	mov	x29, sp
  403e30:	adrp	x0, 424000 <ferror@plt+0x21720>
  403e34:	add	x0, x0, #0x410
  403e38:	ldr	x0, [x0]
  403e3c:	mov	x3, x0
  403e40:	mov	x2, #0x1dd                 	// #477
  403e44:	mov	x1, #0x1                   	// #1
  403e48:	adrp	x0, 40f000 <ferror@plt+0xc720>
  403e4c:	add	x0, x0, #0x9b8
  403e50:	bl	4026d0 <fwrite@plt>
  403e54:	mov	w0, #0xffffffff            	// #-1
  403e58:	bl	402230 <exit@plt>
  403e5c:	stp	x29, x30, [sp, #-336]!
  403e60:	mov	x29, sp
  403e64:	str	x19, [sp, #16]
  403e68:	str	w0, [sp, #44]
  403e6c:	str	x1, [sp, #32]
  403e70:	str	xzr, [sp, #320]
  403e74:	b	4040b0 <ferror@plt+0x17d0>
  403e78:	ldr	w0, [sp, #316]
  403e7c:	cmp	w0, #0x7a
  403e80:	b.eq	403f6c <ferror@plt+0x168c>  // b.none
  403e84:	ldr	w0, [sp, #316]
  403e88:	cmp	w0, #0x7a
  403e8c:	b.gt	4040ac <ferror@plt+0x17cc>
  403e90:	ldr	w0, [sp, #316]
  403e94:	cmp	w0, #0x76
  403e98:	b.eq	404090 <ferror@plt+0x17b0>  // b.none
  403e9c:	ldr	w0, [sp, #316]
  403ea0:	cmp	w0, #0x76
  403ea4:	b.gt	4040ac <ferror@plt+0x17cc>
  403ea8:	ldr	w0, [sp, #316]
  403eac:	cmp	w0, #0x74
  403eb0:	b.eq	403ffc <ferror@plt+0x171c>  // b.none
  403eb4:	ldr	w0, [sp, #316]
  403eb8:	cmp	w0, #0x74
  403ebc:	b.gt	4040ac <ferror@plt+0x17cc>
  403ec0:	ldr	w0, [sp, #316]
  403ec4:	cmp	w0, #0x73
  403ec8:	b.eq	403fa8 <ferror@plt+0x16c8>  // b.none
  403ecc:	ldr	w0, [sp, #316]
  403ed0:	cmp	w0, #0x73
  403ed4:	b.gt	4040ac <ferror@plt+0x17cc>
  403ed8:	ldr	w0, [sp, #316]
  403edc:	cmp	w0, #0x72
  403ee0:	b.eq	403f80 <ferror@plt+0x16a0>  // b.none
  403ee4:	ldr	w0, [sp, #316]
  403ee8:	cmp	w0, #0x72
  403eec:	b.gt	4040ac <ferror@plt+0x17cc>
  403ef0:	ldr	w0, [sp, #316]
  403ef4:	cmp	w0, #0x70
  403ef8:	b.eq	40407c <ferror@plt+0x179c>  // b.none
  403efc:	ldr	w0, [sp, #316]
  403f00:	cmp	w0, #0x70
  403f04:	b.gt	4040ac <ferror@plt+0x17cc>
  403f08:	ldr	w0, [sp, #316]
  403f0c:	cmp	w0, #0x6e
  403f10:	b.eq	403fbc <ferror@plt+0x16dc>  // b.none
  403f14:	ldr	w0, [sp, #316]
  403f18:	cmp	w0, #0x6e
  403f1c:	b.gt	4040ac <ferror@plt+0x17cc>
  403f20:	ldr	w0, [sp, #316]
  403f24:	cmp	w0, #0x6a
  403f28:	b.eq	404068 <ferror@plt+0x1788>  // b.none
  403f2c:	ldr	w0, [sp, #316]
  403f30:	cmp	w0, #0x6a
  403f34:	b.gt	4040ac <ferror@plt+0x17cc>
  403f38:	ldr	w0, [sp, #316]
  403f3c:	cmp	w0, #0x64
  403f40:	b.eq	403fd0 <ferror@plt+0x16f0>  // b.none
  403f44:	ldr	w0, [sp, #316]
  403f48:	cmp	w0, #0x64
  403f4c:	b.gt	4040ac <ferror@plt+0x17cc>
  403f50:	ldr	w0, [sp, #316]
  403f54:	cmp	w0, #0x56
  403f58:	b.eq	404090 <ferror@plt+0x17b0>  // b.none
  403f5c:	ldr	w0, [sp, #316]
  403f60:	cmp	w0, #0x61
  403f64:	b.eq	403f94 <ferror@plt+0x16b4>  // b.none
  403f68:	b	4040ac <ferror@plt+0x17cc>
  403f6c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403f70:	add	x0, x0, #0xe80
  403f74:	mov	w1, #0x1                   	// #1
  403f78:	str	w1, [x0]
  403f7c:	b	4040b0 <ferror@plt+0x17d0>
  403f80:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403f84:	add	x0, x0, #0xe98
  403f88:	mov	w1, #0x1                   	// #1
  403f8c:	str	w1, [x0]
  403f90:	b	4040b0 <ferror@plt+0x17d0>
  403f94:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403f98:	add	x0, x0, #0xf40
  403f9c:	mov	w1, #0x1                   	// #1
  403fa0:	str	w1, [x0]
  403fa4:	b	4040b0 <ferror@plt+0x17d0>
  403fa8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403fac:	add	x0, x0, #0xe84
  403fb0:	mov	w1, #0x1                   	// #1
  403fb4:	str	w1, [x0]
  403fb8:	b	4040b0 <ferror@plt+0x17d0>
  403fbc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403fc0:	add	x0, x0, #0xe90
  403fc4:	mov	w1, #0x1                   	// #1
  403fc8:	str	w1, [x0]
  403fcc:	b	4040b0 <ferror@plt+0x17d0>
  403fd0:	adrp	x0, 424000 <ferror@plt+0x21720>
  403fd4:	add	x0, x0, #0x418
  403fd8:	ldr	x0, [x0]
  403fdc:	bl	4023c0 <atoi@plt>
  403fe0:	mov	w1, w0
  403fe4:	mov	w0, #0x3e8                 	// #1000
  403fe8:	mul	w1, w1, w0
  403fec:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  403ff0:	add	x0, x0, #0xf44
  403ff4:	str	w1, [x0]
  403ff8:	b	4040b0 <ferror@plt+0x17d0>
  403ffc:	adrp	x0, 424000 <ferror@plt+0x21720>
  404000:	add	x0, x0, #0x418
  404004:	ldr	x3, [x0]
  404008:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40400c:	add	x2, x0, #0xea8
  404010:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404014:	add	x1, x0, #0xd88
  404018:	mov	x0, x3
  40401c:	bl	4027e0 <__isoc99_sscanf@plt>
  404020:	cmp	w0, #0x1
  404024:	b.ne	40403c <ferror@plt+0x175c>  // b.any
  404028:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40402c:	add	x0, x0, #0xea8
  404030:	ldr	w0, [x0]
  404034:	cmp	w0, #0x0
  404038:	b.gt	4040b0 <ferror@plt+0x17d0>
  40403c:	adrp	x0, 424000 <ferror@plt+0x21720>
  404040:	add	x0, x0, #0x410
  404044:	ldr	x0, [x0]
  404048:	mov	x3, x0
  40404c:	mov	x2, #0x25                  	// #37
  404050:	mov	x1, #0x1                   	// #1
  404054:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404058:	add	x0, x0, #0xd90
  40405c:	bl	4026d0 <fwrite@plt>
  404060:	mov	w0, #0xffffffff            	// #-1
  404064:	bl	402230 <exit@plt>
  404068:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40406c:	add	x0, x0, #0xe9c
  404070:	mov	w1, #0x1                   	// #1
  404074:	str	w1, [x0]
  404078:	b	4040b0 <ferror@plt+0x17d0>
  40407c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404080:	add	x0, x0, #0xf54
  404084:	mov	w1, #0x1                   	// #1
  404088:	str	w1, [x0]
  40408c:	b	4040b0 <ferror@plt+0x17d0>
  404090:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404094:	add	x1, x0, #0x7e8
  404098:	adrp	x0, 40f000 <ferror@plt+0xc720>
  40409c:	add	x0, x0, #0xdb8
  4040a0:	bl	402820 <printf@plt>
  4040a4:	mov	w0, #0x0                   	// #0
  4040a8:	bl	402230 <exit@plt>
  4040ac:	bl	403e28 <ferror@plt+0x1548>
  4040b0:	mov	x4, #0x0                   	// #0
  4040b4:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4040b8:	add	x3, x0, #0xc08
  4040bc:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4040c0:	add	x2, x0, #0xdd8
  4040c4:	ldr	x1, [sp, #32]
  4040c8:	ldr	w0, [sp, #44]
  4040cc:	bl	4025d0 <getopt_long@plt>
  4040d0:	str	w0, [sp, #316]
  4040d4:	ldr	w0, [sp, #316]
  4040d8:	cmn	w0, #0x1
  4040dc:	b.ne	403e78 <ferror@plt+0x1598>  // b.any
  4040e0:	adrp	x0, 424000 <ferror@plt+0x21720>
  4040e4:	add	x0, x0, #0x420
  4040e8:	ldr	w0, [x0]
  4040ec:	ldr	w1, [sp, #44]
  4040f0:	sub	w0, w1, w0
  4040f4:	str	w0, [sp, #44]
  4040f8:	adrp	x0, 424000 <ferror@plt+0x21720>
  4040fc:	add	x0, x0, #0x420
  404100:	ldr	w0, [x0]
  404104:	sxtw	x0, w0
  404108:	lsl	x0, x0, #3
  40410c:	ldr	x1, [sp, #32]
  404110:	add	x0, x1, x0
  404114:	str	x0, [sp, #32]
  404118:	mov	w0, #0x1                   	// #1
  40411c:	strh	w0, [sp, #184]
  404120:	strb	wzr, [sp, #186]
  404124:	add	x0, sp, #0xb8
  404128:	add	x19, x0, #0x2
  40412c:	add	x19, x19, #0x1
  404130:	bl	402310 <getuid@plt>
  404134:	mov	w2, w0
  404138:	adrp	x0, 40f000 <ferror@plt+0xc720>
  40413c:	add	x1, x0, #0xde8
  404140:	mov	x0, x19
  404144:	bl	402300 <sprintf@plt>
  404148:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40414c:	add	x0, x0, #0xf44
  404150:	ldr	w0, [x0]
  404154:	cmp	w0, #0x0
  404158:	b.le	4042ec <ferror@plt+0x1a0c>
  40415c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404160:	add	x0, x0, #0xea8
  404164:	ldr	w0, [x0]
  404168:	cmp	w0, #0x0
  40416c:	b.ne	404180 <ferror@plt+0x18a0>  // b.any
  404170:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404174:	add	x0, x0, #0xea8
  404178:	mov	w1, #0x3c                  	// #60
  40417c:	str	w1, [x0]
  404180:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404184:	add	x0, x0, #0xea8
  404188:	ldr	w1, [x0]
  40418c:	mov	w0, #0x3e8                 	// #1000
  404190:	mul	w1, w1, w0
  404194:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404198:	add	x0, x0, #0xea8
  40419c:	str	w1, [x0]
  4041a0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4041a4:	add	x0, x0, #0xf44
  4041a8:	ldr	w0, [x0]
  4041ac:	scvtf	d0, w0
  4041b0:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4041b4:	ldr	d1, [x0, #4056]
  4041b8:	fmul	d1, d0, d1
  4041bc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4041c0:	add	x0, x0, #0xea8
  4041c4:	ldr	w0, [x0]
  4041c8:	scvtf	d0, w0
  4041cc:	fdiv	d0, d1, d0
  4041d0:	bl	4028c0 <exp@plt>
  4041d4:	fmov	d1, d0
  4041d8:	fmov	d0, #1.000000000000000000e+00
  4041dc:	fdiv	d0, d0, d1
  4041e0:	fmov	d1, #1.000000000000000000e+00
  4041e4:	fsub	d0, d1, d0
  4041e8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4041ec:	add	x0, x0, #0xf30
  4041f0:	str	d0, [x0]
  4041f4:	mov	w2, #0x0                   	// #0
  4041f8:	mov	w1, #0x1                   	// #1
  4041fc:	mov	w0, #0x1                   	// #1
  404200:	bl	4026f0 <socket@plt>
  404204:	str	w0, [sp, #312]
  404208:	ldr	w0, [sp, #312]
  40420c:	cmp	w0, #0x0
  404210:	b.ge	404228 <ferror@plt+0x1948>  // b.tcont
  404214:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404218:	add	x0, x0, #0xdf0
  40421c:	bl	402240 <perror@plt>
  404220:	mov	w0, #0xffffffff            	// #-1
  404224:	bl	402230 <exit@plt>
  404228:	add	x0, sp, #0xb8
  40422c:	mov	x19, x0
  404230:	add	x0, sp, #0xb8
  404234:	add	x0, x0, #0x2
  404238:	add	x0, x0, #0x1
  40423c:	bl	402220 <strlen@plt>
  404240:	add	w0, w0, #0x3
  404244:	mov	w2, w0
  404248:	mov	x1, x19
  40424c:	ldr	w0, [sp, #312]
  404250:	bl	4022d0 <bind@plt>
  404254:	cmp	w0, #0x0
  404258:	b.ge	404270 <ferror@plt+0x1990>  // b.tcont
  40425c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404260:	add	x0, x0, #0xe00
  404264:	bl	402240 <perror@plt>
  404268:	mov	w0, #0xffffffff            	// #-1
  40426c:	bl	402230 <exit@plt>
  404270:	mov	w1, #0x5                   	// #5
  404274:	ldr	w0, [sp, #312]
  404278:	bl	402260 <listen@plt>
  40427c:	cmp	w0, #0x0
  404280:	b.ge	404298 <ferror@plt+0x19b8>  // b.tcont
  404284:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404288:	add	x0, x0, #0xe10
  40428c:	bl	402240 <perror@plt>
  404290:	mov	w0, #0xffffffff            	// #-1
  404294:	bl	402230 <exit@plt>
  404298:	mov	w1, #0x0                   	// #0
  40429c:	mov	w0, #0x0                   	// #0
  4042a0:	bl	402290 <daemon@plt>
  4042a4:	cmp	w0, #0x0
  4042a8:	b.eq	4042c0 <ferror@plt+0x19e0>  // b.none
  4042ac:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4042b0:	add	x0, x0, #0xe20
  4042b4:	bl	402240 <perror@plt>
  4042b8:	mov	w0, #0xffffffff            	// #-1
  4042bc:	bl	402230 <exit@plt>
  4042c0:	mov	x1, #0x1                   	// #1
  4042c4:	mov	w0, #0xd                   	// #13
  4042c8:	bl	402390 <signal@plt>
  4042cc:	adrp	x0, 403000 <ferror@plt+0x720>
  4042d0:	add	x1, x0, #0x874
  4042d4:	mov	w0, #0x11                  	// #17
  4042d8:	bl	402390 <signal@plt>
  4042dc:	ldr	w0, [sp, #312]
  4042e0:	bl	403af4 <ferror@plt+0x1214>
  4042e4:	mov	w0, #0x0                   	// #0
  4042e8:	bl	402230 <exit@plt>
  4042ec:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4042f0:	add	x0, x0, #0xf38
  4042f4:	ldr	x1, [sp, #32]
  4042f8:	str	x1, [x0]
  4042fc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404300:	add	x0, x0, #0xeac
  404304:	ldr	w1, [sp, #44]
  404308:	str	w1, [x0]
  40430c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404310:	add	x0, x0, #0xe30
  404314:	bl	402850 <getenv@plt>
  404318:	str	x0, [sp, #328]
  40431c:	ldr	x0, [sp, #328]
  404320:	cmp	x0, #0x0
  404324:	b.ne	40434c <ferror@plt+0x1a6c>  // b.any
  404328:	mov	x0, #0x80                  	// #128
  40432c:	bl	402400 <malloc@plt>
  404330:	str	x0, [sp, #328]
  404334:	bl	402310 <getuid@plt>
  404338:	mov	w2, w0
  40433c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404340:	add	x1, x0, #0xe40
  404344:	ldr	x0, [sp, #328]
  404348:	bl	402300 <sprintf@plt>
  40434c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404350:	add	x0, x0, #0xe98
  404354:	ldr	w0, [x0]
  404358:	cmp	w0, #0x0
  40435c:	b.eq	404368 <ferror@plt+0x1a88>  // b.none
  404360:	ldr	x0, [sp, #328]
  404364:	bl	402890 <unlink@plt>
  404368:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40436c:	add	x0, x0, #0xf40
  404370:	ldr	w0, [x0]
  404374:	cmp	w0, #0x0
  404378:	b.eq	404390 <ferror@plt+0x1ab0>  // b.none
  40437c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404380:	add	x0, x0, #0xe84
  404384:	ldr	w0, [x0]
  404388:	cmp	w0, #0x0
  40438c:	b.ne	4045b4 <ferror@plt+0x1cd4>  // b.any
  404390:	mov	w2, #0x180                 	// #384
  404394:	mov	w1, #0x8042                	// #32834
  404398:	ldr	x0, [sp, #328]
  40439c:	bl	402780 <open64@plt>
  4043a0:	str	w0, [sp, #312]
  4043a4:	ldr	w0, [sp, #312]
  4043a8:	cmp	w0, #0x0
  4043ac:	b.ge	4043c4 <ferror@plt+0x1ae4>  // b.tcont
  4043b0:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4043b4:	add	x0, x0, #0xe50
  4043b8:	bl	402240 <perror@plt>
  4043bc:	mov	w0, #0xffffffff            	// #-1
  4043c0:	bl	402230 <exit@plt>
  4043c4:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4043c8:	add	x1, x0, #0xe70
  4043cc:	ldr	w0, [sp, #312]
  4043d0:	bl	402490 <fdopen@plt>
  4043d4:	str	x0, [sp, #320]
  4043d8:	ldr	x0, [sp, #320]
  4043dc:	cmp	x0, #0x0
  4043e0:	b.ne	4043f8 <ferror@plt+0x1b18>  // b.any
  4043e4:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4043e8:	add	x0, x0, #0xe78
  4043ec:	bl	402240 <perror@plt>
  4043f0:	mov	w0, #0xffffffff            	// #-1
  4043f4:	bl	402230 <exit@plt>
  4043f8:	ldr	x0, [sp, #320]
  4043fc:	bl	402370 <fileno@plt>
  404400:	mov	w1, #0x2                   	// #2
  404404:	bl	402460 <flock@plt>
  404408:	cmp	w0, #0x0
  40440c:	b.eq	404424 <ferror@plt+0x1b44>  // b.none
  404410:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404414:	add	x0, x0, #0xe98
  404418:	bl	402240 <perror@plt>
  40441c:	mov	w0, #0xffffffff            	// #-1
  404420:	bl	402230 <exit@plt>
  404424:	ldr	x0, [sp, #320]
  404428:	bl	402370 <fileno@plt>
  40442c:	mov	w2, w0
  404430:	add	x0, sp, #0x30
  404434:	mov	x1, x0
  404438:	mov	w0, w2
  40443c:	bl	40f7b0 <ferror@plt+0xced0>
  404440:	cmp	w0, #0x0
  404444:	b.eq	40445c <ferror@plt+0x1b7c>  // b.none
  404448:	adrp	x0, 40f000 <ferror@plt+0xc720>
  40444c:	add	x0, x0, #0xeb8
  404450:	bl	402240 <perror@plt>
  404454:	mov	w0, #0xffffffff            	// #-1
  404458:	bl	402230 <exit@plt>
  40445c:	ldr	w0, [sp, #68]
  404460:	cmp	w0, #0x1
  404464:	b.ne	404478 <ferror@plt+0x1b98>  // b.any
  404468:	ldr	w19, [sp, #72]
  40446c:	bl	402310 <getuid@plt>
  404470:	cmp	w19, w0
  404474:	b.eq	4044a4 <ferror@plt+0x1bc4>  // b.none
  404478:	adrp	x0, 424000 <ferror@plt+0x21720>
  40447c:	add	x0, x0, #0x410
  404480:	ldr	x0, [x0]
  404484:	mov	x3, x0
  404488:	mov	x2, #0x4e                  	// #78
  40448c:	mov	x1, #0x1                   	// #1
  404490:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404494:	add	x0, x0, #0xed8
  404498:	bl	4026d0 <fwrite@plt>
  40449c:	mov	w0, #0xffffffff            	// #-1
  4044a0:	bl	402230 <exit@plt>
  4044a4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4044a8:	add	x0, x0, #0xf40
  4044ac:	ldr	w0, [x0]
  4044b0:	cmp	w0, #0x0
  4044b4:	b.ne	404588 <ferror@plt+0x1ca8>  // b.any
  4044b8:	mov	x0, #0xffffffffffffffff    	// #-1
  4044bc:	str	x0, [sp, #176]
  4044c0:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4044c4:	add	x1, x0, #0x928
  4044c8:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4044cc:	add	x0, x0, #0xf28
  4044d0:	bl	402730 <fopen64@plt>
  4044d4:	str	x0, [sp, #304]
  4044d8:	ldr	x0, [sp, #304]
  4044dc:	cmp	x0, #0x0
  4044e0:	b.eq	404514 <ferror@plt+0x1c34>  // b.none
  4044e4:	add	x0, sp, #0xb0
  4044e8:	mov	x2, x0
  4044ec:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4044f0:	add	x1, x0, #0xf38
  4044f4:	ldr	x0, [sp, #304]
  4044f8:	bl	402430 <__isoc99_fscanf@plt>
  4044fc:	cmp	w0, #0x1
  404500:	b.eq	40450c <ferror@plt+0x1c2c>  // b.none
  404504:	mov	x0, #0xffffffffffffffff    	// #-1
  404508:	str	x0, [sp, #176]
  40450c:	ldr	x0, [sp, #304]
  404510:	bl	4023b0 <fclose@plt>
  404514:	ldr	x0, [sp, #176]
  404518:	cmp	x0, #0x0
  40451c:	b.lt	404588 <ferror@plt+0x1ca8>  // b.tstop
  404520:	mov	x0, #0x0                   	// #0
  404524:	bl	4023e0 <time@plt>
  404528:	mov	x2, x0
  40452c:	ldr	x1, [sp, #136]
  404530:	ldr	x0, [sp, #176]
  404534:	add	x0, x1, x0
  404538:	cmp	x2, x0
  40453c:	b.lt	404588 <ferror@plt+0x1ca8>  // b.tstop
  404540:	adrp	x0, 424000 <ferror@plt+0x21720>
  404544:	add	x0, x0, #0x410
  404548:	ldr	x0, [x0]
  40454c:	mov	x3, x0
  404550:	mov	x2, #0x26                  	// #38
  404554:	mov	x1, #0x1                   	// #1
  404558:	adrp	x0, 40f000 <ferror@plt+0xc720>
  40455c:	add	x0, x0, #0xf40
  404560:	bl	4026d0 <fwrite@plt>
  404564:	ldr	x0, [sp, #320]
  404568:	bl	402370 <fileno@plt>
  40456c:	mov	x1, #0x0                   	// #0
  404570:	bl	4023a0 <ftruncate64@plt>
  404574:	cmp	w0, #0x0
  404578:	b.ge	404588 <ferror@plt+0x1ca8>  // b.tcont
  40457c:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404580:	add	x0, x0, #0xf68
  404584:	bl	402240 <perror@plt>
  404588:	ldr	x0, [sp, #320]
  40458c:	bl	402cc8 <ferror@plt+0x3e8>
  404590:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404594:	add	x0, x0, #0xe88
  404598:	ldr	x1, [x0]
  40459c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4045a0:	add	x0, x0, #0xea0
  4045a4:	str	x1, [x0]
  4045a8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4045ac:	add	x0, x0, #0xe88
  4045b0:	str	xzr, [x0]
  4045b4:	mov	w2, #0x0                   	// #0
  4045b8:	mov	w1, #0x1                   	// #1
  4045bc:	mov	w0, #0x1                   	// #1
  4045c0:	bl	4026f0 <socket@plt>
  4045c4:	str	w0, [sp, #312]
  4045c8:	ldr	w0, [sp, #312]
  4045cc:	cmp	w0, #0x0
  4045d0:	b.lt	404734 <ferror@plt+0x1e54>  // b.tstop
  4045d4:	add	x0, sp, #0xb8
  4045d8:	mov	x19, x0
  4045dc:	add	x0, sp, #0xb8
  4045e0:	add	x0, x0, #0x2
  4045e4:	add	x0, x0, #0x1
  4045e8:	bl	402220 <strlen@plt>
  4045ec:	add	w0, w0, #0x3
  4045f0:	mov	w2, w0
  4045f4:	mov	x1, x19
  4045f8:	ldr	w0, [sp, #312]
  4045fc:	bl	402690 <connect@plt>
  404600:	cmp	w0, #0x0
  404604:	b.eq	404660 <ferror@plt+0x1d80>  // b.none
  404608:	add	x0, sp, #0xb8
  40460c:	add	x0, x0, #0x2
  404610:	add	x0, x0, #0x1
  404614:	adrp	x1, 40f000 <ferror@plt+0xc720>
  404618:	add	x1, x1, #0xf80
  40461c:	ldr	w2, [x1]
  404620:	str	w2, [x0]
  404624:	ldur	w1, [x1, #3]
  404628:	stur	w1, [x0, #3]
  40462c:	add	x0, sp, #0xb8
  404630:	mov	x19, x0
  404634:	add	x0, sp, #0xb8
  404638:	add	x0, x0, #0x2
  40463c:	add	x0, x0, #0x1
  404640:	bl	402220 <strlen@plt>
  404644:	add	w0, w0, #0x3
  404648:	mov	w2, w0
  40464c:	mov	x1, x19
  404650:	ldr	w0, [sp, #312]
  404654:	bl	402690 <connect@plt>
  404658:	cmp	w0, #0x0
  40465c:	b.ne	404734 <ferror@plt+0x1e54>  // b.any
  404660:	ldr	w0, [sp, #312]
  404664:	bl	403da0 <ferror@plt+0x14c0>
  404668:	cmp	w0, #0x0
  40466c:	b.ne	404734 <ferror@plt+0x1e54>  // b.any
  404670:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404674:	add	x1, x0, #0x928
  404678:	ldr	w0, [sp, #312]
  40467c:	bl	402490 <fdopen@plt>
  404680:	str	x0, [sp, #296]
  404684:	ldr	x0, [sp, #296]
  404688:	cmp	x0, #0x0
  40468c:	b.ne	4046c8 <ferror@plt+0x1de8>  // b.any
  404690:	adrp	x0, 424000 <ferror@plt+0x21720>
  404694:	add	x0, x0, #0x410
  404698:	ldr	x19, [x0]
  40469c:	bl	402840 <__errno_location@plt>
  4046a0:	ldr	w0, [x0]
  4046a4:	bl	402550 <strerror@plt>
  4046a8:	mov	x2, x0
  4046ac:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4046b0:	add	x1, x0, #0xf88
  4046b4:	mov	x0, x19
  4046b8:	bl	4028a0 <fprintf@plt>
  4046bc:	ldr	w0, [sp, #312]
  4046c0:	bl	402560 <close@plt>
  4046c4:	b	404810 <ferror@plt+0x1f30>
  4046c8:	ldr	x0, [sp, #296]
  4046cc:	bl	402cc8 <ferror@plt+0x3e8>
  4046d0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4046d4:	add	x0, x0, #0xea0
  4046d8:	ldr	x0, [x0]
  4046dc:	cmp	x0, #0x0
  4046e0:	b.eq	404728 <ferror@plt+0x1e48>  // b.none
  4046e4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4046e8:	add	x0, x0, #0xe94
  4046ec:	ldr	w0, [x0]
  4046f0:	cmp	w0, #0x0
  4046f4:	b.eq	404728 <ferror@plt+0x1e48>  // b.none
  4046f8:	adrp	x0, 424000 <ferror@plt+0x21720>
  4046fc:	add	x0, x0, #0x410
  404700:	ldr	x0, [x0]
  404704:	mov	x3, x0
  404708:	mov	x2, #0x26                  	// #38
  40470c:	mov	x1, #0x1                   	// #1
  404710:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404714:	add	x0, x0, #0xfa8
  404718:	bl	4026d0 <fwrite@plt>
  40471c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404720:	add	x0, x0, #0xea0
  404724:	str	xzr, [x0]
  404728:	ldr	x0, [sp, #296]
  40472c:	bl	4023b0 <fclose@plt>
  404730:	b	404810 <ferror@plt+0x1f30>
  404734:	ldr	w0, [sp, #312]
  404738:	cmp	w0, #0x0
  40473c:	b.lt	404748 <ferror@plt+0x1e68>  // b.tstop
  404740:	ldr	w0, [sp, #312]
  404744:	bl	402560 <close@plt>
  404748:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40474c:	add	x0, x0, #0xea0
  404750:	ldr	x0, [x0]
  404754:	cmp	x0, #0x0
  404758:	b.eq	4047c8 <ferror@plt+0x1ee8>  // b.none
  40475c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404760:	add	x0, x0, #0xeb0
  404764:	ldrb	w0, [x0]
  404768:	cmp	w0, #0x0
  40476c:	b.eq	4047c8 <ferror@plt+0x1ee8>  // b.none
  404770:	adrp	x0, 40f000 <ferror@plt+0xc720>
  404774:	add	x1, x0, #0xfd0
  404778:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40477c:	add	x0, x0, #0xeb0
  404780:	bl	4025e0 <strcmp@plt>
  404784:	cmp	w0, #0x0
  404788:	b.eq	4047c8 <ferror@plt+0x1ee8>  // b.none
  40478c:	adrp	x0, 424000 <ferror@plt+0x21720>
  404790:	add	x0, x0, #0x410
  404794:	ldr	x0, [x0]
  404798:	mov	x3, x0
  40479c:	mov	x2, #0x26                  	// #38
  4047a0:	mov	x1, #0x1                   	// #1
  4047a4:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4047a8:	add	x0, x0, #0xfa8
  4047ac:	bl	4026d0 <fwrite@plt>
  4047b0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4047b4:	add	x0, x0, #0xea0
  4047b8:	str	xzr, [x0]
  4047bc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4047c0:	add	x0, x0, #0xeb0
  4047c4:	strb	wzr, [x0]
  4047c8:	bl	403360 <ferror@plt+0xa80>
  4047cc:	bl	403314 <ferror@plt+0xa34>
  4047d0:	bl	4032c8 <ferror@plt+0x9e8>
  4047d4:	bl	40327c <ferror@plt+0x99c>
  4047d8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4047dc:	add	x0, x0, #0xeb0
  4047e0:	ldrb	w0, [x0]
  4047e4:	cmp	w0, #0x0
  4047e8:	b.ne	404810 <ferror@plt+0x1f30>  // b.any
  4047ec:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4047f0:	add	x2, x0, #0xeb0
  4047f4:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4047f8:	add	x1, x0, #0xfd0
  4047fc:	mov	x0, x2
  404800:	ldr	w2, [x1]
  404804:	str	w2, [x0]
  404808:	ldur	w1, [x1, #3]
  40480c:	stur	w1, [x0, #3]
  404810:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404814:	add	x0, x0, #0xe90
  404818:	ldr	w0, [x0]
  40481c:	cmp	w0, #0x0
  404820:	b.ne	404874 <ferror@plt+0x1f94>  // b.any
  404824:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404828:	add	x0, x0, #0xf40
  40482c:	ldr	w0, [x0]
  404830:	cmp	w0, #0x0
  404834:	b.ne	40484c <ferror@plt+0x1f6c>  // b.any
  404838:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40483c:	add	x0, x0, #0xea0
  404840:	ldr	x0, [x0]
  404844:	cmp	x0, #0x0
  404848:	b.ne	404864 <ferror@plt+0x1f84>  // b.any
  40484c:	adrp	x0, 424000 <ferror@plt+0x21720>
  404850:	add	x0, x0, #0x428
  404854:	ldr	x0, [x0]
  404858:	mov	w1, #0x0                   	// #0
  40485c:	bl	4033ac <ferror@plt+0xacc>
  404860:	b	404874 <ferror@plt+0x1f94>
  404864:	adrp	x0, 424000 <ferror@plt+0x21720>
  404868:	add	x0, x0, #0x428
  40486c:	ldr	x0, [x0]
  404870:	bl	4035ec <ferror@plt+0xd0c>
  404874:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  404878:	add	x0, x0, #0xe84
  40487c:	ldr	w0, [x0]
  404880:	cmp	w0, #0x0
  404884:	b.ne	4048d4 <ferror@plt+0x1ff4>  // b.any
  404888:	ldr	x0, [sp, #320]
  40488c:	bl	402370 <fileno@plt>
  404890:	mov	x1, #0x0                   	// #0
  404894:	bl	4023a0 <ftruncate64@plt>
  404898:	cmp	w0, #0x0
  40489c:	b.ge	4048ac <ferror@plt+0x1fcc>  // b.tcont
  4048a0:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4048a4:	add	x0, x0, #0xf68
  4048a8:	bl	402240 <perror@plt>
  4048ac:	ldr	x0, [sp, #320]
  4048b0:	bl	402520 <rewind@plt>
  4048b4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4048b8:	add	x0, x0, #0xe9c
  4048bc:	str	wzr, [x0]
  4048c0:	mov	w1, #0x1                   	// #1
  4048c4:	ldr	x0, [sp, #320]
  4048c8:	bl	4033ac <ferror@plt+0xacc>
  4048cc:	ldr	x0, [sp, #320]
  4048d0:	bl	4023b0 <fclose@plt>
  4048d4:	mov	w0, #0x0                   	// #0
  4048d8:	bl	402230 <exit@plt>
  4048dc:	sub	sp, sp, #0x10
  4048e0:	str	x0, [sp, #8]
  4048e4:	ldr	x0, [sp, #8]
  4048e8:	ldr	w0, [x0, #4]
  4048ec:	add	sp, sp, #0x10
  4048f0:	ret
  4048f4:	sub	sp, sp, #0x10
  4048f8:	str	x0, [sp, #8]
  4048fc:	ldr	x0, [sp, #8]
  404900:	add	x0, x0, #0x4
  404904:	add	sp, sp, #0x10
  404908:	ret
  40490c:	stp	x29, x30, [sp, #-48]!
  404910:	mov	x29, sp
  404914:	str	w0, [sp, #44]
  404918:	str	x1, [sp, #32]
  40491c:	str	x2, [sp, #24]
  404920:	str	w3, [sp, #40]
  404924:	ldr	w4, [sp, #40]
  404928:	ldr	x3, [sp, #24]
  40492c:	ldr	x2, [sp, #32]
  404930:	mov	w1, #0x6                   	// #6
  404934:	ldr	w0, [sp, #44]
  404938:	bl	40acc8 <ferror@plt+0x83e8>
  40493c:	nop
  404940:	ldp	x29, x30, [sp], #48
  404944:	ret
  404948:	stp	x29, x30, [sp, #-48]!
  40494c:	mov	x29, sp
  404950:	str	w0, [sp, #44]
  404954:	str	x1, [sp, #32]
  404958:	str	x2, [sp, #24]
  40495c:	str	x3, [sp, #16]
  404960:	ldr	x4, [sp, #16]
  404964:	ldr	x3, [sp, #24]
  404968:	ldr	x2, [sp, #32]
  40496c:	mov	w1, #0x6                   	// #6
  404970:	ldr	w0, [sp, #44]
  404974:	bl	40ba1c <ferror@plt+0x913c>
  404978:	nop
  40497c:	ldp	x29, x30, [sp], #48
  404980:	ret
  404984:	stp	x29, x30, [sp, #-48]!
  404988:	mov	x29, sp
  40498c:	str	w0, [sp, #44]
  404990:	str	x1, [sp, #32]
  404994:	str	x2, [sp, #24]
  404998:	str	x3, [sp, #16]
  40499c:	ldr	x4, [sp, #16]
  4049a0:	ldr	x3, [sp, #24]
  4049a4:	ldr	x2, [sp, #32]
  4049a8:	mov	w1, #0x6                   	// #6
  4049ac:	ldr	w0, [sp, #44]
  4049b0:	bl	40b5e0 <ferror@plt+0x8d00>
  4049b4:	nop
  4049b8:	ldp	x29, x30, [sp], #48
  4049bc:	ret
  4049c0:	stp	x29, x30, [sp, #-320]!
  4049c4:	mov	x29, sp
  4049c8:	str	x19, [sp, #16]
  4049cc:	str	x0, [sp, #56]
  4049d0:	str	x1, [sp, #48]
  4049d4:	str	x2, [sp, #40]
  4049d8:	add	x5, sp, #0xa0
  4049dc:	ldr	x4, [sp, #48]
  4049e0:	ldr	x3, [sp, #56]
  4049e4:	adrp	x0, 40f000 <ferror@plt+0xc720>
  4049e8:	add	x2, x0, #0xfe8
  4049ec:	mov	x1, #0x80                  	// #128
  4049f0:	mov	x0, x5
  4049f4:	bl	402360 <snprintf@plt>
  4049f8:	str	w0, [sp, #316]
  4049fc:	ldr	w0, [sp, #316]
  404a00:	cmp	w0, #0x0
  404a04:	b.le	404a14 <ferror@plt+0x2134>
  404a08:	ldr	w0, [sp, #316]
  404a0c:	cmp	w0, #0x7f
  404a10:	b.ls	404a40 <ferror@plt+0x2160>  // b.plast
  404a14:	adrp	x0, 423000 <ferror@plt+0x20720>
  404a18:	ldr	x0, [x0, #3992]
  404a1c:	ldr	x0, [x0]
  404a20:	mov	x3, x0
  404a24:	mov	x2, #0x26                  	// #38
  404a28:	mov	x1, #0x1                   	// #1
  404a2c:	adrp	x0, 410000 <ferror@plt+0xd720>
  404a30:	add	x0, x0, #0x0
  404a34:	bl	4026d0 <fwrite@plt>
  404a38:	mov	w0, #0xffffffff            	// #-1
  404a3c:	b	404c28 <ferror@plt+0x2348>
  404a40:	add	x2, sp, #0xa0
  404a44:	adrp	x0, 410000 <ferror@plt+0xd720>
  404a48:	add	x1, x0, #0x28
  404a4c:	mov	x0, x2
  404a50:	bl	402730 <fopen64@plt>
  404a54:	str	x0, [sp, #304]
  404a58:	ldr	x0, [sp, #304]
  404a5c:	cmp	x0, #0x0
  404a60:	b.ne	404aa4 <ferror@plt+0x21c4>  // b.any
  404a64:	adrp	x0, 423000 <ferror@plt+0x20720>
  404a68:	ldr	x0, [x0, #3992]
  404a6c:	ldr	x19, [x0]
  404a70:	bl	402840 <__errno_location@plt>
  404a74:	ldr	w0, [x0]
  404a78:	bl	402550 <strerror@plt>
  404a7c:	mov	x1, x0
  404a80:	add	x0, sp, #0xa0
  404a84:	mov	x3, x1
  404a88:	mov	x2, x0
  404a8c:	adrp	x0, 410000 <ferror@plt+0xd720>
  404a90:	add	x1, x0, #0x30
  404a94:	mov	x0, x19
  404a98:	bl	4028a0 <fprintf@plt>
  404a9c:	mov	w0, #0xffffffff            	// #-1
  404aa0:	b	404c28 <ferror@plt+0x2348>
  404aa4:	add	x0, sp, #0x50
  404aa8:	ldr	x2, [sp, #304]
  404aac:	mov	w1, #0x50                  	// #80
  404ab0:	bl	4028b0 <fgets@plt>
  404ab4:	cmp	x0, #0x0
  404ab8:	b.ne	404af0 <ferror@plt+0x2210>  // b.any
  404abc:	adrp	x0, 423000 <ferror@plt+0x20720>
  404ac0:	ldr	x0, [x0, #3992]
  404ac4:	ldr	x4, [x0]
  404ac8:	add	x0, sp, #0xa0
  404acc:	mov	x3, x0
  404ad0:	ldr	x2, [sp, #48]
  404ad4:	adrp	x0, 410000 <ferror@plt+0xd720>
  404ad8:	add	x1, x0, #0x40
  404adc:	mov	x0, x4
  404ae0:	bl	4028a0 <fprintf@plt>
  404ae4:	ldr	x0, [sp, #304]
  404ae8:	bl	4023b0 <fclose@plt>
  404aec:	b	404c00 <ferror@plt+0x2320>
  404af0:	add	x0, sp, #0x50
  404af4:	mov	w1, #0xa                   	// #10
  404af8:	bl	4026b0 <strchr@plt>
  404afc:	str	x0, [sp, #296]
  404b00:	ldr	x0, [sp, #296]
  404b04:	cmp	x0, #0x0
  404b08:	b.eq	404b14 <ferror@plt+0x2234>  // b.none
  404b0c:	ldr	x0, [sp, #296]
  404b10:	strb	wzr, [x0]
  404b14:	ldr	x0, [sp, #304]
  404b18:	bl	4023b0 <fclose@plt>
  404b1c:	add	x1, sp, #0x48
  404b20:	add	x0, sp, #0x50
  404b24:	mov	w2, #0x0                   	// #0
  404b28:	bl	402600 <strtol@plt>
  404b2c:	str	x0, [sp, #288]
  404b30:	ldr	x0, [sp, #72]
  404b34:	ldrb	w0, [x0]
  404b38:	cmp	w0, #0x0
  404b3c:	b.ne	404b50 <ferror@plt+0x2270>  // b.any
  404b40:	ldr	x1, [sp, #72]
  404b44:	add	x0, sp, #0x50
  404b48:	cmp	x1, x0
  404b4c:	b.ne	404b80 <ferror@plt+0x22a0>  // b.any
  404b50:	adrp	x0, 423000 <ferror@plt+0x20720>
  404b54:	ldr	x0, [x0, #3992]
  404b58:	ldr	x4, [x0]
  404b5c:	add	x1, sp, #0xa0
  404b60:	add	x0, sp, #0x50
  404b64:	mov	x3, x1
  404b68:	mov	x2, x0
  404b6c:	adrp	x0, 410000 <ferror@plt+0xd720>
  404b70:	add	x1, x0, #0x70
  404b74:	mov	x0, x4
  404b78:	bl	4028a0 <fprintf@plt>
  404b7c:	b	404c00 <ferror@plt+0x2320>
  404b80:	ldr	x1, [sp, #288]
  404b84:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  404b88:	cmp	x1, x0
  404b8c:	b.eq	404ba0 <ferror@plt+0x22c0>  // b.none
  404b90:	ldr	x1, [sp, #288]
  404b94:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  404b98:	cmp	x1, x0
  404b9c:	b.ne	404bec <ferror@plt+0x230c>  // b.any
  404ba0:	bl	402840 <__errno_location@plt>
  404ba4:	ldr	w0, [x0]
  404ba8:	cmp	w0, #0x22
  404bac:	b.ne	404bec <ferror@plt+0x230c>  // b.any
  404bb0:	adrp	x0, 423000 <ferror@plt+0x20720>
  404bb4:	ldr	x0, [x0, #3992]
  404bb8:	ldr	x19, [x0]
  404bbc:	bl	402840 <__errno_location@plt>
  404bc0:	ldr	w0, [x0]
  404bc4:	bl	402550 <strerror@plt>
  404bc8:	mov	x1, x0
  404bcc:	add	x0, sp, #0xa0
  404bd0:	mov	x3, x1
  404bd4:	mov	x2, x0
  404bd8:	adrp	x0, 410000 <ferror@plt+0xd720>
  404bdc:	add	x1, x0, #0x98
  404be0:	mov	x0, x19
  404be4:	bl	4028a0 <fprintf@plt>
  404be8:	b	404c00 <ferror@plt+0x2320>
  404bec:	ldr	x0, [sp, #40]
  404bf0:	ldr	x1, [sp, #288]
  404bf4:	str	x1, [x0]
  404bf8:	mov	w0, #0x0                   	// #0
  404bfc:	b	404c28 <ferror@plt+0x2348>
  404c00:	adrp	x0, 423000 <ferror@plt+0x20720>
  404c04:	ldr	x0, [x0, #3992]
  404c08:	ldr	x3, [x0]
  404c0c:	add	x0, sp, #0xa0
  404c10:	mov	x2, x0
  404c14:	adrp	x0, 410000 <ferror@plt+0xd720>
  404c18:	add	x1, x0, #0xa8
  404c1c:	mov	x0, x3
  404c20:	bl	4028a0 <fprintf@plt>
  404c24:	mov	w0, #0xffffffff            	// #-1
  404c28:	ldr	x19, [sp, #16]
  404c2c:	ldp	x29, x30, [sp], #320
  404c30:	ret
  404c34:	sub	sp, sp, #0x10
  404c38:	strb	w0, [sp, #15]
  404c3c:	ldrb	w0, [sp, #15]
  404c40:	cmp	w0, #0x40
  404c44:	b.ls	404c60 <ferror@plt+0x2380>  // b.plast
  404c48:	ldrb	w0, [sp, #15]
  404c4c:	cmp	w0, #0x46
  404c50:	b.hi	404c60 <ferror@plt+0x2380>  // b.pmore
  404c54:	ldrb	w0, [sp, #15]
  404c58:	sub	w0, w0, #0x37
  404c5c:	b	404cac <ferror@plt+0x23cc>
  404c60:	ldrb	w0, [sp, #15]
  404c64:	cmp	w0, #0x60
  404c68:	b.ls	404c84 <ferror@plt+0x23a4>  // b.plast
  404c6c:	ldrb	w0, [sp, #15]
  404c70:	cmp	w0, #0x66
  404c74:	b.hi	404c84 <ferror@plt+0x23a4>  // b.pmore
  404c78:	ldrb	w0, [sp, #15]
  404c7c:	sub	w0, w0, #0x57
  404c80:	b	404cac <ferror@plt+0x23cc>
  404c84:	ldrb	w0, [sp, #15]
  404c88:	cmp	w0, #0x2f
  404c8c:	b.ls	404ca8 <ferror@plt+0x23c8>  // b.plast
  404c90:	ldrb	w0, [sp, #15]
  404c94:	cmp	w0, #0x39
  404c98:	b.hi	404ca8 <ferror@plt+0x23c8>  // b.pmore
  404c9c:	ldrb	w0, [sp, #15]
  404ca0:	sub	w0, w0, #0x30
  404ca4:	b	404cac <ferror@plt+0x23cc>
  404ca8:	mov	w0, #0xffffffff            	// #-1
  404cac:	add	sp, sp, #0x10
  404cb0:	ret
  404cb4:	stp	x29, x30, [sp, #-64]!
  404cb8:	mov	x29, sp
  404cbc:	str	x0, [sp, #40]
  404cc0:	str	x1, [sp, #32]
  404cc4:	str	w2, [sp, #28]
  404cc8:	ldr	x0, [sp, #32]
  404ccc:	cmp	x0, #0x0
  404cd0:	b.eq	404ce4 <ferror@plt+0x2404>  // b.none
  404cd4:	ldr	x0, [sp, #32]
  404cd8:	ldrb	w0, [x0]
  404cdc:	cmp	w0, #0x0
  404ce0:	b.ne	404cec <ferror@plt+0x240c>  // b.any
  404ce4:	mov	w0, #0xffffffff            	// #-1
  404ce8:	b	404dac <ferror@plt+0x24cc>
  404cec:	add	x0, sp, #0x30
  404cf0:	ldr	w2, [sp, #28]
  404cf4:	mov	x1, x0
  404cf8:	ldr	x0, [sp, #32]
  404cfc:	bl	402600 <strtol@plt>
  404d00:	str	x0, [sp, #56]
  404d04:	ldr	x0, [sp, #48]
  404d08:	cmp	x0, #0x0
  404d0c:	b.eq	404d30 <ferror@plt+0x2450>  // b.none
  404d10:	ldr	x0, [sp, #48]
  404d14:	ldr	x1, [sp, #32]
  404d18:	cmp	x1, x0
  404d1c:	b.eq	404d30 <ferror@plt+0x2450>  // b.none
  404d20:	ldr	x0, [sp, #48]
  404d24:	ldrb	w0, [x0]
  404d28:	cmp	w0, #0x0
  404d2c:	b.eq	404d38 <ferror@plt+0x2458>  // b.none
  404d30:	mov	w0, #0xffffffff            	// #-1
  404d34:	b	404dac <ferror@plt+0x24cc>
  404d38:	ldr	x1, [sp, #56]
  404d3c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  404d40:	cmp	x1, x0
  404d44:	b.eq	404d58 <ferror@plt+0x2478>  // b.none
  404d48:	ldr	x1, [sp, #56]
  404d4c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  404d50:	cmp	x1, x0
  404d54:	b.ne	404d70 <ferror@plt+0x2490>  // b.any
  404d58:	bl	402840 <__errno_location@plt>
  404d5c:	ldr	w0, [x0]
  404d60:	cmp	w0, #0x22
  404d64:	b.ne	404d70 <ferror@plt+0x2490>  // b.any
  404d68:	mov	w0, #0xffffffff            	// #-1
  404d6c:	b	404dac <ferror@plt+0x24cc>
  404d70:	ldr	x1, [sp, #56]
  404d74:	mov	x0, #0xffffffff80000000    	// #-2147483648
  404d78:	cmp	x1, x0
  404d7c:	b.lt	404d90 <ferror@plt+0x24b0>  // b.tstop
  404d80:	ldr	x1, [sp, #56]
  404d84:	mov	x0, #0x7fffffff            	// #2147483647
  404d88:	cmp	x1, x0
  404d8c:	b.le	404d98 <ferror@plt+0x24b8>
  404d90:	mov	w0, #0xffffffff            	// #-1
  404d94:	b	404dac <ferror@plt+0x24cc>
  404d98:	ldr	x0, [sp, #56]
  404d9c:	mov	w1, w0
  404da0:	ldr	x0, [sp, #40]
  404da4:	str	w1, [x0]
  404da8:	mov	w0, #0x0                   	// #0
  404dac:	ldp	x29, x30, [sp], #64
  404db0:	ret
  404db4:	stp	x29, x30, [sp, #-48]!
  404db8:	mov	x29, sp
  404dbc:	str	w0, [sp, #28]
  404dc0:	str	wzr, [sp, #44]
  404dc4:	ldr	w0, [sp, #28]
  404dc8:	bl	4022e0 <ntohl@plt>
  404dcc:	str	w0, [sp, #40]
  404dd0:	ldr	w0, [sp, #40]
  404dd4:	mvn	w0, w0
  404dd8:	str	w0, [sp, #36]
  404ddc:	ldr	w0, [sp, #36]
  404de0:	add	w1, w0, #0x1
  404de4:	ldr	w0, [sp, #36]
  404de8:	and	w0, w1, w0
  404dec:	cmp	w0, #0x0
  404df0:	b.eq	404e14 <ferror@plt+0x2534>  // b.none
  404df4:	mov	w0, #0xffffffff            	// #-1
  404df8:	b	404e24 <ferror@plt+0x2544>
  404dfc:	ldr	w0, [sp, #44]
  404e00:	add	w0, w0, #0x1
  404e04:	str	w0, [sp, #44]
  404e08:	ldr	w0, [sp, #40]
  404e0c:	lsl	w0, w0, #1
  404e10:	str	w0, [sp, #40]
  404e14:	ldr	w0, [sp, #40]
  404e18:	cmp	w0, #0x0
  404e1c:	b.ne	404dfc <ferror@plt+0x251c>  // b.any
  404e20:	ldr	w0, [sp, #44]
  404e24:	ldp	x29, x30, [sp], #48
  404e28:	ret
  404e2c:	stp	x29, x30, [sp, #-320]!
  404e30:	mov	x29, sp
  404e34:	str	x0, [sp, #40]
  404e38:	str	x1, [sp, #32]
  404e3c:	str	w2, [sp, #28]
  404e40:	ldr	w2, [sp, #28]
  404e44:	ldr	x1, [sp, #32]
  404e48:	ldr	x0, [sp, #40]
  404e4c:	bl	404ebc <ferror@plt+0x25dc>
  404e50:	cmp	w0, #0x0
  404e54:	b.ne	404e60 <ferror@plt+0x2580>  // b.any
  404e58:	mov	w0, #0x0                   	// #0
  404e5c:	b	404eb4 <ferror@plt+0x25d4>
  404e60:	add	x0, sp, #0x30
  404e64:	mov	w2, #0x2                   	// #2
  404e68:	ldr	x1, [sp, #32]
  404e6c:	bl	405f40 <ferror@plt+0x3660>
  404e70:	cmp	w0, #0x0
  404e74:	b.ne	404eb0 <ferror@plt+0x25d0>  // b.any
  404e78:	ldrh	w0, [sp, #54]
  404e7c:	cmp	w0, #0x2
  404e80:	b.ne	404eb0 <ferror@plt+0x25d0>  // b.any
  404e84:	ldr	w0, [sp, #56]
  404e88:	bl	404db4 <ferror@plt+0x24d4>
  404e8c:	str	w0, [sp, #316]
  404e90:	ldr	w0, [sp, #316]
  404e94:	cmp	w0, #0x0
  404e98:	b.lt	404eb0 <ferror@plt+0x25d0>  // b.tstop
  404e9c:	ldr	w1, [sp, #316]
  404ea0:	ldr	x0, [sp, #40]
  404ea4:	str	w1, [x0]
  404ea8:	mov	w0, #0x0                   	// #0
  404eac:	b	404eb4 <ferror@plt+0x25d4>
  404eb0:	mov	w0, #0xffffffff            	// #-1
  404eb4:	ldp	x29, x30, [sp], #320
  404eb8:	ret
  404ebc:	stp	x29, x30, [sp, #-64]!
  404ec0:	mov	x29, sp
  404ec4:	str	x0, [sp, #40]
  404ec8:	str	x1, [sp, #32]
  404ecc:	str	w2, [sp, #28]
  404ed0:	ldr	x0, [sp, #32]
  404ed4:	cmp	x0, #0x0
  404ed8:	b.eq	404eec <ferror@plt+0x260c>  // b.none
  404edc:	ldr	x0, [sp, #32]
  404ee0:	ldrb	w0, [x0]
  404ee4:	cmp	w0, #0x0
  404ee8:	b.ne	404ef4 <ferror@plt+0x2614>  // b.any
  404eec:	mov	w0, #0xffffffff            	// #-1
  404ef0:	b	404f90 <ferror@plt+0x26b0>
  404ef4:	add	x0, sp, #0x30
  404ef8:	ldr	w2, [sp, #28]
  404efc:	mov	x1, x0
  404f00:	ldr	x0, [sp, #32]
  404f04:	bl	402210 <strtoul@plt>
  404f08:	str	x0, [sp, #56]
  404f0c:	ldr	x0, [sp, #48]
  404f10:	cmp	x0, #0x0
  404f14:	b.eq	404f38 <ferror@plt+0x2658>  // b.none
  404f18:	ldr	x0, [sp, #48]
  404f1c:	ldr	x1, [sp, #32]
  404f20:	cmp	x1, x0
  404f24:	b.eq	404f38 <ferror@plt+0x2658>  // b.none
  404f28:	ldr	x0, [sp, #48]
  404f2c:	ldrb	w0, [x0]
  404f30:	cmp	w0, #0x0
  404f34:	b.eq	404f40 <ferror@plt+0x2660>  // b.none
  404f38:	mov	w0, #0xffffffff            	// #-1
  404f3c:	b	404f90 <ferror@plt+0x26b0>
  404f40:	ldr	x0, [sp, #56]
  404f44:	cmn	x0, #0x1
  404f48:	b.ne	404f64 <ferror@plt+0x2684>  // b.any
  404f4c:	bl	402840 <__errno_location@plt>
  404f50:	ldr	w0, [x0]
  404f54:	cmp	w0, #0x22
  404f58:	b.ne	404f64 <ferror@plt+0x2684>  // b.any
  404f5c:	mov	w0, #0xffffffff            	// #-1
  404f60:	b	404f90 <ferror@plt+0x26b0>
  404f64:	ldr	x1, [sp, #56]
  404f68:	mov	x0, #0xffffffff            	// #4294967295
  404f6c:	cmp	x1, x0
  404f70:	b.ls	404f7c <ferror@plt+0x269c>  // b.plast
  404f74:	mov	w0, #0xffffffff            	// #-1
  404f78:	b	404f90 <ferror@plt+0x26b0>
  404f7c:	ldr	x0, [sp, #56]
  404f80:	mov	w1, w0
  404f84:	ldr	x0, [sp, #40]
  404f88:	str	w1, [x0]
  404f8c:	mov	w0, #0x0                   	// #0
  404f90:	ldp	x29, x30, [sp], #64
  404f94:	ret
  404f98:	stp	x29, x30, [sp, #-80]!
  404f9c:	mov	x29, sp
  404fa0:	str	x0, [sp, #40]
  404fa4:	str	x1, [sp, #32]
  404fa8:	str	x2, [sp, #24]
  404fac:	mov	w1, #0x2e                  	// #46
  404fb0:	ldr	x0, [sp, #32]
  404fb4:	bl	4026b0 <strchr@plt>
  404fb8:	cmp	x0, #0x0
  404fbc:	b.eq	40504c <ferror@plt+0x276c>  // b.none
  404fc0:	add	x0, sp, #0x38
  404fc4:	mov	x1, x0
  404fc8:	ldr	x0, [sp, #32]
  404fcc:	bl	4022a0 <strtod@plt>
  404fd0:	str	d0, [sp, #72]
  404fd4:	ldr	d0, [sp, #72]
  404fd8:	fcmpe	d0, #0.0
  404fdc:	b.pl	404fe8 <ferror@plt+0x2708>  // b.nfrst
  404fe0:	mov	w0, #0xffffffff            	// #-1
  404fe4:	b	405204 <ferror@plt+0x2924>
  404fe8:	ldr	x0, [sp, #56]
  404fec:	cmp	x0, #0x0
  404ff0:	b.eq	405004 <ferror@plt+0x2724>  // b.none
  404ff4:	ldr	x0, [sp, #56]
  404ff8:	ldr	x1, [sp, #32]
  404ffc:	cmp	x1, x0
  405000:	b.ne	40500c <ferror@plt+0x272c>  // b.any
  405004:	mov	w0, #0xffffffff            	// #-1
  405008:	b	405204 <ferror@plt+0x2924>
  40500c:	ldr	d0, [sp, #72]
  405010:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  405014:	fmov	d1, x0
  405018:	fcmp	d0, d1
  40501c:	b.eq	405034 <ferror@plt+0x2754>  // b.none
  405020:	ldr	d0, [sp, #72]
  405024:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  405028:	fmov	d1, x0
  40502c:	fcmp	d0, d1
  405030:	b.ne	4050b8 <ferror@plt+0x27d8>  // b.any
  405034:	bl	402840 <__errno_location@plt>
  405038:	ldr	w0, [x0]
  40503c:	cmp	w0, #0x22
  405040:	b.ne	4050b8 <ferror@plt+0x27d8>  // b.any
  405044:	mov	w0, #0xffffffff            	// #-1
  405048:	b	405204 <ferror@plt+0x2924>
  40504c:	add	x0, sp, #0x38
  405050:	mov	w2, #0x0                   	// #0
  405054:	mov	x1, x0
  405058:	ldr	x0, [sp, #32]
  40505c:	bl	402210 <strtoul@plt>
  405060:	str	x0, [sp, #64]
  405064:	ldr	x0, [sp, #56]
  405068:	cmp	x0, #0x0
  40506c:	b.eq	405080 <ferror@plt+0x27a0>  // b.none
  405070:	ldr	x0, [sp, #56]
  405074:	ldr	x1, [sp, #32]
  405078:	cmp	x1, x0
  40507c:	b.ne	405088 <ferror@plt+0x27a8>  // b.any
  405080:	mov	w0, #0xffffffff            	// #-1
  405084:	b	405204 <ferror@plt+0x2924>
  405088:	ldr	x0, [sp, #64]
  40508c:	cmn	x0, #0x1
  405090:	b.ne	4050ac <ferror@plt+0x27cc>  // b.any
  405094:	bl	402840 <__errno_location@plt>
  405098:	ldr	w0, [x0]
  40509c:	cmp	w0, #0x22
  4050a0:	b.ne	4050ac <ferror@plt+0x27cc>  // b.any
  4050a4:	mov	w0, #0xffffffff            	// #-1
  4050a8:	b	405204 <ferror@plt+0x2924>
  4050ac:	ldr	d0, [sp, #64]
  4050b0:	ucvtf	d0, d0
  4050b4:	str	d0, [sp, #72]
  4050b8:	ldr	x0, [sp, #56]
  4050bc:	ldr	x1, [sp, #32]
  4050c0:	cmp	x1, x0
  4050c4:	b.ne	4050d0 <ferror@plt+0x27f0>  // b.any
  4050c8:	mov	w0, #0xffffffff            	// #-1
  4050cc:	b	405204 <ferror@plt+0x2924>
  4050d0:	ldr	x0, [sp, #24]
  4050d4:	mov	w1, #0x1                   	// #1
  4050d8:	str	w1, [x0]
  4050dc:	ldr	x0, [sp, #56]
  4050e0:	ldrb	w0, [x0]
  4050e4:	cmp	w0, #0x0
  4050e8:	b.eq	4051c4 <ferror@plt+0x28e4>  // b.none
  4050ec:	ldr	x0, [sp, #24]
  4050f0:	str	wzr, [x0]
  4050f4:	ldr	x2, [sp, #56]
  4050f8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4050fc:	add	x1, x0, #0xc0
  405100:	mov	x0, x2
  405104:	bl	4024f0 <strcasecmp@plt>
  405108:	cmp	w0, #0x0
  40510c:	b.eq	405148 <ferror@plt+0x2868>  // b.none
  405110:	ldr	x2, [sp, #56]
  405114:	adrp	x0, 410000 <ferror@plt+0xd720>
  405118:	add	x1, x0, #0xc8
  40511c:	mov	x0, x2
  405120:	bl	4024f0 <strcasecmp@plt>
  405124:	cmp	w0, #0x0
  405128:	b.eq	405148 <ferror@plt+0x2868>  // b.none
  40512c:	ldr	x2, [sp, #56]
  405130:	adrp	x0, 410000 <ferror@plt+0xd720>
  405134:	add	x1, x0, #0xd0
  405138:	mov	x0, x2
  40513c:	bl	4024f0 <strcasecmp@plt>
  405140:	cmp	w0, #0x0
  405144:	b.ne	405164 <ferror@plt+0x2884>  // b.any
  405148:	ldr	d0, [sp, #72]
  40514c:	mov	x0, #0x400000000000        	// #70368744177664
  405150:	movk	x0, #0x408f, lsl #48
  405154:	fmov	d1, x0
  405158:	fmul	d0, d0, d1
  40515c:	str	d0, [sp, #72]
  405160:	b	4051c4 <ferror@plt+0x28e4>
  405164:	ldr	x2, [sp, #56]
  405168:	adrp	x0, 410000 <ferror@plt+0xd720>
  40516c:	add	x1, x0, #0xd8
  405170:	mov	x0, x2
  405174:	bl	4024f0 <strcasecmp@plt>
  405178:	cmp	w0, #0x0
  40517c:	b.eq	4051c0 <ferror@plt+0x28e0>  // b.none
  405180:	ldr	x2, [sp, #56]
  405184:	adrp	x0, 410000 <ferror@plt+0xd720>
  405188:	add	x1, x0, #0xe0
  40518c:	mov	x0, x2
  405190:	bl	4024f0 <strcasecmp@plt>
  405194:	cmp	w0, #0x0
  405198:	b.eq	4051c0 <ferror@plt+0x28e0>  // b.none
  40519c:	ldr	x2, [sp, #56]
  4051a0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4051a4:	add	x1, x0, #0xe8
  4051a8:	mov	x0, x2
  4051ac:	bl	4024f0 <strcasecmp@plt>
  4051b0:	cmp	w0, #0x0
  4051b4:	b.eq	4051c0 <ferror@plt+0x28e0>  // b.none
  4051b8:	mov	w0, #0xffffffff            	// #-1
  4051bc:	b	405204 <ferror@plt+0x2924>
  4051c0:	nop
  4051c4:	ldr	d0, [sp, #72]
  4051c8:	fcvtzu	w1, d0
  4051cc:	ldr	x0, [sp, #40]
  4051d0:	str	w1, [x0]
  4051d4:	ldr	x0, [sp, #40]
  4051d8:	ldr	w0, [x0]
  4051dc:	ucvtf	d0, w0
  4051e0:	ldr	d1, [sp, #72]
  4051e4:	fcmpe	d1, d0
  4051e8:	b.le	405200 <ferror@plt+0x2920>
  4051ec:	ldr	x0, [sp, #40]
  4051f0:	ldr	w0, [x0]
  4051f4:	add	w1, w0, #0x1
  4051f8:	ldr	x0, [sp, #40]
  4051fc:	str	w1, [x0]
  405200:	mov	w0, #0x0                   	// #0
  405204:	ldp	x29, x30, [sp], #80
  405208:	ret
  40520c:	stp	x29, x30, [sp, #-64]!
  405210:	mov	x29, sp
  405214:	str	x0, [sp, #40]
  405218:	str	x1, [sp, #32]
  40521c:	str	w2, [sp, #28]
  405220:	ldr	x0, [sp, #32]
  405224:	cmp	x0, #0x0
  405228:	b.eq	40523c <ferror@plt+0x295c>  // b.none
  40522c:	ldr	x0, [sp, #32]
  405230:	ldrb	w0, [x0]
  405234:	cmp	w0, #0x0
  405238:	b.ne	405244 <ferror@plt+0x2964>  // b.any
  40523c:	mov	w0, #0xffffffff            	// #-1
  405240:	b	4052c4 <ferror@plt+0x29e4>
  405244:	add	x0, sp, #0x30
  405248:	ldr	w2, [sp, #28]
  40524c:	mov	x1, x0
  405250:	ldr	x0, [sp, #32]
  405254:	bl	4026c0 <strtoull@plt>
  405258:	str	x0, [sp, #56]
  40525c:	ldr	x0, [sp, #48]
  405260:	cmp	x0, #0x0
  405264:	b.eq	405288 <ferror@plt+0x29a8>  // b.none
  405268:	ldr	x0, [sp, #48]
  40526c:	ldr	x1, [sp, #32]
  405270:	cmp	x1, x0
  405274:	b.eq	405288 <ferror@plt+0x29a8>  // b.none
  405278:	ldr	x0, [sp, #48]
  40527c:	ldrb	w0, [x0]
  405280:	cmp	w0, #0x0
  405284:	b.eq	405290 <ferror@plt+0x29b0>  // b.none
  405288:	mov	w0, #0xffffffff            	// #-1
  40528c:	b	4052c4 <ferror@plt+0x29e4>
  405290:	ldr	x0, [sp, #56]
  405294:	cmn	x0, #0x1
  405298:	b.ne	4052b4 <ferror@plt+0x29d4>  // b.any
  40529c:	bl	402840 <__errno_location@plt>
  4052a0:	ldr	w0, [x0]
  4052a4:	cmp	w0, #0x22
  4052a8:	b.ne	4052b4 <ferror@plt+0x29d4>  // b.any
  4052ac:	mov	w0, #0xffffffff            	// #-1
  4052b0:	b	4052c4 <ferror@plt+0x29e4>
  4052b4:	ldr	x0, [sp, #40]
  4052b8:	ldr	x1, [sp, #56]
  4052bc:	str	x1, [x0]
  4052c0:	mov	w0, #0x0                   	// #0
  4052c4:	ldp	x29, x30, [sp], #64
  4052c8:	ret
  4052cc:	stp	x29, x30, [sp, #-64]!
  4052d0:	mov	x29, sp
  4052d4:	str	x0, [sp, #40]
  4052d8:	str	x1, [sp, #32]
  4052dc:	str	w2, [sp, #28]
  4052e0:	ldr	x0, [sp, #32]
  4052e4:	cmp	x0, #0x0
  4052e8:	b.eq	4052fc <ferror@plt+0x2a1c>  // b.none
  4052ec:	ldr	x0, [sp, #32]
  4052f0:	ldrb	w0, [x0]
  4052f4:	cmp	w0, #0x0
  4052f8:	b.ne	405304 <ferror@plt+0x2a24>  // b.any
  4052fc:	mov	w0, #0xffffffff            	// #-1
  405300:	b	4053a0 <ferror@plt+0x2ac0>
  405304:	add	x0, sp, #0x30
  405308:	ldr	w2, [sp, #28]
  40530c:	mov	x1, x0
  405310:	ldr	x0, [sp, #32]
  405314:	bl	402210 <strtoul@plt>
  405318:	str	x0, [sp, #56]
  40531c:	ldr	x0, [sp, #48]
  405320:	cmp	x0, #0x0
  405324:	b.eq	405348 <ferror@plt+0x2a68>  // b.none
  405328:	ldr	x0, [sp, #48]
  40532c:	ldr	x1, [sp, #32]
  405330:	cmp	x1, x0
  405334:	b.eq	405348 <ferror@plt+0x2a68>  // b.none
  405338:	ldr	x0, [sp, #48]
  40533c:	ldrb	w0, [x0]
  405340:	cmp	w0, #0x0
  405344:	b.eq	405350 <ferror@plt+0x2a70>  // b.none
  405348:	mov	w0, #0xffffffff            	// #-1
  40534c:	b	4053a0 <ferror@plt+0x2ac0>
  405350:	ldr	x0, [sp, #56]
  405354:	cmn	x0, #0x1
  405358:	b.ne	405374 <ferror@plt+0x2a94>  // b.any
  40535c:	bl	402840 <__errno_location@plt>
  405360:	ldr	w0, [x0]
  405364:	cmp	w0, #0x22
  405368:	b.ne	405374 <ferror@plt+0x2a94>  // b.any
  40536c:	mov	w0, #0xffffffff            	// #-1
  405370:	b	4053a0 <ferror@plt+0x2ac0>
  405374:	ldr	x1, [sp, #56]
  405378:	mov	x0, #0xffffffff            	// #4294967295
  40537c:	cmp	x1, x0
  405380:	b.ls	40538c <ferror@plt+0x2aac>  // b.plast
  405384:	mov	w0, #0xffffffff            	// #-1
  405388:	b	4053a0 <ferror@plt+0x2ac0>
  40538c:	ldr	x0, [sp, #56]
  405390:	mov	w1, w0
  405394:	ldr	x0, [sp, #40]
  405398:	str	w1, [x0]
  40539c:	mov	w0, #0x0                   	// #0
  4053a0:	ldp	x29, x30, [sp], #64
  4053a4:	ret
  4053a8:	stp	x29, x30, [sp, #-64]!
  4053ac:	mov	x29, sp
  4053b0:	str	x0, [sp, #40]
  4053b4:	str	x1, [sp, #32]
  4053b8:	str	w2, [sp, #28]
  4053bc:	ldr	x0, [sp, #32]
  4053c0:	cmp	x0, #0x0
  4053c4:	b.eq	4053d8 <ferror@plt+0x2af8>  // b.none
  4053c8:	ldr	x0, [sp, #32]
  4053cc:	ldrb	w0, [x0]
  4053d0:	cmp	w0, #0x0
  4053d4:	b.ne	4053e0 <ferror@plt+0x2b00>  // b.any
  4053d8:	mov	w0, #0xffffffff            	// #-1
  4053dc:	b	40547c <ferror@plt+0x2b9c>
  4053e0:	add	x0, sp, #0x30
  4053e4:	ldr	w2, [sp, #28]
  4053e8:	mov	x1, x0
  4053ec:	ldr	x0, [sp, #32]
  4053f0:	bl	402210 <strtoul@plt>
  4053f4:	str	x0, [sp, #56]
  4053f8:	ldr	x0, [sp, #48]
  4053fc:	cmp	x0, #0x0
  405400:	b.eq	405424 <ferror@plt+0x2b44>  // b.none
  405404:	ldr	x0, [sp, #48]
  405408:	ldr	x1, [sp, #32]
  40540c:	cmp	x1, x0
  405410:	b.eq	405424 <ferror@plt+0x2b44>  // b.none
  405414:	ldr	x0, [sp, #48]
  405418:	ldrb	w0, [x0]
  40541c:	cmp	w0, #0x0
  405420:	b.eq	40542c <ferror@plt+0x2b4c>  // b.none
  405424:	mov	w0, #0xffffffff            	// #-1
  405428:	b	40547c <ferror@plt+0x2b9c>
  40542c:	ldr	x0, [sp, #56]
  405430:	cmn	x0, #0x1
  405434:	b.ne	405450 <ferror@plt+0x2b70>  // b.any
  405438:	bl	402840 <__errno_location@plt>
  40543c:	ldr	w0, [x0]
  405440:	cmp	w0, #0x22
  405444:	b.ne	405450 <ferror@plt+0x2b70>  // b.any
  405448:	mov	w0, #0xffffffff            	// #-1
  40544c:	b	40547c <ferror@plt+0x2b9c>
  405450:	ldr	x1, [sp, #56]
  405454:	mov	x0, #0xffff                	// #65535
  405458:	cmp	x1, x0
  40545c:	b.ls	405468 <ferror@plt+0x2b88>  // b.plast
  405460:	mov	w0, #0xffffffff            	// #-1
  405464:	b	40547c <ferror@plt+0x2b9c>
  405468:	ldr	x0, [sp, #56]
  40546c:	and	w1, w0, #0xffff
  405470:	ldr	x0, [sp, #40]
  405474:	strh	w1, [x0]
  405478:	mov	w0, #0x0                   	// #0
  40547c:	ldp	x29, x30, [sp], #64
  405480:	ret
  405484:	stp	x29, x30, [sp, #-64]!
  405488:	mov	x29, sp
  40548c:	str	x0, [sp, #40]
  405490:	str	x1, [sp, #32]
  405494:	str	w2, [sp, #28]
  405498:	ldr	x0, [sp, #32]
  40549c:	cmp	x0, #0x0
  4054a0:	b.eq	4054b4 <ferror@plt+0x2bd4>  // b.none
  4054a4:	ldr	x0, [sp, #32]
  4054a8:	ldrb	w0, [x0]
  4054ac:	cmp	w0, #0x0
  4054b0:	b.ne	4054bc <ferror@plt+0x2bdc>  // b.any
  4054b4:	mov	w0, #0xffffffff            	// #-1
  4054b8:	b	405554 <ferror@plt+0x2c74>
  4054bc:	add	x0, sp, #0x30
  4054c0:	ldr	w2, [sp, #28]
  4054c4:	mov	x1, x0
  4054c8:	ldr	x0, [sp, #32]
  4054cc:	bl	402210 <strtoul@plt>
  4054d0:	str	x0, [sp, #56]
  4054d4:	ldr	x0, [sp, #48]
  4054d8:	cmp	x0, #0x0
  4054dc:	b.eq	405500 <ferror@plt+0x2c20>  // b.none
  4054e0:	ldr	x0, [sp, #48]
  4054e4:	ldr	x1, [sp, #32]
  4054e8:	cmp	x1, x0
  4054ec:	b.eq	405500 <ferror@plt+0x2c20>  // b.none
  4054f0:	ldr	x0, [sp, #48]
  4054f4:	ldrb	w0, [x0]
  4054f8:	cmp	w0, #0x0
  4054fc:	b.eq	405508 <ferror@plt+0x2c28>  // b.none
  405500:	mov	w0, #0xffffffff            	// #-1
  405504:	b	405554 <ferror@plt+0x2c74>
  405508:	ldr	x0, [sp, #56]
  40550c:	cmn	x0, #0x1
  405510:	b.ne	40552c <ferror@plt+0x2c4c>  // b.any
  405514:	bl	402840 <__errno_location@plt>
  405518:	ldr	w0, [x0]
  40551c:	cmp	w0, #0x22
  405520:	b.ne	40552c <ferror@plt+0x2c4c>  // b.any
  405524:	mov	w0, #0xffffffff            	// #-1
  405528:	b	405554 <ferror@plt+0x2c74>
  40552c:	ldr	x0, [sp, #56]
  405530:	cmp	x0, #0xff
  405534:	b.ls	405540 <ferror@plt+0x2c60>  // b.plast
  405538:	mov	w0, #0xffffffff            	// #-1
  40553c:	b	405554 <ferror@plt+0x2c74>
  405540:	ldr	x0, [sp, #56]
  405544:	and	w1, w0, #0xff
  405548:	ldr	x0, [sp, #40]
  40554c:	strb	w1, [x0]
  405550:	mov	w0, #0x0                   	// #0
  405554:	ldp	x29, x30, [sp], #64
  405558:	ret
  40555c:	stp	x29, x30, [sp, #-64]!
  405560:	mov	x29, sp
  405564:	str	x0, [sp, #40]
  405568:	str	x1, [sp, #32]
  40556c:	str	w2, [sp, #28]
  405570:	bl	402840 <__errno_location@plt>
  405574:	str	wzr, [x0]
  405578:	ldr	x0, [sp, #32]
  40557c:	cmp	x0, #0x0
  405580:	b.eq	405594 <ferror@plt+0x2cb4>  // b.none
  405584:	ldr	x0, [sp, #32]
  405588:	ldrb	w0, [x0]
  40558c:	cmp	w0, #0x0
  405590:	b.ne	40559c <ferror@plt+0x2cbc>  // b.any
  405594:	mov	w0, #0xffffffff            	// #-1
  405598:	b	405630 <ferror@plt+0x2d50>
  40559c:	add	x0, sp, #0x30
  4055a0:	ldr	w2, [sp, #28]
  4055a4:	mov	x1, x0
  4055a8:	ldr	x0, [sp, #32]
  4055ac:	bl	402280 <strtoll@plt>
  4055b0:	str	x0, [sp, #56]
  4055b4:	ldr	x0, [sp, #48]
  4055b8:	cmp	x0, #0x0
  4055bc:	b.eq	4055e0 <ferror@plt+0x2d00>  // b.none
  4055c0:	ldr	x0, [sp, #48]
  4055c4:	ldr	x1, [sp, #32]
  4055c8:	cmp	x1, x0
  4055cc:	b.eq	4055e0 <ferror@plt+0x2d00>  // b.none
  4055d0:	ldr	x0, [sp, #48]
  4055d4:	ldrb	w0, [x0]
  4055d8:	cmp	w0, #0x0
  4055dc:	b.eq	4055e8 <ferror@plt+0x2d08>  // b.none
  4055e0:	mov	w0, #0xffffffff            	// #-1
  4055e4:	b	405630 <ferror@plt+0x2d50>
  4055e8:	ldr	x1, [sp, #56]
  4055ec:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  4055f0:	cmp	x1, x0
  4055f4:	b.eq	405608 <ferror@plt+0x2d28>  // b.none
  4055f8:	ldr	x1, [sp, #56]
  4055fc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405600:	cmp	x1, x0
  405604:	b.ne	405620 <ferror@plt+0x2d40>  // b.any
  405608:	bl	402840 <__errno_location@plt>
  40560c:	ldr	w0, [x0]
  405610:	cmp	w0, #0x22
  405614:	b.ne	405620 <ferror@plt+0x2d40>  // b.any
  405618:	mov	w0, #0xffffffff            	// #-1
  40561c:	b	405630 <ferror@plt+0x2d50>
  405620:	ldr	x0, [sp, #40]
  405624:	ldr	x1, [sp, #56]
  405628:	str	x1, [x0]
  40562c:	mov	w0, #0x0                   	// #0
  405630:	ldp	x29, x30, [sp], #64
  405634:	ret
  405638:	stp	x29, x30, [sp, #-64]!
  40563c:	mov	x29, sp
  405640:	str	x0, [sp, #40]
  405644:	str	x1, [sp, #32]
  405648:	str	w2, [sp, #28]
  40564c:	bl	402840 <__errno_location@plt>
  405650:	str	wzr, [x0]
  405654:	ldr	x0, [sp, #32]
  405658:	cmp	x0, #0x0
  40565c:	b.eq	405670 <ferror@plt+0x2d90>  // b.none
  405660:	ldr	x0, [sp, #32]
  405664:	ldrb	w0, [x0]
  405668:	cmp	w0, #0x0
  40566c:	b.ne	405678 <ferror@plt+0x2d98>  // b.any
  405670:	mov	w0, #0xffffffff            	// #-1
  405674:	b	405738 <ferror@plt+0x2e58>
  405678:	add	x0, sp, #0x30
  40567c:	ldr	w2, [sp, #28]
  405680:	mov	x1, x0
  405684:	ldr	x0, [sp, #32]
  405688:	bl	402600 <strtol@plt>
  40568c:	str	x0, [sp, #56]
  405690:	ldr	x0, [sp, #48]
  405694:	cmp	x0, #0x0
  405698:	b.eq	4056bc <ferror@plt+0x2ddc>  // b.none
  40569c:	ldr	x0, [sp, #48]
  4056a0:	ldr	x1, [sp, #32]
  4056a4:	cmp	x1, x0
  4056a8:	b.eq	4056bc <ferror@plt+0x2ddc>  // b.none
  4056ac:	ldr	x0, [sp, #48]
  4056b0:	ldrb	w0, [x0]
  4056b4:	cmp	w0, #0x0
  4056b8:	b.eq	4056c4 <ferror@plt+0x2de4>  // b.none
  4056bc:	mov	w0, #0xffffffff            	// #-1
  4056c0:	b	405738 <ferror@plt+0x2e58>
  4056c4:	ldr	x1, [sp, #56]
  4056c8:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  4056cc:	cmp	x1, x0
  4056d0:	b.eq	4056e4 <ferror@plt+0x2e04>  // b.none
  4056d4:	ldr	x1, [sp, #56]
  4056d8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4056dc:	cmp	x1, x0
  4056e0:	b.ne	4056fc <ferror@plt+0x2e1c>  // b.any
  4056e4:	bl	402840 <__errno_location@plt>
  4056e8:	ldr	w0, [x0]
  4056ec:	cmp	w0, #0x22
  4056f0:	b.ne	4056fc <ferror@plt+0x2e1c>  // b.any
  4056f4:	mov	w0, #0xffffffff            	// #-1
  4056f8:	b	405738 <ferror@plt+0x2e58>
  4056fc:	ldr	x1, [sp, #56]
  405700:	mov	x0, #0x7fffffff            	// #2147483647
  405704:	cmp	x1, x0
  405708:	b.gt	40571c <ferror@plt+0x2e3c>
  40570c:	ldr	x1, [sp, #56]
  405710:	mov	x0, #0xffffffff80000000    	// #-2147483648
  405714:	cmp	x1, x0
  405718:	b.ge	405724 <ferror@plt+0x2e44>  // b.tcont
  40571c:	mov	w0, #0xffffffff            	// #-1
  405720:	b	405738 <ferror@plt+0x2e58>
  405724:	ldr	x0, [sp, #56]
  405728:	mov	w1, w0
  40572c:	ldr	x0, [sp, #40]
  405730:	str	w1, [x0]
  405734:	mov	w0, #0x0                   	// #0
  405738:	ldp	x29, x30, [sp], #64
  40573c:	ret
  405740:	stp	x29, x30, [sp, #-80]!
  405744:	mov	x29, sp
  405748:	str	x19, [sp, #16]
  40574c:	str	x0, [sp, #56]
  405750:	str	x1, [sp, #48]
  405754:	str	w2, [sp, #44]
  405758:	add	x0, sp, #0x40
  40575c:	ldr	w2, [sp, #44]
  405760:	ldr	x1, [sp, #48]
  405764:	bl	40520c <ferror@plt+0x292c>
  405768:	str	w0, [sp, #76]
  40576c:	ldr	w0, [sp, #76]
  405770:	cmp	w0, #0x0
  405774:	b.ne	4057bc <ferror@plt+0x2edc>  // b.any
  405778:	mov	w0, #0x1                   	// #1
  40577c:	bl	402270 <htonl@plt>
  405780:	cmp	w0, #0x1
  405784:	b.eq	4057b0 <ferror@plt+0x2ed0>  // b.none
  405788:	ldr	x0, [sp, #64]
  40578c:	bl	402270 <htonl@plt>
  405790:	mov	w0, w0
  405794:	lsl	x19, x0, #32
  405798:	ldr	x0, [sp, #64]
  40579c:	lsr	x0, x0, #32
  4057a0:	bl	402270 <htonl@plt>
  4057a4:	mov	w0, w0
  4057a8:	orr	x0, x19, x0
  4057ac:	b	4057b4 <ferror@plt+0x2ed4>
  4057b0:	ldr	x0, [sp, #64]
  4057b4:	ldr	x1, [sp, #56]
  4057b8:	str	x0, [x1]
  4057bc:	ldr	w0, [sp, #76]
  4057c0:	ldr	x19, [sp, #16]
  4057c4:	ldp	x29, x30, [sp], #80
  4057c8:	ret
  4057cc:	stp	x29, x30, [sp, #-64]!
  4057d0:	mov	x29, sp
  4057d4:	str	x0, [sp, #40]
  4057d8:	str	x1, [sp, #32]
  4057dc:	str	w2, [sp, #28]
  4057e0:	add	x0, sp, #0x38
  4057e4:	ldr	w2, [sp, #28]
  4057e8:	ldr	x1, [sp, #32]
  4057ec:	bl	4052cc <ferror@plt+0x29ec>
  4057f0:	str	w0, [sp, #60]
  4057f4:	ldr	w0, [sp, #60]
  4057f8:	cmp	w0, #0x0
  4057fc:	b.ne	405814 <ferror@plt+0x2f34>  // b.any
  405800:	ldr	w0, [sp, #56]
  405804:	bl	402270 <htonl@plt>
  405808:	mov	w1, w0
  40580c:	ldr	x0, [sp, #40]
  405810:	str	w1, [x0]
  405814:	ldr	w0, [sp, #60]
  405818:	ldp	x29, x30, [sp], #64
  40581c:	ret
  405820:	stp	x29, x30, [sp, #-64]!
  405824:	mov	x29, sp
  405828:	str	x0, [sp, #40]
  40582c:	str	x1, [sp, #32]
  405830:	str	w2, [sp, #28]
  405834:	add	x0, sp, #0x3a
  405838:	ldr	w2, [sp, #28]
  40583c:	ldr	x1, [sp, #32]
  405840:	bl	4053a8 <ferror@plt+0x2ac8>
  405844:	str	w0, [sp, #60]
  405848:	ldr	w0, [sp, #60]
  40584c:	cmp	w0, #0x0
  405850:	b.ne	405868 <ferror@plt+0x2f88>  // b.any
  405854:	ldrh	w0, [sp, #58]
  405858:	bl	402510 <htons@plt>
  40585c:	and	w1, w0, #0xffff
  405860:	ldr	x0, [sp, #40]
  405864:	strh	w1, [x0]
  405868:	ldr	w0, [sp, #60]
  40586c:	ldp	x29, x30, [sp], #64
  405870:	ret
  405874:	stp	x29, x30, [sp, #-64]!
  405878:	mov	x29, sp
  40587c:	str	x0, [sp, #24]
  405880:	str	x1, [sp, #16]
  405884:	str	wzr, [sp, #60]
  405888:	b	405934 <ferror@plt+0x3054>
  40588c:	add	x0, sp, #0x28
  405890:	mov	w2, #0x0                   	// #0
  405894:	mov	x1, x0
  405898:	ldr	x0, [sp, #16]
  40589c:	bl	402210 <strtoul@plt>
  4058a0:	str	x0, [sp, #48]
  4058a4:	ldr	x0, [sp, #48]
  4058a8:	cmp	x0, #0xff
  4058ac:	b.ls	4058b8 <ferror@plt+0x2fd8>  // b.plast
  4058b0:	mov	w0, #0xffffffff            	// #-1
  4058b4:	b	40594c <ferror@plt+0x306c>
  4058b8:	ldr	x0, [sp, #40]
  4058bc:	ldr	x1, [sp, #16]
  4058c0:	cmp	x1, x0
  4058c4:	b.ne	4058d0 <ferror@plt+0x2ff0>  // b.any
  4058c8:	mov	w0, #0xffffffff            	// #-1
  4058cc:	b	40594c <ferror@plt+0x306c>
  4058d0:	ldrsw	x0, [sp, #60]
  4058d4:	ldr	x1, [sp, #24]
  4058d8:	add	x0, x1, x0
  4058dc:	ldr	x1, [sp, #48]
  4058e0:	and	w1, w1, #0xff
  4058e4:	strb	w1, [x0]
  4058e8:	ldr	x0, [sp, #40]
  4058ec:	ldrb	w0, [x0]
  4058f0:	cmp	w0, #0x0
  4058f4:	b.eq	405944 <ferror@plt+0x3064>  // b.none
  4058f8:	ldr	w0, [sp, #60]
  4058fc:	cmp	w0, #0x3
  405900:	b.eq	405914 <ferror@plt+0x3034>  // b.none
  405904:	ldr	x0, [sp, #40]
  405908:	ldrb	w0, [x0]
  40590c:	cmp	w0, #0x2e
  405910:	b.eq	40591c <ferror@plt+0x303c>  // b.none
  405914:	mov	w0, #0xffffffff            	// #-1
  405918:	b	40594c <ferror@plt+0x306c>
  40591c:	ldr	x0, [sp, #40]
  405920:	add	x0, x0, #0x1
  405924:	str	x0, [sp, #16]
  405928:	ldr	w0, [sp, #60]
  40592c:	add	w0, w0, #0x1
  405930:	str	w0, [sp, #60]
  405934:	ldr	w0, [sp, #60]
  405938:	cmp	w0, #0x3
  40593c:	b.le	40588c <ferror@plt+0x2fac>
  405940:	b	405948 <ferror@plt+0x3068>
  405944:	nop
  405948:	mov	w0, #0x1                   	// #1
  40594c:	ldp	x29, x30, [sp], #64
  405950:	ret
  405954:	stp	x29, x30, [sp, #-64]!
  405958:	mov	x29, sp
  40595c:	str	x0, [sp, #24]
  405960:	str	x1, [sp, #16]
  405964:	str	wzr, [sp, #60]
  405968:	b	405a20 <ferror@plt+0x3140>
  40596c:	add	x0, sp, #0x20
  405970:	mov	w2, #0x10                  	// #16
  405974:	mov	x1, x0
  405978:	ldr	x0, [sp, #16]
  40597c:	bl	402210 <strtoul@plt>
  405980:	str	x0, [sp, #48]
  405984:	ldr	x1, [sp, #48]
  405988:	mov	x0, #0xffff                	// #65535
  40598c:	cmp	x1, x0
  405990:	b.ls	40599c <ferror@plt+0x30bc>  // b.plast
  405994:	mov	w0, #0xffffffff            	// #-1
  405998:	b	405a44 <ferror@plt+0x3164>
  40599c:	ldr	x0, [sp, #32]
  4059a0:	ldr	x1, [sp, #16]
  4059a4:	cmp	x1, x0
  4059a8:	b.ne	4059b4 <ferror@plt+0x30d4>  // b.any
  4059ac:	mov	w0, #0xffffffff            	// #-1
  4059b0:	b	405a44 <ferror@plt+0x3164>
  4059b4:	ldr	x0, [sp, #48]
  4059b8:	and	w0, w0, #0xffff
  4059bc:	bl	402510 <htons@plt>
  4059c0:	and	w2, w0, #0xffff
  4059c4:	ldrsw	x0, [sp, #60]
  4059c8:	lsl	x0, x0, #1
  4059cc:	add	x1, sp, #0x28
  4059d0:	strh	w2, [x1, x0]
  4059d4:	ldr	x0, [sp, #32]
  4059d8:	ldrb	w0, [x0]
  4059dc:	cmp	w0, #0x0
  4059e0:	b.eq	405a30 <ferror@plt+0x3150>  // b.none
  4059e4:	ldr	w0, [sp, #60]
  4059e8:	cmp	w0, #0x3
  4059ec:	b.eq	405a00 <ferror@plt+0x3120>  // b.none
  4059f0:	ldr	x0, [sp, #32]
  4059f4:	ldrb	w0, [x0]
  4059f8:	cmp	w0, #0x3a
  4059fc:	b.eq	405a08 <ferror@plt+0x3128>  // b.none
  405a00:	mov	w0, #0xffffffff            	// #-1
  405a04:	b	405a44 <ferror@plt+0x3164>
  405a08:	ldr	x0, [sp, #32]
  405a0c:	add	x0, x0, #0x1
  405a10:	str	x0, [sp, #16]
  405a14:	ldr	w0, [sp, #60]
  405a18:	add	w0, w0, #0x1
  405a1c:	str	w0, [sp, #60]
  405a20:	ldr	w0, [sp, #60]
  405a24:	cmp	w0, #0x3
  405a28:	b.le	40596c <ferror@plt+0x308c>
  405a2c:	b	405a34 <ferror@plt+0x3154>
  405a30:	nop
  405a34:	ldr	x1, [sp, #40]
  405a38:	ldr	x0, [sp, #24]
  405a3c:	str	x1, [x0]
  405a40:	mov	w0, #0x1                   	// #1
  405a44:	ldp	x29, x30, [sp], #64
  405a48:	ret
  405a4c:	stp	x29, x30, [sp, #-48]!
  405a50:	mov	x29, sp
  405a54:	str	x0, [sp, #24]
  405a58:	ldr	x0, [sp, #24]
  405a5c:	ldrh	w0, [x0, #6]
  405a60:	cmp	w0, #0x2
  405a64:	b.eq	405a74 <ferror@plt+0x3194>  // b.none
  405a68:	cmp	w0, #0xa
  405a6c:	b.eq	405af8 <ferror@plt+0x3218>  // b.none
  405a70:	b	405bc4 <ferror@plt+0x32e4>
  405a74:	ldr	x0, [sp, #24]
  405a78:	ldr	w0, [x0, #8]
  405a7c:	cmp	w0, #0x0
  405a80:	b.ne	405aa0 <ferror@plt+0x31c0>  // b.any
  405a84:	ldr	x0, [sp, #24]
  405a88:	ldrh	w0, [x0]
  405a8c:	orr	w0, w0, #0x6
  405a90:	and	w1, w0, #0xffff
  405a94:	ldr	x0, [sp, #24]
  405a98:	strh	w1, [x0]
  405a9c:	b	405bc4 <ferror@plt+0x32e4>
  405aa0:	ldr	x0, [sp, #24]
  405aa4:	ldr	w0, [x0, #8]
  405aa8:	bl	4022e0 <ntohl@plt>
  405aac:	and	w1, w0, #0xf0000000
  405ab0:	mov	w0, #0xe0000000            	// #-536870912
  405ab4:	cmp	w1, w0
  405ab8:	b.ne	405adc <ferror@plt+0x31fc>  // b.any
  405abc:	ldr	x0, [sp, #24]
  405ac0:	ldrh	w1, [x0]
  405ac4:	mov	w0, #0xa                   	// #10
  405ac8:	orr	w0, w1, w0
  405acc:	and	w1, w0, #0xffff
  405ad0:	ldr	x0, [sp, #24]
  405ad4:	strh	w1, [x0]
  405ad8:	b	405bc4 <ferror@plt+0x32e4>
  405adc:	ldr	x0, [sp, #24]
  405ae0:	ldrh	w0, [x0]
  405ae4:	orr	w0, w0, #0x2
  405ae8:	and	w1, w0, #0xffff
  405aec:	ldr	x0, [sp, #24]
  405af0:	strh	w1, [x0]
  405af4:	b	405bc4 <ferror@plt+0x32e4>
  405af8:	ldr	x0, [sp, #24]
  405afc:	add	x0, x0, #0x8
  405b00:	str	x0, [sp, #40]
  405b04:	ldr	x0, [sp, #40]
  405b08:	ldr	w0, [x0]
  405b0c:	cmp	w0, #0x0
  405b10:	b.ne	405b4c <ferror@plt+0x326c>  // b.any
  405b14:	ldr	x0, [sp, #40]
  405b18:	ldr	w0, [x0, #4]
  405b1c:	cmp	w0, #0x0
  405b20:	b.ne	405b4c <ferror@plt+0x326c>  // b.any
  405b24:	ldr	x0, [sp, #40]
  405b28:	ldr	w0, [x0, #8]
  405b2c:	cmp	w0, #0x0
  405b30:	b.ne	405b4c <ferror@plt+0x326c>  // b.any
  405b34:	ldr	x0, [sp, #40]
  405b38:	ldr	w0, [x0, #12]
  405b3c:	cmp	w0, #0x0
  405b40:	b.ne	405b4c <ferror@plt+0x326c>  // b.any
  405b44:	mov	w0, #0x1                   	// #1
  405b48:	b	405b50 <ferror@plt+0x3270>
  405b4c:	mov	w0, #0x0                   	// #0
  405b50:	cmp	w0, #0x0
  405b54:	b.eq	405b74 <ferror@plt+0x3294>  // b.none
  405b58:	ldr	x0, [sp, #24]
  405b5c:	ldrh	w0, [x0]
  405b60:	orr	w0, w0, #0x6
  405b64:	and	w1, w0, #0xffff
  405b68:	ldr	x0, [sp, #24]
  405b6c:	strh	w1, [x0]
  405b70:	b	405bc0 <ferror@plt+0x32e0>
  405b74:	ldr	x0, [sp, #24]
  405b78:	add	x0, x0, #0x8
  405b7c:	ldrb	w0, [x0]
  405b80:	cmp	w0, #0xff
  405b84:	b.ne	405ba8 <ferror@plt+0x32c8>  // b.any
  405b88:	ldr	x0, [sp, #24]
  405b8c:	ldrh	w1, [x0]
  405b90:	mov	w0, #0xa                   	// #10
  405b94:	orr	w0, w1, w0
  405b98:	and	w1, w0, #0xffff
  405b9c:	ldr	x0, [sp, #24]
  405ba0:	strh	w1, [x0]
  405ba4:	b	405bc0 <ferror@plt+0x32e0>
  405ba8:	ldr	x0, [sp, #24]
  405bac:	ldrh	w0, [x0]
  405bb0:	orr	w0, w0, #0x2
  405bb4:	and	w1, w0, #0xffff
  405bb8:	ldr	x0, [sp, #24]
  405bbc:	strh	w1, [x0]
  405bc0:	nop
  405bc4:	nop
  405bc8:	ldp	x29, x30, [sp], #48
  405bcc:	ret
  405bd0:	stp	x29, x30, [sp, #-64]!
  405bd4:	mov	x29, sp
  405bd8:	str	x0, [sp, #40]
  405bdc:	str	x1, [sp, #32]
  405be0:	str	w2, [sp, #28]
  405be4:	mov	x2, #0x108                 	// #264
  405be8:	mov	w1, #0x0                   	// #0
  405bec:	ldr	x0, [sp, #40]
  405bf0:	bl	402480 <memset@plt>
  405bf4:	adrp	x0, 410000 <ferror@plt+0xd720>
  405bf8:	add	x1, x0, #0xf0
  405bfc:	ldr	x0, [sp, #32]
  405c00:	bl	4025e0 <strcmp@plt>
  405c04:	cmp	w0, #0x0
  405c08:	b.ne	405c80 <ferror@plt+0x33a0>  // b.any
  405c0c:	ldr	w0, [sp, #28]
  405c10:	cmp	w0, #0xc
  405c14:	b.eq	405c24 <ferror@plt+0x3344>  // b.none
  405c18:	ldr	w0, [sp, #28]
  405c1c:	cmp	w0, #0x1c
  405c20:	b.ne	405c2c <ferror@plt+0x334c>  // b.any
  405c24:	mov	w0, #0xffffffff            	// #-1
  405c28:	b	405f38 <ferror@plt+0x3658>
  405c2c:	ldr	w0, [sp, #28]
  405c30:	and	w1, w0, #0xffff
  405c34:	ldr	x0, [sp, #40]
  405c38:	strh	w1, [x0, #6]
  405c3c:	ldr	x0, [sp, #40]
  405c40:	ldrh	w0, [x0, #6]
  405c44:	bl	406030 <ferror@plt+0x3750>
  405c48:	and	w1, w0, #0xffff
  405c4c:	ldr	x0, [sp, #40]
  405c50:	strh	w1, [x0, #2]
  405c54:	ldr	x0, [sp, #40]
  405c58:	mov	w1, #0xfffffffe            	// #-2
  405c5c:	strh	w1, [x0, #4]
  405c60:	ldr	x0, [sp, #40]
  405c64:	ldrh	w0, [x0]
  405c68:	orr	w0, w0, #0x1
  405c6c:	and	w1, w0, #0xffff
  405c70:	ldr	x0, [sp, #40]
  405c74:	strh	w1, [x0]
  405c78:	mov	w0, #0x0                   	// #0
  405c7c:	b	405f38 <ferror@plt+0x3658>
  405c80:	adrp	x0, 410000 <ferror@plt+0xd720>
  405c84:	add	x1, x0, #0xf8
  405c88:	ldr	x0, [sp, #32]
  405c8c:	bl	4025e0 <strcmp@plt>
  405c90:	cmp	w0, #0x0
  405c94:	b.eq	405cb0 <ferror@plt+0x33d0>  // b.none
  405c98:	adrp	x0, 410000 <ferror@plt+0xd720>
  405c9c:	add	x1, x0, #0x100
  405ca0:	ldr	x0, [sp, #32]
  405ca4:	bl	4025e0 <strcmp@plt>
  405ca8:	cmp	w0, #0x0
  405cac:	b.ne	405cfc <ferror@plt+0x341c>  // b.any
  405cb0:	ldr	w0, [sp, #28]
  405cb4:	cmp	w0, #0xc
  405cb8:	b.eq	405cc8 <ferror@plt+0x33e8>  // b.none
  405cbc:	ldr	w0, [sp, #28]
  405cc0:	cmp	w0, #0x1c
  405cc4:	b.ne	405cd0 <ferror@plt+0x33f0>  // b.any
  405cc8:	mov	w0, #0xffffffff            	// #-1
  405ccc:	b	405f38 <ferror@plt+0x3658>
  405cd0:	ldr	w0, [sp, #28]
  405cd4:	and	w1, w0, #0xffff
  405cd8:	ldr	x0, [sp, #40]
  405cdc:	strh	w1, [x0, #6]
  405ce0:	ldr	x0, [sp, #40]
  405ce4:	strh	wzr, [x0, #2]
  405ce8:	ldr	x0, [sp, #40]
  405cec:	mov	w1, #0xfffffffe            	// #-2
  405cf0:	strh	w1, [x0, #4]
  405cf4:	mov	w0, #0x0                   	// #0
  405cf8:	b	405f38 <ferror@plt+0x3658>
  405cfc:	ldr	w0, [sp, #28]
  405d00:	cmp	w0, #0x11
  405d04:	b.ne	405d74 <ferror@plt+0x3494>  // b.any
  405d08:	ldr	x0, [sp, #40]
  405d0c:	add	x0, x0, #0x8
  405d10:	ldr	x2, [sp, #32]
  405d14:	mov	w1, #0x100                 	// #256
  405d18:	bl	409a5c <ferror@plt+0x717c>
  405d1c:	str	w0, [sp, #52]
  405d20:	ldr	w0, [sp, #52]
  405d24:	cmp	w0, #0x0
  405d28:	b.ge	405d34 <ferror@plt+0x3454>  // b.tcont
  405d2c:	mov	w0, #0xffffffff            	// #-1
  405d30:	b	405f38 <ferror@plt+0x3658>
  405d34:	ldr	x0, [sp, #40]
  405d38:	mov	w1, #0x11                  	// #17
  405d3c:	strh	w1, [x0, #6]
  405d40:	ldr	w0, [sp, #52]
  405d44:	and	w1, w0, #0xffff
  405d48:	ldr	x0, [sp, #40]
  405d4c:	strh	w1, [x0, #2]
  405d50:	ldr	w0, [sp, #52]
  405d54:	and	w0, w0, #0xffff
  405d58:	ubfiz	w0, w0, #3, #13
  405d5c:	and	w0, w0, #0xffff
  405d60:	sxth	w1, w0
  405d64:	ldr	x0, [sp, #40]
  405d68:	strh	w1, [x0, #4]
  405d6c:	mov	w0, #0x0                   	// #0
  405d70:	b	405f38 <ferror@plt+0x3658>
  405d74:	mov	w1, #0x3a                  	// #58
  405d78:	ldr	x0, [sp, #32]
  405d7c:	bl	4026b0 <strchr@plt>
  405d80:	cmp	x0, #0x0
  405d84:	b.eq	405dfc <ferror@plt+0x351c>  // b.none
  405d88:	ldr	x0, [sp, #40]
  405d8c:	mov	w1, #0xa                   	// #10
  405d90:	strh	w1, [x0, #6]
  405d94:	ldr	w0, [sp, #28]
  405d98:	cmp	w0, #0x0
  405d9c:	b.eq	405db4 <ferror@plt+0x34d4>  // b.none
  405da0:	ldr	w0, [sp, #28]
  405da4:	cmp	w0, #0xa
  405da8:	b.eq	405db4 <ferror@plt+0x34d4>  // b.none
  405dac:	mov	w0, #0xffffffff            	// #-1
  405db0:	b	405f38 <ferror@plt+0x3658>
  405db4:	ldr	x0, [sp, #40]
  405db8:	add	x0, x0, #0x8
  405dbc:	mov	x2, x0
  405dc0:	ldr	x1, [sp, #32]
  405dc4:	mov	w0, #0xa                   	// #10
  405dc8:	bl	402660 <inet_pton@plt>
  405dcc:	cmp	w0, #0x0
  405dd0:	b.gt	405ddc <ferror@plt+0x34fc>
  405dd4:	mov	w0, #0xffffffff            	// #-1
  405dd8:	b	405f38 <ferror@plt+0x3658>
  405ddc:	ldr	x0, [sp, #40]
  405de0:	mov	w1, #0x10                  	// #16
  405de4:	strh	w1, [x0, #2]
  405de8:	ldr	x0, [sp, #40]
  405dec:	mov	w1, #0xffffffff            	// #-1
  405df0:	strh	w1, [x0, #4]
  405df4:	mov	w0, #0x0                   	// #0
  405df8:	b	405f38 <ferror@plt+0x3658>
  405dfc:	ldr	w0, [sp, #28]
  405e00:	cmp	w0, #0x1c
  405e04:	b.ne	405ed0 <ferror@plt+0x35f0>  // b.any
  405e08:	ldr	x0, [sp, #40]
  405e0c:	mov	w1, #0x1c                  	// #28
  405e10:	strh	w1, [x0, #6]
  405e14:	ldr	x0, [sp, #40]
  405e18:	add	x0, x0, #0x8
  405e1c:	mov	x3, #0x100                 	// #256
  405e20:	mov	x2, x0
  405e24:	ldr	x1, [sp, #32]
  405e28:	mov	w0, #0x1c                  	// #28
  405e2c:	bl	40c2b4 <ferror@plt+0x99d4>
  405e30:	cmp	w0, #0x0
  405e34:	b.gt	405e40 <ferror@plt+0x3560>
  405e38:	mov	w0, #0xffffffff            	// #-1
  405e3c:	b	405f38 <ferror@plt+0x3658>
  405e40:	ldr	x0, [sp, #40]
  405e44:	mov	w1, #0x4                   	// #4
  405e48:	strh	w1, [x0, #2]
  405e4c:	ldr	x0, [sp, #40]
  405e50:	mov	w1, #0x14                  	// #20
  405e54:	strh	w1, [x0, #4]
  405e58:	mov	w0, #0x40                  	// #64
  405e5c:	str	w0, [sp, #56]
  405e60:	str	wzr, [sp, #60]
  405e64:	b	405eb8 <ferror@plt+0x35d8>
  405e68:	ldr	x1, [sp, #40]
  405e6c:	ldrsw	x0, [sp, #60]
  405e70:	lsl	x0, x0, #2
  405e74:	add	x0, x1, x0
  405e78:	ldr	w0, [x0, #8]
  405e7c:	bl	4022e0 <ntohl@plt>
  405e80:	and	w0, w0, #0x100
  405e84:	cmp	w0, #0x0
  405e88:	b.eq	405eac <ferror@plt+0x35cc>  // b.none
  405e8c:	ldr	w0, [sp, #60]
  405e90:	add	w0, w0, #0x1
  405e94:	and	w0, w0, #0xffff
  405e98:	ubfiz	w0, w0, #2, #14
  405e9c:	and	w1, w0, #0xffff
  405ea0:	ldr	x0, [sp, #40]
  405ea4:	strh	w1, [x0, #2]
  405ea8:	b	405ec8 <ferror@plt+0x35e8>
  405eac:	ldr	w0, [sp, #60]
  405eb0:	add	w0, w0, #0x1
  405eb4:	str	w0, [sp, #60]
  405eb8:	ldr	w0, [sp, #60]
  405ebc:	ldr	w1, [sp, #56]
  405ec0:	cmp	w1, w0
  405ec4:	b.hi	405e68 <ferror@plt+0x3588>  // b.pmore
  405ec8:	mov	w0, #0x0                   	// #0
  405ecc:	b	405f38 <ferror@plt+0x3658>
  405ed0:	ldr	x0, [sp, #40]
  405ed4:	mov	w1, #0x2                   	// #2
  405ed8:	strh	w1, [x0, #6]
  405edc:	ldr	w0, [sp, #28]
  405ee0:	cmp	w0, #0x0
  405ee4:	b.eq	405efc <ferror@plt+0x361c>  // b.none
  405ee8:	ldr	w0, [sp, #28]
  405eec:	cmp	w0, #0x2
  405ef0:	b.eq	405efc <ferror@plt+0x361c>  // b.none
  405ef4:	mov	w0, #0xffffffff            	// #-1
  405ef8:	b	405f38 <ferror@plt+0x3658>
  405efc:	ldr	x0, [sp, #40]
  405f00:	add	x0, x0, #0x8
  405f04:	ldr	x1, [sp, #32]
  405f08:	bl	405874 <ferror@plt+0x2f94>
  405f0c:	cmp	w0, #0x0
  405f10:	b.gt	405f1c <ferror@plt+0x363c>
  405f14:	mov	w0, #0xffffffff            	// #-1
  405f18:	b	405f38 <ferror@plt+0x3658>
  405f1c:	ldr	x0, [sp, #40]
  405f20:	mov	w1, #0x4                   	// #4
  405f24:	strh	w1, [x0, #2]
  405f28:	ldr	x0, [sp, #40]
  405f2c:	mov	w1, #0xffffffff            	// #-1
  405f30:	strh	w1, [x0, #4]
  405f34:	mov	w0, #0x0                   	// #0
  405f38:	ldp	x29, x30, [sp], #64
  405f3c:	ret
  405f40:	stp	x29, x30, [sp, #-64]!
  405f44:	mov	x29, sp
  405f48:	str	x0, [sp, #40]
  405f4c:	str	x1, [sp, #32]
  405f50:	str	w2, [sp, #28]
  405f54:	ldr	w2, [sp, #28]
  405f58:	ldr	x1, [sp, #32]
  405f5c:	ldr	x0, [sp, #40]
  405f60:	bl	405bd0 <ferror@plt+0x32f0>
  405f64:	str	w0, [sp, #60]
  405f68:	ldr	w0, [sp, #60]
  405f6c:	cmp	w0, #0x0
  405f70:	b.eq	405f7c <ferror@plt+0x369c>  // b.none
  405f74:	ldr	w0, [sp, #60]
  405f78:	b	405f88 <ferror@plt+0x36a8>
  405f7c:	ldr	x0, [sp, #40]
  405f80:	bl	405a4c <ferror@plt+0x316c>
  405f84:	mov	w0, #0x0                   	// #0
  405f88:	ldp	x29, x30, [sp], #64
  405f8c:	ret
  405f90:	sub	sp, sp, #0x10
  405f94:	str	w0, [sp, #12]
  405f98:	ldr	w0, [sp, #12]
  405f9c:	cmp	w0, #0x1c
  405fa0:	b.eq	40601c <ferror@plt+0x373c>  // b.none
  405fa4:	ldr	w0, [sp, #12]
  405fa8:	cmp	w0, #0x1c
  405fac:	b.gt	406024 <ferror@plt+0x3744>
  405fb0:	ldr	w0, [sp, #12]
  405fb4:	cmp	w0, #0xc
  405fb8:	b.eq	40600c <ferror@plt+0x372c>  // b.none
  405fbc:	ldr	w0, [sp, #12]
  405fc0:	cmp	w0, #0xc
  405fc4:	b.gt	406024 <ferror@plt+0x3744>
  405fc8:	ldr	w0, [sp, #12]
  405fcc:	cmp	w0, #0xa
  405fd0:	b.eq	405ffc <ferror@plt+0x371c>  // b.none
  405fd4:	ldr	w0, [sp, #12]
  405fd8:	cmp	w0, #0xa
  405fdc:	b.gt	406024 <ferror@plt+0x3744>
  405fe0:	ldr	w0, [sp, #12]
  405fe4:	cmp	w0, #0x2
  405fe8:	b.eq	406004 <ferror@plt+0x3724>  // b.none
  405fec:	ldr	w0, [sp, #12]
  405ff0:	cmp	w0, #0x4
  405ff4:	b.eq	406014 <ferror@plt+0x3734>  // b.none
  405ff8:	b	406024 <ferror@plt+0x3744>
  405ffc:	mov	w0, #0x80                  	// #128
  406000:	b	406028 <ferror@plt+0x3748>
  406004:	mov	w0, #0x20                  	// #32
  406008:	b	406028 <ferror@plt+0x3748>
  40600c:	mov	w0, #0x10                  	// #16
  406010:	b	406028 <ferror@plt+0x3748>
  406014:	mov	w0, #0x50                  	// #80
  406018:	b	406028 <ferror@plt+0x3748>
  40601c:	mov	w0, #0x14                  	// #20
  406020:	b	406028 <ferror@plt+0x3748>
  406024:	mov	w0, #0x0                   	// #0
  406028:	add	sp, sp, #0x10
  40602c:	ret
  406030:	stp	x29, x30, [sp, #-32]!
  406034:	mov	x29, sp
  406038:	str	w0, [sp, #28]
  40603c:	ldr	w0, [sp, #28]
  406040:	bl	405f90 <ferror@plt+0x36b0>
  406044:	add	w1, w0, #0x7
  406048:	cmp	w0, #0x0
  40604c:	csel	w0, w1, w0, lt  // lt = tstop
  406050:	asr	w0, w0, #3
  406054:	ldp	x29, x30, [sp], #32
  406058:	ret
  40605c:	stp	x29, x30, [sp, #-80]!
  406060:	mov	x29, sp
  406064:	str	x0, [sp, #40]
  406068:	str	x1, [sp, #32]
  40606c:	str	w2, [sp, #28]
  406070:	mov	w1, #0x2f                  	// #47
  406074:	ldr	x0, [sp, #32]
  406078:	bl	4026b0 <strchr@plt>
  40607c:	str	x0, [sp, #64]
  406080:	ldr	x0, [sp, #64]
  406084:	cmp	x0, #0x0
  406088:	b.eq	406094 <ferror@plt+0x37b4>  // b.none
  40608c:	ldr	x0, [sp, #64]
  406090:	strb	wzr, [x0]
  406094:	ldr	w2, [sp, #28]
  406098:	ldr	x1, [sp, #32]
  40609c:	ldr	x0, [sp, #40]
  4060a0:	bl	405f40 <ferror@plt+0x3660>
  4060a4:	str	w0, [sp, #60]
  4060a8:	ldr	x0, [sp, #64]
  4060ac:	cmp	x0, #0x0
  4060b0:	b.eq	4060c0 <ferror@plt+0x37e0>  // b.none
  4060b4:	ldr	x0, [sp, #64]
  4060b8:	mov	w1, #0x2f                  	// #47
  4060bc:	strb	w1, [x0]
  4060c0:	ldr	w0, [sp, #60]
  4060c4:	cmp	w0, #0x0
  4060c8:	b.eq	4060d4 <ferror@plt+0x37f4>  // b.none
  4060cc:	ldr	w0, [sp, #60]
  4060d0:	b	4061b0 <ferror@plt+0x38d0>
  4060d4:	ldr	x0, [sp, #40]
  4060d8:	ldrh	w0, [x0, #6]
  4060dc:	bl	405f90 <ferror@plt+0x36b0>
  4060e0:	str	w0, [sp, #76]
  4060e4:	str	wzr, [sp, #72]
  4060e8:	ldr	x0, [sp, #64]
  4060ec:	cmp	x0, #0x0
  4060f0:	b.eq	406160 <ferror@plt+0x3880>  // b.none
  4060f4:	ldr	x0, [sp, #40]
  4060f8:	ldrsh	w0, [x0, #4]
  4060fc:	cmn	w0, #0x2
  406100:	b.ne	40610c <ferror@plt+0x382c>  // b.any
  406104:	mov	w0, #0xffffffff            	// #-1
  406108:	b	4061b0 <ferror@plt+0x38d0>
  40610c:	ldr	x0, [sp, #64]
  406110:	add	x1, x0, #0x1
  406114:	add	x0, sp, #0x38
  406118:	mov	w2, #0x0                   	// #0
  40611c:	bl	404e2c <ferror@plt+0x254c>
  406120:	cmp	w0, #0x0
  406124:	b.eq	406130 <ferror@plt+0x3850>  // b.none
  406128:	mov	w0, #0xffffffff            	// #-1
  40612c:	b	4061b0 <ferror@plt+0x38d0>
  406130:	ldr	w1, [sp, #56]
  406134:	ldr	w0, [sp, #76]
  406138:	cmp	w1, w0
  40613c:	b.ls	406148 <ferror@plt+0x3868>  // b.plast
  406140:	mov	w0, #0xffffffff            	// #-1
  406144:	b	4061b0 <ferror@plt+0x38d0>
  406148:	ldr	w0, [sp, #72]
  40614c:	orr	w0, w0, #0x1
  406150:	str	w0, [sp, #72]
  406154:	ldr	w0, [sp, #56]
  406158:	str	w0, [sp, #76]
  40615c:	b	406174 <ferror@plt+0x3894>
  406160:	ldr	x0, [sp, #40]
  406164:	ldrsh	w0, [x0, #4]
  406168:	cmn	w0, #0x2
  40616c:	b.ne	406174 <ferror@plt+0x3894>  // b.any
  406170:	str	wzr, [sp, #76]
  406174:	ldr	x0, [sp, #40]
  406178:	ldrh	w0, [x0]
  40617c:	sxth	w1, w0
  406180:	ldr	w0, [sp, #72]
  406184:	sxth	w0, w0
  406188:	orr	w0, w1, w0
  40618c:	sxth	w0, w0
  406190:	and	w1, w0, #0xffff
  406194:	ldr	x0, [sp, #40]
  406198:	strh	w1, [x0]
  40619c:	ldr	w0, [sp, #76]
  4061a0:	sxth	w1, w0
  4061a4:	ldr	x0, [sp, #40]
  4061a8:	strh	w1, [x0, #4]
  4061ac:	mov	w0, #0x0                   	// #0
  4061b0:	ldp	x29, x30, [sp], #80
  4061b4:	ret
  4061b8:	stp	x29, x30, [sp, #-32]!
  4061bc:	mov	x29, sp
  4061c0:	str	w0, [sp, #28]
  4061c4:	ldr	w0, [sp, #28]
  4061c8:	cmp	w0, #0x0
  4061cc:	b.ne	4061dc <ferror@plt+0x38fc>  // b.any
  4061d0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4061d4:	add	x0, x0, #0x108
  4061d8:	b	4061e4 <ferror@plt+0x3904>
  4061dc:	ldr	w0, [sp, #28]
  4061e0:	bl	406e0c <ferror@plt+0x452c>
  4061e4:	ldp	x29, x30, [sp], #32
  4061e8:	ret
  4061ec:	stp	x29, x30, [sp, #-64]!
  4061f0:	mov	x29, sp
  4061f4:	str	x19, [sp, #16]
  4061f8:	str	x0, [sp, #56]
  4061fc:	str	x1, [sp, #48]
  406200:	str	w2, [sp, #44]
  406204:	ldr	w2, [sp, #44]
  406208:	ldr	x1, [sp, #48]
  40620c:	ldr	x0, [sp, #56]
  406210:	bl	405f40 <ferror@plt+0x3660>
  406214:	cmp	w0, #0x0
  406218:	b.eq	406250 <ferror@plt+0x3970>  // b.none
  40621c:	adrp	x0, 423000 <ferror@plt+0x20720>
  406220:	ldr	x0, [x0, #3992]
  406224:	ldr	x19, [x0]
  406228:	ldr	w0, [sp, #44]
  40622c:	bl	4061b8 <ferror@plt+0x38d8>
  406230:	ldr	x3, [sp, #48]
  406234:	mov	x2, x0
  406238:	adrp	x0, 410000 <ferror@plt+0xd720>
  40623c:	add	x1, x0, #0x118
  406240:	mov	x0, x19
  406244:	bl	4028a0 <fprintf@plt>
  406248:	mov	w0, #0x1                   	// #1
  40624c:	bl	402230 <exit@plt>
  406250:	mov	w0, #0x0                   	// #0
  406254:	ldr	x19, [sp, #16]
  406258:	ldp	x29, x30, [sp], #64
  40625c:	ret
  406260:	stp	x29, x30, [sp, #-64]!
  406264:	mov	x29, sp
  406268:	str	x0, [sp, #40]
  40626c:	str	x1, [sp, #32]
  406270:	str	w2, [sp, #28]
  406274:	ldr	x0, [sp, #32]
  406278:	ldrh	w0, [x0]
  40627c:	sub	w0, w0, #0x4
  406280:	str	w0, [sp, #60]
  406284:	ldr	x0, [sp, #32]
  406288:	add	x0, x0, #0x4
  40628c:	str	x0, [sp, #48]
  406290:	ldr	w0, [sp, #60]
  406294:	cmp	w0, #0x10
  406298:	b.eq	406308 <ferror@plt+0x3a28>  // b.none
  40629c:	ldr	w0, [sp, #60]
  4062a0:	cmp	w0, #0x10
  4062a4:	b.gt	406398 <ferror@plt+0x3ab8>
  4062a8:	ldr	w0, [sp, #60]
  4062ac:	cmp	w0, #0xa
  4062b0:	b.eq	406368 <ferror@plt+0x3a88>  // b.none
  4062b4:	ldr	w0, [sp, #60]
  4062b8:	cmp	w0, #0xa
  4062bc:	b.gt	406398 <ferror@plt+0x3ab8>
  4062c0:	ldr	w0, [sp, #60]
  4062c4:	cmp	w0, #0x2
  4062c8:	b.eq	406338 <ferror@plt+0x3a58>  // b.none
  4062cc:	ldr	w0, [sp, #60]
  4062d0:	cmp	w0, #0x4
  4062d4:	b.ne	406398 <ferror@plt+0x3ab8>  // b.any
  4062d8:	ldr	x0, [sp, #40]
  4062dc:	mov	w1, #0x2                   	// #2
  4062e0:	strh	w1, [x0, #6]
  4062e4:	ldr	x0, [sp, #40]
  4062e8:	mov	w1, #0x4                   	// #4
  4062ec:	strh	w1, [x0, #2]
  4062f0:	ldr	x0, [sp, #40]
  4062f4:	add	x0, x0, #0x8
  4062f8:	ldr	x1, [sp, #48]
  4062fc:	ldr	w1, [x1]
  406300:	str	w1, [x0]
  406304:	b	4063a0 <ferror@plt+0x3ac0>
  406308:	ldr	x0, [sp, #40]
  40630c:	mov	w1, #0xa                   	// #10
  406310:	strh	w1, [x0, #6]
  406314:	ldr	x0, [sp, #40]
  406318:	mov	w1, #0x10                  	// #16
  40631c:	strh	w1, [x0, #2]
  406320:	ldr	x0, [sp, #40]
  406324:	add	x2, x0, #0x8
  406328:	ldr	x0, [sp, #48]
  40632c:	ldp	x0, x1, [x0]
  406330:	stp	x0, x1, [x2]
  406334:	b	4063a0 <ferror@plt+0x3ac0>
  406338:	ldr	x0, [sp, #40]
  40633c:	mov	w1, #0xc                   	// #12
  406340:	strh	w1, [x0, #6]
  406344:	ldr	x0, [sp, #40]
  406348:	mov	w1, #0x2                   	// #2
  40634c:	strh	w1, [x0, #2]
  406350:	ldr	x0, [sp, #40]
  406354:	add	x0, x0, #0x8
  406358:	ldr	x1, [sp, #48]
  40635c:	ldrh	w1, [x1]
  406360:	strh	w1, [x0]
  406364:	b	4063a0 <ferror@plt+0x3ac0>
  406368:	ldr	x0, [sp, #40]
  40636c:	mov	w1, #0x4                   	// #4
  406370:	strh	w1, [x0, #6]
  406374:	ldr	x0, [sp, #40]
  406378:	mov	w1, #0xa                   	// #10
  40637c:	strh	w1, [x0, #2]
  406380:	ldr	x0, [sp, #40]
  406384:	add	x0, x0, #0x8
  406388:	mov	x2, #0xa                   	// #10
  40638c:	ldr	x1, [sp, #48]
  406390:	bl	4021f0 <memcpy@plt>
  406394:	b	4063a0 <ferror@plt+0x3ac0>
  406398:	mov	w0, #0xffffffff            	// #-1
  40639c:	b	4063ec <ferror@plt+0x3b0c>
  4063a0:	ldr	w0, [sp, #28]
  4063a4:	cmp	w0, #0x0
  4063a8:	b.eq	4063cc <ferror@plt+0x3aec>  // b.none
  4063ac:	ldr	x0, [sp, #40]
  4063b0:	ldrh	w0, [x0, #6]
  4063b4:	mov	w1, w0
  4063b8:	ldr	w0, [sp, #28]
  4063bc:	cmp	w0, w1
  4063c0:	b.eq	4063cc <ferror@plt+0x3aec>  // b.none
  4063c4:	mov	w0, #0xfffffffe            	// #-2
  4063c8:	b	4063ec <ferror@plt+0x3b0c>
  4063cc:	ldr	x0, [sp, #40]
  4063d0:	mov	w1, #0xffffffff            	// #-1
  4063d4:	strh	w1, [x0, #4]
  4063d8:	ldr	x0, [sp, #40]
  4063dc:	strh	wzr, [x0]
  4063e0:	ldr	x0, [sp, #40]
  4063e4:	bl	405a4c <ferror@plt+0x316c>
  4063e8:	mov	w0, #0x0                   	// #0
  4063ec:	ldp	x29, x30, [sp], #64
  4063f0:	ret
  4063f4:	stp	x29, x30, [sp, #-64]!
  4063f8:	mov	x29, sp
  4063fc:	str	x19, [sp, #16]
  406400:	str	x0, [sp, #56]
  406404:	str	x1, [sp, #48]
  406408:	str	w2, [sp, #44]
  40640c:	ldr	w0, [sp, #44]
  406410:	cmp	w0, #0x11
  406414:	b.ne	406440 <ferror@plt+0x3b60>  // b.any
  406418:	adrp	x0, 423000 <ferror@plt+0x20720>
  40641c:	ldr	x0, [x0, #3992]
  406420:	ldr	x3, [x0]
  406424:	ldr	x2, [sp, #48]
  406428:	adrp	x0, 410000 <ferror@plt+0xd720>
  40642c:	add	x1, x0, #0x150
  406430:	mov	x0, x3
  406434:	bl	4028a0 <fprintf@plt>
  406438:	mov	w0, #0x1                   	// #1
  40643c:	bl	402230 <exit@plt>
  406440:	ldr	w2, [sp, #44]
  406444:	ldr	x1, [sp, #48]
  406448:	ldr	x0, [sp, #56]
  40644c:	bl	40605c <ferror@plt+0x377c>
  406450:	cmp	w0, #0x0
  406454:	b.eq	40648c <ferror@plt+0x3bac>  // b.none
  406458:	adrp	x0, 423000 <ferror@plt+0x20720>
  40645c:	ldr	x0, [x0, #3992]
  406460:	ldr	x19, [x0]
  406464:	ldr	w0, [sp, #44]
  406468:	bl	4061b8 <ferror@plt+0x38d8>
  40646c:	ldr	x3, [sp, #48]
  406470:	mov	x2, x0
  406474:	adrp	x0, 410000 <ferror@plt+0xd720>
  406478:	add	x1, x0, #0x198
  40647c:	mov	x0, x19
  406480:	bl	4028a0 <fprintf@plt>
  406484:	mov	w0, #0x1                   	// #1
  406488:	bl	402230 <exit@plt>
  40648c:	mov	w0, #0x0                   	// #0
  406490:	ldr	x19, [sp, #16]
  406494:	ldp	x29, x30, [sp], #64
  406498:	ret
  40649c:	stp	x29, x30, [sp, #-304]!
  4064a0:	mov	x29, sp
  4064a4:	str	x0, [sp, #24]
  4064a8:	add	x0, sp, #0x28
  4064ac:	mov	w2, #0x2                   	// #2
  4064b0:	ldr	x1, [sp, #24]
  4064b4:	bl	405f40 <ferror@plt+0x3660>
  4064b8:	cmp	w0, #0x0
  4064bc:	b.eq	4064e8 <ferror@plt+0x3c08>  // b.none
  4064c0:	adrp	x0, 423000 <ferror@plt+0x20720>
  4064c4:	ldr	x0, [x0, #3992]
  4064c8:	ldr	x3, [x0]
  4064cc:	ldr	x2, [sp, #24]
  4064d0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4064d4:	add	x1, x0, #0x1c8
  4064d8:	mov	x0, x3
  4064dc:	bl	4028a0 <fprintf@plt>
  4064e0:	mov	w0, #0x1                   	// #1
  4064e4:	bl	402230 <exit@plt>
  4064e8:	ldr	w0, [sp, #48]
  4064ec:	ldp	x29, x30, [sp], #304
  4064f0:	ret
  4064f4:	stp	x29, x30, [sp, #-16]!
  4064f8:	mov	x29, sp
  4064fc:	adrp	x0, 423000 <ferror@plt+0x20720>
  406500:	ldr	x0, [x0, #3992]
  406504:	ldr	x0, [x0]
  406508:	mov	x3, x0
  40650c:	mov	x2, #0x30                  	// #48
  406510:	mov	x1, #0x1                   	// #1
  406514:	adrp	x0, 410000 <ferror@plt+0xd720>
  406518:	add	x0, x0, #0x200
  40651c:	bl	4026d0 <fwrite@plt>
  406520:	mov	w0, #0xffffffff            	// #-1
  406524:	bl	402230 <exit@plt>
  406528:	stp	x29, x30, [sp, #-32]!
  40652c:	mov	x29, sp
  406530:	str	x0, [sp, #24]
  406534:	adrp	x0, 423000 <ferror@plt+0x20720>
  406538:	ldr	x0, [x0, #3992]
  40653c:	ldr	x3, [x0]
  406540:	ldr	x2, [sp, #24]
  406544:	adrp	x0, 410000 <ferror@plt+0xd720>
  406548:	add	x1, x0, #0x238
  40654c:	mov	x0, x3
  406550:	bl	4028a0 <fprintf@plt>
  406554:	mov	w0, #0xffffffff            	// #-1
  406558:	bl	402230 <exit@plt>
  40655c:	stp	x29, x30, [sp, #-32]!
  406560:	mov	x29, sp
  406564:	str	x0, [sp, #24]
  406568:	str	x1, [sp, #16]
  40656c:	adrp	x0, 423000 <ferror@plt+0x20720>
  406570:	ldr	x0, [x0, #3992]
  406574:	ldr	x4, [x0]
  406578:	ldr	x3, [sp, #24]
  40657c:	ldr	x2, [sp, #16]
  406580:	adrp	x0, 410000 <ferror@plt+0xd720>
  406584:	add	x1, x0, #0x260
  406588:	mov	x0, x4
  40658c:	bl	4028a0 <fprintf@plt>
  406590:	mov	w0, #0xffffffff            	// #-1
  406594:	bl	402230 <exit@plt>
  406598:	stp	x29, x30, [sp, #-32]!
  40659c:	mov	x29, sp
  4065a0:	str	x0, [sp, #24]
  4065a4:	str	x1, [sp, #16]
  4065a8:	adrp	x0, 423000 <ferror@plt+0x20720>
  4065ac:	ldr	x0, [x0, #3992]
  4065b0:	ldr	x4, [x0]
  4065b4:	ldr	x3, [sp, #16]
  4065b8:	ldr	x2, [sp, #24]
  4065bc:	adrp	x0, 410000 <ferror@plt+0xd720>
  4065c0:	add	x1, x0, #0x288
  4065c4:	mov	x0, x4
  4065c8:	bl	4028a0 <fprintf@plt>
  4065cc:	mov	w0, #0xffffffff            	// #-1
  4065d0:	bl	402230 <exit@plt>
  4065d4:	stp	x29, x30, [sp, #-32]!
  4065d8:	mov	x29, sp
  4065dc:	str	x0, [sp, #24]
  4065e0:	str	x1, [sp, #16]
  4065e4:	adrp	x0, 423000 <ferror@plt+0x20720>
  4065e8:	ldr	x0, [x0, #3992]
  4065ec:	ldr	x4, [x0]
  4065f0:	ldr	x3, [sp, #16]
  4065f4:	ldr	x2, [sp, #24]
  4065f8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4065fc:	add	x1, x0, #0x2c0
  406600:	mov	x0, x4
  406604:	bl	4028a0 <fprintf@plt>
  406608:	mov	w0, #0xffffffff            	// #-1
  40660c:	bl	402230 <exit@plt>
  406610:	stp	x29, x30, [sp, #-32]!
  406614:	mov	x29, sp
  406618:	str	x0, [sp, #24]
  40661c:	adrp	x0, 423000 <ferror@plt+0x20720>
  406620:	ldr	x0, [x0, #3992]
  406624:	ldr	x3, [x0]
  406628:	ldr	x2, [sp, #24]
  40662c:	adrp	x0, 410000 <ferror@plt+0xd720>
  406630:	add	x1, x0, #0x2f8
  406634:	mov	x0, x3
  406638:	bl	4028a0 <fprintf@plt>
  40663c:	mov	w0, #0xffffffff            	// #-1
  406640:	ldp	x29, x30, [sp], #32
  406644:	ret
  406648:	stp	x29, x30, [sp, #-32]!
  40664c:	mov	x29, sp
  406650:	str	x0, [sp, #24]
  406654:	ldr	x0, [sp, #24]
  406658:	ldrb	w0, [x0]
  40665c:	cmp	w0, #0x0
  406660:	b.ne	4066bc <ferror@plt+0x3ddc>  // b.any
  406664:	mov	w0, #0xffffffff            	// #-1
  406668:	b	4066d0 <ferror@plt+0x3df0>
  40666c:	ldr	x0, [sp, #24]
  406670:	ldrb	w0, [x0]
  406674:	cmp	w0, #0x2f
  406678:	b.eq	4066a8 <ferror@plt+0x3dc8>  // b.none
  40667c:	bl	4025f0 <__ctype_b_loc@plt>
  406680:	ldr	x1, [x0]
  406684:	ldr	x0, [sp, #24]
  406688:	ldrb	w0, [x0]
  40668c:	and	x0, x0, #0xff
  406690:	lsl	x0, x0, #1
  406694:	add	x0, x1, x0
  406698:	ldrh	w0, [x0]
  40669c:	and	w0, w0, #0x2000
  4066a0:	cmp	w0, #0x0
  4066a4:	b.eq	4066b0 <ferror@plt+0x3dd0>  // b.none
  4066a8:	mov	w0, #0xffffffff            	// #-1
  4066ac:	b	4066d0 <ferror@plt+0x3df0>
  4066b0:	ldr	x0, [sp, #24]
  4066b4:	add	x0, x0, #0x1
  4066b8:	str	x0, [sp, #24]
  4066bc:	ldr	x0, [sp, #24]
  4066c0:	ldrb	w0, [x0]
  4066c4:	cmp	w0, #0x0
  4066c8:	b.ne	40666c <ferror@plt+0x3d8c>  // b.any
  4066cc:	mov	w0, #0x0                   	// #0
  4066d0:	ldp	x29, x30, [sp], #32
  4066d4:	ret
  4066d8:	stp	x29, x30, [sp, #-32]!
  4066dc:	mov	x29, sp
  4066e0:	str	x0, [sp, #24]
  4066e4:	ldr	x0, [sp, #24]
  4066e8:	bl	402220 <strlen@plt>
  4066ec:	cmp	x0, #0xf
  4066f0:	b.ls	4066fc <ferror@plt+0x3e1c>  // b.plast
  4066f4:	mov	w0, #0xffffffff            	// #-1
  4066f8:	b	406704 <ferror@plt+0x3e24>
  4066fc:	ldr	x0, [sp, #24]
  406700:	bl	406648 <ferror@plt+0x3d68>
  406704:	ldp	x29, x30, [sp], #32
  406708:	ret
  40670c:	stp	x29, x30, [sp, #-32]!
  406710:	mov	x29, sp
  406714:	str	x0, [sp, #24]
  406718:	ldr	x0, [sp, #24]
  40671c:	bl	406648 <ferror@plt+0x3d68>
  406720:	ldp	x29, x30, [sp], #32
  406724:	ret
  406728:	stp	x29, x30, [sp, #-48]!
  40672c:	mov	x29, sp
  406730:	str	x0, [sp, #24]
  406734:	str	x1, [sp, #16]
  406738:	ldr	x0, [sp, #16]
  40673c:	bl	4066d8 <ferror@plt+0x3df8>
  406740:	str	w0, [sp, #44]
  406744:	ldr	w0, [sp, #44]
  406748:	cmp	w0, #0x0
  40674c:	b.ne	406760 <ferror@plt+0x3e80>  // b.any
  406750:	mov	x2, #0x10                  	// #16
  406754:	ldr	x1, [sp, #16]
  406758:	ldr	x0, [sp, #24]
  40675c:	bl	4027f0 <strncpy@plt>
  406760:	ldr	w0, [sp, #44]
  406764:	ldp	x29, x30, [sp], #48
  406768:	ret
  40676c:	stp	x29, x30, [sp, #-48]!
  406770:	mov	x29, sp
  406774:	str	w0, [sp, #28]
  406778:	str	x1, [sp, #16]
  40677c:	ldr	x0, [sp, #16]
  406780:	cmp	x0, #0x0
  406784:	b.eq	406798 <ferror@plt+0x3eb8>  // b.none
  406788:	ldr	x0, [sp, #16]
  40678c:	bl	4048f4 <ferror@plt+0x2014>
  406790:	str	x0, [sp, #40]
  406794:	b	4067c4 <ferror@plt+0x3ee4>
  406798:	adrp	x0, 423000 <ferror@plt+0x20720>
  40679c:	ldr	x0, [x0, #3992]
  4067a0:	ldr	x3, [x0]
  4067a4:	ldr	w2, [sp, #28]
  4067a8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4067ac:	add	x1, x0, #0x318
  4067b0:	mov	x0, x3
  4067b4:	bl	4028a0 <fprintf@plt>
  4067b8:	ldr	w0, [sp, #28]
  4067bc:	bl	40941c <ferror@plt+0x6b3c>
  4067c0:	str	x0, [sp, #40]
  4067c4:	ldr	x0, [sp, #40]
  4067c8:	bl	4066d8 <ferror@plt+0x3df8>
  4067cc:	cmp	w0, #0x0
  4067d0:	b.eq	4067dc <ferror@plt+0x3efc>  // b.none
  4067d4:	mov	x0, #0x0                   	// #0
  4067d8:	b	4067e0 <ferror@plt+0x3f00>
  4067dc:	ldr	x0, [sp, #40]
  4067e0:	ldp	x29, x30, [sp], #48
  4067e4:	ret
  4067e8:	sub	sp, sp, #0x10
  4067ec:	str	x0, [sp, #8]
  4067f0:	str	x1, [sp]
  4067f4:	ldr	x0, [sp, #8]
  4067f8:	ldrb	w0, [x0]
  4067fc:	cmp	w0, #0x0
  406800:	b.ne	406824 <ferror@plt+0x3f44>  // b.any
  406804:	mov	w0, #0x1                   	// #1
  406808:	b	406860 <ferror@plt+0x3f80>
  40680c:	ldr	x0, [sp, #8]
  406810:	add	x0, x0, #0x1
  406814:	str	x0, [sp, #8]
  406818:	ldr	x0, [sp]
  40681c:	add	x0, x0, #0x1
  406820:	str	x0, [sp]
  406824:	ldr	x0, [sp]
  406828:	ldrb	w0, [x0]
  40682c:	cmp	w0, #0x0
  406830:	b.eq	40684c <ferror@plt+0x3f6c>  // b.none
  406834:	ldr	x0, [sp, #8]
  406838:	ldrb	w1, [x0]
  40683c:	ldr	x0, [sp]
  406840:	ldrb	w0, [x0]
  406844:	cmp	w1, w0
  406848:	b.eq	40680c <ferror@plt+0x3f2c>  // b.none
  40684c:	ldr	x0, [sp, #8]
  406850:	ldrb	w0, [x0]
  406854:	cmp	w0, #0x0
  406858:	cset	w0, ne  // ne = any
  40685c:	and	w0, w0, #0xff
  406860:	add	sp, sp, #0x10
  406864:	ret
  406868:	stp	x29, x30, [sp, #-80]!
  40686c:	mov	x29, sp
  406870:	str	x0, [sp, #40]
  406874:	str	x1, [sp, #32]
  406878:	str	w2, [sp, #28]
  40687c:	ldr	x0, [sp, #40]
  406880:	add	x0, x0, #0x8
  406884:	str	x0, [sp, #72]
  406888:	ldr	x0, [sp, #32]
  40688c:	add	x0, x0, #0x8
  406890:	str	x0, [sp, #64]
  406894:	ldr	w0, [sp, #28]
  406898:	asr	w0, w0, #5
  40689c:	str	w0, [sp, #60]
  4068a0:	ldr	w0, [sp, #28]
  4068a4:	and	w0, w0, #0x1f
  4068a8:	str	w0, [sp, #28]
  4068ac:	ldr	w0, [sp, #60]
  4068b0:	cmp	w0, #0x0
  4068b4:	b.eq	4068e4 <ferror@plt+0x4004>  // b.none
  4068b8:	ldr	w0, [sp, #60]
  4068bc:	lsl	w0, w0, #2
  4068c0:	sxtw	x0, w0
  4068c4:	mov	x2, x0
  4068c8:	ldr	x1, [sp, #64]
  4068cc:	ldr	x0, [sp, #72]
  4068d0:	bl	4025c0 <memcmp@plt>
  4068d4:	cmp	w0, #0x0
  4068d8:	b.eq	4068e4 <ferror@plt+0x4004>  // b.none
  4068dc:	mov	w0, #0xffffffff            	// #-1
  4068e0:	b	406964 <ferror@plt+0x4084>
  4068e4:	ldr	w0, [sp, #28]
  4068e8:	cmp	w0, #0x0
  4068ec:	b.eq	406960 <ferror@plt+0x4080>  // b.none
  4068f0:	ldrsw	x0, [sp, #60]
  4068f4:	lsl	x0, x0, #2
  4068f8:	ldr	x1, [sp, #72]
  4068fc:	add	x0, x1, x0
  406900:	ldr	w0, [x0]
  406904:	str	w0, [sp, #56]
  406908:	ldrsw	x0, [sp, #60]
  40690c:	lsl	x0, x0, #2
  406910:	ldr	x1, [sp, #64]
  406914:	add	x0, x1, x0
  406918:	ldr	w0, [x0]
  40691c:	str	w0, [sp, #52]
  406920:	mov	w1, #0x20                  	// #32
  406924:	ldr	w0, [sp, #28]
  406928:	sub	w0, w1, w0
  40692c:	mov	w1, #0xffffffff            	// #-1
  406930:	lsl	w0, w1, w0
  406934:	bl	402270 <htonl@plt>
  406938:	str	w0, [sp, #48]
  40693c:	ldr	w1, [sp, #56]
  406940:	ldr	w0, [sp, #52]
  406944:	eor	w1, w1, w0
  406948:	ldr	w0, [sp, #48]
  40694c:	and	w0, w1, w0
  406950:	cmp	w0, #0x0
  406954:	b.eq	406960 <ferror@plt+0x4080>  // b.none
  406958:	mov	w0, #0x1                   	// #1
  40695c:	b	406964 <ferror@plt+0x4084>
  406960:	mov	w0, #0x0                   	// #0
  406964:	ldp	x29, x30, [sp], #80
  406968:	ret
  40696c:	stp	x29, x30, [sp, #-304]!
  406970:	mov	x29, sp
  406974:	str	x0, [sp, #24]
  406978:	str	x1, [sp, #16]
  40697c:	ldr	x0, [sp, #16]
  406980:	cmp	x0, #0x0
  406984:	b.eq	4069a8 <ferror@plt+0x40c8>  // b.none
  406988:	ldr	x0, [sp, #24]
  40698c:	ldrh	w0, [x0, #6]
  406990:	cmp	w0, #0x0
  406994:	b.eq	4069a8 <ferror@plt+0x40c8>  // b.none
  406998:	ldr	x0, [sp, #24]
  40699c:	ldrsh	w0, [x0, #4]
  4069a0:	cmp	w0, #0x0
  4069a4:	b.gt	4069b0 <ferror@plt+0x40d0>
  4069a8:	mov	w0, #0x0                   	// #0
  4069ac:	b	4069f8 <ferror@plt+0x4118>
  4069b0:	ldr	x0, [sp, #24]
  4069b4:	ldrh	w0, [x0, #6]
  4069b8:	mov	w1, w0
  4069bc:	add	x0, sp, #0x28
  4069c0:	mov	w2, w1
  4069c4:	ldr	x1, [sp, #16]
  4069c8:	bl	406260 <ferror@plt+0x3980>
  4069cc:	cmp	w0, #0x0
  4069d0:	b.eq	4069dc <ferror@plt+0x40fc>  // b.none
  4069d4:	mov	w0, #0xffffffff            	// #-1
  4069d8:	b	4069f8 <ferror@plt+0x4118>
  4069dc:	ldr	x0, [sp, #24]
  4069e0:	ldrsh	w0, [x0, #4]
  4069e4:	mov	w1, w0
  4069e8:	add	x0, sp, #0x28
  4069ec:	mov	w2, w1
  4069f0:	ldr	x1, [sp, #24]
  4069f4:	bl	406868 <ferror@plt+0x3f88>
  4069f8:	ldp	x29, x30, [sp], #304
  4069fc:	ret
  406a00:	sub	sp, sp, #0x430
  406a04:	stp	x29, x30, [sp]
  406a08:	mov	x29, sp
  406a0c:	str	wzr, [sp, #1068]
  406a10:	adrp	x0, 410000 <ferror@plt+0xd720>
  406a14:	add	x0, x0, #0x348
  406a18:	bl	402850 <getenv@plt>
  406a1c:	cmp	x0, #0x0
  406a20:	b.eq	406a44 <ferror@plt+0x4164>  // b.none
  406a24:	adrp	x0, 410000 <ferror@plt+0xd720>
  406a28:	add	x0, x0, #0x348
  406a2c:	bl	402850 <getenv@plt>
  406a30:	bl	4023c0 <atoi@plt>
  406a34:	cmp	w0, #0x0
  406a38:	b.ne	406b70 <ferror@plt+0x4290>  // b.any
  406a3c:	mov	w0, #0x64                  	// #100
  406a40:	b	406b70 <ferror@plt+0x4290>
  406a44:	adrp	x0, 410000 <ferror@plt+0xd720>
  406a48:	add	x0, x0, #0x350
  406a4c:	bl	402850 <getenv@plt>
  406a50:	cmp	x0, #0x0
  406a54:	b.eq	406a84 <ferror@plt+0x41a4>  // b.none
  406a58:	adrp	x0, 410000 <ferror@plt+0xd720>
  406a5c:	add	x0, x0, #0x350
  406a60:	bl	402850 <getenv@plt>
  406a64:	add	x4, sp, #0x20
  406a68:	mov	x3, x0
  406a6c:	adrp	x0, 410000 <ferror@plt+0xd720>
  406a70:	add	x2, x0, #0x360
  406a74:	mov	x1, #0x3ff                 	// #1023
  406a78:	mov	x0, x4
  406a7c:	bl	402360 <snprintf@plt>
  406a80:	b	406ae8 <ferror@plt+0x4208>
  406a84:	adrp	x0, 410000 <ferror@plt+0xd720>
  406a88:	add	x0, x0, #0x368
  406a8c:	bl	402850 <getenv@plt>
  406a90:	cmp	x0, #0x0
  406a94:	b.eq	406ac4 <ferror@plt+0x41e4>  // b.none
  406a98:	adrp	x0, 410000 <ferror@plt+0xd720>
  406a9c:	add	x0, x0, #0x368
  406aa0:	bl	402850 <getenv@plt>
  406aa4:	add	x4, sp, #0x20
  406aa8:	mov	x3, x0
  406aac:	adrp	x0, 410000 <ferror@plt+0xd720>
  406ab0:	add	x2, x0, #0x378
  406ab4:	mov	x1, #0x3ff                 	// #1023
  406ab8:	mov	x0, x4
  406abc:	bl	402360 <snprintf@plt>
  406ac0:	b	406ae8 <ferror@plt+0x4208>
  406ac4:	add	x1, sp, #0x20
  406ac8:	adrp	x0, 410000 <ferror@plt+0xd720>
  406acc:	add	x0, x0, #0x388
  406ad0:	mov	x2, x1
  406ad4:	mov	x3, x0
  406ad8:	ldp	x0, x1, [x3]
  406adc:	stp	x0, x1, [x2]
  406ae0:	ldrb	w0, [x3, #16]
  406ae4:	strb	w0, [x2, #16]
  406ae8:	add	x2, sp, #0x20
  406aec:	adrp	x0, 410000 <ferror@plt+0xd720>
  406af0:	add	x1, x0, #0x28
  406af4:	mov	x0, x2
  406af8:	bl	402730 <fopen64@plt>
  406afc:	str	x0, [sp, #1056]
  406b00:	ldr	x0, [sp, #1056]
  406b04:	cmp	x0, #0x0
  406b08:	b.eq	406b58 <ferror@plt+0x4278>  // b.none
  406b0c:	add	x1, sp, #0x18
  406b10:	add	x0, sp, #0x1c
  406b14:	mov	x3, x1
  406b18:	mov	x2, x0
  406b1c:	adrp	x0, 410000 <ferror@plt+0xd720>
  406b20:	add	x1, x0, #0x3a0
  406b24:	ldr	x0, [sp, #1056]
  406b28:	bl	402430 <__isoc99_fscanf@plt>
  406b2c:	cmp	w0, #0x2
  406b30:	b.ne	406b50 <ferror@plt+0x4270>  // b.any
  406b34:	ldr	w1, [sp, #28]
  406b38:	mov	w0, #0x4240                	// #16960
  406b3c:	movk	w0, #0xf, lsl #16
  406b40:	cmp	w1, w0
  406b44:	b.ne	406b50 <ferror@plt+0x4270>  // b.any
  406b48:	ldr	w0, [sp, #24]
  406b4c:	str	w0, [sp, #1068]
  406b50:	ldr	x0, [sp, #1056]
  406b54:	bl	4023b0 <fclose@plt>
  406b58:	ldr	w0, [sp, #1068]
  406b5c:	cmp	w0, #0x0
  406b60:	b.eq	406b6c <ferror@plt+0x428c>  // b.none
  406b64:	ldr	w0, [sp, #1068]
  406b68:	b	406b70 <ferror@plt+0x4290>
  406b6c:	mov	w0, #0x64                  	// #100
  406b70:	ldp	x29, x30, [sp]
  406b74:	add	sp, sp, #0x430
  406b78:	ret
  406b7c:	stp	x29, x30, [sp, #-16]!
  406b80:	mov	x29, sp
  406b84:	mov	w0, #0x2                   	// #2
  406b88:	bl	402770 <sysconf@plt>
  406b8c:	ldp	x29, x30, [sp], #16
  406b90:	ret
  406b94:	stp	x29, x30, [sp, #-64]!
  406b98:	mov	x29, sp
  406b9c:	str	w0, [sp, #44]
  406ba0:	str	w1, [sp, #40]
  406ba4:	str	x2, [sp, #32]
  406ba8:	str	x3, [sp, #24]
  406bac:	str	w4, [sp, #20]
  406bb0:	ldr	w0, [sp, #44]
  406bb4:	cmp	w0, #0x1c
  406bb8:	b.eq	406c30 <ferror@plt+0x4350>  // b.none
  406bbc:	ldr	w0, [sp, #44]
  406bc0:	cmp	w0, #0x1c
  406bc4:	b.gt	406cd4 <ferror@plt+0x43f4>
  406bc8:	ldr	w0, [sp, #44]
  406bcc:	cmp	w0, #0x11
  406bd0:	b.eq	406c4c <ferror@plt+0x436c>  // b.none
  406bd4:	ldr	w0, [sp, #44]
  406bd8:	cmp	w0, #0x11
  406bdc:	b.gt	406cd4 <ferror@plt+0x43f4>
  406be0:	ldr	w0, [sp, #44]
  406be4:	cmp	w0, #0xa
  406be8:	b.eq	406c14 <ferror@plt+0x4334>  // b.none
  406bec:	ldr	w0, [sp, #44]
  406bf0:	cmp	w0, #0xa
  406bf4:	b.gt	406cd4 <ferror@plt+0x43f4>
  406bf8:	ldr	w0, [sp, #44]
  406bfc:	cmp	w0, #0x2
  406c00:	b.eq	406c14 <ferror@plt+0x4334>  // b.none
  406c04:	ldr	w0, [sp, #44]
  406c08:	cmp	w0, #0x7
  406c0c:	b.eq	406c68 <ferror@plt+0x4388>  // b.none
  406c10:	b	406cd4 <ferror@plt+0x43f4>
  406c14:	ldr	w0, [sp, #20]
  406c18:	mov	w3, w0
  406c1c:	ldr	x2, [sp, #24]
  406c20:	ldr	x1, [sp, #32]
  406c24:	ldr	w0, [sp, #44]
  406c28:	bl	4028d0 <inet_ntop@plt>
  406c2c:	b	406cdc <ferror@plt+0x43fc>
  406c30:	ldrsw	x0, [sp, #20]
  406c34:	mov	x3, x0
  406c38:	ldr	x2, [sp, #24]
  406c3c:	ldr	x1, [sp, #32]
  406c40:	ldr	w0, [sp, #44]
  406c44:	bl	40c124 <ferror@plt+0x9844>
  406c48:	b	406cdc <ferror@plt+0x43fc>
  406c4c:	ldr	w4, [sp, #20]
  406c50:	ldr	x3, [sp, #24]
  406c54:	mov	w2, #0xffff                	// #65535
  406c58:	ldr	w1, [sp, #40]
  406c5c:	ldr	x0, [sp, #32]
  406c60:	bl	4098f8 <ferror@plt+0x7018>
  406c64:	b	406cdc <ferror@plt+0x43fc>
  406c68:	ldr	x0, [sp, #32]
  406c6c:	str	x0, [sp, #56]
  406c70:	ldr	x0, [sp, #56]
  406c74:	ldrh	w0, [x0]
  406c78:	cmp	w0, #0x2
  406c7c:	b.eq	406c8c <ferror@plt+0x43ac>  // b.none
  406c80:	cmp	w0, #0xa
  406c84:	b.eq	406cb0 <ferror@plt+0x43d0>  // b.none
  406c88:	b	406cd4 <ferror@plt+0x43f4>
  406c8c:	ldr	x0, [sp, #56]
  406c90:	add	x0, x0, #0x4
  406c94:	ldr	w1, [sp, #20]
  406c98:	mov	w3, w1
  406c9c:	ldr	x2, [sp, #24]
  406ca0:	mov	x1, x0
  406ca4:	mov	w0, #0x2                   	// #2
  406ca8:	bl	4028d0 <inet_ntop@plt>
  406cac:	b	406cdc <ferror@plt+0x43fc>
  406cb0:	ldr	x0, [sp, #56]
  406cb4:	add	x0, x0, #0x8
  406cb8:	ldr	w1, [sp, #20]
  406cbc:	mov	w3, w1
  406cc0:	ldr	x2, [sp, #24]
  406cc4:	mov	x1, x0
  406cc8:	mov	w0, #0xa                   	// #10
  406ccc:	bl	4028d0 <inet_ntop@plt>
  406cd0:	b	406cdc <ferror@plt+0x43fc>
  406cd4:	adrp	x0, 410000 <ferror@plt+0xd720>
  406cd8:	add	x0, x0, #0x3b8
  406cdc:	ldp	x29, x30, [sp], #64
  406ce0:	ret
  406ce4:	stp	x29, x30, [sp, #-32]!
  406ce8:	mov	x29, sp
  406cec:	str	w0, [sp, #28]
  406cf0:	str	w1, [sp, #24]
  406cf4:	str	x2, [sp, #16]
  406cf8:	mov	w4, #0x100                 	// #256
  406cfc:	adrp	x0, 424000 <ferror@plt+0x21720>
  406d00:	add	x3, x0, #0xc40
  406d04:	ldr	x2, [sp, #16]
  406d08:	ldr	w1, [sp, #24]
  406d0c:	ldr	w0, [sp, #28]
  406d10:	bl	406b94 <ferror@plt+0x42b4>
  406d14:	ldp	x29, x30, [sp], #32
  406d18:	ret
  406d1c:	stp	x29, x30, [sp, #-48]!
  406d20:	mov	x29, sp
  406d24:	str	x0, [sp, #24]
  406d28:	str	wzr, [sp, #44]
  406d2c:	adrp	x0, 410000 <ferror@plt+0xd720>
  406d30:	add	x1, x0, #0x3c0
  406d34:	ldr	x0, [sp, #24]
  406d38:	bl	4025e0 <strcmp@plt>
  406d3c:	cmp	w0, #0x0
  406d40:	b.ne	406d50 <ferror@plt+0x4470>  // b.any
  406d44:	mov	w0, #0x2                   	// #2
  406d48:	str	w0, [sp, #44]
  406d4c:	b	406e00 <ferror@plt+0x4520>
  406d50:	adrp	x0, 410000 <ferror@plt+0xd720>
  406d54:	add	x1, x0, #0x3c8
  406d58:	ldr	x0, [sp, #24]
  406d5c:	bl	4025e0 <strcmp@plt>
  406d60:	cmp	w0, #0x0
  406d64:	b.ne	406d74 <ferror@plt+0x4494>  // b.any
  406d68:	mov	w0, #0xa                   	// #10
  406d6c:	str	w0, [sp, #44]
  406d70:	b	406e00 <ferror@plt+0x4520>
  406d74:	adrp	x0, 410000 <ferror@plt+0xd720>
  406d78:	add	x1, x0, #0x3d0
  406d7c:	ldr	x0, [sp, #24]
  406d80:	bl	4025e0 <strcmp@plt>
  406d84:	cmp	w0, #0x0
  406d88:	b.ne	406d98 <ferror@plt+0x44b8>  // b.any
  406d8c:	mov	w0, #0x11                  	// #17
  406d90:	str	w0, [sp, #44]
  406d94:	b	406e00 <ferror@plt+0x4520>
  406d98:	adrp	x0, 410000 <ferror@plt+0xd720>
  406d9c:	add	x1, x0, #0x3d8
  406da0:	ldr	x0, [sp, #24]
  406da4:	bl	4025e0 <strcmp@plt>
  406da8:	cmp	w0, #0x0
  406dac:	b.ne	406dbc <ferror@plt+0x44dc>  // b.any
  406db0:	mov	w0, #0x4                   	// #4
  406db4:	str	w0, [sp, #44]
  406db8:	b	406e00 <ferror@plt+0x4520>
  406dbc:	adrp	x0, 410000 <ferror@plt+0xd720>
  406dc0:	add	x1, x0, #0x3e0
  406dc4:	ldr	x0, [sp, #24]
  406dc8:	bl	4025e0 <strcmp@plt>
  406dcc:	cmp	w0, #0x0
  406dd0:	b.ne	406de0 <ferror@plt+0x4500>  // b.any
  406dd4:	mov	w0, #0x1c                  	// #28
  406dd8:	str	w0, [sp, #44]
  406ddc:	b	406e00 <ferror@plt+0x4520>
  406de0:	adrp	x0, 410000 <ferror@plt+0xd720>
  406de4:	add	x1, x0, #0x3e8
  406de8:	ldr	x0, [sp, #24]
  406dec:	bl	4025e0 <strcmp@plt>
  406df0:	cmp	w0, #0x0
  406df4:	b.ne	406e00 <ferror@plt+0x4520>  // b.any
  406df8:	mov	w0, #0x7                   	// #7
  406dfc:	str	w0, [sp, #44]
  406e00:	ldr	w0, [sp, #44]
  406e04:	ldp	x29, x30, [sp], #48
  406e08:	ret
  406e0c:	sub	sp, sp, #0x10
  406e10:	str	w0, [sp, #12]
  406e14:	ldr	w0, [sp, #12]
  406e18:	cmp	w0, #0x2
  406e1c:	b.ne	406e2c <ferror@plt+0x454c>  // b.any
  406e20:	adrp	x0, 410000 <ferror@plt+0xd720>
  406e24:	add	x0, x0, #0x3c0
  406e28:	b	406eac <ferror@plt+0x45cc>
  406e2c:	ldr	w0, [sp, #12]
  406e30:	cmp	w0, #0xa
  406e34:	b.ne	406e44 <ferror@plt+0x4564>  // b.any
  406e38:	adrp	x0, 410000 <ferror@plt+0xd720>
  406e3c:	add	x0, x0, #0x3c8
  406e40:	b	406eac <ferror@plt+0x45cc>
  406e44:	ldr	w0, [sp, #12]
  406e48:	cmp	w0, #0x11
  406e4c:	b.ne	406e5c <ferror@plt+0x457c>  // b.any
  406e50:	adrp	x0, 410000 <ferror@plt+0xd720>
  406e54:	add	x0, x0, #0x3d0
  406e58:	b	406eac <ferror@plt+0x45cc>
  406e5c:	ldr	w0, [sp, #12]
  406e60:	cmp	w0, #0x4
  406e64:	b.ne	406e74 <ferror@plt+0x4594>  // b.any
  406e68:	adrp	x0, 410000 <ferror@plt+0xd720>
  406e6c:	add	x0, x0, #0x3d8
  406e70:	b	406eac <ferror@plt+0x45cc>
  406e74:	ldr	w0, [sp, #12]
  406e78:	cmp	w0, #0x1c
  406e7c:	b.ne	406e8c <ferror@plt+0x45ac>  // b.any
  406e80:	adrp	x0, 410000 <ferror@plt+0xd720>
  406e84:	add	x0, x0, #0x3e0
  406e88:	b	406eac <ferror@plt+0x45cc>
  406e8c:	ldr	w0, [sp, #12]
  406e90:	cmp	w0, #0x7
  406e94:	b.ne	406ea4 <ferror@plt+0x45c4>  // b.any
  406e98:	adrp	x0, 410000 <ferror@plt+0xd720>
  406e9c:	add	x0, x0, #0x3e8
  406ea0:	b	406eac <ferror@plt+0x45cc>
  406ea4:	adrp	x0, 410000 <ferror@plt+0xd720>
  406ea8:	add	x0, x0, #0x3b8
  406eac:	add	sp, sp, #0x10
  406eb0:	ret
  406eb4:	stp	x29, x30, [sp, #-80]!
  406eb8:	mov	x29, sp
  406ebc:	str	x19, [sp, #16]
  406ec0:	str	x0, [sp, #40]
  406ec4:	str	w1, [sp, #36]
  406ec8:	str	w2, [sp, #32]
  406ecc:	ldr	w0, [sp, #32]
  406ed0:	cmp	w0, #0xa
  406ed4:	b.ne	406f34 <ferror@plt+0x4654>  // b.any
  406ed8:	ldr	x0, [sp, #40]
  406edc:	ldr	w0, [x0]
  406ee0:	cmp	w0, #0x0
  406ee4:	b.ne	406f34 <ferror@plt+0x4654>  // b.any
  406ee8:	ldr	x0, [sp, #40]
  406eec:	add	x0, x0, #0x4
  406ef0:	ldr	w0, [x0]
  406ef4:	cmp	w0, #0x0
  406ef8:	b.ne	406f34 <ferror@plt+0x4654>  // b.any
  406efc:	ldr	x0, [sp, #40]
  406f00:	add	x0, x0, #0x8
  406f04:	ldr	w19, [x0]
  406f08:	mov	w0, #0xffff                	// #65535
  406f0c:	bl	402270 <htonl@plt>
  406f10:	cmp	w19, w0
  406f14:	b.ne	406f34 <ferror@plt+0x4654>  // b.any
  406f18:	mov	w0, #0x2                   	// #2
  406f1c:	str	w0, [sp, #32]
  406f20:	ldr	x0, [sp, #40]
  406f24:	add	x0, x0, #0xc
  406f28:	str	x0, [sp, #40]
  406f2c:	mov	w0, #0x4                   	// #4
  406f30:	str	w0, [sp, #36]
  406f34:	ldrsw	x0, [sp, #36]
  406f38:	sub	x0, x0, #0x4
  406f3c:	ldr	x1, [sp, #40]
  406f40:	add	x0, x1, x0
  406f44:	ldr	w1, [x0]
  406f48:	mov	w0, #0xff01                	// #65281
  406f4c:	movk	w0, #0xff00, lsl #16
  406f50:	umull	x0, w1, w0
  406f54:	lsr	x0, x0, #32
  406f58:	lsr	w2, w0, #8
  406f5c:	mov	w0, w2
  406f60:	lsl	w0, w0, #8
  406f64:	add	w0, w0, w2
  406f68:	sub	w0, w1, w0
  406f6c:	str	w0, [sp, #68]
  406f70:	adrp	x0, 424000 <ferror@plt+0x21720>
  406f74:	add	x0, x0, #0x438
  406f78:	ldr	w1, [sp, #68]
  406f7c:	ldr	x0, [x0, x1, lsl #3]
  406f80:	str	x0, [sp, #72]
  406f84:	b	406ff0 <ferror@plt+0x4710>
  406f88:	ldr	x0, [sp, #72]
  406f8c:	ldrh	w0, [x0, #22]
  406f90:	mov	w1, w0
  406f94:	ldr	w0, [sp, #32]
  406f98:	cmp	w0, w1
  406f9c:	b.ne	406fe4 <ferror@plt+0x4704>  // b.any
  406fa0:	ldr	x0, [sp, #72]
  406fa4:	ldrh	w0, [x0, #18]
  406fa8:	mov	w1, w0
  406fac:	ldr	w0, [sp, #36]
  406fb0:	cmp	w0, w1
  406fb4:	b.ne	406fe4 <ferror@plt+0x4704>  // b.any
  406fb8:	ldr	x0, [sp, #72]
  406fbc:	add	x0, x0, #0x18
  406fc0:	ldrsw	x1, [sp, #36]
  406fc4:	mov	x2, x1
  406fc8:	ldr	x1, [sp, #40]
  406fcc:	bl	4025c0 <memcmp@plt>
  406fd0:	cmp	w0, #0x0
  406fd4:	b.ne	406fe4 <ferror@plt+0x4704>  // b.any
  406fd8:	ldr	x0, [sp, #72]
  406fdc:	ldr	x0, [x0, #8]
  406fe0:	b	407114 <ferror@plt+0x4834>
  406fe4:	ldr	x0, [sp, #72]
  406fe8:	ldr	x0, [x0]
  406fec:	str	x0, [sp, #72]
  406ff0:	ldr	x0, [sp, #72]
  406ff4:	cmp	x0, #0x0
  406ff8:	b.ne	406f88 <ferror@plt+0x46a8>  // b.any
  406ffc:	mov	x0, #0x118                 	// #280
  407000:	bl	402400 <malloc@plt>
  407004:	str	x0, [sp, #72]
  407008:	ldr	x0, [sp, #72]
  40700c:	cmp	x0, #0x0
  407010:	b.ne	40701c <ferror@plt+0x473c>  // b.any
  407014:	mov	x0, #0x0                   	// #0
  407018:	b	407114 <ferror@plt+0x4834>
  40701c:	ldr	w0, [sp, #32]
  407020:	and	w1, w0, #0xffff
  407024:	ldr	x0, [sp, #72]
  407028:	strh	w1, [x0, #22]
  40702c:	ldr	w0, [sp, #36]
  407030:	and	w1, w0, #0xffff
  407034:	ldr	x0, [sp, #72]
  407038:	strh	w1, [x0, #18]
  40703c:	ldr	x0, [sp, #72]
  407040:	str	xzr, [x0, #8]
  407044:	ldr	x0, [sp, #72]
  407048:	add	x0, x0, #0x18
  40704c:	ldrsw	x1, [sp, #36]
  407050:	mov	x2, x1
  407054:	ldr	x1, [sp, #40]
  407058:	bl	4021f0 <memcpy@plt>
  40705c:	adrp	x0, 424000 <ferror@plt+0x21720>
  407060:	add	x0, x0, #0x438
  407064:	ldr	w1, [sp, #68]
  407068:	ldr	x1, [x0, x1, lsl #3]
  40706c:	ldr	x0, [sp, #72]
  407070:	str	x1, [x0]
  407074:	adrp	x0, 424000 <ferror@plt+0x21720>
  407078:	add	x0, x0, #0x438
  40707c:	ldr	w1, [sp, #68]
  407080:	ldr	x2, [sp, #72]
  407084:	str	x2, [x0, x1, lsl #3]
  407088:	adrp	x0, 424000 <ferror@plt+0x21720>
  40708c:	add	x0, x0, #0xd40
  407090:	ldr	w0, [x0]
  407094:	add	w1, w0, #0x1
  407098:	adrp	x0, 424000 <ferror@plt+0x21720>
  40709c:	add	x0, x0, #0xd40
  4070a0:	str	w1, [x0]
  4070a4:	adrp	x0, 424000 <ferror@plt+0x21720>
  4070a8:	add	x0, x0, #0xd40
  4070ac:	ldr	w0, [x0]
  4070b0:	cmp	w0, #0x1
  4070b4:	b.ne	4070c0 <ferror@plt+0x47e0>  // b.any
  4070b8:	mov	w0, #0x1                   	// #1
  4070bc:	bl	4022c0 <sethostent@plt>
  4070c0:	adrp	x0, 423000 <ferror@plt+0x20720>
  4070c4:	ldr	x0, [x0, #4016]
  4070c8:	ldr	x0, [x0]
  4070cc:	bl	402700 <fflush@plt>
  4070d0:	ldr	w0, [sp, #36]
  4070d4:	ldr	w2, [sp, #32]
  4070d8:	mov	w1, w0
  4070dc:	ldr	x0, [sp, #40]
  4070e0:	bl	402640 <gethostbyaddr@plt>
  4070e4:	str	x0, [sp, #56]
  4070e8:	ldr	x0, [sp, #56]
  4070ec:	cmp	x0, #0x0
  4070f0:	b.eq	40710c <ferror@plt+0x482c>  // b.none
  4070f4:	ldr	x0, [sp, #56]
  4070f8:	ldr	x0, [x0]
  4070fc:	bl	402540 <strdup@plt>
  407100:	mov	x1, x0
  407104:	ldr	x0, [sp, #72]
  407108:	str	x1, [x0, #8]
  40710c:	ldr	x0, [sp, #72]
  407110:	ldr	x0, [x0, #8]
  407114:	ldr	x19, [sp, #16]
  407118:	ldp	x29, x30, [sp], #80
  40711c:	ret
  407120:	stp	x29, x30, [sp, #-64]!
  407124:	mov	x29, sp
  407128:	str	w0, [sp, #44]
  40712c:	str	w1, [sp, #40]
  407130:	str	x2, [sp, #32]
  407134:	str	x3, [sp, #24]
  407138:	str	w4, [sp, #20]
  40713c:	adrp	x0, 423000 <ferror@plt+0x20720>
  407140:	ldr	x0, [x0, #4064]
  407144:	ldr	w0, [x0]
  407148:	cmp	w0, #0x0
  40714c:	b.eq	4071a4 <ferror@plt+0x48c4>  // b.none
  407150:	ldr	w0, [sp, #40]
  407154:	cmp	w0, #0x0
  407158:	b.gt	407168 <ferror@plt+0x4888>
  40715c:	ldr	w0, [sp, #44]
  407160:	bl	406030 <ferror@plt+0x3750>
  407164:	b	40716c <ferror@plt+0x488c>
  407168:	ldr	w0, [sp, #40]
  40716c:	str	w0, [sp, #40]
  407170:	ldr	w0, [sp, #40]
  407174:	cmp	w0, #0x0
  407178:	b.le	4071a4 <ferror@plt+0x48c4>
  40717c:	ldr	w2, [sp, #44]
  407180:	ldr	w1, [sp, #40]
  407184:	ldr	x0, [sp, #32]
  407188:	bl	406eb4 <ferror@plt+0x45d4>
  40718c:	str	x0, [sp, #56]
  407190:	ldr	x0, [sp, #56]
  407194:	cmp	x0, #0x0
  407198:	b.eq	4071a4 <ferror@plt+0x48c4>  // b.none
  40719c:	ldr	x0, [sp, #56]
  4071a0:	b	4071bc <ferror@plt+0x48dc>
  4071a4:	ldr	w4, [sp, #20]
  4071a8:	ldr	x3, [sp, #24]
  4071ac:	ldr	x2, [sp, #32]
  4071b0:	ldr	w1, [sp, #40]
  4071b4:	ldr	w0, [sp, #44]
  4071b8:	bl	406b94 <ferror@plt+0x42b4>
  4071bc:	ldp	x29, x30, [sp], #64
  4071c0:	ret
  4071c4:	stp	x29, x30, [sp, #-32]!
  4071c8:	mov	x29, sp
  4071cc:	str	w0, [sp, #28]
  4071d0:	str	w1, [sp, #24]
  4071d4:	str	x2, [sp, #16]
  4071d8:	mov	w4, #0x100                 	// #256
  4071dc:	adrp	x0, 424000 <ferror@plt+0x21720>
  4071e0:	add	x3, x0, #0xd48
  4071e4:	ldr	x2, [sp, #16]
  4071e8:	ldr	w1, [sp, #24]
  4071ec:	ldr	w0, [sp, #28]
  4071f0:	bl	407120 <ferror@plt+0x4840>
  4071f4:	ldp	x29, x30, [sp], #32
  4071f8:	ret
  4071fc:	stp	x29, x30, [sp, #-64]!
  407200:	mov	x29, sp
  407204:	str	x0, [sp, #40]
  407208:	str	w1, [sp, #36]
  40720c:	str	x2, [sp, #24]
  407210:	str	w3, [sp, #32]
  407214:	ldr	x0, [sp, #24]
  407218:	str	x0, [sp, #56]
  40721c:	str	wzr, [sp, #52]
  407220:	b	407278 <ferror@plt+0x4998>
  407224:	ldr	w0, [sp, #32]
  407228:	cmp	w0, #0x2
  40722c:	b.le	40728c <ferror@plt+0x49ac>
  407230:	ldrsw	x0, [sp, #52]
  407234:	ldr	x1, [sp, #40]
  407238:	add	x0, x1, x0
  40723c:	ldrb	w0, [x0]
  407240:	mov	w2, w0
  407244:	adrp	x0, 410000 <ferror@plt+0xd720>
  407248:	add	x1, x0, #0x3f0
  40724c:	ldr	x0, [sp, #56]
  407250:	bl	402300 <sprintf@plt>
  407254:	ldr	x0, [sp, #56]
  407258:	add	x0, x0, #0x2
  40725c:	str	x0, [sp, #56]
  407260:	ldr	w0, [sp, #32]
  407264:	sub	w0, w0, #0x2
  407268:	str	w0, [sp, #32]
  40726c:	ldr	w0, [sp, #52]
  407270:	add	w0, w0, #0x1
  407274:	str	w0, [sp, #52]
  407278:	ldr	w1, [sp, #52]
  40727c:	ldr	w0, [sp, #36]
  407280:	cmp	w1, w0
  407284:	b.lt	407224 <ferror@plt+0x4944>  // b.tstop
  407288:	b	407290 <ferror@plt+0x49b0>
  40728c:	nop
  407290:	ldr	x0, [sp, #24]
  407294:	ldp	x29, x30, [sp], #64
  407298:	ret
  40729c:	stp	x29, x30, [sp, #-80]!
  4072a0:	mov	x29, sp
  4072a4:	str	x0, [sp, #40]
  4072a8:	str	x1, [sp, #32]
  4072ac:	str	w2, [sp, #28]
  4072b0:	str	x3, [sp, #16]
  4072b4:	str	wzr, [sp, #76]
  4072b8:	ldr	x0, [sp, #40]
  4072bc:	bl	402220 <strlen@plt>
  4072c0:	and	x0, x0, #0x1
  4072c4:	cmp	x0, #0x0
  4072c8:	b.eq	407368 <ferror@plt+0x4a88>  // b.none
  4072cc:	mov	x0, #0x0                   	// #0
  4072d0:	b	4073a4 <ferror@plt+0x4ac4>
  4072d4:	add	x0, sp, #0x38
  4072d8:	mov	x2, #0x2                   	// #2
  4072dc:	ldr	x1, [sp, #40]
  4072e0:	bl	4027f0 <strncpy@plt>
  4072e4:	strb	wzr, [sp, #58]
  4072e8:	bl	402840 <__errno_location@plt>
  4072ec:	str	wzr, [x0]
  4072f0:	add	x1, sp, #0x40
  4072f4:	add	x0, sp, #0x38
  4072f8:	mov	w2, #0x10                  	// #16
  4072fc:	bl	402210 <strtoul@plt>
  407300:	str	w0, [sp, #72]
  407304:	bl	402840 <__errno_location@plt>
  407308:	ldr	w0, [x0]
  40730c:	cmp	w0, #0x0
  407310:	b.ne	407330 <ferror@plt+0x4a50>  // b.any
  407314:	ldr	w0, [sp, #72]
  407318:	cmp	w0, #0xff
  40731c:	b.hi	407330 <ferror@plt+0x4a50>  // b.pmore
  407320:	ldr	x0, [sp, #64]
  407324:	ldrb	w0, [x0]
  407328:	cmp	w0, #0x0
  40732c:	b.eq	407338 <ferror@plt+0x4a58>  // b.none
  407330:	mov	x0, #0x0                   	// #0
  407334:	b	4073a4 <ferror@plt+0x4ac4>
  407338:	ldr	w0, [sp, #76]
  40733c:	add	w1, w0, #0x1
  407340:	str	w1, [sp, #76]
  407344:	mov	w0, w0
  407348:	ldr	x1, [sp, #32]
  40734c:	add	x0, x1, x0
  407350:	ldr	w1, [sp, #72]
  407354:	and	w1, w1, #0xff
  407358:	strb	w1, [x0]
  40735c:	ldr	x0, [sp, #40]
  407360:	add	x0, x0, #0x2
  407364:	str	x0, [sp, #40]
  407368:	ldr	w0, [sp, #28]
  40736c:	ldr	w1, [sp, #76]
  407370:	cmp	w1, w0
  407374:	b.cs	407388 <ferror@plt+0x4aa8>  // b.hs, b.nlast
  407378:	ldr	x0, [sp, #40]
  40737c:	bl	402220 <strlen@plt>
  407380:	cmp	x0, #0x1
  407384:	b.hi	4072d4 <ferror@plt+0x49f4>  // b.pmore
  407388:	ldr	x0, [sp, #16]
  40738c:	cmp	x0, #0x0
  407390:	b.eq	4073a0 <ferror@plt+0x4ac0>  // b.none
  407394:	ldr	x0, [sp, #16]
  407398:	ldr	w1, [sp, #76]
  40739c:	str	w1, [x0]
  4073a0:	ldr	x0, [sp, #32]
  4073a4:	ldp	x29, x30, [sp], #80
  4073a8:	ret
  4073ac:	stp	x29, x30, [sp, #-64]!
  4073b0:	mov	x29, sp
  4073b4:	str	x0, [sp, #40]
  4073b8:	str	x1, [sp, #32]
  4073bc:	str	w2, [sp, #28]
  4073c0:	str	wzr, [sp, #60]
  4073c4:	str	wzr, [sp, #56]
  4073c8:	b	407498 <ferror@plt+0x4bb8>
  4073cc:	ldrsw	x0, [sp, #56]
  4073d0:	ldr	x1, [sp, #40]
  4073d4:	add	x0, x1, x0
  4073d8:	ldrb	w0, [x0]
  4073dc:	bl	404c34 <ferror@plt+0x2354>
  4073e0:	str	w0, [sp, #52]
  4073e4:	ldr	w0, [sp, #52]
  4073e8:	cmp	w0, #0x0
  4073ec:	b.ge	4073f8 <ferror@plt+0x4b18>  // b.tcont
  4073f0:	mov	w0, #0xffffffff            	// #-1
  4073f4:	b	4074ac <ferror@plt+0x4bcc>
  4073f8:	ldr	w0, [sp, #52]
  4073fc:	and	w1, w0, #0xff
  407400:	ldrsw	x0, [sp, #60]
  407404:	ldr	x2, [sp, #32]
  407408:	add	x0, x2, x0
  40740c:	ubfiz	w1, w1, #4, #4
  407410:	and	w1, w1, #0xff
  407414:	strb	w1, [x0]
  407418:	ldrsw	x0, [sp, #56]
  40741c:	add	x0, x0, #0x1
  407420:	ldr	x1, [sp, #40]
  407424:	add	x0, x1, x0
  407428:	ldrb	w0, [x0]
  40742c:	bl	404c34 <ferror@plt+0x2354>
  407430:	str	w0, [sp, #52]
  407434:	ldr	w0, [sp, #52]
  407438:	cmp	w0, #0x0
  40743c:	b.ge	407448 <ferror@plt+0x4b68>  // b.tcont
  407440:	mov	w0, #0xffffffff            	// #-1
  407444:	b	4074ac <ferror@plt+0x4bcc>
  407448:	ldrsw	x0, [sp, #60]
  40744c:	ldr	x1, [sp, #32]
  407450:	add	x0, x1, x0
  407454:	ldrb	w0, [x0]
  407458:	sxtb	w1, w0
  40745c:	ldr	w0, [sp, #52]
  407460:	sxtb	w0, w0
  407464:	orr	w0, w1, w0
  407468:	sxtb	w2, w0
  40746c:	ldrsw	x0, [sp, #60]
  407470:	ldr	x1, [sp, #32]
  407474:	add	x0, x1, x0
  407478:	and	w1, w2, #0xff
  40747c:	strb	w1, [x0]
  407480:	ldr	w0, [sp, #60]
  407484:	add	w0, w0, #0x1
  407488:	str	w0, [sp, #60]
  40748c:	ldr	w0, [sp, #56]
  407490:	add	w0, w0, #0x2
  407494:	str	w0, [sp, #56]
  407498:	ldr	w1, [sp, #60]
  40749c:	ldr	w0, [sp, #28]
  4074a0:	cmp	w1, w0
  4074a4:	b.lt	4073cc <ferror@plt+0x4aec>  // b.tstop
  4074a8:	mov	w0, #0x0                   	// #0
  4074ac:	ldp	x29, x30, [sp], #64
  4074b0:	ret
  4074b4:	stp	x29, x30, [sp, #-96]!
  4074b8:	mov	x29, sp
  4074bc:	str	x0, [sp, #40]
  4074c0:	str	x1, [sp, #32]
  4074c4:	str	x2, [sp, #24]
  4074c8:	add	x0, sp, #0x28
  4074cc:	str	x0, [sp, #64]
  4074d0:	str	xzr, [sp, #80]
  4074d4:	adrp	x0, 410000 <ferror@plt+0xd720>
  4074d8:	add	x0, x0, #0x3f8
  4074dc:	str	x0, [sp, #72]
  4074e0:	str	wzr, [sp, #92]
  4074e4:	b	407584 <ferror@plt+0x4ca4>
  4074e8:	ldrsw	x0, [sp, #92]
  4074ec:	lsl	x0, x0, #1
  4074f0:	ldr	x1, [sp, #64]
  4074f4:	add	x0, x1, x0
  4074f8:	ldrh	w0, [x0]
  4074fc:	bl	4023f0 <ntohs@plt>
  407500:	strh	w0, [sp, #62]
  407504:	ldr	w0, [sp, #92]
  407508:	cmp	w0, #0x3
  40750c:	b.ne	40751c <ferror@plt+0x4c3c>  // b.any
  407510:	adrp	x0, 410000 <ferror@plt+0xd720>
  407514:	add	x0, x0, #0x400
  407518:	str	x0, [sp, #72]
  40751c:	ldr	x1, [sp, #32]
  407520:	ldr	x0, [sp, #80]
  407524:	add	x5, x1, x0
  407528:	ldr	x1, [sp, #24]
  40752c:	ldr	x0, [sp, #80]
  407530:	sub	x1, x1, x0
  407534:	ldrh	w0, [sp, #62]
  407538:	ldr	x4, [sp, #72]
  40753c:	mov	w3, w0
  407540:	adrp	x0, 410000 <ferror@plt+0xd720>
  407544:	add	x2, x0, #0x408
  407548:	mov	x0, x5
  40754c:	bl	402360 <snprintf@plt>
  407550:	str	w0, [sp, #56]
  407554:	ldr	w0, [sp, #56]
  407558:	cmp	w0, #0x0
  40755c:	b.ge	407568 <ferror@plt+0x4c88>  // b.tcont
  407560:	ldr	w0, [sp, #56]
  407564:	b	407594 <ferror@plt+0x4cb4>
  407568:	ldrsw	x0, [sp, #56]
  40756c:	ldr	x1, [sp, #80]
  407570:	add	x0, x1, x0
  407574:	str	x0, [sp, #80]
  407578:	ldr	w0, [sp, #92]
  40757c:	add	w0, w0, #0x1
  407580:	str	w0, [sp, #92]
  407584:	ldr	w0, [sp, #92]
  407588:	cmp	w0, #0x3
  40758c:	b.le	4074e8 <ferror@plt+0x4c08>
  407590:	ldr	x0, [sp, #80]
  407594:	ldp	x29, x30, [sp], #96
  407598:	ret
  40759c:	stp	x29, x30, [sp, #-64]!
  4075a0:	mov	x29, sp
  4075a4:	str	x0, [sp, #40]
  4075a8:	str	x1, [sp, #32]
  4075ac:	str	x2, [sp, #24]
  4075b0:	str	xzr, [sp, #56]
  4075b4:	b	40766c <ferror@plt+0x4d8c>
  4075b8:	bl	4025f0 <__ctype_b_loc@plt>
  4075bc:	ldr	x1, [x0]
  4075c0:	ldr	x2, [sp, #40]
  4075c4:	ldr	x0, [sp, #56]
  4075c8:	add	x0, x2, x0
  4075cc:	ldrb	w0, [x0]
  4075d0:	and	x0, x0, #0xff
  4075d4:	lsl	x0, x0, #1
  4075d8:	add	x0, x1, x0
  4075dc:	ldrh	w0, [x0]
  4075e0:	and	w0, w0, #0x4000
  4075e4:	cmp	w0, #0x0
  4075e8:	b.eq	407640 <ferror@plt+0x4d60>  // b.none
  4075ec:	ldr	x1, [sp, #40]
  4075f0:	ldr	x0, [sp, #56]
  4075f4:	add	x0, x1, x0
  4075f8:	ldrb	w0, [x0]
  4075fc:	cmp	w0, #0x5c
  407600:	b.eq	407640 <ferror@plt+0x4d60>  // b.none
  407604:	ldr	x1, [sp, #40]
  407608:	ldr	x0, [sp, #56]
  40760c:	add	x0, x1, x0
  407610:	ldrb	w0, [x0]
  407614:	mov	w1, w0
  407618:	ldr	x0, [sp, #24]
  40761c:	bl	4026b0 <strchr@plt>
  407620:	cmp	x0, #0x0
  407624:	b.ne	407640 <ferror@plt+0x4d60>  // b.any
  407628:	ldr	x1, [sp, #40]
  40762c:	ldr	x0, [sp, #56]
  407630:	add	x0, x1, x0
  407634:	ldrb	w0, [x0]
  407638:	bl	402860 <putchar@plt>
  40763c:	b	407660 <ferror@plt+0x4d80>
  407640:	ldr	x1, [sp, #40]
  407644:	ldr	x0, [sp, #56]
  407648:	add	x0, x1, x0
  40764c:	ldrb	w0, [x0]
  407650:	mov	w1, w0
  407654:	adrp	x0, 410000 <ferror@plt+0xd720>
  407658:	add	x0, x0, #0x410
  40765c:	bl	402820 <printf@plt>
  407660:	ldr	x0, [sp, #56]
  407664:	add	x0, x0, #0x1
  407668:	str	x0, [sp, #56]
  40766c:	ldr	x1, [sp, #56]
  407670:	ldr	x0, [sp, #32]
  407674:	cmp	x1, x0
  407678:	b.cc	4075b8 <ferror@plt+0x4cd8>  // b.lo, b.ul, b.last
  40767c:	nop
  407680:	nop
  407684:	ldp	x29, x30, [sp], #64
  407688:	ret
  40768c:	stp	x29, x30, [sp, #-112]!
  407690:	mov	x29, sp
  407694:	str	x0, [sp, #24]
  407698:	add	x0, sp, #0x50
  40769c:	mov	x1, #0x0                   	// #0
  4076a0:	bl	4024a0 <gettimeofday@plt>
  4076a4:	add	x0, sp, #0x50
  4076a8:	bl	402380 <localtime@plt>
  4076ac:	str	x0, [sp, #104]
  4076b0:	adrp	x0, 423000 <ferror@plt+0x20720>
  4076b4:	ldr	x0, [x0, #4032]
  4076b8:	ldr	w0, [x0]
  4076bc:	cmp	w0, #0x0
  4076c0:	b.eq	407704 <ferror@plt+0x4e24>  // b.none
  4076c4:	add	x4, sp, #0x28
  4076c8:	ldr	x3, [sp, #104]
  4076cc:	adrp	x0, 410000 <ferror@plt+0xd720>
  4076d0:	add	x2, x0, #0x418
  4076d4:	mov	x1, #0x28                  	// #40
  4076d8:	mov	x0, x4
  4076dc:	bl	402330 <strftime@plt>
  4076e0:	ldr	x1, [sp, #88]
  4076e4:	add	x0, sp, #0x28
  4076e8:	mov	x3, x1
  4076ec:	mov	x2, x0
  4076f0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4076f4:	add	x1, x0, #0x430
  4076f8:	ldr	x0, [sp, #24]
  4076fc:	bl	4028a0 <fprintf@plt>
  407700:	b	407744 <ferror@plt+0x4e64>
  407704:	ldr	x0, [sp, #104]
  407708:	bl	402790 <asctime@plt>
  40770c:	str	x0, [sp, #96]
  407710:	ldr	x0, [sp, #96]
  407714:	bl	402220 <strlen@plt>
  407718:	sub	x0, x0, #0x1
  40771c:	ldr	x1, [sp, #96]
  407720:	add	x0, x1, x0
  407724:	strb	wzr, [x0]
  407728:	ldr	x0, [sp, #88]
  40772c:	mov	x3, x0
  407730:	ldr	x2, [sp, #96]
  407734:	adrp	x0, 410000 <ferror@plt+0xd720>
  407738:	add	x1, x0, #0x440
  40773c:	ldr	x0, [sp, #24]
  407740:	bl	4028a0 <fprintf@plt>
  407744:	mov	w0, #0x0                   	// #0
  407748:	ldp	x29, x30, [sp], #112
  40774c:	ret
  407750:	stp	x29, x30, [sp, #-128]!
  407754:	mov	x29, sp
  407758:	str	x0, [sp, #40]
  40775c:	str	x1, [sp, #32]
  407760:	str	x2, [sp, #24]
  407764:	str	xzr, [sp, #120]
  407768:	str	wzr, [sp, #116]
  40776c:	ldr	x0, [sp, #24]
  407770:	add	x0, x0, #0x28
  407774:	ldr	x0, [x0]
  407778:	cmp	x0, #0x0
  40777c:	b.eq	4078bc <ferror@plt+0x4fdc>  // b.none
  407780:	ldr	x0, [sp, #24]
  407784:	add	x0, x0, #0x28
  407788:	ldr	x0, [x0]
  40778c:	bl	4048dc <ferror@plt+0x1ffc>
  407790:	str	w0, [sp, #112]
  407794:	ldr	w0, [sp, #112]
  407798:	cmp	w0, #0x0
  40779c:	b.eq	407850 <ferror@plt+0x4f70>  // b.none
  4077a0:	ldr	x0, [sp, #24]
  4077a4:	add	x0, x0, #0x128
  4077a8:	ldr	x0, [x0]
  4077ac:	cmp	x0, #0x0
  4077b0:	b.eq	4077f0 <ferror@plt+0x4f10>  // b.none
  4077b4:	bl	40aa98 <ferror@plt+0x81b8>
  4077b8:	and	w0, w0, #0xff
  4077bc:	cmp	w0, #0x0
  4077c0:	b.eq	4077e0 <ferror@plt+0x4f00>  // b.none
  4077c4:	ldr	w3, [sp, #112]
  4077c8:	mov	x2, #0x0                   	// #0
  4077cc:	adrp	x0, 410000 <ferror@plt+0xd720>
  4077d0:	add	x1, x0, #0x458
  4077d4:	mov	w0, #0x2                   	// #2
  4077d8:	bl	40490c <ferror@plt+0x202c>
  4077dc:	b	407888 <ferror@plt+0x4fa8>
  4077e0:	ldr	w0, [sp, #112]
  4077e4:	bl	40941c <ferror@plt+0x6b3c>
  4077e8:	str	x0, [sp, #120]
  4077ec:	b	407888 <ferror@plt+0x4fa8>
  4077f0:	ldr	w0, [sp, #112]
  4077f4:	bl	4095f4 <ferror@plt+0x6d14>
  4077f8:	str	x0, [sp, #120]
  4077fc:	bl	40aa98 <ferror@plt+0x81b8>
  407800:	and	w0, w0, #0xff
  407804:	cmp	w0, #0x0
  407808:	b.eq	407828 <ferror@plt+0x4f48>  // b.none
  40780c:	ldr	x3, [sp, #120]
  407810:	mov	x2, #0x0                   	// #0
  407814:	adrp	x0, 410000 <ferror@plt+0xd720>
  407818:	add	x1, x0, #0x3d0
  40781c:	mov	w0, #0x2                   	// #2
  407820:	bl	404984 <ferror@plt+0x20a4>
  407824:	str	xzr, [sp, #120]
  407828:	ldr	w0, [sp, #112]
  40782c:	bl	409714 <ferror@plt+0x6e34>
  407830:	str	w0, [sp, #116]
  407834:	ldr	w0, [sp, #116]
  407838:	and	w0, w0, #0x1
  40783c:	cmp	w0, #0x0
  407840:	cset	w0, eq  // eq = none
  407844:	and	w0, w0, #0xff
  407848:	str	w0, [sp, #116]
  40784c:	b	407888 <ferror@plt+0x4fa8>
  407850:	bl	40aa98 <ferror@plt+0x81b8>
  407854:	and	w0, w0, #0xff
  407858:	cmp	w0, #0x0
  40785c:	b.eq	40787c <ferror@plt+0x4f9c>  // b.none
  407860:	mov	x3, #0x0                   	// #0
  407864:	mov	x2, #0x0                   	// #0
  407868:	adrp	x0, 410000 <ferror@plt+0xd720>
  40786c:	add	x1, x0, #0x3d0
  407870:	mov	w0, #0x2                   	// #2
  407874:	bl	404948 <ferror@plt+0x2068>
  407878:	b	407888 <ferror@plt+0x4fa8>
  40787c:	adrp	x0, 410000 <ferror@plt+0xd720>
  407880:	add	x0, x0, #0x468
  407884:	str	x0, [sp, #120]
  407888:	ldr	x0, [sp, #120]
  40788c:	cmp	x0, #0x0
  407890:	b.eq	4078bc <ferror@plt+0x4fdc>  // b.none
  407894:	add	x5, sp, #0x30
  407898:	ldr	x4, [sp, #120]
  40789c:	ldr	x3, [sp, #32]
  4078a0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4078a4:	add	x2, x0, #0x470
  4078a8:	mov	x1, #0x40                  	// #64
  4078ac:	mov	x0, x5
  4078b0:	bl	402360 <snprintf@plt>
  4078b4:	add	x0, sp, #0x30
  4078b8:	str	x0, [sp, #32]
  4078bc:	ldr	x4, [sp, #32]
  4078c0:	ldr	x3, [sp, #40]
  4078c4:	adrp	x0, 410000 <ferror@plt+0xd720>
  4078c8:	add	x2, x0, #0x478
  4078cc:	mov	w1, #0x0                   	// #0
  4078d0:	mov	w0, #0x4                   	// #4
  4078d4:	bl	40b5e0 <ferror@plt+0x8d00>
  4078d8:	ldr	w0, [sp, #116]
  4078dc:	ldp	x29, x30, [sp], #128
  4078e0:	ret
  4078e4:	stp	x29, x30, [sp, #-112]!
  4078e8:	mov	x29, sp
  4078ec:	str	x19, [sp, #16]
  4078f0:	str	x0, [sp, #56]
  4078f4:	str	x1, [sp, #48]
  4078f8:	str	x2, [sp, #40]
  4078fc:	ldr	x2, [sp, #40]
  407900:	ldr	x1, [sp, #48]
  407904:	ldr	x0, [sp, #56]
  407908:	bl	402630 <getline@plt>
  40790c:	str	x0, [sp, #104]
  407910:	ldr	x0, [sp, #104]
  407914:	cmp	x0, #0x0
  407918:	b.ge	407924 <ferror@plt+0x5044>  // b.tcont
  40791c:	ldr	x0, [sp, #104]
  407920:	b	407af4 <ferror@plt+0x5214>
  407924:	adrp	x0, 423000 <ferror@plt+0x20720>
  407928:	ldr	x0, [x0, #4000]
  40792c:	ldr	w0, [x0]
  407930:	add	w1, w0, #0x1
  407934:	adrp	x0, 423000 <ferror@plt+0x20720>
  407938:	ldr	x0, [x0, #4000]
  40793c:	str	w1, [x0]
  407940:	ldr	x0, [sp, #56]
  407944:	ldr	x0, [x0]
  407948:	mov	w1, #0x23                  	// #35
  40794c:	bl	4026b0 <strchr@plt>
  407950:	str	x0, [sp, #96]
  407954:	ldr	x0, [sp, #96]
  407958:	cmp	x0, #0x0
  40795c:	b.eq	407ac8 <ferror@plt+0x51e8>  // b.none
  407960:	ldr	x0, [sp, #96]
  407964:	strb	wzr, [x0]
  407968:	b	407ac8 <ferror@plt+0x51e8>
  40796c:	str	xzr, [sp, #80]
  407970:	str	xzr, [sp, #72]
  407974:	add	x1, sp, #0x48
  407978:	add	x0, sp, #0x50
  40797c:	ldr	x2, [sp, #40]
  407980:	bl	402630 <getline@plt>
  407984:	str	x0, [sp, #88]
  407988:	ldr	x0, [sp, #88]
  40798c:	cmp	x0, #0x0
  407990:	b.ge	4079c0 <ferror@plt+0x50e0>  // b.tcont
  407994:	adrp	x0, 423000 <ferror@plt+0x20720>
  407998:	ldr	x0, [x0, #3992]
  40799c:	ldr	x0, [x0]
  4079a0:	mov	x3, x0
  4079a4:	mov	x2, #0x1a                  	// #26
  4079a8:	mov	x1, #0x1                   	// #1
  4079ac:	adrp	x0, 410000 <ferror@plt+0xd720>
  4079b0:	add	x0, x0, #0x480
  4079b4:	bl	4026d0 <fwrite@plt>
  4079b8:	ldr	x0, [sp, #88]
  4079bc:	b	407af4 <ferror@plt+0x5214>
  4079c0:	adrp	x0, 423000 <ferror@plt+0x20720>
  4079c4:	ldr	x0, [x0, #4000]
  4079c8:	ldr	w0, [x0]
  4079cc:	add	w1, w0, #0x1
  4079d0:	adrp	x0, 423000 <ferror@plt+0x20720>
  4079d4:	ldr	x0, [x0, #4000]
  4079d8:	str	w1, [x0]
  4079dc:	ldr	x0, [sp, #96]
  4079e0:	strb	wzr, [x0]
  4079e4:	ldr	x0, [sp, #80]
  4079e8:	mov	w1, #0x23                  	// #35
  4079ec:	bl	4026b0 <strchr@plt>
  4079f0:	str	x0, [sp, #96]
  4079f4:	ldr	x0, [sp, #96]
  4079f8:	cmp	x0, #0x0
  4079fc:	b.eq	407a08 <ferror@plt+0x5128>  // b.none
  407a00:	ldr	x0, [sp, #96]
  407a04:	strb	wzr, [x0]
  407a08:	ldr	x0, [sp, #56]
  407a0c:	ldr	x0, [x0]
  407a10:	bl	402220 <strlen@plt>
  407a14:	mov	x19, x0
  407a18:	ldr	x0, [sp, #80]
  407a1c:	bl	402220 <strlen@plt>
  407a20:	add	x0, x19, x0
  407a24:	add	x1, x0, #0x1
  407a28:	ldr	x0, [sp, #48]
  407a2c:	str	x1, [x0]
  407a30:	ldr	x0, [sp, #56]
  407a34:	ldr	x2, [x0]
  407a38:	ldr	x0, [sp, #48]
  407a3c:	ldr	x0, [x0]
  407a40:	mov	x1, x0
  407a44:	mov	x0, x2
  407a48:	bl	402500 <realloc@plt>
  407a4c:	mov	x1, x0
  407a50:	ldr	x0, [sp, #56]
  407a54:	str	x1, [x0]
  407a58:	ldr	x0, [sp, #56]
  407a5c:	ldr	x0, [x0]
  407a60:	cmp	x0, #0x0
  407a64:	b.ne	407a9c <ferror@plt+0x51bc>  // b.any
  407a68:	adrp	x0, 423000 <ferror@plt+0x20720>
  407a6c:	ldr	x0, [x0, #3992]
  407a70:	ldr	x0, [x0]
  407a74:	mov	x3, x0
  407a78:	mov	x2, #0xe                   	// #14
  407a7c:	mov	x1, #0x1                   	// #1
  407a80:	adrp	x0, 410000 <ferror@plt+0xd720>
  407a84:	add	x0, x0, #0x4a0
  407a88:	bl	4026d0 <fwrite@plt>
  407a8c:	ldr	x0, [sp, #48]
  407a90:	str	xzr, [x0]
  407a94:	mov	x0, #0xffffffffffffffff    	// #-1
  407a98:	b	407af4 <ferror@plt+0x5214>
  407a9c:	ldr	x0, [sp, #88]
  407aa0:	sub	x0, x0, #0x2
  407aa4:	ldr	x1, [sp, #104]
  407aa8:	add	x0, x1, x0
  407aac:	str	x0, [sp, #104]
  407ab0:	ldr	x0, [sp, #56]
  407ab4:	ldr	x0, [x0]
  407ab8:	ldr	x1, [sp, #80]
  407abc:	bl	402450 <strcat@plt>
  407ac0:	ldr	x0, [sp, #80]
  407ac4:	bl	402650 <free@plt>
  407ac8:	ldr	x0, [sp, #56]
  407acc:	ldr	x2, [x0]
  407ad0:	adrp	x0, 410000 <ferror@plt+0xd720>
  407ad4:	add	x1, x0, #0x4b0
  407ad8:	mov	x0, x2
  407adc:	bl	4027d0 <strstr@plt>
  407ae0:	str	x0, [sp, #96]
  407ae4:	ldr	x0, [sp, #96]
  407ae8:	cmp	x0, #0x0
  407aec:	b.ne	40796c <ferror@plt+0x508c>  // b.any
  407af0:	ldr	x0, [sp, #104]
  407af4:	ldr	x19, [sp, #16]
  407af8:	ldp	x29, x30, [sp], #112
  407afc:	ret
  407b00:	stp	x29, x30, [sp, #-64]!
  407b04:	mov	x29, sp
  407b08:	str	x0, [sp, #40]
  407b0c:	str	x1, [sp, #32]
  407b10:	str	w2, [sp, #28]
  407b14:	ldr	x0, [sp, #40]
  407b18:	str	x0, [sp, #56]
  407b1c:	str	wzr, [sp, #52]
  407b20:	b	407ca4 <ferror@plt+0x53c4>
  407b24:	adrp	x0, 410000 <ferror@plt+0xd720>
  407b28:	add	x1, x0, #0x580
  407b2c:	ldr	x0, [sp, #56]
  407b30:	bl	4026a0 <strspn@plt>
  407b34:	mov	x1, x0
  407b38:	ldr	x0, [sp, #56]
  407b3c:	add	x0, x0, x1
  407b40:	str	x0, [sp, #56]
  407b44:	ldr	x0, [sp, #56]
  407b48:	ldrb	w0, [x0]
  407b4c:	cmp	w0, #0x0
  407b50:	b.eq	407cb8 <ferror@plt+0x53d8>  // b.none
  407b54:	ldr	w0, [sp, #28]
  407b58:	sub	w0, w0, #0x1
  407b5c:	ldr	w1, [sp, #52]
  407b60:	cmp	w1, w0
  407b64:	b.lt	407b94 <ferror@plt+0x52b4>  // b.tstop
  407b68:	adrp	x0, 423000 <ferror@plt+0x20720>
  407b6c:	ldr	x0, [x0, #3992]
  407b70:	ldr	x0, [x0]
  407b74:	mov	x3, x0
  407b78:	mov	x2, #0x1e                  	// #30
  407b7c:	mov	x1, #0x1                   	// #1
  407b80:	adrp	x0, 410000 <ferror@plt+0xd720>
  407b84:	add	x0, x0, #0x4b8
  407b88:	bl	4026d0 <fwrite@plt>
  407b8c:	mov	w0, #0x1                   	// #1
  407b90:	bl	402230 <exit@plt>
  407b94:	ldr	x0, [sp, #56]
  407b98:	ldrb	w0, [x0]
  407b9c:	cmp	w0, #0x27
  407ba0:	b.eq	407bb4 <ferror@plt+0x52d4>  // b.none
  407ba4:	ldr	x0, [sp, #56]
  407ba8:	ldrb	w0, [x0]
  407bac:	cmp	w0, #0x22
  407bb0:	b.ne	407c38 <ferror@plt+0x5358>  // b.any
  407bb4:	ldr	x0, [sp, #56]
  407bb8:	add	x1, x0, #0x1
  407bbc:	str	x1, [sp, #56]
  407bc0:	ldrb	w0, [x0]
  407bc4:	strb	w0, [sp, #51]
  407bc8:	ldr	w0, [sp, #52]
  407bcc:	add	w1, w0, #0x1
  407bd0:	str	w1, [sp, #52]
  407bd4:	sxtw	x0, w0
  407bd8:	lsl	x0, x0, #3
  407bdc:	ldr	x1, [sp, #32]
  407be0:	add	x0, x1, x0
  407be4:	ldr	x1, [sp, #56]
  407be8:	str	x1, [x0]
  407bec:	ldrb	w0, [sp, #51]
  407bf0:	mov	w1, w0
  407bf4:	ldr	x0, [sp, #56]
  407bf8:	bl	4026b0 <strchr@plt>
  407bfc:	str	x0, [sp, #56]
  407c00:	ldr	x0, [sp, #56]
  407c04:	cmp	x0, #0x0
  407c08:	b.ne	407c90 <ferror@plt+0x53b0>  // b.any
  407c0c:	adrp	x0, 423000 <ferror@plt+0x20720>
  407c10:	ldr	x0, [x0, #3992]
  407c14:	ldr	x0, [x0]
  407c18:	mov	x3, x0
  407c1c:	mov	x2, #0x1b                  	// #27
  407c20:	mov	x1, #0x1                   	// #1
  407c24:	adrp	x0, 410000 <ferror@plt+0xd720>
  407c28:	add	x0, x0, #0x4d8
  407c2c:	bl	4026d0 <fwrite@plt>
  407c30:	mov	w0, #0x1                   	// #1
  407c34:	bl	402230 <exit@plt>
  407c38:	ldr	w0, [sp, #52]
  407c3c:	add	w1, w0, #0x1
  407c40:	str	w1, [sp, #52]
  407c44:	sxtw	x0, w0
  407c48:	lsl	x0, x0, #3
  407c4c:	ldr	x1, [sp, #32]
  407c50:	add	x0, x1, x0
  407c54:	ldr	x1, [sp, #56]
  407c58:	str	x1, [x0]
  407c5c:	adrp	x0, 410000 <ferror@plt+0xd720>
  407c60:	add	x1, x0, #0x580
  407c64:	ldr	x0, [sp, #56]
  407c68:	bl	402800 <strcspn@plt>
  407c6c:	mov	x1, x0
  407c70:	ldr	x0, [sp, #56]
  407c74:	add	x0, x0, x1
  407c78:	str	x0, [sp, #56]
  407c7c:	ldr	x0, [sp, #56]
  407c80:	ldrb	w0, [x0]
  407c84:	cmp	w0, #0x0
  407c88:	b.eq	407cc0 <ferror@plt+0x53e0>  // b.none
  407c8c:	b	407c94 <ferror@plt+0x53b4>
  407c90:	nop
  407c94:	ldr	x0, [sp, #56]
  407c98:	add	x1, x0, #0x1
  407c9c:	str	x1, [sp, #56]
  407ca0:	strb	wzr, [x0]
  407ca4:	ldr	x0, [sp, #56]
  407ca8:	ldrb	w0, [x0]
  407cac:	cmp	w0, #0x0
  407cb0:	b.ne	407b24 <ferror@plt+0x5244>  // b.any
  407cb4:	b	407cc4 <ferror@plt+0x53e4>
  407cb8:	nop
  407cbc:	b	407cc4 <ferror@plt+0x53e4>
  407cc0:	nop
  407cc4:	ldrsw	x0, [sp, #52]
  407cc8:	lsl	x0, x0, #3
  407ccc:	ldr	x1, [sp, #32]
  407cd0:	add	x0, x1, x0
  407cd4:	str	xzr, [x0]
  407cd8:	ldr	w0, [sp, #52]
  407cdc:	ldp	x29, x30, [sp], #64
  407ce0:	ret
  407ce4:	stp	x29, x30, [sp, #-64]!
  407ce8:	mov	x29, sp
  407cec:	str	x0, [sp, #24]
  407cf0:	str	x1, [sp, #16]
  407cf4:	ldr	x0, [sp, #16]
  407cf8:	add	x0, x0, #0x10
  407cfc:	ldr	w0, [x0]
  407d00:	mov	w0, w0
  407d04:	str	x0, [sp, #40]
  407d08:	ldr	x0, [sp, #16]
  407d0c:	add	x0, x0, #0x14
  407d10:	ldr	w0, [x0]
  407d14:	mov	w0, w0
  407d18:	str	x0, [sp, #56]
  407d1c:	add	x0, sp, #0x28
  407d20:	bl	402380 <localtime@plt>
  407d24:	bl	402790 <asctime@plt>
  407d28:	str	x0, [sp, #48]
  407d2c:	ldr	x0, [sp, #48]
  407d30:	bl	402220 <strlen@plt>
  407d34:	sub	x0, x0, #0x1
  407d38:	ldr	x1, [sp, #48]
  407d3c:	add	x0, x1, x0
  407d40:	strb	wzr, [x0]
  407d44:	ldr	x3, [sp, #56]
  407d48:	ldr	x2, [sp, #48]
  407d4c:	adrp	x0, 410000 <ferror@plt+0xd720>
  407d50:	add	x1, x0, #0x4f8
  407d54:	ldr	x0, [sp, #24]
  407d58:	bl	4028a0 <fprintf@plt>
  407d5c:	nop
  407d60:	ldp	x29, x30, [sp], #64
  407d64:	ret
  407d68:	stp	x29, x30, [sp, #-32]!
  407d6c:	mov	x29, sp
  407d70:	str	w0, [sp, #28]
  407d74:	str	x1, [sp, #16]
  407d78:	ldr	w2, [sp, #28]
  407d7c:	adrp	x0, 410000 <ferror@plt+0xd720>
  407d80:	add	x1, x0, #0x510
  407d84:	ldr	x0, [sp, #16]
  407d88:	bl	402300 <sprintf@plt>
  407d8c:	ldr	x0, [sp, #16]
  407d90:	ldp	x29, x30, [sp], #32
  407d94:	ret
  407d98:	stp	x29, x30, [sp, #-64]!
  407d9c:	mov	x29, sp
  407da0:	str	x0, [sp, #24]
  407da4:	str	x1, [sp, #16]
  407da8:	ldr	x0, [sp, #16]
  407dac:	bl	402220 <strlen@plt>
  407db0:	cmp	x0, #0x17
  407db4:	b.eq	407dc0 <ferror@plt+0x54e0>  // b.none
  407db8:	mov	w0, #0xffffffff            	// #-1
  407dbc:	b	407ee0 <ferror@plt+0x5600>
  407dc0:	str	wzr, [sp, #60]
  407dc4:	b	407e08 <ferror@plt+0x5528>
  407dc8:	ldr	w1, [sp, #60]
  407dcc:	mov	w0, w1
  407dd0:	lsl	w0, w0, #1
  407dd4:	add	w0, w0, w1
  407dd8:	add	w0, w0, #0x2
  407ddc:	sxtw	x0, w0
  407de0:	ldr	x1, [sp, #16]
  407de4:	add	x0, x1, x0
  407de8:	ldrb	w0, [x0]
  407dec:	cmp	w0, #0x3a
  407df0:	b.eq	407dfc <ferror@plt+0x551c>  // b.none
  407df4:	mov	w0, #0xffffffff            	// #-1
  407df8:	b	407ee0 <ferror@plt+0x5600>
  407dfc:	ldr	w0, [sp, #60]
  407e00:	add	w0, w0, #0x1
  407e04:	str	w0, [sp, #60]
  407e08:	ldr	w0, [sp, #60]
  407e0c:	cmp	w0, #0x6
  407e10:	b.le	407dc8 <ferror@plt+0x54e8>
  407e14:	ldr	x0, [sp, #24]
  407e18:	str	xzr, [x0]
  407e1c:	str	wzr, [sp, #60]
  407e20:	b	407ed0 <ferror@plt+0x55f0>
  407e24:	ldr	w1, [sp, #60]
  407e28:	mov	w0, w1
  407e2c:	lsl	w0, w0, #1
  407e30:	add	w0, w0, w1
  407e34:	sxtw	x0, w0
  407e38:	ldr	x1, [sp, #16]
  407e3c:	add	x0, x1, x0
  407e40:	add	x1, sp, #0x28
  407e44:	mov	w2, #0x10                  	// #16
  407e48:	bl	402210 <strtoul@plt>
  407e4c:	str	x0, [sp, #48]
  407e50:	ldr	w1, [sp, #60]
  407e54:	mov	w0, w1
  407e58:	lsl	w0, w0, #1
  407e5c:	add	w0, w0, w1
  407e60:	sxtw	x0, w0
  407e64:	add	x0, x0, #0x2
  407e68:	ldr	x1, [sp, #16]
  407e6c:	add	x1, x1, x0
  407e70:	ldr	x0, [sp, #40]
  407e74:	cmp	x1, x0
  407e78:	b.eq	407e84 <ferror@plt+0x55a4>  // b.none
  407e7c:	mov	w0, #0xffffffff            	// #-1
  407e80:	b	407ee0 <ferror@plt+0x5600>
  407e84:	ldr	x0, [sp, #48]
  407e88:	cmp	x0, #0xff
  407e8c:	b.ls	407e98 <ferror@plt+0x55b8>  // b.plast
  407e90:	mov	w0, #0xffffffff            	// #-1
  407e94:	b	407ee0 <ferror@plt+0x5600>
  407e98:	ldr	x0, [sp, #24]
  407e9c:	ldr	x1, [x0]
  407ea0:	mov	w2, #0x7                   	// #7
  407ea4:	ldr	w0, [sp, #60]
  407ea8:	sub	w0, w2, w0
  407eac:	lsl	w0, w0, #3
  407eb0:	ldr	x2, [sp, #48]
  407eb4:	lsl	x0, x2, x0
  407eb8:	orr	x1, x1, x0
  407ebc:	ldr	x0, [sp, #24]
  407ec0:	str	x1, [x0]
  407ec4:	ldr	w0, [sp, #60]
  407ec8:	add	w0, w0, #0x1
  407ecc:	str	w0, [sp, #60]
  407ed0:	ldr	w0, [sp, #60]
  407ed4:	cmp	w0, #0x7
  407ed8:	b.le	407e24 <ferror@plt+0x5544>
  407edc:	mov	w0, #0x0                   	// #0
  407ee0:	ldp	x29, x30, [sp], #64
  407ee4:	ret
  407ee8:	sub	sp, sp, #0x10
  407eec:	str	w0, [sp, #12]
  407ef0:	str	w1, [sp, #8]
  407ef4:	ldr	w0, [sp, #12]
  407ef8:	cmp	w0, #0x5
  407efc:	b.eq	407f08 <ferror@plt+0x5628>  // b.none
  407f00:	ldr	w0, [sp, #8]
  407f04:	b	407f34 <ferror@plt+0x5654>
  407f08:	ldr	w0, [sp, #8]
  407f0c:	cmp	w0, #0x80
  407f10:	b.ne	407f1c <ferror@plt+0x563c>  // b.any
  407f14:	mov	w0, #0x2                   	// #2
  407f18:	b	407f34 <ferror@plt+0x5654>
  407f1c:	ldr	w0, [sp, #8]
  407f20:	cmp	w0, #0x81
  407f24:	b.ne	407f30 <ferror@plt+0x5650>  // b.any
  407f28:	mov	w0, #0xa                   	// #10
  407f2c:	b	407f34 <ferror@plt+0x5654>
  407f30:	ldr	w0, [sp, #8]
  407f34:	add	sp, sp, #0x10
  407f38:	ret
  407f3c:	sub	sp, sp, #0x30
  407f40:	str	x0, [sp, #8]
  407f44:	str	x1, [sp]
  407f48:	ldr	x0, [sp, #8]
  407f4c:	str	x0, [sp, #40]
  407f50:	ldr	x0, [sp]
  407f54:	str	x0, [sp, #32]
  407f58:	ldr	x0, [sp, #32]
  407f5c:	add	x0, x0, #0x60
  407f60:	str	x0, [sp, #24]
  407f64:	b	407f8c <ferror@plt+0x56ac>
  407f68:	ldr	x0, [sp, #32]
  407f6c:	add	x1, x0, #0x4
  407f70:	str	x1, [sp, #32]
  407f74:	ldr	w2, [x0]
  407f78:	ldr	x0, [sp, #40]
  407f7c:	add	x1, x0, #0x8
  407f80:	str	x1, [sp, #40]
  407f84:	mov	w1, w2
  407f88:	str	x1, [x0]
  407f8c:	ldr	x1, [sp, #32]
  407f90:	ldr	x0, [sp, #24]
  407f94:	cmp	x1, x0
  407f98:	b.cc	407f68 <ferror@plt+0x5688>  // b.lo, b.ul, b.last
  407f9c:	nop
  407fa0:	nop
  407fa4:	add	sp, sp, #0x30
  407fa8:	ret
  407fac:	stp	x29, x30, [sp, #-48]!
  407fb0:	mov	x29, sp
  407fb4:	str	x0, [sp, #24]
  407fb8:	str	x1, [sp, #16]
  407fbc:	ldr	x0, [sp, #16]
  407fc0:	add	x0, x0, #0x4
  407fc4:	str	x0, [sp, #40]
  407fc8:	mov	x2, #0xc0                  	// #192
  407fcc:	mov	w1, #0x0                   	// #0
  407fd0:	ldr	x0, [sp, #24]
  407fd4:	bl	402480 <memset@plt>
  407fd8:	ldr	x0, [sp, #40]
  407fdc:	ldr	x1, [x0, #8]
  407fe0:	ldr	x0, [sp, #24]
  407fe4:	str	x1, [x0]
  407fe8:	ldr	x0, [sp, #40]
  407fec:	ldr	x1, [x0, #16]
  407ff0:	ldr	x0, [sp, #24]
  407ff4:	str	x1, [x0, #16]
  407ff8:	ldr	x0, [sp, #40]
  407ffc:	ldr	x1, [x0, #40]
  408000:	ldr	x0, [sp, #24]
  408004:	str	x1, [x0, #8]
  408008:	ldr	x0, [sp, #40]
  40800c:	ldr	x1, [x0, #48]
  408010:	ldr	x0, [sp, #24]
  408014:	str	x1, [x0, #24]
  408018:	ldr	x0, [sp, #40]
  40801c:	ldr	x1, [x0, #104]
  408020:	ldr	x0, [sp, #24]
  408024:	str	x1, [x0, #32]
  408028:	ldr	x0, [sp, #40]
  40802c:	ldr	x1, [x0, #112]
  408030:	ldr	x0, [sp, #24]
  408034:	str	x1, [x0, #40]
  408038:	ldr	x0, [sp, #40]
  40803c:	ldr	x1, [x0, #184]
  408040:	ldr	x0, [sp, #24]
  408044:	str	x1, [x0, #64]
  408048:	ldr	x0, [sp, #40]
  40804c:	ldr	x1, [x0, #248]
  408050:	ldr	x0, [sp, #24]
  408054:	str	x1, [x0, #104]
  408058:	nop
  40805c:	ldp	x29, x30, [sp], #48
  408060:	ret
  408064:	sub	sp, sp, #0x9e0
  408068:	stp	x29, x30, [sp]
  40806c:	mov	x29, sp
  408070:	str	x0, [sp, #24]
  408074:	str	x1, [sp, #16]
  408078:	ldr	x0, [sp, #16]
  40807c:	add	x0, x0, #0xb8
  408080:	ldr	x0, [x0]
  408084:	cmp	x0, #0x0
  408088:	b.eq	4080ac <ferror@plt+0x57cc>  // b.none
  40808c:	ldr	x0, [sp, #16]
  408090:	ldr	x0, [x0, #184]
  408094:	str	x0, [sp, #2512]
  408098:	mov	w0, #0xc0                  	// #192
  40809c:	str	w0, [sp, #2508]
  4080a0:	ldr	x0, [sp, #24]
  4080a4:	str	x0, [sp, #2520]
  4080a8:	b	40815c <ferror@plt+0x587c>
  4080ac:	ldr	x0, [sp, #16]
  4080b0:	add	x0, x0, #0x38
  4080b4:	ldr	x0, [x0]
  4080b8:	cmp	x0, #0x0
  4080bc:	b.eq	4080e0 <ferror@plt+0x5800>  // b.none
  4080c0:	ldr	x0, [sp, #16]
  4080c4:	ldr	x0, [x0, #56]
  4080c8:	str	x0, [sp, #2512]
  4080cc:	mov	w0, #0x60                  	// #96
  4080d0:	str	w0, [sp, #2508]
  4080d4:	add	x0, sp, #0x968
  4080d8:	str	x0, [sp, #2520]
  4080dc:	b	40815c <ferror@plt+0x587c>
  4080e0:	ldr	x0, [sp, #16]
  4080e4:	add	x0, x0, #0x60
  4080e8:	ldr	x0, [x0]
  4080ec:	cmp	x0, #0x0
  4080f0:	b.eq	408154 <ferror@plt+0x5874>  // b.none
  4080f4:	ldr	x0, [sp, #16]
  4080f8:	add	x0, x0, #0x60
  4080fc:	ldr	x0, [x0]
  408100:	add	x1, x0, #0x4
  408104:	ldr	x0, [sp, #16]
  408108:	add	x0, x0, #0x60
  40810c:	ldr	x0, [x0]
  408110:	ldrh	w0, [x0]
  408114:	sub	w0, w0, #0x4
  408118:	mov	w2, w0
  40811c:	add	x0, sp, #0x20
  408120:	mov	w3, w2
  408124:	mov	x2, x1
  408128:	mov	w1, #0x128                 	// #296
  40812c:	bl	40f3c4 <ferror@plt+0xcae4>
  408130:	ldr	x0, [sp, #56]
  408134:	cmp	x0, #0x0
  408138:	b.eq	40814c <ferror@plt+0x586c>  // b.none
  40813c:	ldr	x0, [sp, #56]
  408140:	mov	x1, x0
  408144:	ldr	x0, [sp, #24]
  408148:	bl	407fac <ferror@plt+0x56cc>
  40814c:	mov	w0, #0xc0                  	// #192
  408150:	b	4081f0 <ferror@plt+0x5910>
  408154:	mov	w0, #0xffffffff            	// #-1
  408158:	b	4081f0 <ferror@plt+0x5910>
  40815c:	ldr	x0, [sp, #2512]
  408160:	ldrh	w0, [x0]
  408164:	sub	w0, w0, #0x4
  408168:	str	w0, [sp, #2504]
  40816c:	ldr	w1, [sp, #2504]
  408170:	ldr	w0, [sp, #2508]
  408174:	cmp	w1, w0
  408178:	b.ge	4081ac <ferror@plt+0x58cc>  // b.tcont
  40817c:	ldrsw	x0, [sp, #2504]
  408180:	ldr	x1, [sp, #2520]
  408184:	add	x3, x1, x0
  408188:	ldr	w1, [sp, #2508]
  40818c:	ldr	w0, [sp, #2504]
  408190:	sub	w0, w1, w0
  408194:	sxtw	x0, w0
  408198:	mov	x2, x0
  40819c:	mov	w1, #0x0                   	// #0
  4081a0:	mov	x0, x3
  4081a4:	bl	402480 <memset@plt>
  4081a8:	b	4081b4 <ferror@plt+0x58d4>
  4081ac:	ldr	w0, [sp, #2508]
  4081b0:	str	w0, [sp, #2504]
  4081b4:	ldr	x0, [sp, #2512]
  4081b8:	add	x0, x0, #0x4
  4081bc:	ldrsw	x1, [sp, #2504]
  4081c0:	mov	x2, x1
  4081c4:	mov	x1, x0
  4081c8:	ldr	x0, [sp, #2520]
  4081cc:	bl	4021f0 <memcpy@plt>
  4081d0:	ldr	x1, [sp, #2520]
  4081d4:	ldr	x0, [sp, #24]
  4081d8:	cmp	x1, x0
  4081dc:	b.eq	4081ec <ferror@plt+0x590c>  // b.none
  4081e0:	ldr	x1, [sp, #2520]
  4081e4:	ldr	x0, [sp, #24]
  4081e8:	bl	407f3c <ferror@plt+0x565c>
  4081ec:	ldr	w0, [sp, #2508]
  4081f0:	ldp	x29, x30, [sp]
  4081f4:	add	sp, sp, #0x9e0
  4081f8:	ret
  4081fc:	stp	x29, x30, [sp, #-80]!
  408200:	mov	x29, sp
  408204:	str	x0, [sp, #40]
  408208:	str	x1, [sp, #32]
  40820c:	str	x2, [sp, #24]
  408210:	ldr	x0, [sp, #32]
  408214:	bl	402220 <strlen@plt>
  408218:	str	x0, [sp, #72]
  40821c:	ldr	x0, [sp, #24]
  408220:	cmp	x0, #0x0
  408224:	b.eq	408270 <ferror@plt+0x5990>  // b.none
  408228:	ldr	x0, [sp, #72]
  40822c:	str	x0, [sp, #56]
  408230:	ldr	x0, [sp, #24]
  408234:	sub	x0, x0, #0x1
  408238:	str	x0, [sp, #48]
  40823c:	ldr	x1, [sp, #48]
  408240:	ldr	x0, [sp, #56]
  408244:	cmp	x1, x0
  408248:	csel	x0, x1, x0, ls  // ls = plast
  40824c:	str	x0, [sp, #64]
  408250:	ldr	x2, [sp, #64]
  408254:	ldr	x1, [sp, #32]
  408258:	ldr	x0, [sp, #40]
  40825c:	bl	4021f0 <memcpy@plt>
  408260:	ldr	x1, [sp, #40]
  408264:	ldr	x0, [sp, #64]
  408268:	add	x0, x1, x0
  40826c:	strb	wzr, [x0]
  408270:	ldr	x0, [sp, #72]
  408274:	ldp	x29, x30, [sp], #80
  408278:	ret
  40827c:	stp	x29, x30, [sp, #-64]!
  408280:	mov	x29, sp
  408284:	str	x0, [sp, #40]
  408288:	str	x1, [sp, #32]
  40828c:	str	x2, [sp, #24]
  408290:	ldr	x0, [sp, #40]
  408294:	bl	402220 <strlen@plt>
  408298:	str	x0, [sp, #56]
  40829c:	ldr	x1, [sp, #56]
  4082a0:	ldr	x0, [sp, #24]
  4082a4:	cmp	x1, x0
  4082a8:	b.cc	4082c4 <ferror@plt+0x59e4>  // b.lo, b.ul, b.last
  4082ac:	ldr	x0, [sp, #32]
  4082b0:	bl	402220 <strlen@plt>
  4082b4:	mov	x1, x0
  4082b8:	ldr	x0, [sp, #56]
  4082bc:	add	x0, x1, x0
  4082c0:	b	4082f8 <ferror@plt+0x5a18>
  4082c4:	ldr	x1, [sp, #40]
  4082c8:	ldr	x0, [sp, #56]
  4082cc:	add	x3, x1, x0
  4082d0:	ldr	x1, [sp, #24]
  4082d4:	ldr	x0, [sp, #56]
  4082d8:	sub	x0, x1, x0
  4082dc:	mov	x2, x0
  4082e0:	ldr	x1, [sp, #32]
  4082e4:	mov	x0, x3
  4082e8:	bl	4081fc <ferror@plt+0x591c>
  4082ec:	mov	x1, x0
  4082f0:	ldr	x0, [sp, #56]
  4082f4:	add	x0, x1, x0
  4082f8:	ldp	x29, x30, [sp], #64
  4082fc:	ret
  408300:	stp	x29, x30, [sp, #-48]!
  408304:	mov	x29, sp
  408308:	bl	402310 <getuid@plt>
  40830c:	cmp	w0, #0x0
  408310:	b.eq	4083b8 <ferror@plt+0x5ad8>  // b.none
  408314:	bl	4022b0 <geteuid@plt>
  408318:	cmp	w0, #0x0
  40831c:	b.eq	4083b8 <ferror@plt+0x5ad8>  // b.none
  408320:	mov	w0, #0xc                   	// #12
  408324:	str	w0, [sp, #44]
  408328:	mov	w0, #0x2                   	// #2
  40832c:	str	w0, [sp, #40]
  408330:	bl	402610 <cap_get_proc@plt>
  408334:	str	x0, [sp, #32]
  408338:	ldr	x0, [sp, #32]
  40833c:	cmp	x0, #0x0
  408340:	b.ne	40834c <ferror@plt+0x5a6c>  // b.any
  408344:	mov	w0, #0x1                   	// #1
  408348:	bl	402230 <exit@plt>
  40834c:	add	x0, sp, #0x1c
  408350:	mov	x3, x0
  408354:	ldr	w2, [sp, #40]
  408358:	ldr	w1, [sp, #44]
  40835c:	ldr	x0, [sp, #32]
  408360:	bl	4024e0 <cap_get_flag@plt>
  408364:	cmp	w0, #0x0
  408368:	b.eq	408374 <ferror@plt+0x5a94>  // b.none
  40836c:	mov	w0, #0x1                   	// #1
  408370:	bl	402230 <exit@plt>
  408374:	ldr	w0, [sp, #28]
  408378:	cmp	w0, #0x0
  40837c:	b.ne	4083b0 <ferror@plt+0x5ad0>  // b.any
  408380:	ldr	x0, [sp, #32]
  408384:	bl	402750 <cap_clear@plt>
  408388:	cmp	w0, #0x0
  40838c:	b.eq	408398 <ferror@plt+0x5ab8>  // b.none
  408390:	mov	w0, #0x1                   	// #1
  408394:	bl	402230 <exit@plt>
  408398:	ldr	x0, [sp, #32]
  40839c:	bl	402530 <cap_set_proc@plt>
  4083a0:	cmp	w0, #0x0
  4083a4:	b.eq	4083b0 <ferror@plt+0x5ad0>  // b.none
  4083a8:	mov	w0, #0x1                   	// #1
  4083ac:	bl	402230 <exit@plt>
  4083b0:	ldr	x0, [sp, #32]
  4083b4:	bl	4027a0 <cap_free@plt>
  4083b8:	nop
  4083bc:	ldp	x29, x30, [sp], #48
  4083c0:	ret
  4083c4:	stp	x29, x30, [sp, #-48]!
  4083c8:	mov	x29, sp
  4083cc:	str	x0, [sp, #24]
  4083d0:	str	x1, [sp, #16]
  4083d4:	add	x0, sp, #0x20
  4083d8:	mov	x1, x0
  4083dc:	ldr	x0, [sp, #16]
  4083e0:	bl	4022a0 <strtod@plt>
  4083e4:	str	d0, [sp, #40]
  4083e8:	ldr	x0, [sp, #32]
  4083ec:	ldr	x1, [sp, #16]
  4083f0:	cmp	x1, x0
  4083f4:	b.ne	408400 <ferror@plt+0x5b20>  // b.any
  4083f8:	mov	w0, #0xffffffff            	// #-1
  4083fc:	b	408564 <ferror@plt+0x5c84>
  408400:	ldr	x0, [sp, #32]
  408404:	ldrb	w0, [x0]
  408408:	cmp	w0, #0x0
  40840c:	b.eq	408550 <ferror@plt+0x5c70>  // b.none
  408410:	ldr	x2, [sp, #32]
  408414:	adrp	x0, 410000 <ferror@plt+0xd720>
  408418:	add	x1, x0, #0xc0
  40841c:	mov	x0, x2
  408420:	bl	4024f0 <strcasecmp@plt>
  408424:	cmp	w0, #0x0
  408428:	b.eq	408464 <ferror@plt+0x5b84>  // b.none
  40842c:	ldr	x2, [sp, #32]
  408430:	adrp	x0, 410000 <ferror@plt+0xd720>
  408434:	add	x1, x0, #0xc8
  408438:	mov	x0, x2
  40843c:	bl	4024f0 <strcasecmp@plt>
  408440:	cmp	w0, #0x0
  408444:	b.eq	408464 <ferror@plt+0x5b84>  // b.none
  408448:	ldr	x2, [sp, #32]
  40844c:	adrp	x0, 410000 <ferror@plt+0xd720>
  408450:	add	x1, x0, #0xd0
  408454:	mov	x0, x2
  408458:	bl	4024f0 <strcasecmp@plt>
  40845c:	cmp	w0, #0x0
  408460:	b.ne	408480 <ferror@plt+0x5ba0>  // b.any
  408464:	ldr	d0, [sp, #40]
  408468:	mov	x0, #0x848000000000        	// #145685290680320
  40846c:	movk	x0, #0x412e, lsl #48
  408470:	fmov	d1, x0
  408474:	fmul	d0, d0, d1
  408478:	str	d0, [sp, #40]
  40847c:	b	408550 <ferror@plt+0x5c70>
  408480:	ldr	x2, [sp, #32]
  408484:	adrp	x0, 410000 <ferror@plt+0xd720>
  408488:	add	x1, x0, #0xd8
  40848c:	mov	x0, x2
  408490:	bl	4024f0 <strcasecmp@plt>
  408494:	cmp	w0, #0x0
  408498:	b.eq	4084d4 <ferror@plt+0x5bf4>  // b.none
  40849c:	ldr	x2, [sp, #32]
  4084a0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4084a4:	add	x1, x0, #0xe0
  4084a8:	mov	x0, x2
  4084ac:	bl	4024f0 <strcasecmp@plt>
  4084b0:	cmp	w0, #0x0
  4084b4:	b.eq	4084d4 <ferror@plt+0x5bf4>  // b.none
  4084b8:	ldr	x2, [sp, #32]
  4084bc:	adrp	x0, 410000 <ferror@plt+0xd720>
  4084c0:	add	x1, x0, #0xe8
  4084c4:	mov	x0, x2
  4084c8:	bl	4024f0 <strcasecmp@plt>
  4084cc:	cmp	w0, #0x0
  4084d0:	b.ne	4084f0 <ferror@plt+0x5c10>  // b.any
  4084d4:	ldr	d0, [sp, #40]
  4084d8:	mov	x0, #0x400000000000        	// #70368744177664
  4084dc:	movk	x0, #0x408f, lsl #48
  4084e0:	fmov	d1, x0
  4084e4:	fmul	d0, d0, d1
  4084e8:	str	d0, [sp, #40]
  4084ec:	b	408550 <ferror@plt+0x5c70>
  4084f0:	ldr	x2, [sp, #32]
  4084f4:	adrp	x0, 410000 <ferror@plt+0xd720>
  4084f8:	add	x1, x0, #0x518
  4084fc:	mov	x0, x2
  408500:	bl	4024f0 <strcasecmp@plt>
  408504:	cmp	w0, #0x0
  408508:	b.eq	40854c <ferror@plt+0x5c6c>  // b.none
  40850c:	ldr	x2, [sp, #32]
  408510:	adrp	x0, 410000 <ferror@plt+0xd720>
  408514:	add	x1, x0, #0x520
  408518:	mov	x0, x2
  40851c:	bl	4024f0 <strcasecmp@plt>
  408520:	cmp	w0, #0x0
  408524:	b.eq	40854c <ferror@plt+0x5c6c>  // b.none
  408528:	ldr	x2, [sp, #32]
  40852c:	adrp	x0, 410000 <ferror@plt+0xd720>
  408530:	add	x1, x0, #0x528
  408534:	mov	x0, x2
  408538:	bl	4024f0 <strcasecmp@plt>
  40853c:	cmp	w0, #0x0
  408540:	b.eq	40854c <ferror@plt+0x5c6c>  // b.none
  408544:	mov	w0, #0xffffffff            	// #-1
  408548:	b	408564 <ferror@plt+0x5c84>
  40854c:	nop
  408550:	ldr	d0, [sp, #40]
  408554:	fcvtzu	w1, d0
  408558:	ldr	x0, [sp, #24]
  40855c:	str	w1, [x0]
  408560:	mov	w0, #0x0                   	// #0
  408564:	ldp	x29, x30, [sp], #48
  408568:	ret
  40856c:	stp	x29, x30, [sp, #-48]!
  408570:	mov	x29, sp
  408574:	str	x0, [sp, #24]
  408578:	str	w1, [sp, #20]
  40857c:	str	w2, [sp, #16]
  408580:	ldr	w0, [sp, #16]
  408584:	ucvtf	d0, w0
  408588:	str	d0, [sp, #40]
  40858c:	ldr	d0, [sp, #40]
  408590:	mov	x0, #0x848000000000        	// #145685290680320
  408594:	movk	x0, #0x412e, lsl #48
  408598:	fmov	d1, x0
  40859c:	fcmpe	d0, d1
  4085a0:	b.lt	4085d0 <ferror@plt+0x5cf0>  // b.tstop
  4085a4:	ldrsw	x1, [sp, #20]
  4085a8:	mov	x0, #0x848000000000        	// #145685290680320
  4085ac:	movk	x0, #0x412e, lsl #48
  4085b0:	fmov	d1, x0
  4085b4:	ldr	d0, [sp, #40]
  4085b8:	fdiv	d0, d0, d1
  4085bc:	adrp	x0, 410000 <ferror@plt+0xd720>
  4085c0:	add	x2, x0, #0x530
  4085c4:	ldr	x0, [sp, #24]
  4085c8:	bl	402360 <snprintf@plt>
  4085cc:	b	40862c <ferror@plt+0x5d4c>
  4085d0:	ldr	d0, [sp, #40]
  4085d4:	mov	x0, #0x400000000000        	// #70368744177664
  4085d8:	movk	x0, #0x408f, lsl #48
  4085dc:	fmov	d1, x0
  4085e0:	fcmpe	d0, d1
  4085e4:	b.lt	408614 <ferror@plt+0x5d34>  // b.tstop
  4085e8:	ldrsw	x1, [sp, #20]
  4085ec:	mov	x0, #0x400000000000        	// #70368744177664
  4085f0:	movk	x0, #0x408f, lsl #48
  4085f4:	fmov	d1, x0
  4085f8:	ldr	d0, [sp, #40]
  4085fc:	fdiv	d0, d0, d1
  408600:	adrp	x0, 410000 <ferror@plt+0xd720>
  408604:	add	x2, x0, #0x538
  408608:	ldr	x0, [sp, #24]
  40860c:	bl	402360 <snprintf@plt>
  408610:	b	40862c <ferror@plt+0x5d4c>
  408614:	ldrsw	x1, [sp, #20]
  408618:	ldr	w3, [sp, #16]
  40861c:	adrp	x0, 410000 <ferror@plt+0xd720>
  408620:	add	x2, x0, #0x540
  408624:	ldr	x0, [sp, #24]
  408628:	bl	402360 <snprintf@plt>
  40862c:	nop
  408630:	ldp	x29, x30, [sp], #48
  408634:	ret
  408638:	stp	x29, x30, [sp, #-32]!
  40863c:	mov	x29, sp
  408640:	str	w0, [sp, #28]
  408644:	str	x1, [sp, #16]
  408648:	ldr	w2, [sp, #28]
  40864c:	mov	w1, #0x3f                  	// #63
  408650:	ldr	x0, [sp, #16]
  408654:	bl	40856c <ferror@plt+0x5c8c>
  408658:	ldr	x0, [sp, #16]
  40865c:	ldp	x29, x30, [sp], #32
  408660:	ret
  408664:	stp	x29, x30, [sp, #-48]!
  408668:	mov	x29, sp
  40866c:	str	x0, [sp, #24]
  408670:	str	x1, [sp, #16]
  408674:	add	x0, sp, #0x20
  408678:	mov	x1, x0
  40867c:	ldr	x0, [sp, #16]
  408680:	bl	4022a0 <strtod@plt>
  408684:	str	d0, [sp, #40]
  408688:	ldr	x0, [sp, #32]
  40868c:	ldr	x1, [sp, #16]
  408690:	cmp	x1, x0
  408694:	b.ne	4086a0 <ferror@plt+0x5dc0>  // b.any
  408698:	mov	w0, #0xffffffff            	// #-1
  40869c:	b	408874 <ferror@plt+0x5f94>
  4086a0:	ldr	x0, [sp, #32]
  4086a4:	ldrb	w0, [x0]
  4086a8:	cmp	w0, #0x0
  4086ac:	b.eq	408860 <ferror@plt+0x5f80>  // b.none
  4086b0:	ldr	x2, [sp, #32]
  4086b4:	adrp	x0, 410000 <ferror@plt+0xd720>
  4086b8:	add	x1, x0, #0xc0
  4086bc:	mov	x0, x2
  4086c0:	bl	4024f0 <strcasecmp@plt>
  4086c4:	cmp	w0, #0x0
  4086c8:	b.eq	408704 <ferror@plt+0x5e24>  // b.none
  4086cc:	ldr	x2, [sp, #32]
  4086d0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4086d4:	add	x1, x0, #0xc8
  4086d8:	mov	x0, x2
  4086dc:	bl	4024f0 <strcasecmp@plt>
  4086e0:	cmp	w0, #0x0
  4086e4:	b.eq	408704 <ferror@plt+0x5e24>  // b.none
  4086e8:	ldr	x2, [sp, #32]
  4086ec:	adrp	x0, 410000 <ferror@plt+0xd720>
  4086f0:	add	x1, x0, #0xd0
  4086f4:	mov	x0, x2
  4086f8:	bl	4024f0 <strcasecmp@plt>
  4086fc:	cmp	w0, #0x0
  408700:	b.ne	408720 <ferror@plt+0x5e40>  // b.any
  408704:	ldr	d0, [sp, #40]
  408708:	mov	x0, #0xcd6500000000        	// #225833675390976
  40870c:	movk	x0, #0x41cd, lsl #48
  408710:	fmov	d1, x0
  408714:	fmul	d0, d0, d1
  408718:	str	d0, [sp, #40]
  40871c:	b	408860 <ferror@plt+0x5f80>
  408720:	ldr	x2, [sp, #32]
  408724:	adrp	x0, 410000 <ferror@plt+0xd720>
  408728:	add	x1, x0, #0xd8
  40872c:	mov	x0, x2
  408730:	bl	4024f0 <strcasecmp@plt>
  408734:	cmp	w0, #0x0
  408738:	b.eq	408774 <ferror@plt+0x5e94>  // b.none
  40873c:	ldr	x2, [sp, #32]
  408740:	adrp	x0, 410000 <ferror@plt+0xd720>
  408744:	add	x1, x0, #0xe0
  408748:	mov	x0, x2
  40874c:	bl	4024f0 <strcasecmp@plt>
  408750:	cmp	w0, #0x0
  408754:	b.eq	408774 <ferror@plt+0x5e94>  // b.none
  408758:	ldr	x2, [sp, #32]
  40875c:	adrp	x0, 410000 <ferror@plt+0xd720>
  408760:	add	x1, x0, #0xe8
  408764:	mov	x0, x2
  408768:	bl	4024f0 <strcasecmp@plt>
  40876c:	cmp	w0, #0x0
  408770:	b.ne	408790 <ferror@plt+0x5eb0>  // b.any
  408774:	ldr	d0, [sp, #40]
  408778:	mov	x0, #0x848000000000        	// #145685290680320
  40877c:	movk	x0, #0x412e, lsl #48
  408780:	fmov	d1, x0
  408784:	fmul	d0, d0, d1
  408788:	str	d0, [sp, #40]
  40878c:	b	408860 <ferror@plt+0x5f80>
  408790:	ldr	x2, [sp, #32]
  408794:	adrp	x0, 410000 <ferror@plt+0xd720>
  408798:	add	x1, x0, #0x518
  40879c:	mov	x0, x2
  4087a0:	bl	4024f0 <strcasecmp@plt>
  4087a4:	cmp	w0, #0x0
  4087a8:	b.eq	4087e4 <ferror@plt+0x5f04>  // b.none
  4087ac:	ldr	x2, [sp, #32]
  4087b0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4087b4:	add	x1, x0, #0x520
  4087b8:	mov	x0, x2
  4087bc:	bl	4024f0 <strcasecmp@plt>
  4087c0:	cmp	w0, #0x0
  4087c4:	b.eq	4087e4 <ferror@plt+0x5f04>  // b.none
  4087c8:	ldr	x2, [sp, #32]
  4087cc:	adrp	x0, 410000 <ferror@plt+0xd720>
  4087d0:	add	x1, x0, #0x528
  4087d4:	mov	x0, x2
  4087d8:	bl	4024f0 <strcasecmp@plt>
  4087dc:	cmp	w0, #0x0
  4087e0:	b.ne	408800 <ferror@plt+0x5f20>  // b.any
  4087e4:	ldr	d0, [sp, #40]
  4087e8:	mov	x0, #0x400000000000        	// #70368744177664
  4087ec:	movk	x0, #0x408f, lsl #48
  4087f0:	fmov	d1, x0
  4087f4:	fmul	d0, d0, d1
  4087f8:	str	d0, [sp, #40]
  4087fc:	b	408860 <ferror@plt+0x5f80>
  408800:	ldr	x2, [sp, #32]
  408804:	adrp	x0, 410000 <ferror@plt+0xd720>
  408808:	add	x1, x0, #0x548
  40880c:	mov	x0, x2
  408810:	bl	4024f0 <strcasecmp@plt>
  408814:	cmp	w0, #0x0
  408818:	b.eq	40885c <ferror@plt+0x5f7c>  // b.none
  40881c:	ldr	x2, [sp, #32]
  408820:	adrp	x0, 410000 <ferror@plt+0xd720>
  408824:	add	x1, x0, #0x550
  408828:	mov	x0, x2
  40882c:	bl	4024f0 <strcasecmp@plt>
  408830:	cmp	w0, #0x0
  408834:	b.eq	40885c <ferror@plt+0x5f7c>  // b.none
  408838:	ldr	x2, [sp, #32]
  40883c:	adrp	x0, 410000 <ferror@plt+0xd720>
  408840:	add	x1, x0, #0x558
  408844:	mov	x0, x2
  408848:	bl	4024f0 <strcasecmp@plt>
  40884c:	cmp	w0, #0x0
  408850:	b.eq	40885c <ferror@plt+0x5f7c>  // b.none
  408854:	mov	w0, #0xffffffff            	// #-1
  408858:	b	408874 <ferror@plt+0x5f94>
  40885c:	nop
  408860:	ldr	d0, [sp, #40]
  408864:	fcvtzs	d0, d0
  408868:	ldr	x0, [sp, #24]
  40886c:	str	d0, [x0]
  408870:	mov	w0, #0x0                   	// #0
  408874:	ldp	x29, x30, [sp], #48
  408878:	ret
  40887c:	stp	x29, x30, [sp, #-64]!
  408880:	mov	x29, sp
  408884:	str	x0, [sp, #40]
  408888:	str	w1, [sp, #36]
  40888c:	str	x2, [sp, #24]
  408890:	ldr	d0, [sp, #24]
  408894:	scvtf	d0, d0
  408898:	str	d0, [sp, #56]
  40889c:	ldr	x1, [sp, #24]
  4088a0:	mov	x0, #0xc9ff                	// #51711
  4088a4:	movk	x0, #0x3b9a, lsl #16
  4088a8:	cmp	x1, x0
  4088ac:	b.le	4088dc <ferror@plt+0x5ffc>
  4088b0:	ldrsw	x1, [sp, #36]
  4088b4:	mov	x0, #0xcd6500000000        	// #225833675390976
  4088b8:	movk	x0, #0x41cd, lsl #48
  4088bc:	fmov	d1, x0
  4088c0:	ldr	d0, [sp, #56]
  4088c4:	fdiv	d0, d0, d1
  4088c8:	adrp	x0, 410000 <ferror@plt+0xd720>
  4088cc:	add	x2, x0, #0x560
  4088d0:	ldr	x0, [sp, #40]
  4088d4:	bl	402360 <snprintf@plt>
  4088d8:	b	40896c <ferror@plt+0x608c>
  4088dc:	ldr	x1, [sp, #24]
  4088e0:	mov	x0, #0x423f                	// #16959
  4088e4:	movk	x0, #0xf, lsl #16
  4088e8:	cmp	x1, x0
  4088ec:	b.le	40891c <ferror@plt+0x603c>
  4088f0:	ldrsw	x1, [sp, #36]
  4088f4:	mov	x0, #0x848000000000        	// #145685290680320
  4088f8:	movk	x0, #0x412e, lsl #48
  4088fc:	fmov	d1, x0
  408900:	ldr	d0, [sp, #56]
  408904:	fdiv	d0, d0, d1
  408908:	adrp	x0, 410000 <ferror@plt+0xd720>
  40890c:	add	x2, x0, #0x568
  408910:	ldr	x0, [sp, #40]
  408914:	bl	402360 <snprintf@plt>
  408918:	b	40896c <ferror@plt+0x608c>
  40891c:	ldr	x0, [sp, #24]
  408920:	cmp	x0, #0x3e7
  408924:	b.le	408954 <ferror@plt+0x6074>
  408928:	ldrsw	x1, [sp, #36]
  40892c:	mov	x0, #0x400000000000        	// #70368744177664
  408930:	movk	x0, #0x408f, lsl #48
  408934:	fmov	d1, x0
  408938:	ldr	d0, [sp, #56]
  40893c:	fdiv	d0, d0, d1
  408940:	adrp	x0, 410000 <ferror@plt+0xd720>
  408944:	add	x2, x0, #0x570
  408948:	ldr	x0, [sp, #40]
  40894c:	bl	402360 <snprintf@plt>
  408950:	b	40896c <ferror@plt+0x608c>
  408954:	ldrsw	x1, [sp, #36]
  408958:	ldr	x3, [sp, #24]
  40895c:	adrp	x0, 410000 <ferror@plt+0xd720>
  408960:	add	x2, x0, #0x578
  408964:	ldr	x0, [sp, #40]
  408968:	bl	402360 <snprintf@plt>
  40896c:	nop
  408970:	ldp	x29, x30, [sp], #64
  408974:	ret
  408978:	stp	x29, x30, [sp, #-32]!
  40897c:	mov	x29, sp
  408980:	str	x0, [sp, #24]
  408984:	str	x1, [sp, #16]
  408988:	ldr	x2, [sp, #24]
  40898c:	mov	w1, #0x3f                  	// #63
  408990:	ldr	x0, [sp, #16]
  408994:	bl	40887c <ferror@plt+0x5f9c>
  408998:	ldr	x0, [sp, #16]
  40899c:	ldp	x29, x30, [sp], #32
  4089a0:	ret
  4089a4:	sub	sp, sp, #0x10
  4089a8:	str	x0, [sp, #8]
  4089ac:	ldr	x0, [sp, #8]
  4089b0:	add	x0, x0, #0x4
  4089b4:	add	sp, sp, #0x10
  4089b8:	ret
  4089bc:	sub	sp, sp, #0x10
  4089c0:	str	x0, [sp, #8]
  4089c4:	ldr	x0, [sp, #8]
  4089c8:	ldr	x1, [sp, #8]
  4089cc:	str	x1, [x0]
  4089d0:	ldr	x0, [sp, #8]
  4089d4:	ldr	x1, [sp, #8]
  4089d8:	str	x1, [x0, #8]
  4089dc:	nop
  4089e0:	add	sp, sp, #0x10
  4089e4:	ret
  4089e8:	sub	sp, sp, #0x20
  4089ec:	str	x0, [sp, #24]
  4089f0:	str	x1, [sp, #16]
  4089f4:	str	x2, [sp, #8]
  4089f8:	ldr	x0, [sp, #8]
  4089fc:	ldr	x1, [sp, #24]
  408a00:	str	x1, [x0, #8]
  408a04:	ldr	x0, [sp, #24]
  408a08:	ldr	x1, [sp, #8]
  408a0c:	str	x1, [x0]
  408a10:	ldr	x0, [sp, #24]
  408a14:	ldr	x1, [sp, #16]
  408a18:	str	x1, [x0, #8]
  408a1c:	ldr	x0, [sp, #16]
  408a20:	ldr	x1, [sp, #24]
  408a24:	str	x1, [x0]
  408a28:	nop
  408a2c:	add	sp, sp, #0x20
  408a30:	ret
  408a34:	stp	x29, x30, [sp, #-32]!
  408a38:	mov	x29, sp
  408a3c:	str	x0, [sp, #24]
  408a40:	str	x1, [sp, #16]
  408a44:	ldr	x0, [sp, #16]
  408a48:	ldr	x0, [x0, #8]
  408a4c:	ldr	x2, [sp, #16]
  408a50:	mov	x1, x0
  408a54:	ldr	x0, [sp, #24]
  408a58:	bl	4089e8 <ferror@plt+0x6108>
  408a5c:	nop
  408a60:	ldp	x29, x30, [sp], #32
  408a64:	ret
  408a68:	sub	sp, sp, #0x10
  408a6c:	str	x0, [sp, #8]
  408a70:	str	x1, [sp]
  408a74:	ldr	x0, [sp]
  408a78:	ldr	x1, [sp, #8]
  408a7c:	str	x1, [x0, #8]
  408a80:	ldr	x0, [sp, #8]
  408a84:	ldr	x1, [sp]
  408a88:	str	x1, [x0]
  408a8c:	nop
  408a90:	add	sp, sp, #0x10
  408a94:	ret
  408a98:	stp	x29, x30, [sp, #-32]!
  408a9c:	mov	x29, sp
  408aa0:	str	x0, [sp, #24]
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	ldr	x2, [x0, #8]
  408aac:	ldr	x0, [sp, #24]
  408ab0:	ldr	x0, [x0]
  408ab4:	mov	x1, x0
  408ab8:	mov	x0, x2
  408abc:	bl	408a68 <ferror@plt+0x6188>
  408ac0:	nop
  408ac4:	ldp	x29, x30, [sp], #32
  408ac8:	ret
  408acc:	sub	sp, sp, #0x20
  408ad0:	str	x0, [sp, #8]
  408ad4:	ldr	x0, [sp, #8]
  408ad8:	ldr	x0, [x0]
  408adc:	str	x0, [sp, #24]
  408ae0:	ldr	x0, [sp, #8]
  408ae4:	ldr	x0, [x0, #8]
  408ae8:	str	x0, [sp, #16]
  408aec:	ldr	x0, [sp, #16]
  408af0:	ldr	x1, [sp, #24]
  408af4:	str	x1, [x0]
  408af8:	ldr	x0, [sp, #24]
  408afc:	cmp	x0, #0x0
  408b00:	b.eq	408b10 <ferror@plt+0x6230>  // b.none
  408b04:	ldr	x0, [sp, #24]
  408b08:	ldr	x1, [sp, #16]
  408b0c:	str	x1, [x0, #8]
  408b10:	nop
  408b14:	add	sp, sp, #0x20
  408b18:	ret
  408b1c:	sub	sp, sp, #0x20
  408b20:	str	x0, [sp, #8]
  408b24:	str	x1, [sp]
  408b28:	ldr	x0, [sp]
  408b2c:	ldr	x0, [x0]
  408b30:	str	x0, [sp, #24]
  408b34:	ldr	x0, [sp, #8]
  408b38:	ldr	x1, [sp, #24]
  408b3c:	str	x1, [x0]
  408b40:	ldr	x0, [sp, #24]
  408b44:	cmp	x0, #0x0
  408b48:	b.eq	408b58 <ferror@plt+0x6278>  // b.none
  408b4c:	ldr	x1, [sp, #8]
  408b50:	ldr	x0, [sp, #24]
  408b54:	str	x1, [x0, #8]
  408b58:	ldr	x0, [sp]
  408b5c:	ldr	x1, [sp, #8]
  408b60:	str	x1, [x0]
  408b64:	ldr	x1, [sp]
  408b68:	ldr	x0, [sp, #8]
  408b6c:	str	x1, [x0, #8]
  408b70:	nop
  408b74:	add	sp, sp, #0x20
  408b78:	ret
  408b7c:	sub	sp, sp, #0x30
  408b80:	str	w0, [sp, #12]
  408b84:	ldr	w0, [sp, #12]
  408b88:	and	w0, w0, #0x3ff
  408b8c:	str	w0, [sp, #36]
  408b90:	adrp	x0, 424000 <ferror@plt+0x21720>
  408b94:	add	x0, x0, #0xe48
  408b98:	ldr	w1, [sp, #36]
  408b9c:	ldr	x0, [x0, x1, lsl #3]
  408ba0:	str	x0, [sp, #40]
  408ba4:	b	408be0 <ferror@plt+0x6300>
  408ba8:	ldr	x0, [sp, #40]
  408bac:	str	x0, [sp, #24]
  408bb0:	ldr	x0, [sp, #24]
  408bb4:	str	x0, [sp, #16]
  408bb8:	ldr	x0, [sp, #16]
  408bbc:	ldr	w0, [x0, #36]
  408bc0:	ldr	w1, [sp, #12]
  408bc4:	cmp	w1, w0
  408bc8:	b.ne	408bd4 <ferror@plt+0x62f4>  // b.any
  408bcc:	ldr	x0, [sp, #16]
  408bd0:	b	408bf0 <ferror@plt+0x6310>
  408bd4:	ldr	x0, [sp, #40]
  408bd8:	ldr	x0, [x0]
  408bdc:	str	x0, [sp, #40]
  408be0:	ldr	x0, [sp, #40]
  408be4:	cmp	x0, #0x0
  408be8:	b.ne	408ba8 <ferror@plt+0x62c8>  // b.any
  408bec:	mov	x0, #0x0                   	// #0
  408bf0:	add	sp, sp, #0x30
  408bf4:	ret
  408bf8:	sub	sp, sp, #0x20
  408bfc:	str	x0, [sp, #8]
  408c00:	mov	w0, #0x1505                	// #5381
  408c04:	str	w0, [sp, #28]
  408c08:	b	408c34 <ferror@plt+0x6354>
  408c0c:	ldr	w0, [sp, #28]
  408c10:	lsl	w1, w0, #5
  408c14:	ldr	w0, [sp, #28]
  408c18:	add	w1, w1, w0
  408c1c:	ldr	x0, [sp, #8]
  408c20:	add	x2, x0, #0x1
  408c24:	str	x2, [sp, #8]
  408c28:	ldrb	w0, [x0]
  408c2c:	add	w0, w1, w0
  408c30:	str	w0, [sp, #28]
  408c34:	ldr	x0, [sp, #8]
  408c38:	ldrb	w0, [x0]
  408c3c:	cmp	w0, #0x0
  408c40:	b.ne	408c0c <ferror@plt+0x632c>  // b.any
  408c44:	ldr	w0, [sp, #28]
  408c48:	add	sp, sp, #0x20
  408c4c:	ret
  408c50:	stp	x29, x30, [sp, #-64]!
  408c54:	mov	x29, sp
  408c58:	str	x0, [sp, #24]
  408c5c:	ldr	x0, [sp, #24]
  408c60:	bl	408bf8 <ferror@plt+0x6318>
  408c64:	and	w0, w0, #0x3ff
  408c68:	str	w0, [sp, #52]
  408c6c:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x1bd8>
  408c70:	add	x0, x0, #0xe48
  408c74:	ldr	w1, [sp, #52]
  408c78:	ldr	x0, [x0, x1, lsl #3]
  408c7c:	str	x0, [sp, #56]
  408c80:	b	408cc4 <ferror@plt+0x63e4>
  408c84:	ldr	x0, [sp, #56]
  408c88:	str	x0, [sp, #40]
  408c8c:	ldr	x0, [sp, #40]
  408c90:	sub	x0, x0, #0x10
  408c94:	str	x0, [sp, #32]
  408c98:	ldr	x0, [sp, #32]
  408c9c:	add	x0, x0, #0x40
  408ca0:	ldr	x1, [sp, #24]
  408ca4:	bl	4025e0 <strcmp@plt>
  408ca8:	cmp	w0, #0x0
  408cac:	b.ne	408cb8 <ferror@plt+0x63d8>  // b.any
  408cb0:	ldr	x0, [sp, #32]
  408cb4:	b	408cd4 <ferror@plt+0x63f4>
  408cb8:	ldr	x0, [sp, #56]
  408cbc:	ldr	x0, [x0]
  408cc0:	str	x0, [sp, #56]
  408cc4:	ldr	x0, [sp, #56]
  408cc8:	cmp	x0, #0x0
  408ccc:	b.ne	408c84 <ferror@plt+0x63a4>  // b.any
  408cd0:	mov	x0, #0x0                   	// #0
  408cd4:	ldp	x29, x30, [sp], #64
  408cd8:	ret
  408cdc:	stp	x29, x30, [sp, #-64]!
  408ce0:	mov	x29, sp
  408ce4:	str	x0, [sp, #40]
  408ce8:	str	x1, [sp, #32]
  408cec:	str	x2, [sp, #24]
  408cf0:	ldr	x0, [sp, #32]
  408cf4:	bl	402220 <strlen@plt>
  408cf8:	add	x0, x0, #0x41
  408cfc:	bl	402400 <malloc@plt>
  408d00:	str	x0, [sp, #56]
  408d04:	ldr	x0, [sp, #56]
  408d08:	cmp	x0, #0x0
  408d0c:	b.ne	408d18 <ferror@plt+0x6438>  // b.any
  408d10:	mov	x0, #0x0                   	// #0
  408d14:	b	408e04 <ferror@plt+0x6524>
  408d18:	ldr	x0, [sp, #40]
  408d1c:	ldr	w0, [x0, #4]
  408d20:	mov	w1, w0
  408d24:	ldr	x0, [sp, #56]
  408d28:	str	w1, [x0, #36]
  408d2c:	ldr	x0, [sp, #56]
  408d30:	add	x0, x0, #0x40
  408d34:	ldr	x1, [sp, #32]
  408d38:	bl	402710 <strcpy@plt>
  408d3c:	ldr	x0, [sp, #40]
  408d40:	ldrh	w1, [x0, #2]
  408d44:	ldr	x0, [sp, #56]
  408d48:	strh	w1, [x0, #40]
  408d4c:	ldr	x0, [sp, #40]
  408d50:	ldr	w1, [x0, #8]
  408d54:	ldr	x0, [sp, #56]
  408d58:	str	w1, [x0, #32]
  408d5c:	ldr	x0, [sp, #24]
  408d60:	cmp	x0, #0x0
  408d64:	b.eq	408d88 <ferror@plt+0x64a8>  // b.none
  408d68:	ldr	x0, [sp, #56]
  408d6c:	add	x2, x0, #0x30
  408d70:	ldr	x0, [sp, #24]
  408d74:	add	x0, x0, #0x30
  408d78:	mov	x1, x0
  408d7c:	mov	x0, x2
  408d80:	bl	408a34 <ferror@plt+0x6154>
  408d84:	b	408dc8 <ferror@plt+0x64e8>
  408d88:	ldr	x0, [sp, #40]
  408d8c:	ldr	w0, [x0, #4]
  408d90:	and	w0, w0, #0x3ff
  408d94:	str	w0, [sp, #52]
  408d98:	ldr	x2, [sp, #56]
  408d9c:	ldr	w0, [sp, #52]
  408da0:	lsl	x1, x0, #3
  408da4:	adrp	x0, 424000 <ferror@plt+0x21720>
  408da8:	add	x0, x0, #0xe48
  408dac:	add	x0, x1, x0
  408db0:	mov	x1, x0
  408db4:	mov	x0, x2
  408db8:	bl	408b1c <ferror@plt+0x623c>
  408dbc:	ldr	x0, [sp, #56]
  408dc0:	add	x0, x0, #0x30
  408dc4:	bl	4089bc <ferror@plt+0x60dc>
  408dc8:	ldr	x0, [sp, #32]
  408dcc:	bl	408bf8 <ferror@plt+0x6318>
  408dd0:	and	w0, w0, #0x3ff
  408dd4:	str	w0, [sp, #52]
  408dd8:	ldr	x0, [sp, #56]
  408ddc:	add	x2, x0, #0x10
  408de0:	ldr	w0, [sp, #52]
  408de4:	lsl	x1, x0, #3
  408de8:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x1bd8>
  408dec:	add	x0, x0, #0xe48
  408df0:	add	x0, x1, x0
  408df4:	mov	x1, x0
  408df8:	mov	x0, x2
  408dfc:	bl	408b1c <ferror@plt+0x623c>
  408e00:	ldr	x0, [sp, #56]
  408e04:	ldp	x29, x30, [sp], #64
  408e08:	ret
  408e0c:	stp	x29, x30, [sp, #-32]!
  408e10:	mov	x29, sp
  408e14:	str	x0, [sp, #24]
  408e18:	strb	w1, [sp, #23]
  408e1c:	ldr	x0, [sp, #24]
  408e20:	add	x0, x0, #0x10
  408e24:	bl	408acc <ferror@plt+0x61ec>
  408e28:	ldrb	w0, [sp, #23]
  408e2c:	cmp	w0, #0x0
  408e30:	b.eq	408e40 <ferror@plt+0x6560>  // b.none
  408e34:	ldr	x0, [sp, #24]
  408e38:	bl	408acc <ferror@plt+0x61ec>
  408e3c:	b	408e4c <ferror@plt+0x656c>
  408e40:	ldr	x0, [sp, #24]
  408e44:	add	x0, x0, #0x30
  408e48:	bl	408a98 <ferror@plt+0x61b8>
  408e4c:	ldr	x0, [sp, #24]
  408e50:	bl	402650 <free@plt>
  408e54:	nop
  408e58:	ldp	x29, x30, [sp], #32
  408e5c:	ret
  408e60:	stp	x29, x30, [sp, #-64]!
  408e64:	mov	x29, sp
  408e68:	str	x0, [sp, #40]
  408e6c:	str	x1, [sp, #32]
  408e70:	str	x2, [sp, #24]
  408e74:	ldr	x0, [sp, #32]
  408e78:	ldr	w1, [x0, #8]
  408e7c:	ldr	x0, [sp, #40]
  408e80:	str	w1, [x0, #32]
  408e84:	ldr	x0, [sp, #40]
  408e88:	add	x0, x0, #0x40
  408e8c:	ldr	x1, [sp, #24]
  408e90:	bl	4025e0 <strcmp@plt>
  408e94:	cmp	w0, #0x0
  408e98:	b.eq	408ee4 <ferror@plt+0x6604>  // b.none
  408e9c:	ldr	x0, [sp, #40]
  408ea0:	add	x0, x0, #0x10
  408ea4:	bl	408acc <ferror@plt+0x61ec>
  408ea8:	ldr	x0, [sp, #24]
  408eac:	bl	408bf8 <ferror@plt+0x6318>
  408eb0:	and	w0, w0, #0x3ff
  408eb4:	str	w0, [sp, #60]
  408eb8:	ldr	x0, [sp, #40]
  408ebc:	add	x2, x0, #0x10
  408ec0:	ldr	w0, [sp, #60]
  408ec4:	lsl	x1, x0, #3
  408ec8:	adrp	x0, 426000 <stdout@@GLIBC_2.17+0x1bd8>
  408ecc:	add	x0, x0, #0xe48
  408ed0:	add	x0, x1, x0
  408ed4:	mov	x1, x0
  408ed8:	mov	x0, x2
  408edc:	bl	408b1c <ferror@plt+0x623c>
  408ee0:	b	408ee8 <ferror@plt+0x6608>
  408ee4:	nop
  408ee8:	ldp	x29, x30, [sp], #64
  408eec:	ret
  408ef0:	stp	x29, x30, [sp, #-80]!
  408ef4:	mov	x29, sp
  408ef8:	str	x0, [sp, #40]
  408efc:	str	x1, [sp, #32]
  408f00:	str	x2, [sp, #24]
  408f04:	ldr	x0, [sp, #24]
  408f08:	ldr	x0, [x0, #416]
  408f0c:	str	x0, [sp, #56]
  408f10:	ldr	x0, [sp, #56]
  408f14:	cmp	x0, #0x0
  408f18:	b.eq	408fe0 <ferror@plt+0x6700>  // b.none
  408f1c:	ldr	x0, [sp, #56]
  408f20:	ldrh	w0, [x0]
  408f24:	sub	w0, w0, #0x4
  408f28:	str	w0, [sp, #68]
  408f2c:	ldr	x0, [sp, #56]
  408f30:	add	x0, x0, #0x4
  408f34:	str	x0, [sp, #72]
  408f38:	b	408fa8 <ferror@plt+0x66c8>
  408f3c:	ldr	x0, [sp, #72]
  408f40:	ldrh	w0, [x0, #2]
  408f44:	cmp	w0, #0x35
  408f48:	b.ne	408f68 <ferror@plt+0x6688>  // b.any
  408f4c:	ldr	x0, [sp, #72]
  408f50:	bl	4089a4 <ferror@plt+0x60c4>
  408f54:	ldr	x2, [sp, #40]
  408f58:	mov	x1, x0
  408f5c:	ldr	x0, [sp, #32]
  408f60:	bl	408cdc <ferror@plt+0x63fc>
  408f64:	b	408f6c <ferror@plt+0x668c>
  408f68:	nop
  408f6c:	ldr	w1, [sp, #68]
  408f70:	ldr	x0, [sp, #72]
  408f74:	ldrh	w0, [x0]
  408f78:	add	w0, w0, #0x3
  408f7c:	and	w0, w0, #0xfffffffc
  408f80:	sub	w0, w1, w0
  408f84:	str	w0, [sp, #68]
  408f88:	ldr	x0, [sp, #72]
  408f8c:	ldrh	w0, [x0]
  408f90:	add	w0, w0, #0x3
  408f94:	mov	w0, w0
  408f98:	and	x0, x0, #0xfffffffc
  408f9c:	ldr	x1, [sp, #72]
  408fa0:	add	x0, x1, x0
  408fa4:	str	x0, [sp, #72]
  408fa8:	ldr	w0, [sp, #68]
  408fac:	cmp	w0, #0x3
  408fb0:	b.le	408fe4 <ferror@plt+0x6704>
  408fb4:	ldr	x0, [sp, #72]
  408fb8:	ldrh	w0, [x0]
  408fbc:	cmp	w0, #0x3
  408fc0:	b.ls	408fe4 <ferror@plt+0x6704>  // b.plast
  408fc4:	ldr	x0, [sp, #72]
  408fc8:	ldrh	w0, [x0]
  408fcc:	mov	w1, w0
  408fd0:	ldr	w0, [sp, #68]
  408fd4:	cmp	w0, w1
  408fd8:	b.ge	408f3c <ferror@plt+0x665c>  // b.tcont
  408fdc:	b	408fe4 <ferror@plt+0x6704>
  408fe0:	nop
  408fe4:	ldp	x29, x30, [sp], #80
  408fe8:	ret
  408fec:	stp	x29, x30, [sp, #-80]!
  408ff0:	mov	x29, sp
  408ff4:	str	x0, [sp, #24]
  408ff8:	ldr	x0, [sp, #24]
  408ffc:	ldr	x0, [x0, #48]
  409000:	str	x0, [sp, #56]
  409004:	ldr	x0, [sp, #56]
  409008:	sub	x0, x0, #0x30
  40900c:	str	x0, [sp, #72]
  409010:	ldr	x0, [sp, #72]
  409014:	ldr	x0, [x0, #48]
  409018:	str	x0, [sp, #48]
  40901c:	ldr	x0, [sp, #48]
  409020:	sub	x0, x0, #0x30
  409024:	str	x0, [sp, #64]
  409028:	b	409058 <ferror@plt+0x6778>
  40902c:	mov	w1, #0x0                   	// #0
  409030:	ldr	x0, [sp, #72]
  409034:	bl	408e0c <ferror@plt+0x652c>
  409038:	ldr	x0, [sp, #64]
  40903c:	str	x0, [sp, #72]
  409040:	ldr	x0, [sp, #64]
  409044:	ldr	x0, [x0, #48]
  409048:	str	x0, [sp, #40]
  40904c:	ldr	x0, [sp, #40]
  409050:	sub	x0, x0, #0x30
  409054:	str	x0, [sp, #64]
  409058:	ldr	x1, [sp, #72]
  40905c:	ldr	x0, [sp, #24]
  409060:	cmp	x1, x0
  409064:	b.ne	40902c <ferror@plt+0x674c>  // b.any
  409068:	nop
  40906c:	nop
  409070:	ldp	x29, x30, [sp], #80
  409074:	ret
  409078:	stp	x29, x30, [sp, #-112]!
  40907c:	mov	x29, sp
  409080:	str	x0, [sp, #40]
  409084:	str	x1, [sp, #32]
  409088:	str	x2, [sp, #24]
  40908c:	ldr	x0, [sp, #24]
  409090:	ldr	x0, [x0, #416]
  409094:	str	x0, [sp, #80]
  409098:	ldr	x0, [sp, #80]
  40909c:	cmp	x0, #0x0
  4090a0:	b.ne	4090b0 <ferror@plt+0x67d0>  // b.any
  4090a4:	ldr	x0, [sp, #40]
  4090a8:	bl	408fec <ferror@plt+0x670c>
  4090ac:	b	409200 <ferror@plt+0x6920>
  4090b0:	ldr	x0, [sp, #40]
  4090b4:	ldr	x0, [x0, #48]
  4090b8:	str	x0, [sp, #72]
  4090bc:	ldr	x0, [sp, #72]
  4090c0:	sub	x0, x0, #0x30
  4090c4:	str	x0, [sp, #96]
  4090c8:	ldr	x0, [sp, #80]
  4090cc:	ldrh	w0, [x0]
  4090d0:	sub	w0, w0, #0x4
  4090d4:	str	w0, [sp, #92]
  4090d8:	ldr	x0, [sp, #80]
  4090dc:	add	x0, x0, #0x4
  4090e0:	str	x0, [sp, #104]
  4090e4:	b	409188 <ferror@plt+0x68a8>
  4090e8:	ldr	x0, [sp, #104]
  4090ec:	ldrh	w0, [x0, #2]
  4090f0:	cmp	w0, #0x35
  4090f4:	b.ne	409148 <ferror@plt+0x6868>  // b.any
  4090f8:	ldr	x0, [sp, #96]
  4090fc:	cmp	x0, #0x0
  409100:	b.eq	4091dc <ferror@plt+0x68fc>  // b.none
  409104:	ldr	x0, [sp, #104]
  409108:	bl	4089a4 <ferror@plt+0x60c4>
  40910c:	mov	x2, x0
  409110:	ldr	x0, [sp, #96]
  409114:	add	x0, x0, #0x40
  409118:	mov	x1, x0
  40911c:	mov	x0, x2
  409120:	bl	4025e0 <strcmp@plt>
  409124:	cmp	w0, #0x0
  409128:	b.ne	4091dc <ferror@plt+0x68fc>  // b.any
  40912c:	ldr	x0, [sp, #96]
  409130:	ldr	x0, [x0, #48]
  409134:	str	x0, [sp, #64]
  409138:	ldr	x0, [sp, #64]
  40913c:	sub	x0, x0, #0x30
  409140:	str	x0, [sp, #96]
  409144:	b	40914c <ferror@plt+0x686c>
  409148:	nop
  40914c:	ldr	w1, [sp, #92]
  409150:	ldr	x0, [sp, #104]
  409154:	ldrh	w0, [x0]
  409158:	add	w0, w0, #0x3
  40915c:	and	w0, w0, #0xfffffffc
  409160:	sub	w0, w1, w0
  409164:	str	w0, [sp, #92]
  409168:	ldr	x0, [sp, #104]
  40916c:	ldrh	w0, [x0]
  409170:	add	w0, w0, #0x3
  409174:	mov	w0, w0
  409178:	and	x0, x0, #0xfffffffc
  40917c:	ldr	x1, [sp, #104]
  409180:	add	x0, x1, x0
  409184:	str	x0, [sp, #104]
  409188:	ldr	w0, [sp, #92]
  40918c:	cmp	w0, #0x3
  409190:	b.le	4091bc <ferror@plt+0x68dc>
  409194:	ldr	x0, [sp, #104]
  409198:	ldrh	w0, [x0]
  40919c:	cmp	w0, #0x3
  4091a0:	b.ls	4091bc <ferror@plt+0x68dc>  // b.plast
  4091a4:	ldr	x0, [sp, #104]
  4091a8:	ldrh	w0, [x0]
  4091ac:	mov	w1, w0
  4091b0:	ldr	w0, [sp, #92]
  4091b4:	cmp	w0, w1
  4091b8:	b.ge	4090e8 <ferror@plt+0x6808>  // b.tcont
  4091bc:	ldr	x0, [sp, #96]
  4091c0:	ldr	x0, [x0, #48]
  4091c4:	str	x0, [sp, #56]
  4091c8:	ldr	x0, [sp, #56]
  4091cc:	sub	x0, x0, #0x30
  4091d0:	cmp	x0, #0x0
  4091d4:	b.eq	4091fc <ferror@plt+0x691c>  // b.none
  4091d8:	b	4091e0 <ferror@plt+0x6900>
  4091dc:	nop
  4091e0:	ldr	x0, [sp, #40]
  4091e4:	bl	408fec <ferror@plt+0x670c>
  4091e8:	ldr	x2, [sp, #24]
  4091ec:	ldr	x1, [sp, #32]
  4091f0:	ldr	x0, [sp, #40]
  4091f4:	bl	408ef0 <ferror@plt+0x6610>
  4091f8:	b	409200 <ferror@plt+0x6920>
  4091fc:	nop
  409200:	ldp	x29, x30, [sp], #112
  409204:	ret
  409208:	stp	x29, x30, [sp, #-48]!
  40920c:	mov	x29, sp
  409210:	str	x0, [sp, #24]
  409214:	str	x1, [sp, #16]
  409218:	ldr	x0, [sp, #16]
  40921c:	add	x0, x0, #0x18
  409220:	ldr	x0, [x0]
  409224:	cmp	x0, #0x0
  409228:	b.eq	409270 <ferror@plt+0x6990>  // b.none
  40922c:	ldr	x0, [sp, #16]
  409230:	add	x0, x0, #0x18
  409234:	ldr	x0, [x0]
  409238:	bl	4089a4 <ferror@plt+0x60c4>
  40923c:	mov	x2, #0x0                   	// #0
  409240:	mov	x1, x0
  409244:	ldr	x0, [sp, #24]
  409248:	bl	408cdc <ferror@plt+0x63fc>
  40924c:	str	x0, [sp, #40]
  409250:	ldr	x0, [sp, #40]
  409254:	cmp	x0, #0x0
  409258:	b.eq	409278 <ferror@plt+0x6998>  // b.none
  40925c:	ldr	x2, [sp, #16]
  409260:	ldr	x1, [sp, #24]
  409264:	ldr	x0, [sp, #40]
  409268:	bl	408ef0 <ferror@plt+0x6610>
  40926c:	b	40927c <ferror@plt+0x699c>
  409270:	nop
  409274:	b	40927c <ferror@plt+0x699c>
  409278:	nop
  40927c:	ldp	x29, x30, [sp], #48
  409280:	ret
  409284:	stp	x29, x30, [sp, #-32]!
  409288:	mov	x29, sp
  40928c:	str	x0, [sp, #24]
  409290:	ldr	x0, [sp, #24]
  409294:	bl	408fec <ferror@plt+0x670c>
  409298:	mov	w1, #0x1                   	// #1
  40929c:	ldr	x0, [sp, #24]
  4092a0:	bl	408e0c <ferror@plt+0x652c>
  4092a4:	nop
  4092a8:	ldp	x29, x30, [sp], #32
  4092ac:	ret
  4092b0:	stp	x29, x30, [sp, #-48]!
  4092b4:	mov	x29, sp
  4092b8:	str	x0, [sp, #40]
  4092bc:	str	x1, [sp, #32]
  4092c0:	str	x2, [sp, #24]
  4092c4:	ldr	x0, [sp, #24]
  4092c8:	add	x0, x0, #0x18
  4092cc:	ldr	x0, [x0]
  4092d0:	cmp	x0, #0x0
  4092d4:	b.eq	4092f8 <ferror@plt+0x6a18>  // b.none
  4092d8:	ldr	x0, [sp, #24]
  4092dc:	add	x0, x0, #0x18
  4092e0:	ldr	x0, [x0]
  4092e4:	bl	4089a4 <ferror@plt+0x60c4>
  4092e8:	mov	x2, x0
  4092ec:	ldr	x1, [sp, #32]
  4092f0:	ldr	x0, [sp, #40]
  4092f4:	bl	408e60 <ferror@plt+0x6580>
  4092f8:	ldr	x2, [sp, #24]
  4092fc:	ldr	x1, [sp, #32]
  409300:	ldr	x0, [sp, #40]
  409304:	bl	409078 <ferror@plt+0x6798>
  409308:	nop
  40930c:	ldp	x29, x30, [sp], #48
  409310:	ret
  409314:	stp	x29, x30, [sp, #-480]!
  409318:	mov	x29, sp
  40931c:	str	x0, [sp, #24]
  409320:	str	x1, [sp, #16]
  409324:	ldr	x0, [sp, #24]
  409328:	add	x0, x0, #0x10
  40932c:	str	x0, [sp, #472]
  409330:	ldr	x0, [sp, #24]
  409334:	ldrh	w0, [x0, #4]
  409338:	cmp	w0, #0x10
  40933c:	b.eq	409358 <ferror@plt+0x6a78>  // b.none
  409340:	ldr	x0, [sp, #24]
  409344:	ldrh	w0, [x0, #4]
  409348:	cmp	w0, #0x11
  40934c:	b.eq	409358 <ferror@plt+0x6a78>  // b.none
  409350:	mov	w0, #0x0                   	// #0
  409354:	b	409414 <ferror@plt+0x6b34>
  409358:	ldr	x0, [sp, #24]
  40935c:	ldr	w0, [x0]
  409360:	cmp	w0, #0x1f
  409364:	b.hi	409370 <ferror@plt+0x6a90>  // b.pmore
  409368:	mov	w0, #0xffffffff            	// #-1
  40936c:	b	409414 <ferror@plt+0x6b34>
  409370:	ldr	x0, [sp, #472]
  409374:	ldr	w0, [x0, #4]
  409378:	bl	408b7c <ferror@plt+0x629c>
  40937c:	str	x0, [sp, #464]
  409380:	ldr	x0, [sp, #24]
  409384:	ldrh	w0, [x0, #4]
  409388:	cmp	w0, #0x11
  40938c:	b.ne	4093ac <ferror@plt+0x6acc>  // b.any
  409390:	ldr	x0, [sp, #464]
  409394:	cmp	x0, #0x0
  409398:	b.eq	4093a4 <ferror@plt+0x6ac4>  // b.none
  40939c:	ldr	x0, [sp, #464]
  4093a0:	bl	409284 <ferror@plt+0x69a4>
  4093a4:	mov	w0, #0x0                   	// #0
  4093a8:	b	409414 <ferror@plt+0x6b34>
  4093ac:	ldr	x0, [sp, #472]
  4093b0:	add	x1, x0, #0x10
  4093b4:	ldr	x0, [sp, #24]
  4093b8:	ldr	w0, [x0]
  4093bc:	sub	w0, w0, #0x20
  4093c0:	mov	w2, w0
  4093c4:	add	x0, sp, #0x20
  4093c8:	mov	w4, #0xffff8000            	// #-32768
  4093cc:	mov	w3, w2
  4093d0:	mov	x2, x1
  4093d4:	mov	w1, #0x35                  	// #53
  4093d8:	bl	40f3fc <ferror@plt+0xcb1c>
  4093dc:	ldr	x0, [sp, #464]
  4093e0:	cmp	x0, #0x0
  4093e4:	b.eq	409400 <ferror@plt+0x6b20>  // b.none
  4093e8:	add	x0, sp, #0x20
  4093ec:	mov	x2, x0
  4093f0:	ldr	x1, [sp, #472]
  4093f4:	ldr	x0, [sp, #464]
  4093f8:	bl	4092b0 <ferror@plt+0x69d0>
  4093fc:	b	409410 <ferror@plt+0x6b30>
  409400:	add	x0, sp, #0x20
  409404:	mov	x1, x0
  409408:	ldr	x0, [sp, #472]
  40940c:	bl	409208 <ferror@plt+0x6928>
  409410:	mov	w0, #0x0                   	// #0
  409414:	ldp	x29, x30, [sp], #480
  409418:	ret
  40941c:	stp	x29, x30, [sp, #-32]!
  409420:	mov	x29, sp
  409424:	str	w0, [sp, #28]
  409428:	ldr	w3, [sp, #28]
  40942c:	adrp	x0, 410000 <ferror@plt+0xd720>
  409430:	add	x2, x0, #0x588
  409434:	mov	x1, #0x10                  	// #16
  409438:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40943c:	add	x0, x0, #0xe48
  409440:	bl	402360 <snprintf@plt>
  409444:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  409448:	add	x0, x0, #0xe48
  40944c:	ldp	x29, x30, [sp], #32
  409450:	ret
  409454:	stp	x29, x30, [sp, #-48]!
  409458:	mov	x29, sp
  40945c:	str	x0, [sp, #24]
  409460:	add	x0, sp, #0x2c
  409464:	mov	x2, x0
  409468:	adrp	x0, 410000 <ferror@plt+0xd720>
  40946c:	add	x1, x0, #0x588
  409470:	ldr	x0, [sp, #24]
  409474:	bl	4027e0 <__isoc99_sscanf@plt>
  409478:	cmp	w0, #0x1
  40947c:	b.eq	409488 <ferror@plt+0x6ba8>  // b.none
  409480:	mov	w0, #0x0                   	// #0
  409484:	b	40948c <ferror@plt+0x6bac>
  409488:	ldr	w0, [sp, #44]
  40948c:	ldp	x29, x30, [sp], #48
  409490:	ret
  409494:	sub	sp, sp, #0x4a0
  409498:	stp	x29, x30, [sp]
  40949c:	mov	x29, sp
  4094a0:	str	x19, [sp, #16]
  4094a4:	str	x0, [sp, #40]
  4094a8:	str	w1, [sp, #36]
  4094ac:	add	x0, sp, #0x70
  4094b0:	mov	x1, #0x420                 	// #1056
  4094b4:	mov	x2, x1
  4094b8:	mov	w1, #0x0                   	// #0
  4094bc:	bl	402480 <memset@plt>
  4094c0:	mov	w0, #0x20                  	// #32
  4094c4:	str	w0, [sp, #112]
  4094c8:	mov	w0, #0x12                  	// #18
  4094cc:	strh	w0, [sp, #116]
  4094d0:	mov	w0, #0x1                   	// #1
  4094d4:	strh	w0, [sp, #118]
  4094d8:	ldr	w0, [sp, #36]
  4094dc:	str	w0, [sp, #132]
  4094e0:	mov	w0, #0x9                   	// #9
  4094e4:	str	w0, [sp, #1176]
  4094e8:	stp	xzr, xzr, [sp, #56]
  4094ec:	stp	xzr, xzr, [sp, #72]
  4094f0:	stp	xzr, xzr, [sp, #88]
  4094f4:	str	xzr, [sp, #104]
  4094f8:	str	wzr, [sp, #1180]
  4094fc:	add	x0, sp, #0x38
  409500:	mov	w1, #0x0                   	// #0
  409504:	bl	40c698 <ferror@plt+0x9db8>
  409508:	cmp	w0, #0x0
  40950c:	b.ge	409518 <ferror@plt+0x6c38>  // b.tcont
  409510:	mov	w0, #0x0                   	// #0
  409514:	b	4095e4 <ferror@plt+0x6d04>
  409518:	add	x0, sp, #0x70
  40951c:	ldr	w3, [sp, #1176]
  409520:	mov	w2, #0x1d                  	// #29
  409524:	mov	w1, #0x420                 	// #1056
  409528:	bl	40ebb8 <ferror@plt+0xc2d8>
  40952c:	ldr	x0, [sp, #40]
  409530:	cmp	x0, #0x0
  409534:	b.eq	40957c <ferror@plt+0x6c9c>  // b.none
  409538:	ldr	x0, [sp, #40]
  40953c:	bl	4066d8 <ferror@plt+0x3df8>
  409540:	cmp	w0, #0x0
  409544:	b.ne	409550 <ferror@plt+0x6c70>  // b.any
  409548:	mov	w19, #0x3                   	// #3
  40954c:	b	409554 <ferror@plt+0x6c74>
  409550:	mov	w19, #0x35                  	// #53
  409554:	ldr	x0, [sp, #40]
  409558:	bl	402220 <strlen@plt>
  40955c:	add	w0, w0, #0x1
  409560:	mov	w1, w0
  409564:	add	x0, sp, #0x70
  409568:	mov	w4, w1
  40956c:	ldr	x3, [sp, #40]
  409570:	mov	w2, w19
  409574:	mov	w1, #0x420                 	// #1056
  409578:	bl	40ec74 <ferror@plt+0xc394>
  40957c:	add	x2, sp, #0x30
  409580:	add	x1, sp, #0x70
  409584:	add	x0, sp, #0x38
  409588:	bl	40e3b4 <ferror@plt+0xbad4>
  40958c:	cmp	w0, #0x0
  409590:	b.lt	4095d4 <ferror@plt+0x6cf4>  // b.tstop
  409594:	ldr	x0, [sp, #48]
  409598:	mov	x1, #0x0                   	// #0
  40959c:	bl	409314 <ferror@plt+0x6a34>
  4095a0:	str	w0, [sp, #1180]
  4095a4:	ldr	w0, [sp, #1180]
  4095a8:	cmp	w0, #0x0
  4095ac:	b.ne	4095c8 <ferror@plt+0x6ce8>  // b.any
  4095b0:	ldr	x0, [sp, #48]
  4095b4:	add	x0, x0, #0x10
  4095b8:	str	x0, [sp, #1168]
  4095bc:	ldr	x0, [sp, #1168]
  4095c0:	ldr	w0, [x0, #4]
  4095c4:	str	w0, [sp, #1180]
  4095c8:	ldr	x0, [sp, #48]
  4095cc:	bl	402650 <free@plt>
  4095d0:	b	4095d8 <ferror@plt+0x6cf8>
  4095d4:	nop
  4095d8:	add	x0, sp, #0x38
  4095dc:	bl	40c3f0 <ferror@plt+0x9b10>
  4095e0:	ldr	w0, [sp, #1180]
  4095e4:	ldr	x19, [sp, #16]
  4095e8:	ldp	x29, x30, [sp]
  4095ec:	add	sp, sp, #0x4a0
  4095f0:	ret
  4095f4:	stp	x29, x30, [sp, #-48]!
  4095f8:	mov	x29, sp
  4095fc:	str	w0, [sp, #28]
  409600:	ldr	w0, [sp, #28]
  409604:	cmp	w0, #0x0
  409608:	b.ne	409618 <ferror@plt+0x6d38>  // b.any
  40960c:	adrp	x0, 410000 <ferror@plt+0xd720>
  409610:	add	x0, x0, #0x590
  409614:	b	4096bc <ferror@plt+0x6ddc>
  409618:	ldr	w0, [sp, #28]
  40961c:	bl	408b7c <ferror@plt+0x629c>
  409620:	str	x0, [sp, #40]
  409624:	ldr	x0, [sp, #40]
  409628:	cmp	x0, #0x0
  40962c:	b.eq	40963c <ferror@plt+0x6d5c>  // b.none
  409630:	ldr	x0, [sp, #40]
  409634:	add	x0, x0, #0x40
  409638:	b	4096bc <ferror@plt+0x6ddc>
  40963c:	ldr	w0, [sp, #28]
  409640:	mov	w1, w0
  409644:	mov	x0, #0x0                   	// #0
  409648:	bl	409494 <ferror@plt+0x6bb4>
  40964c:	mov	w1, w0
  409650:	ldr	w0, [sp, #28]
  409654:	cmp	w0, w1
  409658:	b.ne	409680 <ferror@plt+0x6da0>  // b.any
  40965c:	ldr	w0, [sp, #28]
  409660:	bl	408b7c <ferror@plt+0x629c>
  409664:	str	x0, [sp, #40]
  409668:	ldr	x0, [sp, #40]
  40966c:	cmp	x0, #0x0
  409670:	b.eq	409680 <ferror@plt+0x6da0>  // b.none
  409674:	ldr	x0, [sp, #40]
  409678:	add	x0, x0, #0x40
  40967c:	b	4096bc <ferror@plt+0x6ddc>
  409680:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  409684:	add	x1, x0, #0xe58
  409688:	ldr	w0, [sp, #28]
  40968c:	bl	402470 <if_indextoname@plt>
  409690:	cmp	x0, #0x0
  409694:	b.ne	4096b4 <ferror@plt+0x6dd4>  // b.any
  409698:	ldr	w3, [sp, #28]
  40969c:	adrp	x0, 410000 <ferror@plt+0xd720>
  4096a0:	add	x2, x0, #0x588
  4096a4:	mov	x1, #0x10                  	// #16
  4096a8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4096ac:	add	x0, x0, #0xe58
  4096b0:	bl	402360 <snprintf@plt>
  4096b4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4096b8:	add	x0, x0, #0xe58
  4096bc:	ldp	x29, x30, [sp], #48
  4096c0:	ret
  4096c4:	stp	x29, x30, [sp, #-48]!
  4096c8:	mov	x29, sp
  4096cc:	str	w0, [sp, #28]
  4096d0:	ldr	w0, [sp, #28]
  4096d4:	cmp	w0, #0x0
  4096d8:	b.ne	4096e4 <ferror@plt+0x6e04>  // b.any
  4096dc:	mov	w0, #0xffffffff            	// #-1
  4096e0:	b	40970c <ferror@plt+0x6e2c>
  4096e4:	ldr	w0, [sp, #28]
  4096e8:	bl	408b7c <ferror@plt+0x629c>
  4096ec:	str	x0, [sp, #40]
  4096f0:	ldr	x0, [sp, #40]
  4096f4:	cmp	x0, #0x0
  4096f8:	b.eq	409708 <ferror@plt+0x6e28>  // b.none
  4096fc:	ldr	x0, [sp, #40]
  409700:	ldrh	w0, [x0, #40]
  409704:	b	40970c <ferror@plt+0x6e2c>
  409708:	mov	w0, #0xffffffff            	// #-1
  40970c:	ldp	x29, x30, [sp], #48
  409710:	ret
  409714:	stp	x29, x30, [sp, #-48]!
  409718:	mov	x29, sp
  40971c:	str	w0, [sp, #28]
  409720:	ldr	w0, [sp, #28]
  409724:	cmp	w0, #0x0
  409728:	b.ne	409734 <ferror@plt+0x6e54>  // b.any
  40972c:	mov	w0, #0x0                   	// #0
  409730:	b	40975c <ferror@plt+0x6e7c>
  409734:	ldr	w0, [sp, #28]
  409738:	bl	408b7c <ferror@plt+0x629c>
  40973c:	str	x0, [sp, #40]
  409740:	ldr	x0, [sp, #40]
  409744:	cmp	x0, #0x0
  409748:	b.eq	409758 <ferror@plt+0x6e78>  // b.none
  40974c:	ldr	x0, [sp, #40]
  409750:	ldr	w0, [x0, #32]
  409754:	b	40975c <ferror@plt+0x6e7c>
  409758:	mov	w0, #0xffffffff            	// #-1
  40975c:	ldp	x29, x30, [sp], #48
  409760:	ret
  409764:	stp	x29, x30, [sp, #-48]!
  409768:	mov	x29, sp
  40976c:	str	x0, [sp, #24]
  409770:	ldr	x0, [sp, #24]
  409774:	cmp	x0, #0x0
  409778:	b.ne	409784 <ferror@plt+0x6ea4>  // b.any
  40977c:	mov	w0, #0x0                   	// #0
  409780:	b	4097ec <ferror@plt+0x6f0c>
  409784:	ldr	x0, [sp, #24]
  409788:	bl	408c50 <ferror@plt+0x6370>
  40978c:	str	x0, [sp, #32]
  409790:	ldr	x0, [sp, #32]
  409794:	cmp	x0, #0x0
  409798:	b.eq	4097a8 <ferror@plt+0x6ec8>  // b.none
  40979c:	ldr	x0, [sp, #32]
  4097a0:	ldr	w0, [x0, #36]
  4097a4:	b	4097ec <ferror@plt+0x6f0c>
  4097a8:	mov	w1, #0x0                   	// #0
  4097ac:	ldr	x0, [sp, #24]
  4097b0:	bl	409494 <ferror@plt+0x6bb4>
  4097b4:	str	w0, [sp, #44]
  4097b8:	ldr	w0, [sp, #44]
  4097bc:	cmp	w0, #0x0
  4097c0:	b.ne	4097d0 <ferror@plt+0x6ef0>  // b.any
  4097c4:	ldr	x0, [sp, #24]
  4097c8:	bl	4027b0 <if_nametoindex@plt>
  4097cc:	str	w0, [sp, #44]
  4097d0:	ldr	w0, [sp, #44]
  4097d4:	cmp	w0, #0x0
  4097d8:	b.ne	4097e8 <ferror@plt+0x6f08>  // b.any
  4097dc:	ldr	x0, [sp, #24]
  4097e0:	bl	409454 <ferror@plt+0x6b74>
  4097e4:	str	w0, [sp, #44]
  4097e8:	ldr	w0, [sp, #44]
  4097ec:	ldp	x29, x30, [sp], #48
  4097f0:	ret
  4097f4:	stp	x29, x30, [sp, #-48]!
  4097f8:	mov	x29, sp
  4097fc:	str	w0, [sp, #28]
  409800:	ldr	w0, [sp, #28]
  409804:	bl	408b7c <ferror@plt+0x629c>
  409808:	str	x0, [sp, #40]
  40980c:	ldr	x0, [sp, #40]
  409810:	cmp	x0, #0x0
  409814:	b.eq	409838 <ferror@plt+0x6f58>  // b.none
  409818:	ldr	x0, [sp, #40]
  40981c:	bl	408acc <ferror@plt+0x61ec>
  409820:	ldr	x0, [sp, #40]
  409824:	add	x0, x0, #0x10
  409828:	bl	408acc <ferror@plt+0x61ec>
  40982c:	ldr	x0, [sp, #40]
  409830:	bl	402650 <free@plt>
  409834:	b	40983c <ferror@plt+0x6f5c>
  409838:	nop
  40983c:	ldp	x29, x30, [sp], #48
  409840:	ret
  409844:	stp	x29, x30, [sp, #-32]!
  409848:	mov	x29, sp
  40984c:	str	x0, [sp, #24]
  409850:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  409854:	add	x0, x0, #0xe68
  409858:	ldr	w0, [x0]
  40985c:	cmp	w0, #0x0
  409860:	b.ne	4098ec <ferror@plt+0x700c>  // b.any
  409864:	mov	w1, #0x0                   	// #0
  409868:	ldr	x0, [sp, #24]
  40986c:	bl	40ce74 <ferror@plt+0xa594>
  409870:	cmp	w0, #0x0
  409874:	b.ge	40988c <ferror@plt+0x6fac>  // b.tcont
  409878:	adrp	x0, 410000 <ferror@plt+0xd720>
  40987c:	add	x0, x0, #0x598
  409880:	bl	402240 <perror@plt>
  409884:	mov	w0, #0x1                   	// #1
  409888:	bl	402230 <exit@plt>
  40988c:	mov	w3, #0x0                   	// #0
  409890:	mov	x2, #0x0                   	// #0
  409894:	adrp	x0, 423000 <ferror@plt+0x20720>
  409898:	ldr	x1, [x0, #4008]
  40989c:	ldr	x0, [sp, #24]
  4098a0:	bl	40dd1c <ferror@plt+0xb43c>
  4098a4:	cmp	w0, #0x0
  4098a8:	b.ge	4098d8 <ferror@plt+0x6ff8>  // b.tcont
  4098ac:	adrp	x0, 423000 <ferror@plt+0x20720>
  4098b0:	ldr	x0, [x0, #3992]
  4098b4:	ldr	x0, [x0]
  4098b8:	mov	x3, x0
  4098bc:	mov	x2, #0x10                  	// #16
  4098c0:	mov	x1, #0x1                   	// #1
  4098c4:	adrp	x0, 410000 <ferror@plt+0xd720>
  4098c8:	add	x0, x0, #0x5b8
  4098cc:	bl	4026d0 <fwrite@plt>
  4098d0:	mov	w0, #0x1                   	// #1
  4098d4:	bl	402230 <exit@plt>
  4098d8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  4098dc:	add	x0, x0, #0xe68
  4098e0:	mov	w1, #0x1                   	// #1
  4098e4:	str	w1, [x0]
  4098e8:	b	4098f0 <ferror@plt+0x7010>
  4098ec:	nop
  4098f0:	ldp	x29, x30, [sp], #32
  4098f4:	ret
  4098f8:	stp	x29, x30, [sp, #-64]!
  4098fc:	mov	x29, sp
  409900:	str	x0, [sp, #40]
  409904:	str	w1, [sp, #36]
  409908:	str	w2, [sp, #32]
  40990c:	str	x3, [sp, #24]
  409910:	str	w4, [sp, #20]
  409914:	ldr	w0, [sp, #36]
  409918:	cmp	w0, #0x4
  40991c:	b.ne	409960 <ferror@plt+0x7080>  // b.any
  409920:	ldr	w0, [sp, #32]
  409924:	cmp	w0, #0x300
  409928:	b.eq	409944 <ferror@plt+0x7064>  // b.none
  40992c:	ldr	w0, [sp, #32]
  409930:	cmp	w0, #0x308
  409934:	b.eq	409944 <ferror@plt+0x7064>  // b.none
  409938:	ldr	w0, [sp, #32]
  40993c:	cmp	w0, #0x30a
  409940:	b.ne	409960 <ferror@plt+0x7080>  // b.any
  409944:	ldr	w0, [sp, #20]
  409948:	mov	w3, w0
  40994c:	ldr	x2, [sp, #24]
  409950:	ldr	x1, [sp, #40]
  409954:	mov	w0, #0x2                   	// #2
  409958:	bl	4028d0 <inet_ntop@plt>
  40995c:	b	409a54 <ferror@plt+0x7174>
  409960:	ldr	w0, [sp, #36]
  409964:	cmp	w0, #0x10
  409968:	b.ne	4099a0 <ferror@plt+0x70c0>  // b.any
  40996c:	ldr	w0, [sp, #32]
  409970:	cmp	w0, #0x301
  409974:	b.eq	409984 <ferror@plt+0x70a4>  // b.none
  409978:	ldr	w0, [sp, #32]
  40997c:	cmp	w0, #0x337
  409980:	b.ne	4099a0 <ferror@plt+0x70c0>  // b.any
  409984:	ldr	w0, [sp, #20]
  409988:	mov	w3, w0
  40998c:	ldr	x2, [sp, #24]
  409990:	ldr	x1, [sp, #40]
  409994:	mov	w0, #0xa                   	// #10
  409998:	bl	4028d0 <inet_ntop@plt>
  40999c:	b	409a54 <ferror@plt+0x7174>
  4099a0:	ldrsw	x1, [sp, #20]
  4099a4:	ldr	x0, [sp, #40]
  4099a8:	ldrb	w0, [x0]
  4099ac:	mov	w3, w0
  4099b0:	adrp	x0, 410000 <ferror@plt+0xd720>
  4099b4:	add	x2, x0, #0x5d0
  4099b8:	ldr	x0, [sp, #24]
  4099bc:	bl	402360 <snprintf@plt>
  4099c0:	mov	w0, #0x1                   	// #1
  4099c4:	str	w0, [sp, #60]
  4099c8:	mov	w0, #0x2                   	// #2
  4099cc:	str	w0, [sp, #56]
  4099d0:	b	409a30 <ferror@plt+0x7150>
  4099d4:	ldrsw	x0, [sp, #56]
  4099d8:	ldr	x1, [sp, #24]
  4099dc:	add	x4, x1, x0
  4099e0:	ldr	w1, [sp, #20]
  4099e4:	ldr	w0, [sp, #56]
  4099e8:	sub	w0, w1, w0
  4099ec:	sxtw	x5, w0
  4099f0:	ldrsw	x0, [sp, #60]
  4099f4:	ldr	x1, [sp, #40]
  4099f8:	add	x0, x1, x0
  4099fc:	ldrb	w0, [x0]
  409a00:	mov	w3, w0
  409a04:	adrp	x0, 410000 <ferror@plt+0xd720>
  409a08:	add	x2, x0, #0x5d8
  409a0c:	mov	x1, x5
  409a10:	mov	x0, x4
  409a14:	bl	402360 <snprintf@plt>
  409a18:	ldr	w0, [sp, #60]
  409a1c:	add	w0, w0, #0x1
  409a20:	str	w0, [sp, #60]
  409a24:	ldr	w0, [sp, #56]
  409a28:	add	w0, w0, #0x3
  409a2c:	str	w0, [sp, #56]
  409a30:	ldr	w1, [sp, #60]
  409a34:	ldr	w0, [sp, #36]
  409a38:	cmp	w1, w0
  409a3c:	b.ge	409a50 <ferror@plt+0x7170>  // b.tcont
  409a40:	ldr	w1, [sp, #56]
  409a44:	ldr	w0, [sp, #20]
  409a48:	cmp	w1, w0
  409a4c:	b.lt	4099d4 <ferror@plt+0x70f4>  // b.tstop
  409a50:	ldr	x0, [sp, #24]
  409a54:	ldp	x29, x30, [sp], #64
  409a58:	ret
  409a5c:	stp	x29, x30, [sp, #-336]!
  409a60:	mov	x29, sp
  409a64:	str	x0, [sp, #40]
  409a68:	str	w1, [sp, #36]
  409a6c:	str	x2, [sp, #24]
  409a70:	mov	w1, #0x2e                  	// #46
  409a74:	ldr	x0, [sp, #24]
  409a78:	bl	4026b0 <strchr@plt>
  409a7c:	cmp	x0, #0x0
  409a80:	b.eq	409aec <ferror@plt+0x720c>  // b.none
  409a84:	add	x0, sp, #0x30
  409a88:	mov	w2, #0x2                   	// #2
  409a8c:	ldr	x1, [sp, #24]
  409a90:	bl	405f40 <ferror@plt+0x3660>
  409a94:	cmp	w0, #0x0
  409a98:	b.eq	409ac4 <ferror@plt+0x71e4>  // b.none
  409a9c:	adrp	x0, 423000 <ferror@plt+0x20720>
  409aa0:	ldr	x0, [x0, #3992]
  409aa4:	ldr	x3, [x0]
  409aa8:	ldr	x2, [sp, #24]
  409aac:	adrp	x0, 410000 <ferror@plt+0xd720>
  409ab0:	add	x1, x0, #0x5e0
  409ab4:	mov	x0, x3
  409ab8:	bl	4028a0 <fprintf@plt>
  409abc:	mov	w0, #0xffffffff            	// #-1
  409ac0:	b	409c04 <ferror@plt+0x7324>
  409ac4:	ldr	w0, [sp, #36]
  409ac8:	cmp	w0, #0x3
  409acc:	b.gt	409ad8 <ferror@plt+0x71f8>
  409ad0:	mov	w0, #0xffffffff            	// #-1
  409ad4:	b	409c04 <ferror@plt+0x7324>
  409ad8:	ldr	w1, [sp, #56]
  409adc:	ldr	x0, [sp, #40]
  409ae0:	str	w1, [x0]
  409ae4:	mov	w0, #0x4                   	// #4
  409ae8:	b	409c04 <ferror@plt+0x7324>
  409aec:	str	wzr, [sp, #332]
  409af0:	b	409be4 <ferror@plt+0x7304>
  409af4:	mov	w1, #0x3a                  	// #58
  409af8:	ldr	x0, [sp, #24]
  409afc:	bl	4026b0 <strchr@plt>
  409b00:	str	x0, [sp, #320]
  409b04:	ldr	x0, [sp, #320]
  409b08:	cmp	x0, #0x0
  409b0c:	b.eq	409b24 <ferror@plt+0x7244>  // b.none
  409b10:	ldr	x0, [sp, #320]
  409b14:	strb	wzr, [x0]
  409b18:	ldr	x0, [sp, #320]
  409b1c:	add	x0, x0, #0x1
  409b20:	str	x0, [sp, #320]
  409b24:	add	x0, sp, #0x13c
  409b28:	mov	x2, x0
  409b2c:	adrp	x0, 410000 <ferror@plt+0xd720>
  409b30:	add	x1, x0, #0x600
  409b34:	ldr	x0, [sp, #24]
  409b38:	bl	4027e0 <__isoc99_sscanf@plt>
  409b3c:	cmp	w0, #0x1
  409b40:	b.eq	409b6c <ferror@plt+0x728c>  // b.none
  409b44:	adrp	x0, 423000 <ferror@plt+0x20720>
  409b48:	ldr	x0, [x0, #3992]
  409b4c:	ldr	x3, [x0]
  409b50:	ldr	x2, [sp, #24]
  409b54:	adrp	x0, 410000 <ferror@plt+0xd720>
  409b58:	add	x1, x0, #0x5e0
  409b5c:	mov	x0, x3
  409b60:	bl	4028a0 <fprintf@plt>
  409b64:	mov	w0, #0xffffffff            	// #-1
  409b68:	b	409c04 <ferror@plt+0x7324>
  409b6c:	ldr	w0, [sp, #316]
  409b70:	cmp	w0, #0x0
  409b74:	b.lt	409b84 <ferror@plt+0x72a4>  // b.tstop
  409b78:	ldr	w0, [sp, #316]
  409b7c:	cmp	w0, #0xff
  409b80:	b.le	409bac <ferror@plt+0x72cc>
  409b84:	adrp	x0, 423000 <ferror@plt+0x20720>
  409b88:	ldr	x0, [x0, #3992]
  409b8c:	ldr	x3, [x0]
  409b90:	ldr	x2, [sp, #24]
  409b94:	adrp	x0, 410000 <ferror@plt+0xd720>
  409b98:	add	x1, x0, #0x5e0
  409b9c:	mov	x0, x3
  409ba0:	bl	4028a0 <fprintf@plt>
  409ba4:	mov	w0, #0xffffffff            	// #-1
  409ba8:	b	409c04 <ferror@plt+0x7324>
  409bac:	ldr	w2, [sp, #316]
  409bb0:	ldrsw	x0, [sp, #332]
  409bb4:	ldr	x1, [sp, #40]
  409bb8:	add	x0, x1, x0
  409bbc:	and	w1, w2, #0xff
  409bc0:	strb	w1, [x0]
  409bc4:	ldr	x0, [sp, #320]
  409bc8:	cmp	x0, #0x0
  409bcc:	b.eq	409bf8 <ferror@plt+0x7318>  // b.none
  409bd0:	ldr	x0, [sp, #320]
  409bd4:	str	x0, [sp, #24]
  409bd8:	ldr	w0, [sp, #332]
  409bdc:	add	w0, w0, #0x1
  409be0:	str	w0, [sp, #332]
  409be4:	ldr	w1, [sp, #332]
  409be8:	ldr	w0, [sp, #36]
  409bec:	cmp	w1, w0
  409bf0:	b.lt	409af4 <ferror@plt+0x7214>  // b.tstop
  409bf4:	b	409bfc <ferror@plt+0x731c>
  409bf8:	nop
  409bfc:	ldr	w0, [sp, #332]
  409c00:	add	w0, w0, #0x1
  409c04:	ldp	x29, x30, [sp], #336
  409c08:	ret
  409c0c:	stp	x29, x30, [sp, #-48]!
  409c10:	mov	x29, sp
  409c14:	str	x0, [sp, #24]
  409c18:	str	wzr, [sp, #44]
  409c1c:	b	409c4c <ferror@plt+0x736c>
  409c20:	ldr	x0, [sp, #24]
  409c24:	ldr	x0, [x0]
  409c28:	mov	x3, x0
  409c2c:	mov	x2, #0x4                   	// #4
  409c30:	mov	x1, #0x1                   	// #1
  409c34:	adrp	x0, 410000 <ferror@plt+0xd720>
  409c38:	add	x0, x0, #0x608
  409c3c:	bl	4026d0 <fwrite@plt>
  409c40:	ldr	w0, [sp, #44]
  409c44:	add	w0, w0, #0x1
  409c48:	str	w0, [sp, #44]
  409c4c:	ldr	x0, [sp, #24]
  409c50:	ldr	w0, [x0, #8]
  409c54:	ldr	w1, [sp, #44]
  409c58:	cmp	w1, w0
  409c5c:	b.cc	409c20 <ferror@plt+0x7340>  // b.lo, b.ul, b.last
  409c60:	nop
  409c64:	nop
  409c68:	ldp	x29, x30, [sp], #48
  409c6c:	ret
  409c70:	stp	x29, x30, [sp, #-32]!
  409c74:	mov	x29, sp
  409c78:	str	x0, [sp, #24]
  409c7c:	ldr	x0, [sp, #24]
  409c80:	ldrb	w0, [x0, #12]
  409c84:	eor	w0, w0, #0x1
  409c88:	and	w0, w0, #0xff
  409c8c:	cmp	w0, #0x0
  409c90:	b.ne	409cb4 <ferror@plt+0x73d4>  // b.any
  409c94:	ldr	x0, [sp, #24]
  409c98:	ldr	x0, [x0]
  409c9c:	mov	x1, x0
  409ca0:	mov	w0, #0xa                   	// #10
  409ca4:	bl	402320 <putc@plt>
  409ca8:	ldr	x0, [sp, #24]
  409cac:	bl	409c0c <ferror@plt+0x732c>
  409cb0:	b	409cb8 <ferror@plt+0x73d8>
  409cb4:	nop
  409cb8:	ldp	x29, x30, [sp], #32
  409cbc:	ret
  409cc0:	stp	x29, x30, [sp, #-32]!
  409cc4:	mov	x29, sp
  409cc8:	str	x0, [sp, #24]
  409ccc:	ldr	x0, [sp, #24]
  409cd0:	ldrb	w0, [x0, #13]
  409cd4:	cmp	w0, #0x0
  409cd8:	b.eq	409cfc <ferror@plt+0x741c>  // b.none
  409cdc:	ldr	x0, [sp, #24]
  409ce0:	ldrb	w0, [x0, #13]
  409ce4:	mov	w2, w0
  409ce8:	ldr	x0, [sp, #24]
  409cec:	ldr	x0, [x0]
  409cf0:	mov	x1, x0
  409cf4:	mov	w0, w2
  409cf8:	bl	402320 <putc@plt>
  409cfc:	ldr	x0, [sp, #24]
  409d00:	mov	w1, #0x2c                  	// #44
  409d04:	strb	w1, [x0, #13]
  409d08:	nop
  409d0c:	ldp	x29, x30, [sp], #32
  409d10:	ret
  409d14:	stp	x29, x30, [sp, #-32]!
  409d18:	mov	x29, sp
  409d1c:	str	x0, [sp, #24]
  409d20:	str	x1, [sp, #16]
  409d24:	ldr	x0, [sp, #24]
  409d28:	ldr	x0, [x0]
  409d2c:	mov	x1, x0
  409d30:	mov	w0, #0x22                  	// #34
  409d34:	bl	402320 <putc@plt>
  409d38:	b	409f00 <ferror@plt+0x7620>
  409d3c:	ldr	x0, [sp, #16]
  409d40:	ldrb	w0, [x0]
  409d44:	cmp	w0, #0x5c
  409d48:	b.eq	409e68 <ferror@plt+0x7588>  // b.none
  409d4c:	cmp	w0, #0x5c
  409d50:	b.gt	409ed4 <ferror@plt+0x75f4>
  409d54:	cmp	w0, #0x27
  409d58:	b.eq	409eb0 <ferror@plt+0x75d0>  // b.none
  409d5c:	cmp	w0, #0x27
  409d60:	b.gt	409ed4 <ferror@plt+0x75f4>
  409d64:	cmp	w0, #0x22
  409d68:	b.eq	409e8c <ferror@plt+0x75ac>  // b.none
  409d6c:	cmp	w0, #0x22
  409d70:	b.gt	409ed4 <ferror@plt+0x75f4>
  409d74:	cmp	w0, #0xd
  409d78:	b.eq	409dfc <ferror@plt+0x751c>  // b.none
  409d7c:	cmp	w0, #0xd
  409d80:	b.gt	409ed4 <ferror@plt+0x75f4>
  409d84:	cmp	w0, #0xc
  409d88:	b.eq	409e20 <ferror@plt+0x7540>  // b.none
  409d8c:	cmp	w0, #0xc
  409d90:	b.gt	409ed4 <ferror@plt+0x75f4>
  409d94:	cmp	w0, #0xa
  409d98:	b.eq	409dd8 <ferror@plt+0x74f8>  // b.none
  409d9c:	cmp	w0, #0xa
  409da0:	b.gt	409ed4 <ferror@plt+0x75f4>
  409da4:	cmp	w0, #0x8
  409da8:	b.eq	409e44 <ferror@plt+0x7564>  // b.none
  409dac:	cmp	w0, #0x9
  409db0:	b.ne	409ed4 <ferror@plt+0x75f4>  // b.any
  409db4:	ldr	x0, [sp, #24]
  409db8:	ldr	x0, [x0]
  409dbc:	mov	x3, x0
  409dc0:	mov	x2, #0x2                   	// #2
  409dc4:	mov	x1, #0x1                   	// #1
  409dc8:	adrp	x0, 410000 <ferror@plt+0xd720>
  409dcc:	add	x0, x0, #0x610
  409dd0:	bl	4026d0 <fwrite@plt>
  409dd4:	b	409ef4 <ferror@plt+0x7614>
  409dd8:	ldr	x0, [sp, #24]
  409ddc:	ldr	x0, [x0]
  409de0:	mov	x3, x0
  409de4:	mov	x2, #0x2                   	// #2
  409de8:	mov	x1, #0x1                   	// #1
  409dec:	adrp	x0, 410000 <ferror@plt+0xd720>
  409df0:	add	x0, x0, #0x618
  409df4:	bl	4026d0 <fwrite@plt>
  409df8:	b	409ef4 <ferror@plt+0x7614>
  409dfc:	ldr	x0, [sp, #24]
  409e00:	ldr	x0, [x0]
  409e04:	mov	x3, x0
  409e08:	mov	x2, #0x2                   	// #2
  409e0c:	mov	x1, #0x1                   	// #1
  409e10:	adrp	x0, 410000 <ferror@plt+0xd720>
  409e14:	add	x0, x0, #0x620
  409e18:	bl	4026d0 <fwrite@plt>
  409e1c:	b	409ef4 <ferror@plt+0x7614>
  409e20:	ldr	x0, [sp, #24]
  409e24:	ldr	x0, [x0]
  409e28:	mov	x3, x0
  409e2c:	mov	x2, #0x2                   	// #2
  409e30:	mov	x1, #0x1                   	// #1
  409e34:	adrp	x0, 410000 <ferror@plt+0xd720>
  409e38:	add	x0, x0, #0x628
  409e3c:	bl	4026d0 <fwrite@plt>
  409e40:	b	409ef4 <ferror@plt+0x7614>
  409e44:	ldr	x0, [sp, #24]
  409e48:	ldr	x0, [x0]
  409e4c:	mov	x3, x0
  409e50:	mov	x2, #0x2                   	// #2
  409e54:	mov	x1, #0x1                   	// #1
  409e58:	adrp	x0, 410000 <ferror@plt+0xd720>
  409e5c:	add	x0, x0, #0x630
  409e60:	bl	4026d0 <fwrite@plt>
  409e64:	b	409ef4 <ferror@plt+0x7614>
  409e68:	ldr	x0, [sp, #24]
  409e6c:	ldr	x0, [x0]
  409e70:	mov	x3, x0
  409e74:	mov	x2, #0x2                   	// #2
  409e78:	mov	x1, #0x1                   	// #1
  409e7c:	adrp	x0, 410000 <ferror@plt+0xd720>
  409e80:	add	x0, x0, #0x638
  409e84:	bl	4026d0 <fwrite@plt>
  409e88:	b	409ef4 <ferror@plt+0x7614>
  409e8c:	ldr	x0, [sp, #24]
  409e90:	ldr	x0, [x0]
  409e94:	mov	x3, x0
  409e98:	mov	x2, #0x2                   	// #2
  409e9c:	mov	x1, #0x1                   	// #1
  409ea0:	adrp	x0, 410000 <ferror@plt+0xd720>
  409ea4:	add	x0, x0, #0x640
  409ea8:	bl	4026d0 <fwrite@plt>
  409eac:	b	409ef4 <ferror@plt+0x7614>
  409eb0:	ldr	x0, [sp, #24]
  409eb4:	ldr	x0, [x0]
  409eb8:	mov	x3, x0
  409ebc:	mov	x2, #0x2                   	// #2
  409ec0:	mov	x1, #0x1                   	// #1
  409ec4:	adrp	x0, 410000 <ferror@plt+0xd720>
  409ec8:	add	x0, x0, #0x648
  409ecc:	bl	4026d0 <fwrite@plt>
  409ed0:	b	409ef4 <ferror@plt+0x7614>
  409ed4:	ldr	x0, [sp, #16]
  409ed8:	ldrb	w0, [x0]
  409edc:	mov	w2, w0
  409ee0:	ldr	x0, [sp, #24]
  409ee4:	ldr	x0, [x0]
  409ee8:	mov	x1, x0
  409eec:	mov	w0, w2
  409ef0:	bl	402320 <putc@plt>
  409ef4:	ldr	x0, [sp, #16]
  409ef8:	add	x0, x0, #0x1
  409efc:	str	x0, [sp, #16]
  409f00:	ldr	x0, [sp, #16]
  409f04:	ldrb	w0, [x0]
  409f08:	cmp	w0, #0x0
  409f0c:	b.ne	409d3c <ferror@plt+0x745c>  // b.any
  409f10:	ldr	x0, [sp, #24]
  409f14:	ldr	x0, [x0]
  409f18:	mov	x1, x0
  409f1c:	mov	w0, #0x22                  	// #34
  409f20:	bl	402320 <putc@plt>
  409f24:	nop
  409f28:	ldp	x29, x30, [sp], #32
  409f2c:	ret
  409f30:	stp	x29, x30, [sp, #-48]!
  409f34:	mov	x29, sp
  409f38:	str	x0, [sp, #24]
  409f3c:	mov	x0, #0x10                  	// #16
  409f40:	bl	402400 <malloc@plt>
  409f44:	str	x0, [sp, #40]
  409f48:	ldr	x0, [sp, #40]
  409f4c:	cmp	x0, #0x0
  409f50:	b.eq	409f78 <ferror@plt+0x7698>  // b.none
  409f54:	ldr	x0, [sp, #40]
  409f58:	ldr	x1, [sp, #24]
  409f5c:	str	x1, [x0]
  409f60:	ldr	x0, [sp, #40]
  409f64:	str	wzr, [x0, #8]
  409f68:	ldr	x0, [sp, #40]
  409f6c:	strb	wzr, [x0, #12]
  409f70:	ldr	x0, [sp, #40]
  409f74:	strb	wzr, [x0, #13]
  409f78:	ldr	x0, [sp, #40]
  409f7c:	ldp	x29, x30, [sp], #48
  409f80:	ret
  409f84:	stp	x29, x30, [sp, #-48]!
  409f88:	mov	x29, sp
  409f8c:	str	x0, [sp, #24]
  409f90:	ldr	x0, [sp, #24]
  409f94:	ldr	x0, [x0]
  409f98:	str	x0, [sp, #40]
  409f9c:	ldr	x0, [sp, #40]
  409fa0:	ldr	w0, [x0, #8]
  409fa4:	cmp	w0, #0x0
  409fa8:	b.eq	409fcc <ferror@plt+0x76ec>  // b.none
  409fac:	adrp	x0, 410000 <ferror@plt+0xd720>
  409fb0:	add	x3, x0, #0x6f0
  409fb4:	mov	w2, #0x6e                  	// #110
  409fb8:	adrp	x0, 410000 <ferror@plt+0xd720>
  409fbc:	add	x1, x0, #0x650
  409fc0:	adrp	x0, 410000 <ferror@plt+0xd720>
  409fc4:	add	x0, x0, #0x660
  409fc8:	bl	402830 <__assert_fail@plt>
  409fcc:	ldr	x0, [sp, #40]
  409fd0:	ldr	x0, [x0]
  409fd4:	mov	x1, x0
  409fd8:	mov	w0, #0xa                   	// #10
  409fdc:	bl	402340 <fputc@plt>
  409fe0:	ldr	x0, [sp, #40]
  409fe4:	ldr	x0, [x0]
  409fe8:	bl	402700 <fflush@plt>
  409fec:	ldr	x0, [sp, #40]
  409ff0:	bl	402650 <free@plt>
  409ff4:	ldr	x0, [sp, #24]
  409ff8:	str	xzr, [x0]
  409ffc:	nop
  40a000:	ldp	x29, x30, [sp], #48
  40a004:	ret
  40a008:	sub	sp, sp, #0x10
  40a00c:	str	x0, [sp, #8]
  40a010:	strb	w1, [sp, #7]
  40a014:	ldr	x0, [sp, #8]
  40a018:	ldrb	w1, [sp, #7]
  40a01c:	strb	w1, [x0, #12]
  40a020:	nop
  40a024:	add	sp, sp, #0x10
  40a028:	ret
  40a02c:	stp	x29, x30, [sp, #-32]!
  40a030:	mov	x29, sp
  40a034:	str	x0, [sp, #24]
  40a038:	str	w1, [sp, #20]
  40a03c:	ldr	x0, [sp, #24]
  40a040:	bl	409cc0 <ferror@plt+0x73e0>
  40a044:	ldr	x0, [sp, #24]
  40a048:	ldr	x0, [x0]
  40a04c:	mov	x1, x0
  40a050:	ldr	w0, [sp, #20]
  40a054:	bl	402320 <putc@plt>
  40a058:	ldr	x0, [sp, #24]
  40a05c:	ldr	w0, [x0, #8]
  40a060:	add	w1, w0, #0x1
  40a064:	ldr	x0, [sp, #24]
  40a068:	str	w1, [x0, #8]
  40a06c:	ldr	x0, [sp, #24]
  40a070:	strb	wzr, [x0, #13]
  40a074:	nop
  40a078:	ldp	x29, x30, [sp], #32
  40a07c:	ret
  40a080:	stp	x29, x30, [sp, #-32]!
  40a084:	mov	x29, sp
  40a088:	str	x0, [sp, #24]
  40a08c:	str	w1, [sp, #20]
  40a090:	ldr	x0, [sp, #24]
  40a094:	ldr	w0, [x0, #8]
  40a098:	cmp	w0, #0x0
  40a09c:	b.ne	40a0c0 <ferror@plt+0x77e0>  // b.any
  40a0a0:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a0a4:	add	x3, x0, #0x700
  40a0a8:	mov	w2, #0x85                  	// #133
  40a0ac:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a0b0:	add	x1, x0, #0x650
  40a0b4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a0b8:	add	x0, x0, #0x678
  40a0bc:	bl	402830 <__assert_fail@plt>
  40a0c0:	ldr	x0, [sp, #24]
  40a0c4:	ldr	w0, [x0, #8]
  40a0c8:	sub	w1, w0, #0x1
  40a0cc:	ldr	x0, [sp, #24]
  40a0d0:	str	w1, [x0, #8]
  40a0d4:	ldr	x0, [sp, #24]
  40a0d8:	ldrb	w0, [x0, #13]
  40a0dc:	cmp	w0, #0x0
  40a0e0:	b.eq	40a0ec <ferror@plt+0x780c>  // b.none
  40a0e4:	ldr	x0, [sp, #24]
  40a0e8:	bl	409c70 <ferror@plt+0x7390>
  40a0ec:	ldr	x0, [sp, #24]
  40a0f0:	ldr	x0, [x0]
  40a0f4:	mov	x1, x0
  40a0f8:	ldr	w0, [sp, #20]
  40a0fc:	bl	402320 <putc@plt>
  40a100:	ldr	x0, [sp, #24]
  40a104:	mov	w1, #0x2c                  	// #44
  40a108:	strb	w1, [x0, #13]
  40a10c:	nop
  40a110:	ldp	x29, x30, [sp], #32
  40a114:	ret
  40a118:	stp	x29, x30, [sp, #-32]!
  40a11c:	mov	x29, sp
  40a120:	str	x0, [sp, #24]
  40a124:	str	x1, [sp, #16]
  40a128:	ldr	x0, [sp, #24]
  40a12c:	bl	409cc0 <ferror@plt+0x73e0>
  40a130:	ldr	x0, [sp, #24]
  40a134:	bl	409c70 <ferror@plt+0x7390>
  40a138:	ldr	x0, [sp, #24]
  40a13c:	strb	wzr, [x0, #13]
  40a140:	ldr	x1, [sp, #16]
  40a144:	ldr	x0, [sp, #24]
  40a148:	bl	409d14 <ferror@plt+0x7434>
  40a14c:	ldr	x0, [sp, #24]
  40a150:	ldr	x0, [x0]
  40a154:	mov	x1, x0
  40a158:	mov	w0, #0x3a                  	// #58
  40a15c:	bl	402320 <putc@plt>
  40a160:	ldr	x0, [sp, #24]
  40a164:	ldrb	w0, [x0, #12]
  40a168:	cmp	w0, #0x0
  40a16c:	b.eq	40a184 <ferror@plt+0x78a4>  // b.none
  40a170:	ldr	x0, [sp, #24]
  40a174:	ldr	x0, [x0]
  40a178:	mov	x1, x0
  40a17c:	mov	w0, #0x20                  	// #32
  40a180:	bl	402320 <putc@plt>
  40a184:	nop
  40a188:	ldp	x29, x30, [sp], #32
  40a18c:	ret
  40a190:	stp	x29, x30, [sp, #-272]!
  40a194:	mov	x29, sp
  40a198:	str	x0, [sp, #56]
  40a19c:	str	x1, [sp, #48]
  40a1a0:	str	x2, [sp, #224]
  40a1a4:	str	x3, [sp, #232]
  40a1a8:	str	x4, [sp, #240]
  40a1ac:	str	x5, [sp, #248]
  40a1b0:	str	x6, [sp, #256]
  40a1b4:	str	x7, [sp, #264]
  40a1b8:	str	q0, [sp, #96]
  40a1bc:	str	q1, [sp, #112]
  40a1c0:	str	q2, [sp, #128]
  40a1c4:	str	q3, [sp, #144]
  40a1c8:	str	q4, [sp, #160]
  40a1cc:	str	q5, [sp, #176]
  40a1d0:	str	q6, [sp, #192]
  40a1d4:	str	q7, [sp, #208]
  40a1d8:	add	x0, sp, #0x110
  40a1dc:	str	x0, [sp, #64]
  40a1e0:	add	x0, sp, #0x110
  40a1e4:	str	x0, [sp, #72]
  40a1e8:	add	x0, sp, #0xe0
  40a1ec:	str	x0, [sp, #80]
  40a1f0:	mov	w0, #0xffffffd0            	// #-48
  40a1f4:	str	w0, [sp, #88]
  40a1f8:	mov	w0, #0xffffff80            	// #-128
  40a1fc:	str	w0, [sp, #92]
  40a200:	ldr	x0, [sp, #56]
  40a204:	bl	409cc0 <ferror@plt+0x73e0>
  40a208:	ldr	x0, [sp, #56]
  40a20c:	ldr	x4, [x0]
  40a210:	add	x2, sp, #0x10
  40a214:	add	x3, sp, #0x40
  40a218:	ldp	x0, x1, [x3]
  40a21c:	stp	x0, x1, [x2]
  40a220:	ldp	x0, x1, [x3, #16]
  40a224:	stp	x0, x1, [x2, #16]
  40a228:	add	x0, sp, #0x10
  40a22c:	mov	x2, x0
  40a230:	ldr	x1, [sp, #48]
  40a234:	mov	x0, x4
  40a238:	bl	402810 <vfprintf@plt>
  40a23c:	nop
  40a240:	ldp	x29, x30, [sp], #272
  40a244:	ret
  40a248:	stp	x29, x30, [sp, #-32]!
  40a24c:	mov	x29, sp
  40a250:	str	x0, [sp, #24]
  40a254:	mov	w1, #0x7b                  	// #123
  40a258:	ldr	x0, [sp, #24]
  40a25c:	bl	40a02c <ferror@plt+0x774c>
  40a260:	nop
  40a264:	ldp	x29, x30, [sp], #32
  40a268:	ret
  40a26c:	stp	x29, x30, [sp, #-32]!
  40a270:	mov	x29, sp
  40a274:	str	x0, [sp, #24]
  40a278:	mov	w1, #0x7d                  	// #125
  40a27c:	ldr	x0, [sp, #24]
  40a280:	bl	40a080 <ferror@plt+0x77a0>
  40a284:	nop
  40a288:	ldp	x29, x30, [sp], #32
  40a28c:	ret
  40a290:	stp	x29, x30, [sp, #-32]!
  40a294:	mov	x29, sp
  40a298:	str	x0, [sp, #24]
  40a29c:	mov	w1, #0x5b                  	// #91
  40a2a0:	ldr	x0, [sp, #24]
  40a2a4:	bl	40a02c <ferror@plt+0x774c>
  40a2a8:	ldr	x0, [sp, #24]
  40a2ac:	ldrb	w0, [x0, #12]
  40a2b0:	cmp	w0, #0x0
  40a2b4:	b.eq	40a2cc <ferror@plt+0x79ec>  // b.none
  40a2b8:	ldr	x0, [sp, #24]
  40a2bc:	ldr	x0, [x0]
  40a2c0:	mov	x1, x0
  40a2c4:	mov	w0, #0x20                  	// #32
  40a2c8:	bl	402320 <putc@plt>
  40a2cc:	nop
  40a2d0:	ldp	x29, x30, [sp], #32
  40a2d4:	ret
  40a2d8:	stp	x29, x30, [sp, #-32]!
  40a2dc:	mov	x29, sp
  40a2e0:	str	x0, [sp, #24]
  40a2e4:	ldr	x0, [sp, #24]
  40a2e8:	ldrb	w0, [x0, #12]
  40a2ec:	cmp	w0, #0x0
  40a2f0:	b.eq	40a318 <ferror@plt+0x7a38>  // b.none
  40a2f4:	ldr	x0, [sp, #24]
  40a2f8:	ldrb	w0, [x0, #13]
  40a2fc:	cmp	w0, #0x0
  40a300:	b.eq	40a318 <ferror@plt+0x7a38>  // b.none
  40a304:	ldr	x0, [sp, #24]
  40a308:	ldr	x0, [x0]
  40a30c:	mov	x1, x0
  40a310:	mov	w0, #0x20                  	// #32
  40a314:	bl	402320 <putc@plt>
  40a318:	ldr	x0, [sp, #24]
  40a31c:	strb	wzr, [x0, #13]
  40a320:	mov	w1, #0x5d                  	// #93
  40a324:	ldr	x0, [sp, #24]
  40a328:	bl	40a080 <ferror@plt+0x77a0>
  40a32c:	nop
  40a330:	ldp	x29, x30, [sp], #32
  40a334:	ret
  40a338:	stp	x29, x30, [sp, #-32]!
  40a33c:	mov	x29, sp
  40a340:	str	x0, [sp, #24]
  40a344:	str	x1, [sp, #16]
  40a348:	ldr	x0, [sp, #24]
  40a34c:	bl	409cc0 <ferror@plt+0x73e0>
  40a350:	ldr	x1, [sp, #16]
  40a354:	ldr	x0, [sp, #24]
  40a358:	bl	409d14 <ferror@plt+0x7434>
  40a35c:	nop
  40a360:	ldp	x29, x30, [sp], #32
  40a364:	ret
  40a368:	stp	x29, x30, [sp, #-32]!
  40a36c:	mov	x29, sp
  40a370:	str	x0, [sp, #24]
  40a374:	strb	w1, [sp, #23]
  40a378:	ldrb	w0, [sp, #23]
  40a37c:	cmp	w0, #0x0
  40a380:	b.eq	40a390 <ferror@plt+0x7ab0>  // b.none
  40a384:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a388:	add	x0, x0, #0x688
  40a38c:	b	40a398 <ferror@plt+0x7ab8>
  40a390:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a394:	add	x0, x0, #0x690
  40a398:	mov	x2, x0
  40a39c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a3a0:	add	x1, x0, #0x698
  40a3a4:	ldr	x0, [sp, #24]
  40a3a8:	bl	40a190 <ferror@plt+0x78b0>
  40a3ac:	nop
  40a3b0:	ldp	x29, x30, [sp], #32
  40a3b4:	ret
  40a3b8:	stp	x29, x30, [sp, #-32]!
  40a3bc:	mov	x29, sp
  40a3c0:	str	x0, [sp, #24]
  40a3c4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a3c8:	add	x1, x0, #0x6a0
  40a3cc:	ldr	x0, [sp, #24]
  40a3d0:	bl	40a190 <ferror@plt+0x78b0>
  40a3d4:	nop
  40a3d8:	ldp	x29, x30, [sp], #32
  40a3dc:	ret
  40a3e0:	stp	x29, x30, [sp, #-32]!
  40a3e4:	mov	x29, sp
  40a3e8:	str	x0, [sp, #24]
  40a3ec:	str	d0, [sp, #16]
  40a3f0:	ldr	d0, [sp, #16]
  40a3f4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a3f8:	add	x1, x0, #0x6a8
  40a3fc:	ldr	x0, [sp, #24]
  40a400:	bl	40a190 <ferror@plt+0x78b0>
  40a404:	nop
  40a408:	ldp	x29, x30, [sp], #32
  40a40c:	ret
  40a410:	stp	x29, x30, [sp, #-32]!
  40a414:	mov	x29, sp
  40a418:	str	x0, [sp, #24]
  40a41c:	strb	w1, [sp, #23]
  40a420:	ldrb	w0, [sp, #23]
  40a424:	mov	w2, w0
  40a428:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a42c:	add	x1, x0, #0x6b0
  40a430:	ldr	x0, [sp, #24]
  40a434:	bl	40a190 <ferror@plt+0x78b0>
  40a438:	nop
  40a43c:	ldp	x29, x30, [sp], #32
  40a440:	ret
  40a444:	stp	x29, x30, [sp, #-32]!
  40a448:	mov	x29, sp
  40a44c:	str	x0, [sp, #24]
  40a450:	strh	w1, [sp, #22]
  40a454:	ldrh	w0, [sp, #22]
  40a458:	mov	w2, w0
  40a45c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a460:	add	x1, x0, #0x6b8
  40a464:	ldr	x0, [sp, #24]
  40a468:	bl	40a190 <ferror@plt+0x78b0>
  40a46c:	nop
  40a470:	ldp	x29, x30, [sp], #32
  40a474:	ret
  40a478:	stp	x29, x30, [sp, #-32]!
  40a47c:	mov	x29, sp
  40a480:	str	x0, [sp, #24]
  40a484:	str	w1, [sp, #20]
  40a488:	ldr	w2, [sp, #20]
  40a48c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a490:	add	x1, x0, #0x6c0
  40a494:	ldr	x0, [sp, #24]
  40a498:	bl	40a190 <ferror@plt+0x78b0>
  40a49c:	nop
  40a4a0:	ldp	x29, x30, [sp], #32
  40a4a4:	ret
  40a4a8:	stp	x29, x30, [sp, #-32]!
  40a4ac:	mov	x29, sp
  40a4b0:	str	x0, [sp, #24]
  40a4b4:	str	x1, [sp, #16]
  40a4b8:	ldr	x2, [sp, #16]
  40a4bc:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a4c0:	add	x1, x0, #0x6c8
  40a4c4:	ldr	x0, [sp, #24]
  40a4c8:	bl	40a190 <ferror@plt+0x78b0>
  40a4cc:	nop
  40a4d0:	ldp	x29, x30, [sp], #32
  40a4d4:	ret
  40a4d8:	stp	x29, x30, [sp, #-32]!
  40a4dc:	mov	x29, sp
  40a4e0:	str	x0, [sp, #24]
  40a4e4:	str	x1, [sp, #16]
  40a4e8:	ldr	x2, [sp, #16]
  40a4ec:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a4f0:	add	x1, x0, #0x6d0
  40a4f4:	ldr	x0, [sp, #24]
  40a4f8:	bl	40a190 <ferror@plt+0x78b0>
  40a4fc:	nop
  40a500:	ldp	x29, x30, [sp], #32
  40a504:	ret
  40a508:	stp	x29, x30, [sp, #-32]!
  40a50c:	mov	x29, sp
  40a510:	str	x0, [sp, #24]
  40a514:	str	x1, [sp, #16]
  40a518:	ldr	x2, [sp, #16]
  40a51c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a520:	add	x1, x0, #0x6c8
  40a524:	ldr	x0, [sp, #24]
  40a528:	bl	40a190 <ferror@plt+0x78b0>
  40a52c:	nop
  40a530:	ldp	x29, x30, [sp], #32
  40a534:	ret
  40a538:	stp	x29, x30, [sp, #-32]!
  40a53c:	mov	x29, sp
  40a540:	str	x0, [sp, #24]
  40a544:	str	x1, [sp, #16]
  40a548:	ldr	x2, [sp, #16]
  40a54c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a550:	add	x1, x0, #0x6d8
  40a554:	ldr	x0, [sp, #24]
  40a558:	bl	40a190 <ferror@plt+0x78b0>
  40a55c:	nop
  40a560:	ldp	x29, x30, [sp], #32
  40a564:	ret
  40a568:	stp	x29, x30, [sp, #-32]!
  40a56c:	mov	x29, sp
  40a570:	str	x0, [sp, #24]
  40a574:	str	w1, [sp, #20]
  40a578:	ldr	w2, [sp, #20]
  40a57c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a580:	add	x1, x0, #0x6e0
  40a584:	ldr	x0, [sp, #24]
  40a588:	bl	40a190 <ferror@plt+0x78b0>
  40a58c:	nop
  40a590:	ldp	x29, x30, [sp], #32
  40a594:	ret
  40a598:	stp	x29, x30, [sp, #-32]!
  40a59c:	mov	x29, sp
  40a5a0:	str	x0, [sp, #24]
  40a5a4:	str	x1, [sp, #16]
  40a5a8:	ldr	x2, [sp, #16]
  40a5ac:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a5b0:	add	x1, x0, #0x6e8
  40a5b4:	ldr	x0, [sp, #24]
  40a5b8:	bl	40a190 <ferror@plt+0x78b0>
  40a5bc:	nop
  40a5c0:	ldp	x29, x30, [sp], #32
  40a5c4:	ret
  40a5c8:	stp	x29, x30, [sp, #-48]!
  40a5cc:	mov	x29, sp
  40a5d0:	str	x0, [sp, #40]
  40a5d4:	str	x1, [sp, #32]
  40a5d8:	str	x2, [sp, #24]
  40a5dc:	ldr	x1, [sp, #32]
  40a5e0:	ldr	x0, [sp, #40]
  40a5e4:	bl	40a118 <ferror@plt+0x7838>
  40a5e8:	ldr	x1, [sp, #24]
  40a5ec:	ldr	x0, [sp, #40]
  40a5f0:	bl	40a338 <ferror@plt+0x7a58>
  40a5f4:	nop
  40a5f8:	ldp	x29, x30, [sp], #48
  40a5fc:	ret
  40a600:	stp	x29, x30, [sp, #-48]!
  40a604:	mov	x29, sp
  40a608:	str	x0, [sp, #40]
  40a60c:	str	x1, [sp, #32]
  40a610:	strb	w2, [sp, #31]
  40a614:	ldr	x1, [sp, #32]
  40a618:	ldr	x0, [sp, #40]
  40a61c:	bl	40a118 <ferror@plt+0x7838>
  40a620:	ldrb	w1, [sp, #31]
  40a624:	ldr	x0, [sp, #40]
  40a628:	bl	40a368 <ferror@plt+0x7a88>
  40a62c:	nop
  40a630:	ldp	x29, x30, [sp], #48
  40a634:	ret
  40a638:	stp	x29, x30, [sp, #-48]!
  40a63c:	mov	x29, sp
  40a640:	str	x0, [sp, #40]
  40a644:	str	x1, [sp, #32]
  40a648:	str	d0, [sp, #24]
  40a64c:	ldr	x1, [sp, #32]
  40a650:	ldr	x0, [sp, #40]
  40a654:	bl	40a118 <ferror@plt+0x7838>
  40a658:	ldr	d0, [sp, #24]
  40a65c:	ldr	x0, [sp, #40]
  40a660:	bl	40a3e0 <ferror@plt+0x7b00>
  40a664:	nop
  40a668:	ldp	x29, x30, [sp], #48
  40a66c:	ret
  40a670:	stp	x29, x30, [sp, #-48]!
  40a674:	mov	x29, sp
  40a678:	str	x0, [sp, #40]
  40a67c:	str	x1, [sp, #32]
  40a680:	str	w2, [sp, #28]
  40a684:	ldr	x1, [sp, #32]
  40a688:	ldr	x0, [sp, #40]
  40a68c:	bl	40a118 <ferror@plt+0x7838>
  40a690:	ldr	w1, [sp, #28]
  40a694:	ldr	x0, [sp, #40]
  40a698:	bl	40a478 <ferror@plt+0x7b98>
  40a69c:	nop
  40a6a0:	ldp	x29, x30, [sp], #48
  40a6a4:	ret
  40a6a8:	stp	x29, x30, [sp, #-48]!
  40a6ac:	mov	x29, sp
  40a6b0:	str	x0, [sp, #40]
  40a6b4:	str	x1, [sp, #32]
  40a6b8:	str	x2, [sp, #24]
  40a6bc:	ldr	x1, [sp, #32]
  40a6c0:	ldr	x0, [sp, #40]
  40a6c4:	bl	40a118 <ferror@plt+0x7838>
  40a6c8:	ldr	x1, [sp, #24]
  40a6cc:	ldr	x0, [sp, #40]
  40a6d0:	bl	40a4a8 <ferror@plt+0x7bc8>
  40a6d4:	nop
  40a6d8:	ldp	x29, x30, [sp], #48
  40a6dc:	ret
  40a6e0:	stp	x29, x30, [sp, #-48]!
  40a6e4:	mov	x29, sp
  40a6e8:	str	x0, [sp, #40]
  40a6ec:	str	x1, [sp, #32]
  40a6f0:	str	x2, [sp, #24]
  40a6f4:	ldr	x1, [sp, #32]
  40a6f8:	ldr	x0, [sp, #40]
  40a6fc:	bl	40a118 <ferror@plt+0x7838>
  40a700:	ldr	x1, [sp, #24]
  40a704:	ldr	x0, [sp, #40]
  40a708:	bl	40a4d8 <ferror@plt+0x7bf8>
  40a70c:	nop
  40a710:	ldp	x29, x30, [sp], #48
  40a714:	ret
  40a718:	stp	x29, x30, [sp, #-48]!
  40a71c:	mov	x29, sp
  40a720:	str	x0, [sp, #40]
  40a724:	str	x1, [sp, #32]
  40a728:	strb	w2, [sp, #31]
  40a72c:	ldr	x1, [sp, #32]
  40a730:	ldr	x0, [sp, #40]
  40a734:	bl	40a118 <ferror@plt+0x7838>
  40a738:	ldrb	w1, [sp, #31]
  40a73c:	ldr	x0, [sp, #40]
  40a740:	bl	40a410 <ferror@plt+0x7b30>
  40a744:	nop
  40a748:	ldp	x29, x30, [sp], #48
  40a74c:	ret
  40a750:	stp	x29, x30, [sp, #-48]!
  40a754:	mov	x29, sp
  40a758:	str	x0, [sp, #40]
  40a75c:	str	x1, [sp, #32]
  40a760:	strh	w2, [sp, #30]
  40a764:	ldr	x1, [sp, #32]
  40a768:	ldr	x0, [sp, #40]
  40a76c:	bl	40a118 <ferror@plt+0x7838>
  40a770:	ldrh	w1, [sp, #30]
  40a774:	ldr	x0, [sp, #40]
  40a778:	bl	40a444 <ferror@plt+0x7b64>
  40a77c:	nop
  40a780:	ldp	x29, x30, [sp], #48
  40a784:	ret
  40a788:	stp	x29, x30, [sp, #-48]!
  40a78c:	mov	x29, sp
  40a790:	str	x0, [sp, #40]
  40a794:	str	x1, [sp, #32]
  40a798:	str	x2, [sp, #24]
  40a79c:	ldr	x1, [sp, #32]
  40a7a0:	ldr	x0, [sp, #40]
  40a7a4:	bl	40a118 <ferror@plt+0x7838>
  40a7a8:	ldr	x1, [sp, #24]
  40a7ac:	ldr	x0, [sp, #40]
  40a7b0:	bl	40a508 <ferror@plt+0x7c28>
  40a7b4:	nop
  40a7b8:	ldp	x29, x30, [sp], #48
  40a7bc:	ret
  40a7c0:	stp	x29, x30, [sp, #-48]!
  40a7c4:	mov	x29, sp
  40a7c8:	str	x0, [sp, #40]
  40a7cc:	str	x1, [sp, #32]
  40a7d0:	str	x2, [sp, #24]
  40a7d4:	ldr	x1, [sp, #32]
  40a7d8:	ldr	x0, [sp, #40]
  40a7dc:	bl	40a118 <ferror@plt+0x7838>
  40a7e0:	ldr	x1, [sp, #24]
  40a7e4:	ldr	x0, [sp, #40]
  40a7e8:	bl	40a538 <ferror@plt+0x7c58>
  40a7ec:	nop
  40a7f0:	ldp	x29, x30, [sp], #48
  40a7f4:	ret
  40a7f8:	stp	x29, x30, [sp, #-48]!
  40a7fc:	mov	x29, sp
  40a800:	str	x0, [sp, #40]
  40a804:	str	x1, [sp, #32]
  40a808:	str	w2, [sp, #28]
  40a80c:	ldr	x1, [sp, #32]
  40a810:	ldr	x0, [sp, #40]
  40a814:	bl	40a118 <ferror@plt+0x7838>
  40a818:	ldr	w1, [sp, #28]
  40a81c:	ldr	x0, [sp, #40]
  40a820:	bl	40a568 <ferror@plt+0x7c88>
  40a824:	nop
  40a828:	ldp	x29, x30, [sp], #48
  40a82c:	ret
  40a830:	stp	x29, x30, [sp, #-48]!
  40a834:	mov	x29, sp
  40a838:	str	x0, [sp, #40]
  40a83c:	str	x1, [sp, #32]
  40a840:	str	x2, [sp, #24]
  40a844:	ldr	x1, [sp, #32]
  40a848:	ldr	x0, [sp, #40]
  40a84c:	bl	40a118 <ferror@plt+0x7838>
  40a850:	ldr	x1, [sp, #24]
  40a854:	ldr	x0, [sp, #40]
  40a858:	bl	40a598 <ferror@plt+0x7cb8>
  40a85c:	nop
  40a860:	ldp	x29, x30, [sp], #48
  40a864:	ret
  40a868:	stp	x29, x30, [sp, #-32]!
  40a86c:	mov	x29, sp
  40a870:	str	x0, [sp, #24]
  40a874:	str	x1, [sp, #16]
  40a878:	ldr	x1, [sp, #16]
  40a87c:	ldr	x0, [sp, #24]
  40a880:	bl	40a118 <ferror@plt+0x7838>
  40a884:	ldr	x0, [sp, #24]
  40a888:	bl	40a3b8 <ferror@plt+0x7ad8>
  40a88c:	nop
  40a890:	ldp	x29, x30, [sp], #32
  40a894:	ret
  40a898:	stp	x29, x30, [sp, #-48]!
  40a89c:	mov	x29, sp
  40a8a0:	str	w0, [sp, #44]
  40a8a4:	str	x1, [sp, #32]
  40a8a8:	str	x2, [sp, #24]
  40a8ac:	str	x3, [sp, #16]
  40a8b0:	ldr	x4, [sp, #16]
  40a8b4:	ldr	x3, [sp, #24]
  40a8b8:	ldr	x2, [sp, #32]
  40a8bc:	mov	w1, #0x6                   	// #6
  40a8c0:	ldr	w0, [sp, #44]
  40a8c4:	bl	40b5e0 <ferror@plt+0x8d00>
  40a8c8:	nop
  40a8cc:	ldp	x29, x30, [sp], #48
  40a8d0:	ret
  40a8d4:	stp	x29, x30, [sp, #-48]!
  40a8d8:	mov	x29, sp
  40a8dc:	str	w0, [sp, #44]
  40a8e0:	str	x1, [sp, #32]
  40a8e4:	str	x2, [sp, #24]
  40a8e8:	str	w3, [sp, #40]
  40a8ec:	ldr	w4, [sp, #40]
  40a8f0:	ldr	x3, [sp, #24]
  40a8f4:	ldr	x2, [sp, #32]
  40a8f8:	mov	w1, #0x6                   	// #6
  40a8fc:	ldr	w0, [sp, #44]
  40a900:	bl	40b090 <ferror@plt+0x87b0>
  40a904:	nop
  40a908:	ldp	x29, x30, [sp], #48
  40a90c:	ret
  40a910:	stp	x29, x30, [sp, #-32]!
  40a914:	mov	x29, sp
  40a918:	str	w0, [sp, #28]
  40a91c:	strb	w1, [sp, #27]
  40a920:	ldr	w0, [sp, #28]
  40a924:	cmp	w0, #0x0
  40a928:	b.eq	40a9b8 <ferror@plt+0x80d8>  // b.none
  40a92c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40a930:	ldr	x0, [x0, #4016]
  40a934:	ldr	x0, [x0]
  40a938:	bl	409f30 <ferror@plt+0x7650>
  40a93c:	mov	x1, x0
  40a940:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40a944:	add	x0, x0, #0xe70
  40a948:	str	x1, [x0]
  40a94c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40a950:	add	x0, x0, #0xe70
  40a954:	ldr	x0, [x0]
  40a958:	cmp	x0, #0x0
  40a95c:	b.ne	40a974 <ferror@plt+0x8094>  // b.any
  40a960:	adrp	x0, 410000 <ferror@plt+0xd720>
  40a964:	add	x0, x0, #0x710
  40a968:	bl	402240 <perror@plt>
  40a96c:	mov	w0, #0x1                   	// #1
  40a970:	bl	402230 <exit@plt>
  40a974:	adrp	x0, 423000 <ferror@plt+0x20720>
  40a978:	ldr	x0, [x0, #4056]
  40a97c:	ldr	w0, [x0]
  40a980:	cmp	w0, #0x0
  40a984:	b.eq	40a99c <ferror@plt+0x80bc>  // b.none
  40a988:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40a98c:	add	x0, x0, #0xe70
  40a990:	ldr	x0, [x0]
  40a994:	mov	w1, #0x1                   	// #1
  40a998:	bl	40a008 <ferror@plt+0x7728>
  40a99c:	ldrb	w0, [sp, #27]
  40a9a0:	cmp	w0, #0x0
  40a9a4:	b.eq	40a9b8 <ferror@plt+0x80d8>  // b.none
  40a9a8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40a9ac:	add	x0, x0, #0xe70
  40a9b0:	ldr	x0, [x0]
  40a9b4:	bl	40a290 <ferror@plt+0x79b0>
  40a9b8:	nop
  40a9bc:	ldp	x29, x30, [sp], #32
  40a9c0:	ret
  40a9c4:	stp	x29, x30, [sp, #-32]!
  40a9c8:	mov	x29, sp
  40a9cc:	strb	w0, [sp, #31]
  40a9d0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40a9d4:	add	x0, x0, #0xe70
  40a9d8:	ldr	x0, [x0]
  40a9dc:	cmp	x0, #0x0
  40a9e0:	b.eq	40aa0c <ferror@plt+0x812c>  // b.none
  40a9e4:	ldrb	w0, [sp, #31]
  40a9e8:	cmp	w0, #0x0
  40a9ec:	b.eq	40aa00 <ferror@plt+0x8120>  // b.none
  40a9f0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40a9f4:	add	x0, x0, #0xe70
  40a9f8:	ldr	x0, [x0]
  40a9fc:	bl	40a2d8 <ferror@plt+0x79f8>
  40aa00:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40aa04:	add	x0, x0, #0xe70
  40aa08:	bl	409f84 <ferror@plt+0x76a4>
  40aa0c:	nop
  40aa10:	ldp	x29, x30, [sp], #32
  40aa14:	ret
  40aa18:	stp	x29, x30, [sp, #-32]!
  40aa1c:	mov	x29, sp
  40aa20:	str	w0, [sp, #28]
  40aa24:	mov	w1, #0x1                   	// #1
  40aa28:	ldr	w0, [sp, #28]
  40aa2c:	bl	40a910 <ferror@plt+0x8030>
  40aa30:	nop
  40aa34:	ldp	x29, x30, [sp], #32
  40aa38:	ret
  40aa3c:	stp	x29, x30, [sp, #-16]!
  40aa40:	mov	x29, sp
  40aa44:	mov	w0, #0x1                   	// #1
  40aa48:	bl	40a9c4 <ferror@plt+0x80e4>
  40aa4c:	nop
  40aa50:	ldp	x29, x30, [sp], #16
  40aa54:	ret
  40aa58:	stp	x29, x30, [sp, #-32]!
  40aa5c:	mov	x29, sp
  40aa60:	str	w0, [sp, #28]
  40aa64:	mov	w1, #0x0                   	// #0
  40aa68:	ldr	w0, [sp, #28]
  40aa6c:	bl	40a910 <ferror@plt+0x8030>
  40aa70:	nop
  40aa74:	ldp	x29, x30, [sp], #32
  40aa78:	ret
  40aa7c:	stp	x29, x30, [sp, #-16]!
  40aa80:	mov	x29, sp
  40aa84:	mov	w0, #0x0                   	// #0
  40aa88:	bl	40a9c4 <ferror@plt+0x80e4>
  40aa8c:	nop
  40aa90:	ldp	x29, x30, [sp], #16
  40aa94:	ret
  40aa98:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40aa9c:	add	x0, x0, #0xe70
  40aaa0:	ldr	x0, [x0]
  40aaa4:	cmp	x0, #0x0
  40aaa8:	cset	w0, ne  // ne = any
  40aaac:	and	w0, w0, #0xff
  40aab0:	ret
  40aab4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40aab8:	add	x0, x0, #0xe70
  40aabc:	ldr	x0, [x0]
  40aac0:	ret
  40aac4:	stp	x29, x30, [sp, #-32]!
  40aac8:	mov	x29, sp
  40aacc:	str	x0, [sp, #24]
  40aad0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40aad4:	add	x0, x0, #0xe70
  40aad8:	ldr	x0, [x0]
  40aadc:	cmp	x0, #0x0
  40aae0:	b.eq	40ab14 <ferror@plt+0x8234>  // b.none
  40aae4:	ldr	x0, [sp, #24]
  40aae8:	cmp	x0, #0x0
  40aaec:	b.eq	40ab04 <ferror@plt+0x8224>  // b.none
  40aaf0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40aaf4:	add	x0, x0, #0xe70
  40aaf8:	ldr	x0, [x0]
  40aafc:	ldr	x1, [sp, #24]
  40ab00:	bl	40a118 <ferror@plt+0x7838>
  40ab04:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ab08:	add	x0, x0, #0xe70
  40ab0c:	ldr	x0, [x0]
  40ab10:	bl	40a248 <ferror@plt+0x7968>
  40ab14:	nop
  40ab18:	ldp	x29, x30, [sp], #32
  40ab1c:	ret
  40ab20:	stp	x29, x30, [sp, #-16]!
  40ab24:	mov	x29, sp
  40ab28:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ab2c:	add	x0, x0, #0xe70
  40ab30:	ldr	x0, [x0]
  40ab34:	cmp	x0, #0x0
  40ab38:	b.eq	40ab4c <ferror@plt+0x826c>  // b.none
  40ab3c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ab40:	add	x0, x0, #0xe70
  40ab44:	ldr	x0, [x0]
  40ab48:	bl	40a26c <ferror@plt+0x798c>
  40ab4c:	nop
  40ab50:	ldp	x29, x30, [sp], #16
  40ab54:	ret
  40ab58:	stp	x29, x30, [sp, #-32]!
  40ab5c:	mov	x29, sp
  40ab60:	str	w0, [sp, #28]
  40ab64:	str	x1, [sp, #16]
  40ab68:	ldr	w0, [sp, #28]
  40ab6c:	and	w0, w0, #0x2
  40ab70:	cmp	w0, #0x0
  40ab74:	b.ne	40ab88 <ferror@plt+0x82a8>  // b.any
  40ab78:	ldr	w0, [sp, #28]
  40ab7c:	and	w0, w0, #0x4
  40ab80:	cmp	w0, #0x0
  40ab84:	b.eq	40abd0 <ferror@plt+0x82f0>  // b.none
  40ab88:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ab8c:	add	x0, x0, #0xe70
  40ab90:	ldr	x0, [x0]
  40ab94:	cmp	x0, #0x0
  40ab98:	b.eq	40abd0 <ferror@plt+0x82f0>  // b.none
  40ab9c:	ldr	x0, [sp, #16]
  40aba0:	cmp	x0, #0x0
  40aba4:	b.eq	40abbc <ferror@plt+0x82dc>  // b.none
  40aba8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40abac:	add	x0, x0, #0xe70
  40abb0:	ldr	x0, [x0]
  40abb4:	ldr	x1, [sp, #16]
  40abb8:	bl	40a118 <ferror@plt+0x7838>
  40abbc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40abc0:	add	x0, x0, #0xe70
  40abc4:	ldr	x0, [x0]
  40abc8:	bl	40a290 <ferror@plt+0x79b0>
  40abcc:	b	40ac14 <ferror@plt+0x8334>
  40abd0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40abd4:	add	x0, x0, #0xe70
  40abd8:	ldr	x0, [x0]
  40abdc:	cmp	x0, #0x0
  40abe0:	b.ne	40ac14 <ferror@plt+0x8334>  // b.any
  40abe4:	ldr	w0, [sp, #28]
  40abe8:	and	w0, w0, #0x1
  40abec:	cmp	w0, #0x0
  40abf0:	b.ne	40ac04 <ferror@plt+0x8324>  // b.any
  40abf4:	ldr	w0, [sp, #28]
  40abf8:	and	w0, w0, #0x4
  40abfc:	cmp	w0, #0x0
  40ac00:	b.eq	40ac14 <ferror@plt+0x8334>  // b.none
  40ac04:	ldr	x1, [sp, #16]
  40ac08:	adrp	x0, 410000 <ferror@plt+0xd720>
  40ac0c:	add	x0, x0, #0x720
  40ac10:	bl	402820 <printf@plt>
  40ac14:	nop
  40ac18:	ldp	x29, x30, [sp], #32
  40ac1c:	ret
  40ac20:	stp	x29, x30, [sp, #-32]!
  40ac24:	mov	x29, sp
  40ac28:	str	w0, [sp, #28]
  40ac2c:	str	x1, [sp, #16]
  40ac30:	ldr	w0, [sp, #28]
  40ac34:	and	w0, w0, #0x2
  40ac38:	cmp	w0, #0x0
  40ac3c:	b.ne	40ac50 <ferror@plt+0x8370>  // b.any
  40ac40:	ldr	w0, [sp, #28]
  40ac44:	and	w0, w0, #0x4
  40ac48:	cmp	w0, #0x0
  40ac4c:	b.eq	40ac78 <ferror@plt+0x8398>  // b.none
  40ac50:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ac54:	add	x0, x0, #0xe70
  40ac58:	ldr	x0, [x0]
  40ac5c:	cmp	x0, #0x0
  40ac60:	b.eq	40ac78 <ferror@plt+0x8398>  // b.none
  40ac64:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ac68:	add	x0, x0, #0xe70
  40ac6c:	ldr	x0, [x0]
  40ac70:	bl	40a2d8 <ferror@plt+0x79f8>
  40ac74:	b	40acbc <ferror@plt+0x83dc>
  40ac78:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ac7c:	add	x0, x0, #0xe70
  40ac80:	ldr	x0, [x0]
  40ac84:	cmp	x0, #0x0
  40ac88:	b.ne	40acbc <ferror@plt+0x83dc>  // b.any
  40ac8c:	ldr	w0, [sp, #28]
  40ac90:	and	w0, w0, #0x1
  40ac94:	cmp	w0, #0x0
  40ac98:	b.ne	40acac <ferror@plt+0x83cc>  // b.any
  40ac9c:	ldr	w0, [sp, #28]
  40aca0:	and	w0, w0, #0x4
  40aca4:	cmp	w0, #0x0
  40aca8:	b.eq	40acbc <ferror@plt+0x83dc>  // b.none
  40acac:	ldr	x1, [sp, #16]
  40acb0:	adrp	x0, 410000 <ferror@plt+0xd720>
  40acb4:	add	x0, x0, #0x720
  40acb8:	bl	402820 <printf@plt>
  40acbc:	nop
  40acc0:	ldp	x29, x30, [sp], #32
  40acc4:	ret
  40acc8:	stp	x29, x30, [sp, #-48]!
  40accc:	mov	x29, sp
  40acd0:	str	w0, [sp, #44]
  40acd4:	str	w1, [sp, #40]
  40acd8:	str	x2, [sp, #32]
  40acdc:	str	x3, [sp, #24]
  40ace0:	str	w4, [sp, #20]
  40ace4:	ldr	w0, [sp, #44]
  40ace8:	and	w0, w0, #0x2
  40acec:	cmp	w0, #0x0
  40acf0:	b.ne	40ad04 <ferror@plt+0x8424>  // b.any
  40acf4:	ldr	w0, [sp, #44]
  40acf8:	and	w0, w0, #0x4
  40acfc:	cmp	w0, #0x0
  40ad00:	b.eq	40ad58 <ferror@plt+0x8478>  // b.none
  40ad04:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ad08:	add	x0, x0, #0xe70
  40ad0c:	ldr	x0, [x0]
  40ad10:	cmp	x0, #0x0
  40ad14:	b.eq	40ad58 <ferror@plt+0x8478>  // b.none
  40ad18:	ldr	x0, [sp, #32]
  40ad1c:	cmp	x0, #0x0
  40ad20:	b.ne	40ad3c <ferror@plt+0x845c>  // b.any
  40ad24:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ad28:	add	x0, x0, #0xe70
  40ad2c:	ldr	x0, [x0]
  40ad30:	ldr	w1, [sp, #20]
  40ad34:	bl	40a568 <ferror@plt+0x7c88>
  40ad38:	b	40adac <ferror@plt+0x84cc>
  40ad3c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ad40:	add	x0, x0, #0xe70
  40ad44:	ldr	x0, [x0]
  40ad48:	ldr	w2, [sp, #20]
  40ad4c:	ldr	x1, [sp, #32]
  40ad50:	bl	40a7f8 <ferror@plt+0x7f18>
  40ad54:	b	40adac <ferror@plt+0x84cc>
  40ad58:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ad5c:	add	x0, x0, #0xe70
  40ad60:	ldr	x0, [x0]
  40ad64:	cmp	x0, #0x0
  40ad68:	b.ne	40adac <ferror@plt+0x84cc>  // b.any
  40ad6c:	ldr	w0, [sp, #44]
  40ad70:	and	w0, w0, #0x1
  40ad74:	cmp	w0, #0x0
  40ad78:	b.ne	40ad8c <ferror@plt+0x84ac>  // b.any
  40ad7c:	ldr	w0, [sp, #44]
  40ad80:	and	w0, w0, #0x4
  40ad84:	cmp	w0, #0x0
  40ad88:	b.eq	40adac <ferror@plt+0x84cc>  // b.none
  40ad8c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40ad90:	ldr	x0, [x0, #4016]
  40ad94:	ldr	x0, [x0]
  40ad98:	ldr	w3, [sp, #20]
  40ad9c:	ldr	x2, [sp, #24]
  40ada0:	ldr	w1, [sp, #40]
  40ada4:	bl	40bdf4 <ferror@plt+0x9514>
  40ada8:	b	40adac <ferror@plt+0x84cc>
  40adac:	nop
  40adb0:	ldp	x29, x30, [sp], #48
  40adb4:	ret
  40adb8:	stp	x29, x30, [sp, #-48]!
  40adbc:	mov	x29, sp
  40adc0:	str	w0, [sp, #44]
  40adc4:	str	w1, [sp, #40]
  40adc8:	str	x2, [sp, #32]
  40adcc:	str	x3, [sp, #24]
  40add0:	str	x4, [sp, #16]
  40add4:	ldr	w0, [sp, #44]
  40add8:	and	w0, w0, #0x2
  40addc:	cmp	w0, #0x0
  40ade0:	b.ne	40adf4 <ferror@plt+0x8514>  // b.any
  40ade4:	ldr	w0, [sp, #44]
  40ade8:	and	w0, w0, #0x4
  40adec:	cmp	w0, #0x0
  40adf0:	b.eq	40ae48 <ferror@plt+0x8568>  // b.none
  40adf4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40adf8:	add	x0, x0, #0xe70
  40adfc:	ldr	x0, [x0]
  40ae00:	cmp	x0, #0x0
  40ae04:	b.eq	40ae48 <ferror@plt+0x8568>  // b.none
  40ae08:	ldr	x0, [sp, #32]
  40ae0c:	cmp	x0, #0x0
  40ae10:	b.ne	40ae2c <ferror@plt+0x854c>  // b.any
  40ae14:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ae18:	add	x0, x0, #0xe70
  40ae1c:	ldr	x0, [x0]
  40ae20:	ldr	x1, [sp, #16]
  40ae24:	bl	40a598 <ferror@plt+0x7cb8>
  40ae28:	b	40ae9c <ferror@plt+0x85bc>
  40ae2c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ae30:	add	x0, x0, #0xe70
  40ae34:	ldr	x0, [x0]
  40ae38:	ldr	x2, [sp, #16]
  40ae3c:	ldr	x1, [sp, #32]
  40ae40:	bl	40a830 <ferror@plt+0x7f50>
  40ae44:	b	40ae9c <ferror@plt+0x85bc>
  40ae48:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ae4c:	add	x0, x0, #0xe70
  40ae50:	ldr	x0, [x0]
  40ae54:	cmp	x0, #0x0
  40ae58:	b.ne	40ae9c <ferror@plt+0x85bc>  // b.any
  40ae5c:	ldr	w0, [sp, #44]
  40ae60:	and	w0, w0, #0x1
  40ae64:	cmp	w0, #0x0
  40ae68:	b.ne	40ae7c <ferror@plt+0x859c>  // b.any
  40ae6c:	ldr	w0, [sp, #44]
  40ae70:	and	w0, w0, #0x4
  40ae74:	cmp	w0, #0x0
  40ae78:	b.eq	40ae9c <ferror@plt+0x85bc>  // b.none
  40ae7c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40ae80:	ldr	x0, [x0, #4016]
  40ae84:	ldr	x0, [x0]
  40ae88:	ldr	x3, [sp, #16]
  40ae8c:	ldr	x2, [sp, #24]
  40ae90:	ldr	w1, [sp, #40]
  40ae94:	bl	40bdf4 <ferror@plt+0x9514>
  40ae98:	b	40ae9c <ferror@plt+0x85bc>
  40ae9c:	nop
  40aea0:	ldp	x29, x30, [sp], #48
  40aea4:	ret
  40aea8:	stp	x29, x30, [sp, #-48]!
  40aeac:	mov	x29, sp
  40aeb0:	str	w0, [sp, #44]
  40aeb4:	str	w1, [sp, #40]
  40aeb8:	str	x2, [sp, #32]
  40aebc:	str	x3, [sp, #24]
  40aec0:	strb	w4, [sp, #23]
  40aec4:	ldr	w0, [sp, #44]
  40aec8:	and	w0, w0, #0x2
  40aecc:	cmp	w0, #0x0
  40aed0:	b.ne	40aee4 <ferror@plt+0x8604>  // b.any
  40aed4:	ldr	w0, [sp, #44]
  40aed8:	and	w0, w0, #0x4
  40aedc:	cmp	w0, #0x0
  40aee0:	b.eq	40af38 <ferror@plt+0x8658>  // b.none
  40aee4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40aee8:	add	x0, x0, #0xe70
  40aeec:	ldr	x0, [x0]
  40aef0:	cmp	x0, #0x0
  40aef4:	b.eq	40af38 <ferror@plt+0x8658>  // b.none
  40aef8:	ldr	x0, [sp, #32]
  40aefc:	cmp	x0, #0x0
  40af00:	b.ne	40af1c <ferror@plt+0x863c>  // b.any
  40af04:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40af08:	add	x0, x0, #0xe70
  40af0c:	ldr	x0, [x0]
  40af10:	ldrb	w1, [sp, #23]
  40af14:	bl	40a410 <ferror@plt+0x7b30>
  40af18:	b	40af90 <ferror@plt+0x86b0>
  40af1c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40af20:	add	x0, x0, #0xe70
  40af24:	ldr	x0, [x0]
  40af28:	ldrb	w2, [sp, #23]
  40af2c:	ldr	x1, [sp, #32]
  40af30:	bl	40a718 <ferror@plt+0x7e38>
  40af34:	b	40af90 <ferror@plt+0x86b0>
  40af38:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40af3c:	add	x0, x0, #0xe70
  40af40:	ldr	x0, [x0]
  40af44:	cmp	x0, #0x0
  40af48:	b.ne	40af90 <ferror@plt+0x86b0>  // b.any
  40af4c:	ldr	w0, [sp, #44]
  40af50:	and	w0, w0, #0x1
  40af54:	cmp	w0, #0x0
  40af58:	b.ne	40af6c <ferror@plt+0x868c>  // b.any
  40af5c:	ldr	w0, [sp, #44]
  40af60:	and	w0, w0, #0x4
  40af64:	cmp	w0, #0x0
  40af68:	b.eq	40af90 <ferror@plt+0x86b0>  // b.none
  40af6c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40af70:	ldr	x0, [x0, #4016]
  40af74:	ldr	x0, [x0]
  40af78:	ldrb	w1, [sp, #23]
  40af7c:	mov	w3, w1
  40af80:	ldr	x2, [sp, #24]
  40af84:	ldr	w1, [sp, #40]
  40af88:	bl	40bdf4 <ferror@plt+0x9514>
  40af8c:	b	40af90 <ferror@plt+0x86b0>
  40af90:	nop
  40af94:	ldp	x29, x30, [sp], #48
  40af98:	ret
  40af9c:	stp	x29, x30, [sp, #-48]!
  40afa0:	mov	x29, sp
  40afa4:	str	w0, [sp, #44]
  40afa8:	str	w1, [sp, #40]
  40afac:	str	x2, [sp, #32]
  40afb0:	str	x3, [sp, #24]
  40afb4:	strh	w4, [sp, #22]
  40afb8:	ldr	w0, [sp, #44]
  40afbc:	and	w0, w0, #0x2
  40afc0:	cmp	w0, #0x0
  40afc4:	b.ne	40afd8 <ferror@plt+0x86f8>  // b.any
  40afc8:	ldr	w0, [sp, #44]
  40afcc:	and	w0, w0, #0x4
  40afd0:	cmp	w0, #0x0
  40afd4:	b.eq	40b02c <ferror@plt+0x874c>  // b.none
  40afd8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40afdc:	add	x0, x0, #0xe70
  40afe0:	ldr	x0, [x0]
  40afe4:	cmp	x0, #0x0
  40afe8:	b.eq	40b02c <ferror@plt+0x874c>  // b.none
  40afec:	ldr	x0, [sp, #32]
  40aff0:	cmp	x0, #0x0
  40aff4:	b.ne	40b010 <ferror@plt+0x8730>  // b.any
  40aff8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40affc:	add	x0, x0, #0xe70
  40b000:	ldr	x0, [x0]
  40b004:	ldrh	w1, [sp, #22]
  40b008:	bl	40a444 <ferror@plt+0x7b64>
  40b00c:	b	40b084 <ferror@plt+0x87a4>
  40b010:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b014:	add	x0, x0, #0xe70
  40b018:	ldr	x0, [x0]
  40b01c:	ldrh	w2, [sp, #22]
  40b020:	ldr	x1, [sp, #32]
  40b024:	bl	40a750 <ferror@plt+0x7e70>
  40b028:	b	40b084 <ferror@plt+0x87a4>
  40b02c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b030:	add	x0, x0, #0xe70
  40b034:	ldr	x0, [x0]
  40b038:	cmp	x0, #0x0
  40b03c:	b.ne	40b084 <ferror@plt+0x87a4>  // b.any
  40b040:	ldr	w0, [sp, #44]
  40b044:	and	w0, w0, #0x1
  40b048:	cmp	w0, #0x0
  40b04c:	b.ne	40b060 <ferror@plt+0x8780>  // b.any
  40b050:	ldr	w0, [sp, #44]
  40b054:	and	w0, w0, #0x4
  40b058:	cmp	w0, #0x0
  40b05c:	b.eq	40b084 <ferror@plt+0x87a4>  // b.none
  40b060:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b064:	ldr	x0, [x0, #4016]
  40b068:	ldr	x0, [x0]
  40b06c:	ldrh	w1, [sp, #22]
  40b070:	mov	w3, w1
  40b074:	ldr	x2, [sp, #24]
  40b078:	ldr	w1, [sp, #40]
  40b07c:	bl	40bdf4 <ferror@plt+0x9514>
  40b080:	b	40b084 <ferror@plt+0x87a4>
  40b084:	nop
  40b088:	ldp	x29, x30, [sp], #48
  40b08c:	ret
  40b090:	stp	x29, x30, [sp, #-48]!
  40b094:	mov	x29, sp
  40b098:	str	w0, [sp, #44]
  40b09c:	str	w1, [sp, #40]
  40b0a0:	str	x2, [sp, #32]
  40b0a4:	str	x3, [sp, #24]
  40b0a8:	str	w4, [sp, #20]
  40b0ac:	ldr	w0, [sp, #44]
  40b0b0:	and	w0, w0, #0x2
  40b0b4:	cmp	w0, #0x0
  40b0b8:	b.ne	40b0cc <ferror@plt+0x87ec>  // b.any
  40b0bc:	ldr	w0, [sp, #44]
  40b0c0:	and	w0, w0, #0x4
  40b0c4:	cmp	w0, #0x0
  40b0c8:	b.eq	40b120 <ferror@plt+0x8840>  // b.none
  40b0cc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b0d0:	add	x0, x0, #0xe70
  40b0d4:	ldr	x0, [x0]
  40b0d8:	cmp	x0, #0x0
  40b0dc:	b.eq	40b120 <ferror@plt+0x8840>  // b.none
  40b0e0:	ldr	x0, [sp, #32]
  40b0e4:	cmp	x0, #0x0
  40b0e8:	b.ne	40b104 <ferror@plt+0x8824>  // b.any
  40b0ec:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b0f0:	add	x0, x0, #0xe70
  40b0f4:	ldr	x0, [x0]
  40b0f8:	ldr	w1, [sp, #20]
  40b0fc:	bl	40a478 <ferror@plt+0x7b98>
  40b100:	b	40b174 <ferror@plt+0x8894>
  40b104:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b108:	add	x0, x0, #0xe70
  40b10c:	ldr	x0, [x0]
  40b110:	ldr	w2, [sp, #20]
  40b114:	ldr	x1, [sp, #32]
  40b118:	bl	40a670 <ferror@plt+0x7d90>
  40b11c:	b	40b174 <ferror@plt+0x8894>
  40b120:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b124:	add	x0, x0, #0xe70
  40b128:	ldr	x0, [x0]
  40b12c:	cmp	x0, #0x0
  40b130:	b.ne	40b174 <ferror@plt+0x8894>  // b.any
  40b134:	ldr	w0, [sp, #44]
  40b138:	and	w0, w0, #0x1
  40b13c:	cmp	w0, #0x0
  40b140:	b.ne	40b154 <ferror@plt+0x8874>  // b.any
  40b144:	ldr	w0, [sp, #44]
  40b148:	and	w0, w0, #0x4
  40b14c:	cmp	w0, #0x0
  40b150:	b.eq	40b174 <ferror@plt+0x8894>  // b.none
  40b154:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b158:	ldr	x0, [x0, #4016]
  40b15c:	ldr	x0, [x0]
  40b160:	ldr	w3, [sp, #20]
  40b164:	ldr	x2, [sp, #24]
  40b168:	ldr	w1, [sp, #40]
  40b16c:	bl	40bdf4 <ferror@plt+0x9514>
  40b170:	b	40b174 <ferror@plt+0x8894>
  40b174:	nop
  40b178:	ldp	x29, x30, [sp], #48
  40b17c:	ret
  40b180:	stp	x29, x30, [sp, #-48]!
  40b184:	mov	x29, sp
  40b188:	str	w0, [sp, #44]
  40b18c:	str	w1, [sp, #40]
  40b190:	str	x2, [sp, #32]
  40b194:	str	x3, [sp, #24]
  40b198:	str	x4, [sp, #16]
  40b19c:	ldr	w0, [sp, #44]
  40b1a0:	and	w0, w0, #0x2
  40b1a4:	cmp	w0, #0x0
  40b1a8:	b.ne	40b1bc <ferror@plt+0x88dc>  // b.any
  40b1ac:	ldr	w0, [sp, #44]
  40b1b0:	and	w0, w0, #0x4
  40b1b4:	cmp	w0, #0x0
  40b1b8:	b.eq	40b210 <ferror@plt+0x8930>  // b.none
  40b1bc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b1c0:	add	x0, x0, #0xe70
  40b1c4:	ldr	x0, [x0]
  40b1c8:	cmp	x0, #0x0
  40b1cc:	b.eq	40b210 <ferror@plt+0x8930>  // b.none
  40b1d0:	ldr	x0, [sp, #32]
  40b1d4:	cmp	x0, #0x0
  40b1d8:	b.ne	40b1f4 <ferror@plt+0x8914>  // b.any
  40b1dc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b1e0:	add	x0, x0, #0xe70
  40b1e4:	ldr	x0, [x0]
  40b1e8:	ldr	x1, [sp, #16]
  40b1ec:	bl	40a4a8 <ferror@plt+0x7bc8>
  40b1f0:	b	40b264 <ferror@plt+0x8984>
  40b1f4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b1f8:	add	x0, x0, #0xe70
  40b1fc:	ldr	x0, [x0]
  40b200:	ldr	x2, [sp, #16]
  40b204:	ldr	x1, [sp, #32]
  40b208:	bl	40a6a8 <ferror@plt+0x7dc8>
  40b20c:	b	40b264 <ferror@plt+0x8984>
  40b210:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b214:	add	x0, x0, #0xe70
  40b218:	ldr	x0, [x0]
  40b21c:	cmp	x0, #0x0
  40b220:	b.ne	40b264 <ferror@plt+0x8984>  // b.any
  40b224:	ldr	w0, [sp, #44]
  40b228:	and	w0, w0, #0x1
  40b22c:	cmp	w0, #0x0
  40b230:	b.ne	40b244 <ferror@plt+0x8964>  // b.any
  40b234:	ldr	w0, [sp, #44]
  40b238:	and	w0, w0, #0x4
  40b23c:	cmp	w0, #0x0
  40b240:	b.eq	40b264 <ferror@plt+0x8984>  // b.none
  40b244:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b248:	ldr	x0, [x0, #4016]
  40b24c:	ldr	x0, [x0]
  40b250:	ldr	x3, [sp, #16]
  40b254:	ldr	x2, [sp, #24]
  40b258:	ldr	w1, [sp, #40]
  40b25c:	bl	40bdf4 <ferror@plt+0x9514>
  40b260:	b	40b264 <ferror@plt+0x8984>
  40b264:	nop
  40b268:	ldp	x29, x30, [sp], #48
  40b26c:	ret
  40b270:	stp	x29, x30, [sp, #-48]!
  40b274:	mov	x29, sp
  40b278:	str	w0, [sp, #44]
  40b27c:	str	w1, [sp, #40]
  40b280:	str	x2, [sp, #32]
  40b284:	str	x3, [sp, #24]
  40b288:	str	x4, [sp, #16]
  40b28c:	ldr	w0, [sp, #44]
  40b290:	and	w0, w0, #0x2
  40b294:	cmp	w0, #0x0
  40b298:	b.ne	40b2ac <ferror@plt+0x89cc>  // b.any
  40b29c:	ldr	w0, [sp, #44]
  40b2a0:	and	w0, w0, #0x4
  40b2a4:	cmp	w0, #0x0
  40b2a8:	b.eq	40b300 <ferror@plt+0x8a20>  // b.none
  40b2ac:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b2b0:	add	x0, x0, #0xe70
  40b2b4:	ldr	x0, [x0]
  40b2b8:	cmp	x0, #0x0
  40b2bc:	b.eq	40b300 <ferror@plt+0x8a20>  // b.none
  40b2c0:	ldr	x0, [sp, #32]
  40b2c4:	cmp	x0, #0x0
  40b2c8:	b.ne	40b2e4 <ferror@plt+0x8a04>  // b.any
  40b2cc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b2d0:	add	x0, x0, #0xe70
  40b2d4:	ldr	x0, [x0]
  40b2d8:	ldr	x1, [sp, #16]
  40b2dc:	bl	40a508 <ferror@plt+0x7c28>
  40b2e0:	b	40b354 <ferror@plt+0x8a74>
  40b2e4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b2e8:	add	x0, x0, #0xe70
  40b2ec:	ldr	x0, [x0]
  40b2f0:	ldr	x2, [sp, #16]
  40b2f4:	ldr	x1, [sp, #32]
  40b2f8:	bl	40a788 <ferror@plt+0x7ea8>
  40b2fc:	b	40b354 <ferror@plt+0x8a74>
  40b300:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b304:	add	x0, x0, #0xe70
  40b308:	ldr	x0, [x0]
  40b30c:	cmp	x0, #0x0
  40b310:	b.ne	40b354 <ferror@plt+0x8a74>  // b.any
  40b314:	ldr	w0, [sp, #44]
  40b318:	and	w0, w0, #0x1
  40b31c:	cmp	w0, #0x0
  40b320:	b.ne	40b334 <ferror@plt+0x8a54>  // b.any
  40b324:	ldr	w0, [sp, #44]
  40b328:	and	w0, w0, #0x4
  40b32c:	cmp	w0, #0x0
  40b330:	b.eq	40b354 <ferror@plt+0x8a74>  // b.none
  40b334:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b338:	ldr	x0, [x0, #4016]
  40b33c:	ldr	x0, [x0]
  40b340:	ldr	x3, [sp, #16]
  40b344:	ldr	x2, [sp, #24]
  40b348:	ldr	w1, [sp, #40]
  40b34c:	bl	40bdf4 <ferror@plt+0x9514>
  40b350:	b	40b354 <ferror@plt+0x8a74>
  40b354:	nop
  40b358:	ldp	x29, x30, [sp], #48
  40b35c:	ret
  40b360:	stp	x29, x30, [sp, #-48]!
  40b364:	mov	x29, sp
  40b368:	str	w0, [sp, #44]
  40b36c:	str	w1, [sp, #40]
  40b370:	str	x2, [sp, #32]
  40b374:	str	x3, [sp, #24]
  40b378:	str	x4, [sp, #16]
  40b37c:	ldr	w0, [sp, #44]
  40b380:	and	w0, w0, #0x2
  40b384:	cmp	w0, #0x0
  40b388:	b.ne	40b39c <ferror@plt+0x8abc>  // b.any
  40b38c:	ldr	w0, [sp, #44]
  40b390:	and	w0, w0, #0x4
  40b394:	cmp	w0, #0x0
  40b398:	b.eq	40b3f0 <ferror@plt+0x8b10>  // b.none
  40b39c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b3a0:	add	x0, x0, #0xe70
  40b3a4:	ldr	x0, [x0]
  40b3a8:	cmp	x0, #0x0
  40b3ac:	b.eq	40b3f0 <ferror@plt+0x8b10>  // b.none
  40b3b0:	ldr	x0, [sp, #32]
  40b3b4:	cmp	x0, #0x0
  40b3b8:	b.ne	40b3d4 <ferror@plt+0x8af4>  // b.any
  40b3bc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b3c0:	add	x0, x0, #0xe70
  40b3c4:	ldr	x0, [x0]
  40b3c8:	ldr	x1, [sp, #16]
  40b3cc:	bl	40a538 <ferror@plt+0x7c58>
  40b3d0:	b	40b444 <ferror@plt+0x8b64>
  40b3d4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b3d8:	add	x0, x0, #0xe70
  40b3dc:	ldr	x0, [x0]
  40b3e0:	ldr	x2, [sp, #16]
  40b3e4:	ldr	x1, [sp, #32]
  40b3e8:	bl	40a7c0 <ferror@plt+0x7ee0>
  40b3ec:	b	40b444 <ferror@plt+0x8b64>
  40b3f0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b3f4:	add	x0, x0, #0xe70
  40b3f8:	ldr	x0, [x0]
  40b3fc:	cmp	x0, #0x0
  40b400:	b.ne	40b444 <ferror@plt+0x8b64>  // b.any
  40b404:	ldr	w0, [sp, #44]
  40b408:	and	w0, w0, #0x1
  40b40c:	cmp	w0, #0x0
  40b410:	b.ne	40b424 <ferror@plt+0x8b44>  // b.any
  40b414:	ldr	w0, [sp, #44]
  40b418:	and	w0, w0, #0x4
  40b41c:	cmp	w0, #0x0
  40b420:	b.eq	40b444 <ferror@plt+0x8b64>  // b.none
  40b424:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b428:	ldr	x0, [x0, #4016]
  40b42c:	ldr	x0, [x0]
  40b430:	ldr	x3, [sp, #16]
  40b434:	ldr	x2, [sp, #24]
  40b438:	ldr	w1, [sp, #40]
  40b43c:	bl	40bdf4 <ferror@plt+0x9514>
  40b440:	b	40b444 <ferror@plt+0x8b64>
  40b444:	nop
  40b448:	ldp	x29, x30, [sp], #48
  40b44c:	ret
  40b450:	stp	x29, x30, [sp, #-48]!
  40b454:	mov	x29, sp
  40b458:	str	w0, [sp, #44]
  40b45c:	str	w1, [sp, #40]
  40b460:	str	x2, [sp, #32]
  40b464:	str	x3, [sp, #24]
  40b468:	str	d0, [sp, #16]
  40b46c:	ldr	w0, [sp, #44]
  40b470:	and	w0, w0, #0x2
  40b474:	cmp	w0, #0x0
  40b478:	b.ne	40b48c <ferror@plt+0x8bac>  // b.any
  40b47c:	ldr	w0, [sp, #44]
  40b480:	and	w0, w0, #0x4
  40b484:	cmp	w0, #0x0
  40b488:	b.eq	40b4e0 <ferror@plt+0x8c00>  // b.none
  40b48c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b490:	add	x0, x0, #0xe70
  40b494:	ldr	x0, [x0]
  40b498:	cmp	x0, #0x0
  40b49c:	b.eq	40b4e0 <ferror@plt+0x8c00>  // b.none
  40b4a0:	ldr	x0, [sp, #32]
  40b4a4:	cmp	x0, #0x0
  40b4a8:	b.ne	40b4c4 <ferror@plt+0x8be4>  // b.any
  40b4ac:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b4b0:	add	x0, x0, #0xe70
  40b4b4:	ldr	x0, [x0]
  40b4b8:	ldr	d0, [sp, #16]
  40b4bc:	bl	40a3e0 <ferror@plt+0x7b00>
  40b4c0:	b	40b534 <ferror@plt+0x8c54>
  40b4c4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b4c8:	add	x0, x0, #0xe70
  40b4cc:	ldr	x0, [x0]
  40b4d0:	ldr	d0, [sp, #16]
  40b4d4:	ldr	x1, [sp, #32]
  40b4d8:	bl	40a638 <ferror@plt+0x7d58>
  40b4dc:	b	40b534 <ferror@plt+0x8c54>
  40b4e0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b4e4:	add	x0, x0, #0xe70
  40b4e8:	ldr	x0, [x0]
  40b4ec:	cmp	x0, #0x0
  40b4f0:	b.ne	40b534 <ferror@plt+0x8c54>  // b.any
  40b4f4:	ldr	w0, [sp, #44]
  40b4f8:	and	w0, w0, #0x1
  40b4fc:	cmp	w0, #0x0
  40b500:	b.ne	40b514 <ferror@plt+0x8c34>  // b.any
  40b504:	ldr	w0, [sp, #44]
  40b508:	and	w0, w0, #0x4
  40b50c:	cmp	w0, #0x0
  40b510:	b.eq	40b534 <ferror@plt+0x8c54>  // b.none
  40b514:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b518:	ldr	x0, [x0, #4016]
  40b51c:	ldr	x0, [x0]
  40b520:	ldr	d0, [sp, #16]
  40b524:	ldr	x2, [sp, #24]
  40b528:	ldr	w1, [sp, #40]
  40b52c:	bl	40bdf4 <ferror@plt+0x9514>
  40b530:	b	40b534 <ferror@plt+0x8c54>
  40b534:	nop
  40b538:	ldp	x29, x30, [sp], #48
  40b53c:	ret
  40b540:	stp	x29, x30, [sp, #-96]!
  40b544:	mov	x29, sp
  40b548:	str	x0, [sp, #24]
  40b54c:	str	w1, [sp, #20]
  40b550:	add	x4, sp, #0x20
  40b554:	ldr	x3, [sp, #24]
  40b558:	adrp	x0, 410000 <ferror@plt+0xd720>
  40b55c:	add	x2, x0, #0x728
  40b560:	mov	x1, #0x40                  	// #64
  40b564:	mov	x0, x4
  40b568:	bl	402360 <snprintf@plt>
  40b56c:	add	x0, sp, #0x20
  40b570:	ldr	w3, [sp, #20]
  40b574:	mov	x2, x0
  40b578:	ldr	x1, [sp, #24]
  40b57c:	mov	w0, #0x4                   	// #4
  40b580:	bl	40a8d4 <ferror@plt+0x7ff4>
  40b584:	nop
  40b588:	ldp	x29, x30, [sp], #96
  40b58c:	ret
  40b590:	stp	x29, x30, [sp, #-96]!
  40b594:	mov	x29, sp
  40b598:	str	x0, [sp, #24]
  40b59c:	str	x1, [sp, #16]
  40b5a0:	add	x4, sp, #0x20
  40b5a4:	ldr	x3, [sp, #24]
  40b5a8:	adrp	x0, 410000 <ferror@plt+0xd720>
  40b5ac:	add	x2, x0, #0x730
  40b5b0:	mov	x1, #0x40                  	// #64
  40b5b4:	mov	x0, x4
  40b5b8:	bl	402360 <snprintf@plt>
  40b5bc:	add	x0, sp, #0x20
  40b5c0:	ldr	x3, [sp, #16]
  40b5c4:	mov	x2, x0
  40b5c8:	ldr	x1, [sp, #24]
  40b5cc:	mov	w0, #0x4                   	// #4
  40b5d0:	bl	40a898 <ferror@plt+0x7fb8>
  40b5d4:	nop
  40b5d8:	ldp	x29, x30, [sp], #96
  40b5dc:	ret
  40b5e0:	stp	x29, x30, [sp, #-48]!
  40b5e4:	mov	x29, sp
  40b5e8:	str	w0, [sp, #44]
  40b5ec:	str	w1, [sp, #40]
  40b5f0:	str	x2, [sp, #32]
  40b5f4:	str	x3, [sp, #24]
  40b5f8:	str	x4, [sp, #16]
  40b5fc:	ldr	w0, [sp, #44]
  40b600:	and	w0, w0, #0x2
  40b604:	cmp	w0, #0x0
  40b608:	b.ne	40b61c <ferror@plt+0x8d3c>  // b.any
  40b60c:	ldr	w0, [sp, #44]
  40b610:	and	w0, w0, #0x4
  40b614:	cmp	w0, #0x0
  40b618:	b.eq	40b6b0 <ferror@plt+0x8dd0>  // b.none
  40b61c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b620:	add	x0, x0, #0xe70
  40b624:	ldr	x0, [x0]
  40b628:	cmp	x0, #0x0
  40b62c:	b.eq	40b6b0 <ferror@plt+0x8dd0>  // b.none
  40b630:	ldr	x0, [sp, #32]
  40b634:	cmp	x0, #0x0
  40b638:	b.eq	40b660 <ferror@plt+0x8d80>  // b.none
  40b63c:	ldr	x0, [sp, #16]
  40b640:	cmp	x0, #0x0
  40b644:	b.ne	40b660 <ferror@plt+0x8d80>  // b.any
  40b648:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b64c:	add	x0, x0, #0xe70
  40b650:	ldr	x0, [x0]
  40b654:	ldr	x1, [sp, #32]
  40b658:	bl	40a118 <ferror@plt+0x7838>
  40b65c:	b	40b6ac <ferror@plt+0x8dcc>
  40b660:	ldr	x0, [sp, #32]
  40b664:	cmp	x0, #0x0
  40b668:	b.ne	40b690 <ferror@plt+0x8db0>  // b.any
  40b66c:	ldr	x0, [sp, #16]
  40b670:	cmp	x0, #0x0
  40b674:	b.eq	40b690 <ferror@plt+0x8db0>  // b.none
  40b678:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b67c:	add	x0, x0, #0xe70
  40b680:	ldr	x0, [x0]
  40b684:	ldr	x1, [sp, #16]
  40b688:	bl	40a338 <ferror@plt+0x7a58>
  40b68c:	b	40b6ac <ferror@plt+0x8dcc>
  40b690:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b694:	add	x0, x0, #0xe70
  40b698:	ldr	x0, [x0]
  40b69c:	ldr	x2, [sp, #16]
  40b6a0:	ldr	x1, [sp, #32]
  40b6a4:	bl	40a5c8 <ferror@plt+0x7ce8>
  40b6a8:	b	40b704 <ferror@plt+0x8e24>
  40b6ac:	b	40b704 <ferror@plt+0x8e24>
  40b6b0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b6b4:	add	x0, x0, #0xe70
  40b6b8:	ldr	x0, [x0]
  40b6bc:	cmp	x0, #0x0
  40b6c0:	b.ne	40b704 <ferror@plt+0x8e24>  // b.any
  40b6c4:	ldr	w0, [sp, #44]
  40b6c8:	and	w0, w0, #0x1
  40b6cc:	cmp	w0, #0x0
  40b6d0:	b.ne	40b6e4 <ferror@plt+0x8e04>  // b.any
  40b6d4:	ldr	w0, [sp, #44]
  40b6d8:	and	w0, w0, #0x4
  40b6dc:	cmp	w0, #0x0
  40b6e0:	b.eq	40b704 <ferror@plt+0x8e24>  // b.none
  40b6e4:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b6e8:	ldr	x0, [x0, #4016]
  40b6ec:	ldr	x0, [x0]
  40b6f0:	ldr	x3, [sp, #16]
  40b6f4:	ldr	x2, [sp, #24]
  40b6f8:	ldr	w1, [sp, #40]
  40b6fc:	bl	40bdf4 <ferror@plt+0x9514>
  40b700:	b	40b704 <ferror@plt+0x8e24>
  40b704:	nop
  40b708:	ldp	x29, x30, [sp], #48
  40b70c:	ret
  40b710:	stp	x29, x30, [sp, #-48]!
  40b714:	mov	x29, sp
  40b718:	str	w0, [sp, #44]
  40b71c:	str	w1, [sp, #40]
  40b720:	str	x2, [sp, #32]
  40b724:	str	x3, [sp, #24]
  40b728:	strb	w4, [sp, #23]
  40b72c:	ldr	w0, [sp, #44]
  40b730:	and	w0, w0, #0x2
  40b734:	cmp	w0, #0x0
  40b738:	b.ne	40b74c <ferror@plt+0x8e6c>  // b.any
  40b73c:	ldr	w0, [sp, #44]
  40b740:	and	w0, w0, #0x4
  40b744:	cmp	w0, #0x0
  40b748:	b.eq	40b7a0 <ferror@plt+0x8ec0>  // b.none
  40b74c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b750:	add	x0, x0, #0xe70
  40b754:	ldr	x0, [x0]
  40b758:	cmp	x0, #0x0
  40b75c:	b.eq	40b7a0 <ferror@plt+0x8ec0>  // b.none
  40b760:	ldr	x0, [sp, #32]
  40b764:	cmp	x0, #0x0
  40b768:	b.eq	40b788 <ferror@plt+0x8ea8>  // b.none
  40b76c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b770:	add	x0, x0, #0xe70
  40b774:	ldr	x0, [x0]
  40b778:	ldrb	w2, [sp, #23]
  40b77c:	ldr	x1, [sp, #32]
  40b780:	bl	40a600 <ferror@plt+0x7d20>
  40b784:	b	40b818 <ferror@plt+0x8f38>
  40b788:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b78c:	add	x0, x0, #0xe70
  40b790:	ldr	x0, [x0]
  40b794:	ldrb	w1, [sp, #23]
  40b798:	bl	40a368 <ferror@plt+0x7a88>
  40b79c:	b	40b818 <ferror@plt+0x8f38>
  40b7a0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b7a4:	add	x0, x0, #0xe70
  40b7a8:	ldr	x0, [x0]
  40b7ac:	cmp	x0, #0x0
  40b7b0:	b.ne	40b818 <ferror@plt+0x8f38>  // b.any
  40b7b4:	ldr	w0, [sp, #44]
  40b7b8:	and	w0, w0, #0x1
  40b7bc:	cmp	w0, #0x0
  40b7c0:	b.ne	40b7d4 <ferror@plt+0x8ef4>  // b.any
  40b7c4:	ldr	w0, [sp, #44]
  40b7c8:	and	w0, w0, #0x4
  40b7cc:	cmp	w0, #0x0
  40b7d0:	b.eq	40b818 <ferror@plt+0x8f38>  // b.none
  40b7d4:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b7d8:	ldr	x0, [x0, #4016]
  40b7dc:	ldr	x4, [x0]
  40b7e0:	ldrb	w0, [sp, #23]
  40b7e4:	cmp	w0, #0x0
  40b7e8:	b.eq	40b7f8 <ferror@plt+0x8f18>  // b.none
  40b7ec:	adrp	x0, 410000 <ferror@plt+0xd720>
  40b7f0:	add	x0, x0, #0x738
  40b7f4:	b	40b800 <ferror@plt+0x8f20>
  40b7f8:	adrp	x0, 410000 <ferror@plt+0xd720>
  40b7fc:	add	x0, x0, #0x740
  40b800:	mov	x3, x0
  40b804:	ldr	x2, [sp, #24]
  40b808:	ldr	w1, [sp, #40]
  40b80c:	mov	x0, x4
  40b810:	bl	40bdf4 <ferror@plt+0x9514>
  40b814:	b	40b818 <ferror@plt+0x8f38>
  40b818:	nop
  40b81c:	ldp	x29, x30, [sp], #48
  40b820:	ret
  40b824:	stp	x29, x30, [sp, #-112]!
  40b828:	mov	x29, sp
  40b82c:	str	w0, [sp, #44]
  40b830:	str	w1, [sp, #40]
  40b834:	str	x2, [sp, #32]
  40b838:	str	x3, [sp, #24]
  40b83c:	str	x4, [sp, #16]
  40b840:	ldr	w0, [sp, #44]
  40b844:	and	w0, w0, #0x2
  40b848:	cmp	w0, #0x0
  40b84c:	b.ne	40b860 <ferror@plt+0x8f80>  // b.any
  40b850:	ldr	w0, [sp, #44]
  40b854:	and	w0, w0, #0x4
  40b858:	cmp	w0, #0x0
  40b85c:	b.eq	40b8b0 <ferror@plt+0x8fd0>  // b.none
  40b860:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b864:	add	x0, x0, #0xe70
  40b868:	ldr	x0, [x0]
  40b86c:	cmp	x0, #0x0
  40b870:	b.eq	40b8b0 <ferror@plt+0x8fd0>  // b.none
  40b874:	add	x4, sp, #0x30
  40b878:	ldr	x3, [sp, #16]
  40b87c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40b880:	add	x2, x0, #0x748
  40b884:	mov	x1, #0x40                  	// #64
  40b888:	mov	x0, x4
  40b88c:	bl	402360 <snprintf@plt>
  40b890:	add	x0, sp, #0x30
  40b894:	mov	x3, x0
  40b898:	mov	x2, #0x0                   	// #0
  40b89c:	ldr	x1, [sp, #32]
  40b8a0:	mov	w0, #0x2                   	// #2
  40b8a4:	bl	40a898 <ferror@plt+0x7fb8>
  40b8a8:	nop
  40b8ac:	b	40b900 <ferror@plt+0x9020>
  40b8b0:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b8b4:	add	x0, x0, #0xe70
  40b8b8:	ldr	x0, [x0]
  40b8bc:	cmp	x0, #0x0
  40b8c0:	b.ne	40b900 <ferror@plt+0x9020>  // b.any
  40b8c4:	ldr	w0, [sp, #44]
  40b8c8:	and	w0, w0, #0x1
  40b8cc:	cmp	w0, #0x0
  40b8d0:	b.ne	40b8e4 <ferror@plt+0x9004>  // b.any
  40b8d4:	ldr	w0, [sp, #44]
  40b8d8:	and	w0, w0, #0x4
  40b8dc:	cmp	w0, #0x0
  40b8e0:	b.eq	40b900 <ferror@plt+0x9020>  // b.none
  40b8e4:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b8e8:	ldr	x0, [x0, #4016]
  40b8ec:	ldr	x0, [x0]
  40b8f0:	ldr	x3, [sp, #16]
  40b8f4:	ldr	x2, [sp, #24]
  40b8f8:	ldr	w1, [sp, #40]
  40b8fc:	bl	40bdf4 <ferror@plt+0x9514>
  40b900:	nop
  40b904:	ldp	x29, x30, [sp], #112
  40b908:	ret
  40b90c:	stp	x29, x30, [sp, #-112]!
  40b910:	mov	x29, sp
  40b914:	str	w0, [sp, #44]
  40b918:	str	w1, [sp, #40]
  40b91c:	str	x2, [sp, #32]
  40b920:	str	x3, [sp, #24]
  40b924:	str	w4, [sp, #20]
  40b928:	ldr	w0, [sp, #44]
  40b92c:	and	w0, w0, #0x2
  40b930:	cmp	w0, #0x0
  40b934:	b.ne	40b948 <ferror@plt+0x9068>  // b.any
  40b938:	ldr	w0, [sp, #44]
  40b93c:	and	w0, w0, #0x4
  40b940:	cmp	w0, #0x0
  40b944:	b.eq	40b9bc <ferror@plt+0x90dc>  // b.none
  40b948:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b94c:	add	x0, x0, #0xe70
  40b950:	ldr	x0, [x0]
  40b954:	cmp	x0, #0x0
  40b958:	b.eq	40b9bc <ferror@plt+0x90dc>  // b.none
  40b95c:	add	x4, sp, #0x30
  40b960:	ldr	w3, [sp, #20]
  40b964:	adrp	x0, 410000 <ferror@plt+0xd720>
  40b968:	add	x2, x0, #0x750
  40b96c:	mov	x1, #0x40                  	// #64
  40b970:	mov	x0, x4
  40b974:	bl	402360 <snprintf@plt>
  40b978:	ldr	x0, [sp, #32]
  40b97c:	cmp	x0, #0x0
  40b980:	b.eq	40b9a4 <ferror@plt+0x90c4>  // b.none
  40b984:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b988:	add	x0, x0, #0xe70
  40b98c:	ldr	x0, [x0]
  40b990:	add	x1, sp, #0x30
  40b994:	mov	x2, x1
  40b998:	ldr	x1, [sp, #32]
  40b99c:	bl	40a5c8 <ferror@plt+0x7ce8>
  40b9a0:	b	40ba10 <ferror@plt+0x9130>
  40b9a4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b9a8:	add	x0, x0, #0xe70
  40b9ac:	ldr	x0, [x0]
  40b9b0:	add	x1, sp, #0x30
  40b9b4:	bl	40a338 <ferror@plt+0x7a58>
  40b9b8:	b	40ba10 <ferror@plt+0x9130>
  40b9bc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40b9c0:	add	x0, x0, #0xe70
  40b9c4:	ldr	x0, [x0]
  40b9c8:	cmp	x0, #0x0
  40b9cc:	b.ne	40ba10 <ferror@plt+0x9130>  // b.any
  40b9d0:	ldr	w0, [sp, #44]
  40b9d4:	and	w0, w0, #0x1
  40b9d8:	cmp	w0, #0x0
  40b9dc:	b.ne	40b9f0 <ferror@plt+0x9110>  // b.any
  40b9e0:	ldr	w0, [sp, #44]
  40b9e4:	and	w0, w0, #0x4
  40b9e8:	cmp	w0, #0x0
  40b9ec:	b.eq	40ba10 <ferror@plt+0x9130>  // b.none
  40b9f0:	adrp	x0, 423000 <ferror@plt+0x20720>
  40b9f4:	ldr	x0, [x0, #4016]
  40b9f8:	ldr	x0, [x0]
  40b9fc:	ldr	w3, [sp, #20]
  40ba00:	ldr	x2, [sp, #24]
  40ba04:	ldr	w1, [sp, #40]
  40ba08:	bl	40bdf4 <ferror@plt+0x9514>
  40ba0c:	b	40ba10 <ferror@plt+0x9130>
  40ba10:	nop
  40ba14:	ldp	x29, x30, [sp], #112
  40ba18:	ret
  40ba1c:	stp	x29, x30, [sp, #-48]!
  40ba20:	mov	x29, sp
  40ba24:	str	w0, [sp, #44]
  40ba28:	str	w1, [sp, #40]
  40ba2c:	str	x2, [sp, #32]
  40ba30:	str	x3, [sp, #24]
  40ba34:	str	x4, [sp, #16]
  40ba38:	ldr	w0, [sp, #44]
  40ba3c:	and	w0, w0, #0x2
  40ba40:	cmp	w0, #0x0
  40ba44:	b.ne	40ba58 <ferror@plt+0x9178>  // b.any
  40ba48:	ldr	w0, [sp, #44]
  40ba4c:	and	w0, w0, #0x4
  40ba50:	cmp	w0, #0x0
  40ba54:	b.eq	40baa4 <ferror@plt+0x91c4>  // b.none
  40ba58:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ba5c:	add	x0, x0, #0xe70
  40ba60:	ldr	x0, [x0]
  40ba64:	cmp	x0, #0x0
  40ba68:	b.eq	40baa4 <ferror@plt+0x91c4>  // b.none
  40ba6c:	ldr	x0, [sp, #32]
  40ba70:	cmp	x0, #0x0
  40ba74:	b.eq	40ba90 <ferror@plt+0x91b0>  // b.none
  40ba78:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ba7c:	add	x0, x0, #0xe70
  40ba80:	ldr	x0, [x0]
  40ba84:	ldr	x1, [sp, #32]
  40ba88:	bl	40a868 <ferror@plt+0x7f88>
  40ba8c:	b	40baf8 <ferror@plt+0x9218>
  40ba90:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40ba94:	add	x0, x0, #0xe70
  40ba98:	ldr	x0, [x0]
  40ba9c:	bl	40a3b8 <ferror@plt+0x7ad8>
  40baa0:	b	40baf8 <ferror@plt+0x9218>
  40baa4:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40baa8:	add	x0, x0, #0xe70
  40baac:	ldr	x0, [x0]
  40bab0:	cmp	x0, #0x0
  40bab4:	b.ne	40baf8 <ferror@plt+0x9218>  // b.any
  40bab8:	ldr	w0, [sp, #44]
  40babc:	and	w0, w0, #0x1
  40bac0:	cmp	w0, #0x0
  40bac4:	b.ne	40bad8 <ferror@plt+0x91f8>  // b.any
  40bac8:	ldr	w0, [sp, #44]
  40bacc:	and	w0, w0, #0x4
  40bad0:	cmp	w0, #0x0
  40bad4:	b.eq	40baf8 <ferror@plt+0x9218>  // b.none
  40bad8:	adrp	x0, 423000 <ferror@plt+0x20720>
  40badc:	ldr	x0, [x0, #4016]
  40bae0:	ldr	x0, [x0]
  40bae4:	ldr	x3, [sp, #16]
  40bae8:	ldr	x2, [sp, #24]
  40baec:	ldr	w1, [sp, #40]
  40baf0:	bl	40bdf4 <ferror@plt+0x9514>
  40baf4:	b	40baf8 <ferror@plt+0x9218>
  40baf8:	nop
  40bafc:	ldp	x29, x30, [sp], #48
  40bb00:	ret
  40bb04:	stp	x29, x30, [sp, #-16]!
  40bb08:	mov	x29, sp
  40bb0c:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40bb10:	add	x0, x0, #0xe70
  40bb14:	ldr	x0, [x0]
  40bb18:	cmp	x0, #0x0
  40bb1c:	b.ne	40bb3c <ferror@plt+0x925c>  // b.any
  40bb20:	adrp	x0, 423000 <ferror@plt+0x20720>
  40bb24:	ldr	x0, [x0, #4048]
  40bb28:	ldr	x0, [x0]
  40bb2c:	mov	x1, x0
  40bb30:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bb34:	add	x0, x0, #0x720
  40bb38:	bl	402820 <printf@plt>
  40bb3c:	nop
  40bb40:	ldp	x29, x30, [sp], #16
  40bb44:	ret
  40bb48:	stp	x29, x30, [sp, #-16]!
  40bb4c:	mov	x29, sp
  40bb50:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40bb54:	add	x0, x0, #0xe7c
  40bb58:	mov	w1, #0x1                   	// #1
  40bb5c:	str	w1, [x0]
  40bb60:	bl	40bd48 <ferror@plt+0x9468>
  40bb64:	nop
  40bb68:	ldp	x29, x30, [sp], #16
  40bb6c:	ret
  40bb70:	stp	x29, x30, [sp, #-32]!
  40bb74:	mov	x29, sp
  40bb78:	str	w0, [sp, #28]
  40bb7c:	str	w1, [sp, #24]
  40bb80:	ldr	w0, [sp, #24]
  40bb84:	cmp	w0, #0x0
  40bb88:	b.ne	40bb98 <ferror@plt+0x92b8>  // b.any
  40bb8c:	ldr	w0, [sp, #28]
  40bb90:	cmp	w0, #0x0
  40bb94:	b.ne	40bba0 <ferror@plt+0x92c0>  // b.any
  40bb98:	mov	w0, #0x0                   	// #0
  40bb9c:	b	40bbd8 <ferror@plt+0x92f8>
  40bba0:	ldr	w0, [sp, #28]
  40bba4:	cmp	w0, #0x2
  40bba8:	b.eq	40bbc8 <ferror@plt+0x92e8>  // b.none
  40bbac:	adrp	x0, 423000 <ferror@plt+0x20720>
  40bbb0:	ldr	x0, [x0, #4016]
  40bbb4:	ldr	x0, [x0]
  40bbb8:	bl	402370 <fileno@plt>
  40bbbc:	bl	402760 <isatty@plt>
  40bbc0:	cmp	w0, #0x0
  40bbc4:	b.eq	40bbd4 <ferror@plt+0x92f4>  // b.none
  40bbc8:	bl	40bb48 <ferror@plt+0x9268>
  40bbcc:	mov	w0, #0x1                   	// #1
  40bbd0:	b	40bbd8 <ferror@plt+0x92f8>
  40bbd4:	mov	w0, #0x0                   	// #0
  40bbd8:	ldp	x29, x30, [sp], #32
  40bbdc:	ret
  40bbe0:	stp	x29, x30, [sp, #-80]!
  40bbe4:	mov	x29, sp
  40bbe8:	str	x0, [x29, #24]
  40bbec:	str	x1, [x29, #16]
  40bbf0:	ldr	x0, [x29, #16]
  40bbf4:	cmp	x0, #0x0
  40bbf8:	b.ne	40bc04 <ferror@plt+0x9324>  // b.any
  40bbfc:	mov	w0, #0x0                   	// #0
  40bc00:	b	40bd3c <ferror@plt+0x945c>
  40bc04:	ldr	x0, [x29, #24]
  40bc08:	str	x0, [x29, #64]
  40bc0c:	ldr	x0, [x29, #64]
  40bc10:	bl	402220 <strlen@plt>
  40bc14:	add	x0, x0, #0x1
  40bc18:	str	x0, [x29, #56]
  40bc1c:	ldr	x0, [x29, #56]
  40bc20:	add	x0, x0, #0xf
  40bc24:	lsr	x0, x0, #4
  40bc28:	lsl	x0, x0, #4
  40bc2c:	sub	sp, sp, x0
  40bc30:	mov	x0, sp
  40bc34:	add	x0, x0, #0xf
  40bc38:	lsr	x0, x0, #4
  40bc3c:	lsl	x0, x0, #4
  40bc40:	str	x0, [x29, #48]
  40bc44:	ldr	x2, [x29, #56]
  40bc48:	ldr	x1, [x29, #64]
  40bc4c:	ldr	x0, [x29, #48]
  40bc50:	bl	4021f0 <memcpy@plt>
  40bc54:	str	x0, [x29, #40]
  40bc58:	mov	w1, #0x3d                  	// #61
  40bc5c:	ldr	x0, [x29, #40]
  40bc60:	bl	4027c0 <strchrnul@plt>
  40bc64:	str	x0, [x29, #72]
  40bc68:	ldr	x0, [x29, #72]
  40bc6c:	ldrb	w0, [x0]
  40bc70:	cmp	w0, #0x0
  40bc74:	b.eq	40bc88 <ferror@plt+0x93a8>  // b.none
  40bc78:	ldr	x0, [x29, #72]
  40bc7c:	add	x1, x0, #0x1
  40bc80:	str	x1, [x29, #72]
  40bc84:	strb	wzr, [x0]
  40bc88:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bc8c:	add	x1, x0, #0x7d0
  40bc90:	ldr	x0, [x29, #40]
  40bc94:	bl	4067e8 <ferror@plt+0x3f08>
  40bc98:	and	w0, w0, #0xff
  40bc9c:	cmp	w0, #0x0
  40bca0:	b.eq	40bcac <ferror@plt+0x93cc>  // b.none
  40bca4:	mov	w0, #0x0                   	// #0
  40bca8:	b	40bd3c <ferror@plt+0x945c>
  40bcac:	ldr	x0, [x29, #72]
  40bcb0:	ldrb	w0, [x0]
  40bcb4:	cmp	w0, #0x0
  40bcb8:	b.eq	40bcd4 <ferror@plt+0x93f4>  // b.none
  40bcbc:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bcc0:	add	x1, x0, #0x7d8
  40bcc4:	ldr	x0, [x29, #72]
  40bcc8:	bl	4025e0 <strcmp@plt>
  40bccc:	cmp	w0, #0x0
  40bcd0:	b.ne	40bce4 <ferror@plt+0x9404>  // b.any
  40bcd4:	ldr	x0, [x29, #16]
  40bcd8:	mov	w1, #0x2                   	// #2
  40bcdc:	str	w1, [x0]
  40bce0:	b	40bd38 <ferror@plt+0x9458>
  40bce4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bce8:	add	x1, x0, #0x7e0
  40bcec:	ldr	x0, [x29, #72]
  40bcf0:	bl	4025e0 <strcmp@plt>
  40bcf4:	cmp	w0, #0x0
  40bcf8:	b.ne	40bd0c <ferror@plt+0x942c>  // b.any
  40bcfc:	ldr	x0, [x29, #16]
  40bd00:	mov	w1, #0x1                   	// #1
  40bd04:	str	w1, [x0]
  40bd08:	b	40bd38 <ferror@plt+0x9458>
  40bd0c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bd10:	add	x1, x0, #0x7e8
  40bd14:	ldr	x0, [x29, #72]
  40bd18:	bl	4025e0 <strcmp@plt>
  40bd1c:	cmp	w0, #0x0
  40bd20:	b.ne	40bd30 <ferror@plt+0x9450>  // b.any
  40bd24:	ldr	x0, [x29, #16]
  40bd28:	str	wzr, [x0]
  40bd2c:	b	40bd38 <ferror@plt+0x9458>
  40bd30:	mov	w0, #0x0                   	// #0
  40bd34:	b	40bd3c <ferror@plt+0x945c>
  40bd38:	mov	w0, #0x1                   	// #1
  40bd3c:	mov	sp, x29
  40bd40:	ldp	x29, x30, [sp], #80
  40bd44:	ret
  40bd48:	stp	x29, x30, [sp, #-32]!
  40bd4c:	mov	x29, sp
  40bd50:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bd54:	add	x0, x0, #0x7f0
  40bd58:	bl	402850 <getenv@plt>
  40bd5c:	str	x0, [sp, #24]
  40bd60:	ldr	x0, [sp, #24]
  40bd64:	cmp	x0, #0x0
  40bd68:	b.eq	40bde8 <ferror@plt+0x9508>  // b.none
  40bd6c:	mov	w1, #0x3b                  	// #59
  40bd70:	ldr	x0, [sp, #24]
  40bd74:	bl	402570 <strrchr@plt>
  40bd78:	str	x0, [sp, #24]
  40bd7c:	ldr	x0, [sp, #24]
  40bd80:	cmp	x0, #0x0
  40bd84:	b.eq	40bde8 <ferror@plt+0x9508>  // b.none
  40bd88:	ldr	x0, [sp, #24]
  40bd8c:	add	x0, x0, #0x1
  40bd90:	ldrb	w0, [x0]
  40bd94:	cmp	w0, #0x2f
  40bd98:	b.ls	40bdb0 <ferror@plt+0x94d0>  // b.plast
  40bd9c:	ldr	x0, [sp, #24]
  40bda0:	add	x0, x0, #0x1
  40bda4:	ldrb	w0, [x0]
  40bda8:	cmp	w0, #0x36
  40bdac:	b.ls	40bdc4 <ferror@plt+0x94e4>  // b.plast
  40bdb0:	ldr	x0, [sp, #24]
  40bdb4:	add	x0, x0, #0x1
  40bdb8:	ldrb	w0, [x0]
  40bdbc:	cmp	w0, #0x38
  40bdc0:	b.ne	40bde8 <ferror@plt+0x9508>  // b.any
  40bdc4:	ldr	x0, [sp, #24]
  40bdc8:	add	x0, x0, #0x2
  40bdcc:	ldrb	w0, [x0]
  40bdd0:	cmp	w0, #0x0
  40bdd4:	b.ne	40bde8 <ferror@plt+0x9508>  // b.any
  40bdd8:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40bddc:	add	x0, x0, #0xe78
  40bde0:	mov	w1, #0x1                   	// #1
  40bde4:	str	w1, [x0]
  40bde8:	nop
  40bdec:	ldp	x29, x30, [sp], #32
  40bdf0:	ret
  40bdf4:	stp	x29, x30, [sp, #-304]!
  40bdf8:	mov	x29, sp
  40bdfc:	str	x0, [sp, #72]
  40be00:	str	w1, [sp, #68]
  40be04:	str	x2, [sp, #56]
  40be08:	str	x3, [sp, #264]
  40be0c:	str	x4, [sp, #272]
  40be10:	str	x5, [sp, #280]
  40be14:	str	x6, [sp, #288]
  40be18:	str	x7, [sp, #296]
  40be1c:	str	q0, [sp, #128]
  40be20:	str	q1, [sp, #144]
  40be24:	str	q2, [sp, #160]
  40be28:	str	q3, [sp, #176]
  40be2c:	str	q4, [sp, #192]
  40be30:	str	q5, [sp, #208]
  40be34:	str	q6, [sp, #224]
  40be38:	str	q7, [sp, #240]
  40be3c:	str	wzr, [sp, #124]
  40be40:	add	x0, sp, #0x130
  40be44:	str	x0, [sp, #88]
  40be48:	add	x0, sp, #0x130
  40be4c:	str	x0, [sp, #96]
  40be50:	add	x0, sp, #0x100
  40be54:	str	x0, [sp, #104]
  40be58:	mov	w0, #0xffffffd8            	// #-40
  40be5c:	str	w0, [sp, #112]
  40be60:	mov	w0, #0xffffff80            	// #-128
  40be64:	str	w0, [sp, #116]
  40be68:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40be6c:	add	x0, x0, #0xe7c
  40be70:	ldr	w0, [x0]
  40be74:	cmp	w0, #0x0
  40be78:	b.eq	40be88 <ferror@plt+0x95a8>  // b.none
  40be7c:	ldr	w0, [sp, #68]
  40be80:	cmp	w0, #0x6
  40be84:	b.ne	40bebc <ferror@plt+0x95dc>  // b.any
  40be88:	add	x2, sp, #0x10
  40be8c:	add	x3, sp, #0x58
  40be90:	ldp	x0, x1, [x3]
  40be94:	stp	x0, x1, [x2]
  40be98:	ldp	x0, x1, [x3, #16]
  40be9c:	stp	x0, x1, [x2, #16]
  40bea0:	add	x0, sp, #0x10
  40bea4:	mov	x2, x0
  40bea8:	ldr	x1, [sp, #56]
  40beac:	ldr	x0, [sp, #72]
  40beb0:	bl	402810 <vfprintf@plt>
  40beb4:	str	w0, [sp, #124]
  40beb8:	b	40bf90 <ferror@plt+0x96b0>
  40bebc:	adrp	x0, 428000 <stdout@@GLIBC_2.17+0x3bd8>
  40bec0:	add	x0, x0, #0xe78
  40bec4:	ldr	w0, [x0]
  40bec8:	cmp	w0, #0x0
  40becc:	b.eq	40bee4 <ferror@plt+0x9604>  // b.none
  40bed0:	adrp	x0, 424000 <ferror@plt+0x21720>
  40bed4:	add	x0, x0, #0x3f0
  40bed8:	ldr	w1, [sp, #68]
  40bedc:	ldr	w0, [x0, x1, lsl #2]
  40bee0:	b	40bef4 <ferror@plt+0x9614>
  40bee4:	adrp	x0, 424000 <ferror@plt+0x21720>
  40bee8:	add	x0, x0, #0x3d0
  40beec:	ldr	w1, [sp, #68]
  40bef0:	ldr	w0, [x0, x1, lsl #2]
  40bef4:	adrp	x1, 423000 <ferror@plt+0x20720>
  40bef8:	add	x1, x1, #0xd00
  40befc:	mov	w0, w0
  40bf00:	ldr	x0, [x1, x0, lsl #3]
  40bf04:	mov	x2, x0
  40bf08:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bf0c:	add	x1, x0, #0x800
  40bf10:	ldr	x0, [sp, #72]
  40bf14:	bl	4028a0 <fprintf@plt>
  40bf18:	mov	w1, w0
  40bf1c:	ldr	w0, [sp, #124]
  40bf20:	add	w0, w0, w1
  40bf24:	str	w0, [sp, #124]
  40bf28:	add	x2, sp, #0x10
  40bf2c:	add	x3, sp, #0x58
  40bf30:	ldp	x0, x1, [x3]
  40bf34:	stp	x0, x1, [x2]
  40bf38:	ldp	x0, x1, [x3, #16]
  40bf3c:	stp	x0, x1, [x2, #16]
  40bf40:	add	x0, sp, #0x10
  40bf44:	mov	x2, x0
  40bf48:	ldr	x1, [sp, #56]
  40bf4c:	ldr	x0, [sp, #72]
  40bf50:	bl	402810 <vfprintf@plt>
  40bf54:	mov	w1, w0
  40bf58:	ldr	w0, [sp, #124]
  40bf5c:	add	w0, w0, w1
  40bf60:	str	w0, [sp, #124]
  40bf64:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bf68:	add	x0, x0, #0x7c8
  40bf6c:	mov	x2, x0
  40bf70:	adrp	x0, 410000 <ferror@plt+0xd720>
  40bf74:	add	x1, x0, #0x800
  40bf78:	ldr	x0, [sp, #72]
  40bf7c:	bl	4028a0 <fprintf@plt>
  40bf80:	mov	w1, w0
  40bf84:	ldr	w0, [sp, #124]
  40bf88:	add	w0, w0, w1
  40bf8c:	str	w0, [sp, #124]
  40bf90:	ldr	w0, [sp, #124]
  40bf94:	ldp	x29, x30, [sp], #304
  40bf98:	ret
  40bf9c:	sub	sp, sp, #0x10
  40bfa0:	strb	w0, [sp, #15]
  40bfa4:	ldrb	w0, [sp, #15]
  40bfa8:	cmp	w0, #0x2
  40bfac:	b.eq	40bfbc <ferror@plt+0x96dc>  // b.none
  40bfb0:	cmp	w0, #0xa
  40bfb4:	b.eq	40bfc4 <ferror@plt+0x96e4>  // b.none
  40bfb8:	b	40bfcc <ferror@plt+0x96ec>
  40bfbc:	mov	w0, #0x2                   	// #2
  40bfc0:	b	40bfd0 <ferror@plt+0x96f0>
  40bfc4:	mov	w0, #0x3                   	// #3
  40bfc8:	b	40bfd0 <ferror@plt+0x96f0>
  40bfcc:	mov	w0, #0x6                   	// #6
  40bfd0:	add	sp, sp, #0x10
  40bfd4:	ret
  40bfd8:	sub	sp, sp, #0x10
  40bfdc:	strb	w0, [sp, #15]
  40bfe0:	ldrb	w0, [sp, #15]
  40bfe4:	cmp	w0, #0x2
  40bfe8:	b.eq	40bffc <ferror@plt+0x971c>  // b.none
  40bfec:	cmp	w0, #0x6
  40bff0:	b.ne	40c004 <ferror@plt+0x9724>  // b.any
  40bff4:	mov	w0, #0x4                   	// #4
  40bff8:	b	40c008 <ferror@plt+0x9728>
  40bffc:	mov	w0, #0x5                   	// #5
  40c000:	b	40c008 <ferror@plt+0x9728>
  40c004:	mov	w0, #0x6                   	// #6
  40c008:	add	sp, sp, #0x10
  40c00c:	ret
  40c010:	stp	x29, x30, [sp, #-80]!
  40c014:	mov	x29, sp
  40c018:	str	x0, [sp, #40]
  40c01c:	str	x1, [sp, #32]
  40c020:	str	x2, [sp, #24]
  40c024:	ldr	x0, [sp, #24]
  40c028:	str	x0, [sp, #72]
  40c02c:	ldr	x0, [sp, #32]
  40c030:	str	x0, [sp, #64]
  40c034:	str	wzr, [sp, #60]
  40c038:	ldr	w0, [sp, #60]
  40c03c:	add	w1, w0, #0x1
  40c040:	str	w1, [sp, #60]
  40c044:	sxtw	x0, w0
  40c048:	lsl	x0, x0, #2
  40c04c:	ldr	x1, [sp, #40]
  40c050:	add	x0, x1, x0
  40c054:	ldr	w0, [x0]
  40c058:	bl	4022e0 <ntohl@plt>
  40c05c:	str	w0, [sp, #56]
  40c060:	ldr	w0, [sp, #56]
  40c064:	lsr	w0, w0, #12
  40c068:	str	w0, [sp, #52]
  40c06c:	ldr	w3, [sp, #52]
  40c070:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c074:	add	x2, x0, #0x808
  40c078:	ldr	x1, [sp, #72]
  40c07c:	ldr	x0, [sp, #64]
  40c080:	bl	402360 <snprintf@plt>
  40c084:	str	w0, [sp, #48]
  40c088:	ldrsw	x0, [sp, #48]
  40c08c:	ldr	x1, [sp, #72]
  40c090:	cmp	x1, x0
  40c094:	b.ls	40c104 <ferror@plt+0x9824>  // b.plast
  40c098:	ldr	w0, [sp, #56]
  40c09c:	and	w0, w0, #0x100
  40c0a0:	cmp	w0, #0x0
  40c0a4:	b.eq	40c0b0 <ferror@plt+0x97d0>  // b.none
  40c0a8:	ldr	x0, [sp, #32]
  40c0ac:	b	40c11c <ferror@plt+0x983c>
  40c0b0:	ldrsw	x0, [sp, #48]
  40c0b4:	ldr	x1, [sp, #64]
  40c0b8:	add	x0, x1, x0
  40c0bc:	str	x0, [sp, #64]
  40c0c0:	ldrsw	x0, [sp, #48]
  40c0c4:	ldr	x1, [sp, #72]
  40c0c8:	sub	x0, x1, x0
  40c0cc:	str	x0, [sp, #72]
  40c0d0:	ldr	x0, [sp, #72]
  40c0d4:	cmp	x0, #0x0
  40c0d8:	b.eq	40c038 <ferror@plt+0x9758>  // b.none
  40c0dc:	ldr	x0, [sp, #64]
  40c0e0:	mov	w1, #0x2f                  	// #47
  40c0e4:	strb	w1, [x0]
  40c0e8:	ldr	x0, [sp, #64]
  40c0ec:	add	x0, x0, #0x1
  40c0f0:	str	x0, [sp, #64]
  40c0f4:	ldr	x0, [sp, #72]
  40c0f8:	sub	x0, x0, #0x1
  40c0fc:	str	x0, [sp, #72]
  40c100:	b	40c038 <ferror@plt+0x9758>
  40c104:	nop
  40c108:	bl	402840 <__errno_location@plt>
  40c10c:	mov	x1, x0
  40c110:	mov	w0, #0xfffffff9            	// #-7
  40c114:	str	w0, [x1]
  40c118:	mov	x0, #0x0                   	// #0
  40c11c:	ldp	x29, x30, [sp], #80
  40c120:	ret
  40c124:	stp	x29, x30, [sp, #-48]!
  40c128:	mov	x29, sp
  40c12c:	str	w0, [sp, #44]
  40c130:	str	x1, [sp, #32]
  40c134:	str	x2, [sp, #24]
  40c138:	str	x3, [sp, #16]
  40c13c:	ldr	w0, [sp, #44]
  40c140:	cmp	w0, #0x1c
  40c144:	b.ne	40c164 <ferror@plt+0x9884>  // b.any
  40c148:	bl	402840 <__errno_location@plt>
  40c14c:	str	wzr, [x0]
  40c150:	ldr	x2, [sp, #16]
  40c154:	ldr	x1, [sp, #24]
  40c158:	ldr	x0, [sp, #32]
  40c15c:	bl	40c010 <ferror@plt+0x9730>
  40c160:	b	40c178 <ferror@plt+0x9898>
  40c164:	bl	402840 <__errno_location@plt>
  40c168:	mov	x1, x0
  40c16c:	mov	w0, #0x61                  	// #97
  40c170:	str	w0, [x1]
  40c174:	mov	x0, #0x0                   	// #0
  40c178:	ldp	x29, x30, [sp], #48
  40c17c:	ret
  40c180:	stp	x29, x30, [sp, #-96]!
  40c184:	mov	x29, sp
  40c188:	str	x19, [sp, #16]
  40c18c:	str	x0, [sp, #56]
  40c190:	str	x1, [sp, #48]
  40c194:	str	w2, [sp, #44]
  40c198:	str	wzr, [sp, #92]
  40c19c:	b	40c270 <ferror@plt+0x9990>
  40c1a0:	add	x0, sp, #0x48
  40c1a4:	mov	w2, #0x0                   	// #0
  40c1a8:	mov	x1, x0
  40c1ac:	ldr	x0, [sp, #56]
  40c1b0:	bl	402210 <strtoul@plt>
  40c1b4:	str	x0, [sp, #80]
  40c1b8:	ldr	x1, [sp, #80]
  40c1bc:	mov	x0, #0xfffff               	// #1048575
  40c1c0:	cmp	x1, x0
  40c1c4:	b.ls	40c1d0 <ferror@plt+0x98f0>  // b.plast
  40c1c8:	mov	w0, #0x0                   	// #0
  40c1cc:	b	40c2a8 <ferror@plt+0x99c8>
  40c1d0:	ldr	x0, [sp, #72]
  40c1d4:	ldr	x1, [sp, #56]
  40c1d8:	cmp	x1, x0
  40c1dc:	b.ne	40c1e8 <ferror@plt+0x9908>  // b.any
  40c1e0:	mov	w0, #0x0                   	// #0
  40c1e4:	b	40c2a8 <ferror@plt+0x99c8>
  40c1e8:	ldr	x0, [sp, #80]
  40c1ec:	lsl	w0, w0, #12
  40c1f0:	bl	402270 <htonl@plt>
  40c1f4:	mov	w1, w0
  40c1f8:	ldr	x0, [sp, #48]
  40c1fc:	str	w1, [x0]
  40c200:	ldr	x0, [sp, #72]
  40c204:	ldrb	w0, [x0]
  40c208:	cmp	w0, #0x0
  40c20c:	b.ne	40c234 <ferror@plt+0x9954>  // b.any
  40c210:	ldr	x0, [sp, #48]
  40c214:	ldr	w19, [x0]
  40c218:	mov	w0, #0x100                 	// #256
  40c21c:	bl	402270 <htonl@plt>
  40c220:	orr	w1, w19, w0
  40c224:	ldr	x0, [sp, #48]
  40c228:	str	w1, [x0]
  40c22c:	mov	w0, #0x1                   	// #1
  40c230:	b	40c2a8 <ferror@plt+0x99c8>
  40c234:	ldr	x0, [sp, #72]
  40c238:	ldrb	w0, [x0]
  40c23c:	cmp	w0, #0x2f
  40c240:	b.eq	40c24c <ferror@plt+0x996c>  // b.none
  40c244:	mov	w0, #0x0                   	// #0
  40c248:	b	40c2a8 <ferror@plt+0x99c8>
  40c24c:	ldr	x0, [sp, #72]
  40c250:	add	x0, x0, #0x1
  40c254:	str	x0, [sp, #56]
  40c258:	ldr	x0, [sp, #48]
  40c25c:	add	x0, x0, #0x4
  40c260:	str	x0, [sp, #48]
  40c264:	ldr	w0, [sp, #92]
  40c268:	add	w0, w0, #0x1
  40c26c:	str	w0, [sp, #92]
  40c270:	ldr	w1, [sp, #92]
  40c274:	ldr	w0, [sp, #44]
  40c278:	cmp	w1, w0
  40c27c:	b.cc	40c1a0 <ferror@plt+0x98c0>  // b.lo, b.ul, b.last
  40c280:	adrp	x0, 423000 <ferror@plt+0x20720>
  40c284:	ldr	x0, [x0, #3992]
  40c288:	ldr	x0, [x0]
  40c28c:	mov	x3, x0
  40c290:	mov	x2, #0x18                  	// #24
  40c294:	mov	x1, #0x1                   	// #1
  40c298:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c29c:	add	x0, x0, #0x810
  40c2a0:	bl	4026d0 <fwrite@plt>
  40c2a4:	mov	w0, #0x0                   	// #0
  40c2a8:	ldr	x19, [sp, #16]
  40c2ac:	ldp	x29, x30, [sp], #96
  40c2b0:	ret
  40c2b4:	stp	x29, x30, [sp, #-64]!
  40c2b8:	mov	x29, sp
  40c2bc:	str	w0, [sp, #44]
  40c2c0:	str	x1, [sp, #32]
  40c2c4:	str	x2, [sp, #24]
  40c2c8:	str	x3, [sp, #16]
  40c2cc:	ldr	x0, [sp, #16]
  40c2d0:	lsr	x0, x0, #2
  40c2d4:	str	w0, [sp, #56]
  40c2d8:	ldr	w0, [sp, #44]
  40c2dc:	cmp	w0, #0x1c
  40c2e0:	b.ne	40c304 <ferror@plt+0x9a24>  // b.any
  40c2e4:	bl	402840 <__errno_location@plt>
  40c2e8:	str	wzr, [x0]
  40c2ec:	ldr	w2, [sp, #56]
  40c2f0:	ldr	x1, [sp, #24]
  40c2f4:	ldr	x0, [sp, #32]
  40c2f8:	bl	40c180 <ferror@plt+0x98a0>
  40c2fc:	str	w0, [sp, #60]
  40c300:	b	40c31c <ferror@plt+0x9a3c>
  40c304:	bl	402840 <__errno_location@plt>
  40c308:	mov	x1, x0
  40c30c:	mov	w0, #0x61                  	// #97
  40c310:	str	w0, [x1]
  40c314:	mov	w0, #0xffffffff            	// #-1
  40c318:	str	w0, [sp, #60]
  40c31c:	ldr	w0, [sp, #60]
  40c320:	ldp	x29, x30, [sp], #64
  40c324:	ret
  40c328:	sub	sp, sp, #0x10
  40c32c:	str	x0, [sp, #8]
  40c330:	str	x1, [sp]
  40c334:	mov	w0, #0x0                   	// #0
  40c338:	add	sp, sp, #0x10
  40c33c:	ret
  40c340:	sub	sp, sp, #0x10
  40c344:	str	x0, [sp, #8]
  40c348:	str	w1, [sp, #4]
  40c34c:	mov	w0, #0x0                   	// #0
  40c350:	add	sp, sp, #0x10
  40c354:	ret
  40c358:	stp	x29, x30, [sp, #-48]!
  40c35c:	mov	x29, sp
  40c360:	str	x0, [sp, #24]
  40c364:	mov	w0, #0x1                   	// #1
  40c368:	str	w0, [sp, #44]
  40c36c:	ldr	x0, [sp, #24]
  40c370:	ldr	w0, [x0]
  40c374:	add	x1, sp, #0x2c
  40c378:	mov	w4, #0x4                   	// #4
  40c37c:	mov	x3, x1
  40c380:	mov	w2, #0xc                   	// #12
  40c384:	mov	w1, #0x10e                 	// #270
  40c388:	bl	402410 <setsockopt@plt>
  40c38c:	cmp	w0, #0x0
  40c390:	b.lt	40c3ac <ferror@plt+0x9acc>  // b.tstop
  40c394:	ldr	x0, [sp, #24]
  40c398:	ldr	w0, [x0, #48]
  40c39c:	orr	w1, w0, #0x4
  40c3a0:	ldr	x0, [sp, #24]
  40c3a4:	str	w1, [x0, #48]
  40c3a8:	b	40c3b0 <ferror@plt+0x9ad0>
  40c3ac:	nop
  40c3b0:	ldp	x29, x30, [sp], #48
  40c3b4:	ret
  40c3b8:	stp	x29, x30, [sp, #-32]!
  40c3bc:	mov	x29, sp
  40c3c0:	str	x0, [sp, #24]
  40c3c4:	str	w1, [sp, #20]
  40c3c8:	ldr	x0, [sp, #24]
  40c3cc:	ldr	w0, [x0]
  40c3d0:	add	x1, sp, #0x14
  40c3d4:	mov	w4, #0x4                   	// #4
  40c3d8:	mov	x3, x1
  40c3dc:	mov	w2, #0x1                   	// #1
  40c3e0:	mov	w1, #0x10e                 	// #270
  40c3e4:	bl	402410 <setsockopt@plt>
  40c3e8:	ldp	x29, x30, [sp], #32
  40c3ec:	ret
  40c3f0:	stp	x29, x30, [sp, #-32]!
  40c3f4:	mov	x29, sp
  40c3f8:	str	x0, [sp, #24]
  40c3fc:	ldr	x0, [sp, #24]
  40c400:	ldr	w0, [x0]
  40c404:	cmp	w0, #0x0
  40c408:	b.lt	40c424 <ferror@plt+0x9b44>  // b.tstop
  40c40c:	ldr	x0, [sp, #24]
  40c410:	ldr	w0, [x0]
  40c414:	bl	402560 <close@plt>
  40c418:	ldr	x0, [sp, #24]
  40c41c:	mov	w1, #0xffffffff            	// #-1
  40c420:	str	w1, [x0]
  40c424:	nop
  40c428:	ldp	x29, x30, [sp], #32
  40c42c:	ret
  40c430:	stp	x29, x30, [sp, #-48]!
  40c434:	mov	x29, sp
  40c438:	str	x0, [sp, #24]
  40c43c:	str	w1, [sp, #20]
  40c440:	str	w2, [sp, #16]
  40c444:	mov	w0, #0x8000                	// #32768
  40c448:	str	w0, [sp, #40]
  40c44c:	mov	w0, #0x1                   	// #1
  40c450:	str	w0, [sp, #36]
  40c454:	mov	x2, #0x38                  	// #56
  40c458:	mov	w1, #0x0                   	// #0
  40c45c:	ldr	x0, [sp, #24]
  40c460:	bl	402480 <memset@plt>
  40c464:	ldr	x0, [sp, #24]
  40c468:	ldr	w1, [sp, #16]
  40c46c:	str	w1, [x0, #36]
  40c470:	ldr	w2, [sp, #16]
  40c474:	mov	w1, #0x3                   	// #3
  40c478:	movk	w1, #0x8, lsl #16
  40c47c:	mov	w0, #0x10                  	// #16
  40c480:	bl	4026f0 <socket@plt>
  40c484:	mov	w1, w0
  40c488:	ldr	x0, [sp, #24]
  40c48c:	str	w1, [x0]
  40c490:	ldr	x0, [sp, #24]
  40c494:	ldr	w0, [x0]
  40c498:	cmp	w0, #0x0
  40c49c:	b.ge	40c4b4 <ferror@plt+0x9bd4>  // b.tcont
  40c4a0:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c4a4:	add	x0, x0, #0x830
  40c4a8:	bl	402240 <perror@plt>
  40c4ac:	mov	w0, #0xffffffff            	// #-1
  40c4b0:	b	40c690 <ferror@plt+0x9db0>
  40c4b4:	ldr	x0, [sp, #24]
  40c4b8:	ldr	w0, [x0]
  40c4bc:	add	x1, sp, #0x28
  40c4c0:	mov	w4, #0x4                   	// #4
  40c4c4:	mov	x3, x1
  40c4c8:	mov	w2, #0x7                   	// #7
  40c4cc:	mov	w1, #0x1                   	// #1
  40c4d0:	bl	402410 <setsockopt@plt>
  40c4d4:	cmp	w0, #0x0
  40c4d8:	b.ge	40c4f0 <ferror@plt+0x9c10>  // b.tcont
  40c4dc:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c4e0:	add	x0, x0, #0x850
  40c4e4:	bl	402240 <perror@plt>
  40c4e8:	mov	w0, #0xffffffff            	// #-1
  40c4ec:	b	40c690 <ferror@plt+0x9db0>
  40c4f0:	ldr	x0, [sp, #24]
  40c4f4:	ldr	w5, [x0]
  40c4f8:	mov	w4, #0x4                   	// #4
  40c4fc:	adrp	x0, 423000 <ferror@plt+0x20720>
  40c500:	ldr	x3, [x0, #4024]
  40c504:	mov	w2, #0x8                   	// #8
  40c508:	mov	w1, #0x1                   	// #1
  40c50c:	mov	w0, w5
  40c510:	bl	402410 <setsockopt@plt>
  40c514:	cmp	w0, #0x0
  40c518:	b.ge	40c530 <ferror@plt+0x9c50>  // b.tcont
  40c51c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c520:	add	x0, x0, #0x860
  40c524:	bl	402240 <perror@plt>
  40c528:	mov	w0, #0xffffffff            	// #-1
  40c52c:	b	40c690 <ferror@plt+0x9db0>
  40c530:	ldr	x0, [sp, #24]
  40c534:	ldr	w0, [x0]
  40c538:	add	x1, sp, #0x24
  40c53c:	mov	w4, #0x4                   	// #4
  40c540:	mov	x3, x1
  40c544:	mov	w2, #0xb                   	// #11
  40c548:	mov	w1, #0x10e                 	// #270
  40c54c:	bl	402410 <setsockopt@plt>
  40c550:	ldr	x0, [sp, #24]
  40c554:	add	x0, x0, #0x4
  40c558:	mov	x2, #0xc                   	// #12
  40c55c:	mov	w1, #0x0                   	// #0
  40c560:	bl	402480 <memset@plt>
  40c564:	ldr	x0, [sp, #24]
  40c568:	mov	w1, #0x10                  	// #16
  40c56c:	strh	w1, [x0, #4]
  40c570:	ldr	x0, [sp, #24]
  40c574:	ldr	w1, [sp, #20]
  40c578:	str	w1, [x0, #12]
  40c57c:	ldr	x0, [sp, #24]
  40c580:	ldr	w3, [x0]
  40c584:	ldr	x0, [sp, #24]
  40c588:	add	x0, x0, #0x4
  40c58c:	mov	w2, #0xc                   	// #12
  40c590:	mov	x1, x0
  40c594:	mov	w0, w3
  40c598:	bl	4022d0 <bind@plt>
  40c59c:	cmp	w0, #0x0
  40c5a0:	b.ge	40c5b8 <ferror@plt+0x9cd8>  // b.tcont
  40c5a4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c5a8:	add	x0, x0, #0x870
  40c5ac:	bl	402240 <perror@plt>
  40c5b0:	mov	w0, #0xffffffff            	// #-1
  40c5b4:	b	40c690 <ferror@plt+0x9db0>
  40c5b8:	mov	w0, #0xc                   	// #12
  40c5bc:	str	w0, [sp, #44]
  40c5c0:	ldr	x0, [sp, #24]
  40c5c4:	ldr	w3, [x0]
  40c5c8:	ldr	x0, [sp, #24]
  40c5cc:	add	x0, x0, #0x4
  40c5d0:	mov	x1, x0
  40c5d4:	add	x0, sp, #0x2c
  40c5d8:	mov	x2, x0
  40c5dc:	mov	w0, w3
  40c5e0:	bl	402870 <getsockname@plt>
  40c5e4:	cmp	w0, #0x0
  40c5e8:	b.ge	40c600 <ferror@plt+0x9d20>  // b.tcont
  40c5ec:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c5f0:	add	x0, x0, #0x890
  40c5f4:	bl	402240 <perror@plt>
  40c5f8:	mov	w0, #0xffffffff            	// #-1
  40c5fc:	b	40c690 <ferror@plt+0x9db0>
  40c600:	ldr	w0, [sp, #44]
  40c604:	cmp	w0, #0xc
  40c608:	b.eq	40c638 <ferror@plt+0x9d58>  // b.none
  40c60c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40c610:	ldr	x0, [x0, #3992]
  40c614:	ldr	x3, [x0]
  40c618:	ldr	w0, [sp, #44]
  40c61c:	mov	w2, w0
  40c620:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c624:	add	x1, x0, #0x8a8
  40c628:	mov	x0, x3
  40c62c:	bl	4028a0 <fprintf@plt>
  40c630:	mov	w0, #0xffffffff            	// #-1
  40c634:	b	40c690 <ferror@plt+0x9db0>
  40c638:	ldr	x0, [sp, #24]
  40c63c:	ldrh	w0, [x0, #4]
  40c640:	cmp	w0, #0x10
  40c644:	b.eq	40c678 <ferror@plt+0x9d98>  // b.none
  40c648:	adrp	x0, 423000 <ferror@plt+0x20720>
  40c64c:	ldr	x0, [x0, #3992]
  40c650:	ldr	x3, [x0]
  40c654:	ldr	x0, [sp, #24]
  40c658:	ldrh	w0, [x0, #4]
  40c65c:	mov	w2, w0
  40c660:	adrp	x0, 410000 <ferror@plt+0xd720>
  40c664:	add	x1, x0, #0x8c8
  40c668:	mov	x0, x3
  40c66c:	bl	4028a0 <fprintf@plt>
  40c670:	mov	w0, #0xffffffff            	// #-1
  40c674:	b	40c690 <ferror@plt+0x9db0>
  40c678:	mov	x0, #0x0                   	// #0
  40c67c:	bl	4023e0 <time@plt>
  40c680:	mov	w1, w0
  40c684:	ldr	x0, [sp, #24]
  40c688:	str	w1, [x0, #28]
  40c68c:	mov	w0, #0x0                   	// #0
  40c690:	ldp	x29, x30, [sp], #48
  40c694:	ret
  40c698:	stp	x29, x30, [sp, #-32]!
  40c69c:	mov	x29, sp
  40c6a0:	str	x0, [sp, #24]
  40c6a4:	str	w1, [sp, #20]
  40c6a8:	mov	w2, #0x0                   	// #0
  40c6ac:	ldr	w1, [sp, #20]
  40c6b0:	ldr	x0, [sp, #24]
  40c6b4:	bl	40c430 <ferror@plt+0x9b50>
  40c6b8:	ldp	x29, x30, [sp], #32
  40c6bc:	ret
  40c6c0:	stp	x29, x30, [sp, #-208]!
  40c6c4:	mov	x29, sp
  40c6c8:	str	x0, [sp, #40]
  40c6cc:	str	w1, [sp, #36]
  40c6d0:	str	x2, [sp, #24]
  40c6d4:	stp	xzr, xzr, [sp, #48]
  40c6d8:	stp	xzr, xzr, [sp, #64]
  40c6dc:	stp	xzr, xzr, [sp, #80]
  40c6e0:	stp	xzr, xzr, [sp, #96]
  40c6e4:	stp	xzr, xzr, [sp, #112]
  40c6e8:	stp	xzr, xzr, [sp, #128]
  40c6ec:	stp	xzr, xzr, [sp, #144]
  40c6f0:	stp	xzr, xzr, [sp, #160]
  40c6f4:	stp	xzr, xzr, [sp, #176]
  40c6f8:	str	xzr, [sp, #192]
  40c6fc:	mov	w0, #0x18                  	// #24
  40c700:	str	w0, [sp, #48]
  40c704:	mov	w0, #0x6a                  	// #106
  40c708:	strh	w0, [sp, #52]
  40c70c:	mov	w0, #0x301                 	// #769
  40c710:	strh	w0, [sp, #54]
  40c714:	ldr	x0, [sp, #40]
  40c718:	ldr	w0, [x0, #28]
  40c71c:	add	w1, w0, #0x1
  40c720:	ldr	x0, [sp, #40]
  40c724:	str	w1, [x0, #28]
  40c728:	ldr	x0, [sp, #40]
  40c72c:	ldr	w1, [x0, #28]
  40c730:	ldr	x0, [sp, #40]
  40c734:	str	w1, [x0, #32]
  40c738:	ldr	x0, [sp, #40]
  40c73c:	ldr	w0, [x0, #32]
  40c740:	str	w0, [sp, #56]
  40c744:	ldr	w0, [sp, #36]
  40c748:	and	w0, w0, #0xff
  40c74c:	strb	w0, [sp, #64]
  40c750:	ldr	x0, [sp, #24]
  40c754:	cmp	x0, #0x0
  40c758:	b.eq	40c784 <ferror@plt+0x9ea4>  // b.none
  40c75c:	add	x0, sp, #0x30
  40c760:	ldr	x2, [sp, #24]
  40c764:	mov	w1, #0x98                  	// #152
  40c768:	blr	x2
  40c76c:	str	w0, [sp, #204]
  40c770:	ldr	w0, [sp, #204]
  40c774:	cmp	w0, #0x0
  40c778:	b.eq	40c784 <ferror@plt+0x9ea4>  // b.none
  40c77c:	ldr	w0, [sp, #204]
  40c780:	b	40c79c <ferror@plt+0x9ebc>
  40c784:	ldr	x0, [sp, #40]
  40c788:	ldr	w0, [x0]
  40c78c:	add	x1, sp, #0x30
  40c790:	mov	w3, #0x0                   	// #0
  40c794:	mov	x2, #0x98                  	// #152
  40c798:	bl	402680 <send@plt>
  40c79c:	ldp	x29, x30, [sp], #208
  40c7a0:	ret
  40c7a4:	stp	x29, x30, [sp, #-208]!
  40c7a8:	mov	x29, sp
  40c7ac:	str	x0, [sp, #40]
  40c7b0:	str	w1, [sp, #36]
  40c7b4:	str	x2, [sp, #24]
  40c7b8:	stp	xzr, xzr, [sp, #48]
  40c7bc:	stp	xzr, xzr, [sp, #64]
  40c7c0:	stp	xzr, xzr, [sp, #80]
  40c7c4:	stp	xzr, xzr, [sp, #96]
  40c7c8:	stp	xzr, xzr, [sp, #112]
  40c7cc:	stp	xzr, xzr, [sp, #128]
  40c7d0:	stp	xzr, xzr, [sp, #144]
  40c7d4:	stp	xzr, xzr, [sp, #160]
  40c7d8:	stp	xzr, xzr, [sp, #176]
  40c7dc:	str	xzr, [sp, #192]
  40c7e0:	mov	w0, #0x18                  	// #24
  40c7e4:	str	w0, [sp, #48]
  40c7e8:	mov	w0, #0x16                  	// #22
  40c7ec:	strh	w0, [sp, #52]
  40c7f0:	mov	w0, #0x301                 	// #769
  40c7f4:	strh	w0, [sp, #54]
  40c7f8:	ldr	x0, [sp, #40]
  40c7fc:	ldr	w0, [x0, #28]
  40c800:	add	w1, w0, #0x1
  40c804:	ldr	x0, [sp, #40]
  40c808:	str	w1, [x0, #28]
  40c80c:	ldr	x0, [sp, #40]
  40c810:	ldr	w1, [x0, #28]
  40c814:	ldr	x0, [sp, #40]
  40c818:	str	w1, [x0, #32]
  40c81c:	ldr	x0, [sp, #40]
  40c820:	ldr	w0, [x0, #32]
  40c824:	str	w0, [sp, #56]
  40c828:	ldr	w0, [sp, #36]
  40c82c:	and	w0, w0, #0xff
  40c830:	strb	w0, [sp, #64]
  40c834:	ldr	x0, [sp, #24]
  40c838:	cmp	x0, #0x0
  40c83c:	b.eq	40c868 <ferror@plt+0x9f88>  // b.none
  40c840:	add	x0, sp, #0x30
  40c844:	ldr	x2, [sp, #24]
  40c848:	mov	w1, #0x98                  	// #152
  40c84c:	blr	x2
  40c850:	str	w0, [sp, #204]
  40c854:	ldr	w0, [sp, #204]
  40c858:	cmp	w0, #0x0
  40c85c:	b.eq	40c868 <ferror@plt+0x9f88>  // b.none
  40c860:	ldr	w0, [sp, #204]
  40c864:	b	40c880 <ferror@plt+0x9fa0>
  40c868:	ldr	x0, [sp, #40]
  40c86c:	ldr	w0, [x0]
  40c870:	add	x1, sp, #0x30
  40c874:	mov	w3, #0x0                   	// #0
  40c878:	mov	x2, #0x98                  	// #152
  40c87c:	bl	402680 <send@plt>
  40c880:	ldp	x29, x30, [sp], #208
  40c884:	ret
  40c888:	stp	x29, x30, [sp, #-64]!
  40c88c:	mov	x29, sp
  40c890:	str	x0, [sp, #24]
  40c894:	str	w1, [sp, #20]
  40c898:	stp	xzr, xzr, [sp, #32]
  40c89c:	str	xzr, [sp, #48]
  40c8a0:	str	wzr, [sp, #56]
  40c8a4:	mov	w0, #0x1c                  	// #28
  40c8a8:	str	w0, [sp, #32]
  40c8ac:	mov	w0, #0x4a                  	// #74
  40c8b0:	strh	w0, [sp, #36]
  40c8b4:	mov	w0, #0x301                 	// #769
  40c8b8:	strh	w0, [sp, #38]
  40c8bc:	ldr	x0, [sp, #24]
  40c8c0:	ldr	w0, [x0, #28]
  40c8c4:	add	w1, w0, #0x1
  40c8c8:	ldr	x0, [sp, #24]
  40c8cc:	str	w1, [x0, #28]
  40c8d0:	ldr	x0, [sp, #24]
  40c8d4:	ldr	w1, [x0, #28]
  40c8d8:	ldr	x0, [sp, #24]
  40c8dc:	str	w1, [x0, #32]
  40c8e0:	ldr	x0, [sp, #24]
  40c8e4:	ldr	w0, [x0, #32]
  40c8e8:	str	w0, [sp, #40]
  40c8ec:	ldr	w0, [sp, #20]
  40c8f0:	and	w0, w0, #0xff
  40c8f4:	strb	w0, [sp, #48]
  40c8f8:	ldr	x0, [sp, #24]
  40c8fc:	ldr	w0, [x0]
  40c900:	add	x1, sp, #0x20
  40c904:	mov	w3, #0x0                   	// #0
  40c908:	mov	x2, #0x1c                  	// #28
  40c90c:	bl	402680 <send@plt>
  40c910:	ldp	x29, x30, [sp], #64
  40c914:	ret
  40c918:	stp	x29, x30, [sp, #-208]!
  40c91c:	mov	x29, sp
  40c920:	str	x0, [sp, #40]
  40c924:	str	w1, [sp, #36]
  40c928:	str	x2, [sp, #24]
  40c92c:	stp	xzr, xzr, [sp, #48]
  40c930:	stp	xzr, xzr, [sp, #64]
  40c934:	stp	xzr, xzr, [sp, #80]
  40c938:	stp	xzr, xzr, [sp, #96]
  40c93c:	stp	xzr, xzr, [sp, #112]
  40c940:	stp	xzr, xzr, [sp, #128]
  40c944:	stp	xzr, xzr, [sp, #144]
  40c948:	stp	xzr, xzr, [sp, #160]
  40c94c:	stp	xzr, xzr, [sp, #176]
  40c950:	str	xzr, [sp, #192]
  40c954:	str	wzr, [sp, #200]
  40c958:	mov	w0, #0x1c                  	// #28
  40c95c:	str	w0, [sp, #48]
  40c960:	mov	w0, #0x1a                  	// #26
  40c964:	strh	w0, [sp, #52]
  40c968:	mov	w0, #0x301                 	// #769
  40c96c:	strh	w0, [sp, #54]
  40c970:	ldr	x0, [sp, #40]
  40c974:	ldr	w0, [x0, #28]
  40c978:	add	w1, w0, #0x1
  40c97c:	ldr	x0, [sp, #40]
  40c980:	str	w1, [x0, #28]
  40c984:	ldr	x0, [sp, #40]
  40c988:	ldr	w1, [x0, #28]
  40c98c:	ldr	x0, [sp, #40]
  40c990:	str	w1, [x0, #32]
  40c994:	ldr	x0, [sp, #40]
  40c998:	ldr	w0, [x0, #32]
  40c99c:	str	w0, [sp, #56]
  40c9a0:	ldr	w0, [sp, #36]
  40c9a4:	and	w0, w0, #0xff
  40c9a8:	strb	w0, [sp, #64]
  40c9ac:	ldr	x0, [sp, #24]
  40c9b0:	cmp	x0, #0x0
  40c9b4:	b.eq	40c9e0 <ferror@plt+0xa100>  // b.none
  40c9b8:	add	x0, sp, #0x30
  40c9bc:	ldr	x2, [sp, #24]
  40c9c0:	mov	w1, #0x9c                  	// #156
  40c9c4:	blr	x2
  40c9c8:	str	w0, [sp, #204]
  40c9cc:	ldr	w0, [sp, #204]
  40c9d0:	cmp	w0, #0x0
  40c9d4:	b.eq	40c9e0 <ferror@plt+0xa100>  // b.none
  40c9d8:	ldr	w0, [sp, #204]
  40c9dc:	b	40c9f8 <ferror@plt+0xa118>
  40c9e0:	ldr	x0, [sp, #40]
  40c9e4:	ldr	w0, [x0]
  40c9e8:	add	x1, sp, #0x30
  40c9ec:	mov	w3, #0x0                   	// #0
  40c9f0:	mov	x2, #0x9c                  	// #156
  40c9f4:	bl	402680 <send@plt>
  40c9f8:	ldp	x29, x30, [sp], #208
  40c9fc:	ret
  40ca00:	stp	x29, x30, [sp, #-64]!
  40ca04:	mov	x29, sp
  40ca08:	str	x0, [sp, #24]
  40ca0c:	str	w1, [sp, #20]
  40ca10:	stp	xzr, xzr, [sp, #32]
  40ca14:	str	xzr, [sp, #48]
  40ca18:	str	wzr, [sp, #56]
  40ca1c:	mov	w0, #0x1c                  	// #28
  40ca20:	str	w0, [sp, #32]
  40ca24:	mov	w0, #0x22                  	// #34
  40ca28:	strh	w0, [sp, #36]
  40ca2c:	mov	w0, #0x301                 	// #769
  40ca30:	strh	w0, [sp, #38]
  40ca34:	ldr	x0, [sp, #24]
  40ca38:	ldr	w0, [x0, #28]
  40ca3c:	add	w1, w0, #0x1
  40ca40:	ldr	x0, [sp, #24]
  40ca44:	str	w1, [x0, #28]
  40ca48:	ldr	x0, [sp, #24]
  40ca4c:	ldr	w1, [x0, #28]
  40ca50:	ldr	x0, [sp, #24]
  40ca54:	str	w1, [x0, #32]
  40ca58:	ldr	x0, [sp, #24]
  40ca5c:	ldr	w0, [x0, #32]
  40ca60:	str	w0, [sp, #40]
  40ca64:	ldr	w0, [sp, #20]
  40ca68:	and	w0, w0, #0xff
  40ca6c:	strb	w0, [sp, #48]
  40ca70:	ldr	x0, [sp, #24]
  40ca74:	ldr	w0, [x0]
  40ca78:	add	x1, sp, #0x20
  40ca7c:	mov	w3, #0x0                   	// #0
  40ca80:	mov	x2, #0x1c                  	// #28
  40ca84:	bl	402680 <send@plt>
  40ca88:	ldp	x29, x30, [sp], #64
  40ca8c:	ret
  40ca90:	stp	x29, x30, [sp, #-336]!
  40ca94:	mov	x29, sp
  40ca98:	str	x0, [sp, #40]
  40ca9c:	str	w1, [sp, #36]
  40caa0:	str	x2, [sp, #24]
  40caa4:	add	x0, sp, #0x30
  40caa8:	mov	x1, #0x11c                 	// #284
  40caac:	mov	x2, x1
  40cab0:	mov	w1, #0x0                   	// #0
  40cab4:	bl	402480 <memset@plt>
  40cab8:	mov	w0, #0x1c                  	// #28
  40cabc:	str	w0, [sp, #48]
  40cac0:	mov	w0, #0x1e                  	// #30
  40cac4:	strh	w0, [sp, #52]
  40cac8:	mov	w0, #0x301                 	// #769
  40cacc:	strh	w0, [sp, #54]
  40cad0:	ldr	x0, [sp, #40]
  40cad4:	ldr	w0, [x0, #28]
  40cad8:	add	w1, w0, #0x1
  40cadc:	ldr	x0, [sp, #40]
  40cae0:	str	w1, [x0, #28]
  40cae4:	ldr	x0, [sp, #40]
  40cae8:	ldr	w1, [x0, #28]
  40caec:	ldr	x0, [sp, #40]
  40caf0:	str	w1, [x0, #32]
  40caf4:	ldr	x0, [sp, #40]
  40caf8:	ldr	w0, [x0, #32]
  40cafc:	str	w0, [sp, #56]
  40cb00:	ldr	w0, [sp, #36]
  40cb04:	and	w0, w0, #0xff
  40cb08:	strb	w0, [sp, #64]
  40cb0c:	ldr	x0, [sp, #24]
  40cb10:	cmp	x0, #0x0
  40cb14:	b.eq	40cb40 <ferror@plt+0xa260>  // b.none
  40cb18:	add	x0, sp, #0x30
  40cb1c:	ldr	x2, [sp, #24]
  40cb20:	mov	w1, #0x11c                 	// #284
  40cb24:	blr	x2
  40cb28:	str	w0, [sp, #332]
  40cb2c:	ldr	w0, [sp, #332]
  40cb30:	cmp	w0, #0x0
  40cb34:	b.eq	40cb40 <ferror@plt+0xa260>  // b.none
  40cb38:	ldr	w0, [sp, #332]
  40cb3c:	b	40cb58 <ferror@plt+0xa278>
  40cb40:	ldr	x0, [sp, #40]
  40cb44:	ldr	w0, [x0]
  40cb48:	add	x1, sp, #0x30
  40cb4c:	mov	w3, #0x0                   	// #0
  40cb50:	mov	x2, #0x11c                 	// #284
  40cb54:	bl	402680 <send@plt>
  40cb58:	ldp	x29, x30, [sp], #336
  40cb5c:	ret
  40cb60:	stp	x29, x30, [sp, #-64]!
  40cb64:	mov	x29, sp
  40cb68:	str	x0, [sp, #24]
  40cb6c:	str	w1, [sp, #20]
  40cb70:	stp	xzr, xzr, [sp, #40]
  40cb74:	str	wzr, [sp, #56]
  40cb78:	mov	w0, #0x14                  	// #20
  40cb7c:	str	w0, [sp, #40]
  40cb80:	mov	w0, #0x42                  	// #66
  40cb84:	strh	w0, [sp, #44]
  40cb88:	mov	w0, #0x301                 	// #769
  40cb8c:	strh	w0, [sp, #46]
  40cb90:	ldr	x0, [sp, #24]
  40cb94:	ldr	w0, [x0, #28]
  40cb98:	add	w1, w0, #0x1
  40cb9c:	ldr	x0, [sp, #24]
  40cba0:	str	w1, [x0, #28]
  40cba4:	ldr	x0, [sp, #24]
  40cba8:	ldr	w1, [x0, #28]
  40cbac:	ldr	x0, [sp, #24]
  40cbb0:	str	w1, [x0, #32]
  40cbb4:	ldr	x0, [sp, #24]
  40cbb8:	ldr	w0, [x0, #32]
  40cbbc:	str	w0, [sp, #48]
  40cbc0:	ldr	w0, [sp, #20]
  40cbc4:	and	w0, w0, #0xff
  40cbc8:	strb	w0, [sp, #56]
  40cbcc:	ldr	x0, [sp, #24]
  40cbd0:	ldr	w0, [x0]
  40cbd4:	add	x1, sp, #0x28
  40cbd8:	mov	w3, #0x0                   	// #0
  40cbdc:	mov	x2, #0x14                  	// #20
  40cbe0:	bl	402680 <send@plt>
  40cbe4:	ldp	x29, x30, [sp], #64
  40cbe8:	ret
  40cbec:	stp	x29, x30, [sp, #-64]!
  40cbf0:	mov	x29, sp
  40cbf4:	str	x0, [sp, #24]
  40cbf8:	str	w1, [sp, #20]
  40cbfc:	stp	xzr, xzr, [sp, #40]
  40cc00:	str	xzr, [sp, #56]
  40cc04:	mov	w0, #0x18                  	// #24
  40cc08:	str	w0, [sp, #40]
  40cc0c:	mov	w0, #0x56                  	// #86
  40cc10:	strh	w0, [sp, #44]
  40cc14:	mov	w0, #0x301                 	// #769
  40cc18:	strh	w0, [sp, #46]
  40cc1c:	ldr	x0, [sp, #24]
  40cc20:	ldr	w0, [x0, #28]
  40cc24:	add	w1, w0, #0x1
  40cc28:	ldr	x0, [sp, #24]
  40cc2c:	str	w1, [x0, #28]
  40cc30:	ldr	x0, [sp, #24]
  40cc34:	ldr	w1, [x0, #28]
  40cc38:	ldr	x0, [sp, #24]
  40cc3c:	str	w1, [x0, #32]
  40cc40:	ldr	x0, [sp, #24]
  40cc44:	ldr	w0, [x0, #32]
  40cc48:	str	w0, [sp, #48]
  40cc4c:	ldr	w0, [sp, #20]
  40cc50:	and	w0, w0, #0xff
  40cc54:	strb	w0, [sp, #56]
  40cc58:	ldr	x0, [sp, #24]
  40cc5c:	ldr	w0, [x0]
  40cc60:	add	x1, sp, #0x28
  40cc64:	mov	w3, #0x0                   	// #0
  40cc68:	mov	x2, #0x18                  	// #24
  40cc6c:	bl	402680 <send@plt>
  40cc70:	ldp	x29, x30, [sp], #64
  40cc74:	ret
  40cc78:	stp	x29, x30, [sp, #-64]!
  40cc7c:	mov	x29, sp
  40cc80:	str	x0, [sp, #24]
  40cc84:	str	w1, [sp, #20]
  40cc88:	stp	xzr, xzr, [sp, #40]
  40cc8c:	str	wzr, [sp, #56]
  40cc90:	mov	w0, #0x14                  	// #20
  40cc94:	str	w0, [sp, #40]
  40cc98:	mov	w0, #0x52                  	// #82
  40cc9c:	strh	w0, [sp, #44]
  40cca0:	mov	w0, #0x301                 	// #769
  40cca4:	strh	w0, [sp, #46]
  40cca8:	ldr	x0, [sp, #24]
  40ccac:	ldr	w0, [x0, #28]
  40ccb0:	add	w1, w0, #0x1
  40ccb4:	ldr	x0, [sp, #24]
  40ccb8:	str	w1, [x0, #28]
  40ccbc:	ldr	x0, [sp, #24]
  40ccc0:	ldr	w1, [x0, #28]
  40ccc4:	ldr	x0, [sp, #24]
  40ccc8:	str	w1, [x0, #32]
  40cccc:	ldr	x0, [sp, #24]
  40ccd0:	ldr	w0, [x0, #32]
  40ccd4:	str	w0, [sp, #48]
  40ccd8:	ldr	w0, [sp, #20]
  40ccdc:	and	w0, w0, #0xff
  40cce0:	strb	w0, [sp, #56]
  40cce4:	ldr	x0, [sp, #24]
  40cce8:	ldr	w0, [x0]
  40ccec:	add	x1, sp, #0x28
  40ccf0:	mov	w3, #0x0                   	// #0
  40ccf4:	mov	x2, #0x14                  	// #20
  40ccf8:	bl	402680 <send@plt>
  40ccfc:	ldp	x29, x30, [sp], #64
  40cd00:	ret
  40cd04:	sub	sp, sp, #0x450
  40cd08:	stp	x29, x30, [sp]
  40cd0c:	mov	x29, sp
  40cd10:	str	x0, [sp, #40]
  40cd14:	str	w1, [sp, #36]
  40cd18:	str	x2, [sp, #24]
  40cd1c:	add	x0, sp, #0x38
  40cd20:	mov	x1, #0x414                 	// #1044
  40cd24:	mov	x2, x1
  40cd28:	mov	w1, #0x0                   	// #0
  40cd2c:	bl	402480 <memset@plt>
  40cd30:	mov	w0, #0x14                  	// #20
  40cd34:	str	w0, [sp, #56]
  40cd38:	mov	w0, #0x5a                  	// #90
  40cd3c:	strh	w0, [sp, #60]
  40cd40:	mov	w0, #0x301                 	// #769
  40cd44:	strh	w0, [sp, #62]
  40cd48:	ldr	x0, [sp, #40]
  40cd4c:	ldr	w0, [x0, #28]
  40cd50:	add	w1, w0, #0x1
  40cd54:	ldr	x0, [sp, #40]
  40cd58:	str	w1, [x0, #28]
  40cd5c:	ldr	x0, [sp, #40]
  40cd60:	ldr	w1, [x0, #28]
  40cd64:	ldr	x0, [sp, #40]
  40cd68:	str	w1, [x0, #32]
  40cd6c:	ldr	x0, [sp, #40]
  40cd70:	ldr	w0, [x0, #32]
  40cd74:	str	w0, [sp, #64]
  40cd78:	ldr	w0, [sp, #36]
  40cd7c:	and	w0, w0, #0xff
  40cd80:	strb	w0, [sp, #72]
  40cd84:	ldr	x0, [sp, #24]
  40cd88:	cmp	x0, #0x0
  40cd8c:	b.ne	40cd98 <ferror@plt+0xa4b8>  // b.any
  40cd90:	mov	w0, #0xffffffea            	// #-22
  40cd94:	b	40cddc <ferror@plt+0xa4fc>
  40cd98:	add	x0, sp, #0x38
  40cd9c:	ldr	x2, [sp, #24]
  40cda0:	mov	w1, #0x414                 	// #1044
  40cda4:	blr	x2
  40cda8:	str	w0, [sp, #1100]
  40cdac:	ldr	w0, [sp, #1100]
  40cdb0:	cmp	w0, #0x0
  40cdb4:	b.eq	40cdc0 <ferror@plt+0xa4e0>  // b.none
  40cdb8:	ldr	w0, [sp, #1100]
  40cdbc:	b	40cddc <ferror@plt+0xa4fc>
  40cdc0:	ldr	x0, [sp, #40]
  40cdc4:	ldr	w0, [x0]
  40cdc8:	ldr	w1, [sp, #56]
  40cdcc:	mov	w2, w1
  40cdd0:	add	x1, sp, #0x38
  40cdd4:	mov	w3, #0x0                   	// #0
  40cdd8:	bl	402680 <send@plt>
  40cddc:	ldp	x29, x30, [sp]
  40cde0:	add	sp, sp, #0x450
  40cde4:	ret
  40cde8:	stp	x29, x30, [sp, #-64]!
  40cdec:	mov	x29, sp
  40cdf0:	str	x0, [sp, #24]
  40cdf4:	str	w1, [sp, #20]
  40cdf8:	stp	xzr, xzr, [sp, #32]
  40cdfc:	stp	xzr, xzr, [sp, #48]
  40ce00:	mov	w0, #0x20                  	// #32
  40ce04:	str	w0, [sp, #32]
  40ce08:	mov	w0, #0x12                  	// #18
  40ce0c:	strh	w0, [sp, #36]
  40ce10:	mov	w0, #0x301                 	// #769
  40ce14:	strh	w0, [sp, #38]
  40ce18:	ldr	x0, [sp, #24]
  40ce1c:	ldr	w0, [x0, #28]
  40ce20:	add	w1, w0, #0x1
  40ce24:	ldr	x0, [sp, #24]
  40ce28:	str	w1, [x0, #28]
  40ce2c:	ldr	x0, [sp, #24]
  40ce30:	ldr	w1, [x0, #28]
  40ce34:	ldr	x0, [sp, #24]
  40ce38:	str	w1, [x0, #32]
  40ce3c:	ldr	x0, [sp, #24]
  40ce40:	ldr	w0, [x0, #32]
  40ce44:	str	w0, [sp, #40]
  40ce48:	ldr	w0, [sp, #20]
  40ce4c:	and	w0, w0, #0xff
  40ce50:	strb	w0, [sp, #48]
  40ce54:	ldr	x0, [sp, #24]
  40ce58:	ldr	w0, [x0]
  40ce5c:	add	x1, sp, #0x20
  40ce60:	mov	w3, #0x0                   	// #0
  40ce64:	mov	x2, #0x20                  	// #32
  40ce68:	bl	402680 <send@plt>
  40ce6c:	ldp	x29, x30, [sp], #64
  40ce70:	ret
  40ce74:	stp	x29, x30, [sp, #-32]!
  40ce78:	mov	x29, sp
  40ce7c:	str	x0, [sp, #24]
  40ce80:	str	w1, [sp, #20]
  40ce84:	ldr	w0, [sp, #20]
  40ce88:	cmp	w0, #0x0
  40ce8c:	b.ne	40cea4 <ferror@plt+0xa5c4>  // b.any
  40ce90:	mov	w2, #0x1                   	// #1
  40ce94:	ldr	w1, [sp, #20]
  40ce98:	ldr	x0, [sp, #24]
  40ce9c:	bl	40ceb8 <ferror@plt+0xa5d8>
  40cea0:	b	40ceb0 <ferror@plt+0xa5d0>
  40cea4:	ldr	w1, [sp, #20]
  40cea8:	ldr	x0, [sp, #24]
  40ceac:	bl	40cde8 <ferror@plt+0xa508>
  40ceb0:	ldp	x29, x30, [sp], #32
  40ceb4:	ret
  40ceb8:	stp	x29, x30, [sp, #-80]!
  40cebc:	mov	x29, sp
  40cec0:	str	x0, [sp, #24]
  40cec4:	str	w1, [sp, #20]
  40cec8:	str	w2, [sp, #16]
  40cecc:	ldr	w0, [sp, #20]
  40ced0:	cmp	w0, #0x0
  40ced4:	b.eq	40cee4 <ferror@plt+0xa604>  // b.none
  40ced8:	ldr	w0, [sp, #20]
  40cedc:	cmp	w0, #0x7
  40cee0:	b.ne	40cf78 <ferror@plt+0xa698>  // b.any
  40cee4:	stp	xzr, xzr, [sp, #40]
  40cee8:	stp	xzr, xzr, [sp, #56]
  40ceec:	str	xzr, [sp, #72]
  40cef0:	mov	w0, #0x28                  	// #40
  40cef4:	str	w0, [sp, #40]
  40cef8:	mov	w0, #0x12                  	// #18
  40cefc:	strh	w0, [sp, #44]
  40cf00:	mov	w0, #0x301                 	// #769
  40cf04:	strh	w0, [sp, #46]
  40cf08:	ldr	x0, [sp, #24]
  40cf0c:	ldr	w0, [x0, #28]
  40cf10:	add	w1, w0, #0x1
  40cf14:	ldr	x0, [sp, #24]
  40cf18:	str	w1, [x0, #28]
  40cf1c:	ldr	x0, [sp, #24]
  40cf20:	ldr	w1, [x0, #28]
  40cf24:	ldr	x0, [sp, #24]
  40cf28:	str	w1, [x0, #32]
  40cf2c:	ldr	x0, [sp, #24]
  40cf30:	ldr	w0, [x0, #32]
  40cf34:	str	w0, [sp, #48]
  40cf38:	ldr	w0, [sp, #20]
  40cf3c:	and	w0, w0, #0xff
  40cf40:	strb	w0, [sp, #56]
  40cf44:	mov	w0, #0x8                   	// #8
  40cf48:	strh	w0, [sp, #72]
  40cf4c:	mov	w0, #0x1d                  	// #29
  40cf50:	strh	w0, [sp, #74]
  40cf54:	ldr	w0, [sp, #16]
  40cf58:	str	w0, [sp, #76]
  40cf5c:	ldr	x0, [sp, #24]
  40cf60:	ldr	w0, [x0]
  40cf64:	add	x1, sp, #0x28
  40cf68:	mov	w3, #0x0                   	// #0
  40cf6c:	mov	x2, #0x28                  	// #40
  40cf70:	bl	402680 <send@plt>
  40cf74:	b	40cf84 <ferror@plt+0xa6a4>
  40cf78:	ldr	w1, [sp, #20]
  40cf7c:	ldr	x0, [sp, #24]
  40cf80:	bl	40cde8 <ferror@plt+0xa508>
  40cf84:	ldp	x29, x30, [sp], #80
  40cf88:	ret
  40cf8c:	sub	sp, sp, #0x460
  40cf90:	stp	x29, x30, [sp]
  40cf94:	mov	x29, sp
  40cf98:	str	x0, [sp, #40]
  40cf9c:	str	w1, [sp, #36]
  40cfa0:	str	x2, [sp, #24]
  40cfa4:	ldr	w0, [sp, #36]
  40cfa8:	cmp	w0, #0x0
  40cfac:	b.eq	40cfbc <ferror@plt+0xa6dc>  // b.none
  40cfb0:	ldr	w0, [sp, #36]
  40cfb4:	cmp	w0, #0x11
  40cfb8:	b.ne	40d080 <ferror@plt+0xa7a0>  // b.any
  40cfbc:	add	x0, sp, #0x38
  40cfc0:	mov	x1, #0x420                 	// #1056
  40cfc4:	mov	x2, x1
  40cfc8:	mov	w1, #0x0                   	// #0
  40cfcc:	bl	402480 <memset@plt>
  40cfd0:	mov	w0, #0x20                  	// #32
  40cfd4:	str	w0, [sp, #56]
  40cfd8:	mov	w0, #0x12                  	// #18
  40cfdc:	strh	w0, [sp, #60]
  40cfe0:	mov	w0, #0x301                 	// #769
  40cfe4:	strh	w0, [sp, #62]
  40cfe8:	ldr	x0, [sp, #40]
  40cfec:	ldr	w0, [x0, #28]
  40cff0:	add	w1, w0, #0x1
  40cff4:	ldr	x0, [sp, #40]
  40cff8:	str	w1, [x0, #28]
  40cffc:	ldr	x0, [sp, #40]
  40d000:	ldr	w1, [x0, #28]
  40d004:	ldr	x0, [sp, #40]
  40d008:	str	w1, [x0, #32]
  40d00c:	ldr	x0, [sp, #40]
  40d010:	ldr	w0, [x0, #32]
  40d014:	str	w0, [sp, #64]
  40d018:	ldr	w0, [sp, #36]
  40d01c:	and	w0, w0, #0xff
  40d020:	strb	w0, [sp, #72]
  40d024:	ldr	x0, [sp, #24]
  40d028:	cmp	x0, #0x0
  40d02c:	b.ne	40d038 <ferror@plt+0xa758>  // b.any
  40d030:	mov	w0, #0xffffffea            	// #-22
  40d034:	b	40d08c <ferror@plt+0xa7ac>
  40d038:	add	x0, sp, #0x38
  40d03c:	ldr	x2, [sp, #24]
  40d040:	mov	w1, #0x420                 	// #1056
  40d044:	blr	x2
  40d048:	str	w0, [sp, #1116]
  40d04c:	ldr	w0, [sp, #1116]
  40d050:	cmp	w0, #0x0
  40d054:	b.eq	40d060 <ferror@plt+0xa780>  // b.none
  40d058:	ldr	w0, [sp, #1116]
  40d05c:	b	40d08c <ferror@plt+0xa7ac>
  40d060:	ldr	x0, [sp, #40]
  40d064:	ldr	w0, [x0]
  40d068:	ldr	w1, [sp, #56]
  40d06c:	mov	w2, w1
  40d070:	add	x1, sp, #0x38
  40d074:	mov	w3, #0x0                   	// #0
  40d078:	bl	402680 <send@plt>
  40d07c:	b	40d08c <ferror@plt+0xa7ac>
  40d080:	ldr	w1, [sp, #36]
  40d084:	ldr	x0, [sp, #40]
  40d088:	bl	40cde8 <ferror@plt+0xa508>
  40d08c:	ldp	x29, x30, [sp]
  40d090:	add	sp, sp, #0x460
  40d094:	ret
  40d098:	stp	x29, x30, [sp, #-208]!
  40d09c:	mov	x29, sp
  40d0a0:	str	x0, [sp, #24]
  40d0a4:	str	x1, [sp, #16]
  40d0a8:	stp	xzr, xzr, [sp, #40]
  40d0ac:	stp	xzr, xzr, [sp, #56]
  40d0b0:	stp	xzr, xzr, [sp, #72]
  40d0b4:	stp	xzr, xzr, [sp, #88]
  40d0b8:	stp	xzr, xzr, [sp, #104]
  40d0bc:	stp	xzr, xzr, [sp, #120]
  40d0c0:	stp	xzr, xzr, [sp, #136]
  40d0c4:	stp	xzr, xzr, [sp, #152]
  40d0c8:	stp	xzr, xzr, [sp, #168]
  40d0cc:	stp	xzr, xzr, [sp, #184]
  40d0d0:	mov	w0, #0x20                  	// #32
  40d0d4:	str	w0, [sp, #40]
  40d0d8:	mov	w0, #0x1e                  	// #30
  40d0dc:	strh	w0, [sp, #44]
  40d0e0:	mov	w0, #0x301                 	// #769
  40d0e4:	strh	w0, [sp, #46]
  40d0e8:	ldr	x0, [sp, #24]
  40d0ec:	ldr	w0, [x0, #28]
  40d0f0:	add	w1, w0, #0x1
  40d0f4:	ldr	x0, [sp, #24]
  40d0f8:	str	w1, [x0, #28]
  40d0fc:	ldr	x0, [sp, #24]
  40d100:	ldr	w1, [x0, #28]
  40d104:	ldr	x0, [sp, #24]
  40d108:	str	w1, [x0, #32]
  40d10c:	ldr	x0, [sp, #24]
  40d110:	ldr	w0, [x0, #32]
  40d114:	str	w0, [sp, #48]
  40d118:	mov	w0, #0x7                   	// #7
  40d11c:	strb	w0, [sp, #56]
  40d120:	add	x0, sp, #0x28
  40d124:	ldr	x2, [sp, #16]
  40d128:	mov	w1, #0xa0                  	// #160
  40d12c:	blr	x2
  40d130:	str	w0, [sp, #204]
  40d134:	ldr	w0, [sp, #204]
  40d138:	cmp	w0, #0x0
  40d13c:	b.eq	40d148 <ferror@plt+0xa868>  // b.none
  40d140:	ldr	w0, [sp, #204]
  40d144:	b	40d160 <ferror@plt+0xa880>
  40d148:	ldr	x0, [sp, #24]
  40d14c:	ldr	w0, [x0]
  40d150:	add	x1, sp, #0x28
  40d154:	mov	w3, #0x0                   	// #0
  40d158:	mov	x2, #0xa0                  	// #160
  40d15c:	bl	402680 <send@plt>
  40d160:	ldp	x29, x30, [sp], #208
  40d164:	ret
  40d168:	stp	x29, x30, [sp, #-64]!
  40d16c:	mov	x29, sp
  40d170:	str	x0, [sp, #24]
  40d174:	str	w1, [sp, #20]
  40d178:	str	w2, [sp, #16]
  40d17c:	add	x0, sp, #0x20
  40d180:	mov	x2, #0x1c                  	// #28
  40d184:	mov	w1, #0x0                   	// #0
  40d188:	bl	402480 <memset@plt>
  40d18c:	mov	w0, #0x1c                  	// #28
  40d190:	str	w0, [sp, #32]
  40d194:	mov	w0, #0x5e                  	// #94
  40d198:	strh	w0, [sp, #36]
  40d19c:	mov	w0, #0x301                 	// #769
  40d1a0:	strh	w0, [sp, #38]
  40d1a4:	str	wzr, [sp, #44]
  40d1a8:	ldr	x0, [sp, #24]
  40d1ac:	ldr	w0, [x0, #28]
  40d1b0:	add	w1, w0, #0x1
  40d1b4:	ldr	x0, [sp, #24]
  40d1b8:	str	w1, [x0, #28]
  40d1bc:	ldr	x0, [sp, #24]
  40d1c0:	ldr	w1, [x0, #28]
  40d1c4:	ldr	x0, [sp, #24]
  40d1c8:	str	w1, [x0, #32]
  40d1cc:	ldr	x0, [sp, #24]
  40d1d0:	ldr	w0, [x0, #32]
  40d1d4:	str	w0, [sp, #40]
  40d1d8:	ldr	w0, [sp, #20]
  40d1dc:	and	w0, w0, #0xff
  40d1e0:	strb	w0, [sp, #48]
  40d1e4:	ldr	w0, [sp, #16]
  40d1e8:	str	w0, [sp, #56]
  40d1ec:	ldr	x0, [sp, #24]
  40d1f0:	ldr	w0, [x0]
  40d1f4:	add	x1, sp, #0x20
  40d1f8:	mov	w3, #0x0                   	// #0
  40d1fc:	mov	x2, #0x1c                  	// #28
  40d200:	bl	402680 <send@plt>
  40d204:	ldp	x29, x30, [sp], #64
  40d208:	ret
  40d20c:	stp	x29, x30, [sp, #-48]!
  40d210:	mov	x29, sp
  40d214:	str	x0, [sp, #40]
  40d218:	str	x1, [sp, #32]
  40d21c:	str	w2, [sp, #28]
  40d220:	ldr	x0, [sp, #40]
  40d224:	ldr	w0, [x0]
  40d228:	ldrsw	x1, [sp, #28]
  40d22c:	mov	w3, #0x0                   	// #0
  40d230:	mov	x2, x1
  40d234:	ldr	x1, [sp, #32]
  40d238:	bl	402680 <send@plt>
  40d23c:	ldp	x29, x30, [sp], #48
  40d240:	ret
  40d244:	sub	sp, sp, #0x460
  40d248:	stp	x29, x30, [sp]
  40d24c:	mov	x29, sp
  40d250:	str	x19, [sp, #16]
  40d254:	str	x0, [sp, #56]
  40d258:	str	x1, [sp, #48]
  40d25c:	str	w2, [sp, #44]
  40d260:	ldr	x0, [sp, #56]
  40d264:	ldr	w0, [x0]
  40d268:	ldrsw	x1, [sp, #44]
  40d26c:	mov	w3, #0x0                   	// #0
  40d270:	mov	x2, x1
  40d274:	ldr	x1, [sp, #48]
  40d278:	bl	402680 <send@plt>
  40d27c:	str	w0, [sp, #1108]
  40d280:	ldr	w0, [sp, #1108]
  40d284:	cmp	w0, #0x0
  40d288:	b.ge	40d294 <ferror@plt+0xa9b4>  // b.tcont
  40d28c:	ldr	w0, [sp, #1108]
  40d290:	b	40d3cc <ferror@plt+0xaaec>
  40d294:	ldr	x0, [sp, #56]
  40d298:	ldr	w0, [x0]
  40d29c:	add	x1, sp, #0x48
  40d2a0:	mov	w3, #0x42                  	// #66
  40d2a4:	mov	x2, #0x400                 	// #1024
  40d2a8:	bl	402580 <recv@plt>
  40d2ac:	str	w0, [sp, #1108]
  40d2b0:	ldr	w0, [sp, #1108]
  40d2b4:	cmp	w0, #0x0
  40d2b8:	b.ge	40d2dc <ferror@plt+0xa9fc>  // b.tcont
  40d2bc:	bl	402840 <__errno_location@plt>
  40d2c0:	ldr	w0, [x0]
  40d2c4:	cmp	w0, #0xb
  40d2c8:	b.ne	40d2d4 <ferror@plt+0xa9f4>  // b.any
  40d2cc:	mov	w0, #0x0                   	// #0
  40d2d0:	b	40d3cc <ferror@plt+0xaaec>
  40d2d4:	mov	w0, #0xffffffff            	// #-1
  40d2d8:	b	40d3cc <ferror@plt+0xaaec>
  40d2dc:	add	x0, sp, #0x48
  40d2e0:	str	x0, [sp, #1112]
  40d2e4:	b	40d398 <ferror@plt+0xaab8>
  40d2e8:	ldr	x0, [sp, #1112]
  40d2ec:	ldrh	w0, [x0, #4]
  40d2f0:	cmp	w0, #0x2
  40d2f4:	b.ne	40d35c <ferror@plt+0xaa7c>  // b.any
  40d2f8:	ldr	x0, [sp, #1112]
  40d2fc:	add	x0, x0, #0x10
  40d300:	str	x0, [sp, #1096]
  40d304:	ldr	x0, [sp, #1112]
  40d308:	ldr	w0, [x0]
  40d30c:	cmp	w0, #0x23
  40d310:	b.hi	40d33c <ferror@plt+0xaa5c>  // b.pmore
  40d314:	adrp	x0, 423000 <ferror@plt+0x20720>
  40d318:	ldr	x0, [x0, #3992]
  40d31c:	ldr	x0, [x0]
  40d320:	mov	x3, x0
  40d324:	mov	x2, #0x10                  	// #16
  40d328:	mov	x1, #0x1                   	// #1
  40d32c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d330:	add	x0, x0, #0x8e8
  40d334:	bl	4026d0 <fwrite@plt>
  40d338:	b	40d354 <ferror@plt+0xaa74>
  40d33c:	ldr	x0, [sp, #1096]
  40d340:	ldr	w19, [x0]
  40d344:	bl	402840 <__errno_location@plt>
  40d348:	mov	x1, x0
  40d34c:	neg	w0, w19
  40d350:	str	w0, [x1]
  40d354:	mov	w0, #0xffffffff            	// #-1
  40d358:	b	40d3cc <ferror@plt+0xaaec>
  40d35c:	ldr	w1, [sp, #1108]
  40d360:	ldr	x0, [sp, #1112]
  40d364:	ldr	w0, [x0]
  40d368:	add	w0, w0, #0x3
  40d36c:	and	w0, w0, #0xfffffffc
  40d370:	sub	w0, w1, w0
  40d374:	str	w0, [sp, #1108]
  40d378:	ldr	x0, [sp, #1112]
  40d37c:	ldr	w0, [x0]
  40d380:	add	w0, w0, #0x3
  40d384:	mov	w0, w0
  40d388:	and	x0, x0, #0xfffffffc
  40d38c:	ldr	x1, [sp, #1112]
  40d390:	add	x0, x1, x0
  40d394:	str	x0, [sp, #1112]
  40d398:	ldr	w0, [sp, #1108]
  40d39c:	cmp	w0, #0xf
  40d3a0:	b.le	40d3c8 <ferror@plt+0xaae8>
  40d3a4:	ldr	x0, [sp, #1112]
  40d3a8:	ldr	w0, [x0]
  40d3ac:	cmp	w0, #0xf
  40d3b0:	b.ls	40d3c8 <ferror@plt+0xaae8>  // b.plast
  40d3b4:	ldr	x0, [sp, #1112]
  40d3b8:	ldr	w1, [x0]
  40d3bc:	ldr	w0, [sp, #1108]
  40d3c0:	cmp	w1, w0
  40d3c4:	b.ls	40d2e8 <ferror@plt+0xaa08>  // b.plast
  40d3c8:	mov	w0, #0x0                   	// #0
  40d3cc:	ldr	x19, [sp, #16]
  40d3d0:	ldp	x29, x30, [sp]
  40d3d4:	add	sp, sp, #0x460
  40d3d8:	ret
  40d3dc:	stp	x29, x30, [sp, #-176]!
  40d3e0:	mov	x29, sp
  40d3e4:	str	x0, [sp, #40]
  40d3e8:	str	w1, [sp, #36]
  40d3ec:	str	x2, [sp, #24]
  40d3f0:	str	w3, [sp, #32]
  40d3f4:	stp	xzr, xzr, [sp, #160]
  40d3f8:	ldr	w0, [sp, #32]
  40d3fc:	add	w0, w0, #0x10
  40d400:	str	w0, [sp, #160]
  40d404:	ldr	w0, [sp, #36]
  40d408:	and	w0, w0, #0xffff
  40d40c:	strh	w0, [sp, #164]
  40d410:	mov	w0, #0x301                 	// #769
  40d414:	strh	w0, [sp, #166]
  40d418:	ldr	x0, [sp, #40]
  40d41c:	ldr	w0, [x0, #28]
  40d420:	add	w1, w0, #0x1
  40d424:	ldr	x0, [sp, #40]
  40d428:	str	w1, [x0, #28]
  40d42c:	ldr	x0, [sp, #40]
  40d430:	ldr	w1, [x0, #28]
  40d434:	ldr	x0, [sp, #40]
  40d438:	str	w1, [x0, #32]
  40d43c:	ldr	x0, [sp, #40]
  40d440:	ldr	w0, [x0, #32]
  40d444:	str	w0, [sp, #168]
  40d448:	str	xzr, [sp, #144]
  40d44c:	str	wzr, [sp, #152]
  40d450:	mov	w0, #0x10                  	// #16
  40d454:	strh	w0, [sp, #144]
  40d458:	add	x0, sp, #0xa0
  40d45c:	str	x0, [sp, #112]
  40d460:	mov	x0, #0x10                  	// #16
  40d464:	str	x0, [sp, #120]
  40d468:	ldr	x0, [sp, #24]
  40d46c:	str	x0, [sp, #128]
  40d470:	ldrsw	x0, [sp, #32]
  40d474:	str	x0, [sp, #136]
  40d478:	stp	xzr, xzr, [sp, #56]
  40d47c:	stp	xzr, xzr, [sp, #72]
  40d480:	stp	xzr, xzr, [sp, #88]
  40d484:	str	xzr, [sp, #104]
  40d488:	add	x0, sp, #0x90
  40d48c:	str	x0, [sp, #56]
  40d490:	mov	w0, #0xc                   	// #12
  40d494:	str	w0, [sp, #64]
  40d498:	add	x0, sp, #0x70
  40d49c:	str	x0, [sp, #72]
  40d4a0:	mov	x0, #0x2                   	// #2
  40d4a4:	str	x0, [sp, #80]
  40d4a8:	ldr	x0, [sp, #40]
  40d4ac:	ldr	w0, [x0]
  40d4b0:	add	x1, sp, #0x38
  40d4b4:	mov	w2, #0x0                   	// #0
  40d4b8:	bl	4024d0 <sendmsg@plt>
  40d4bc:	ldp	x29, x30, [sp], #176
  40d4c0:	ret
  40d4c4:	stp	x29, x30, [sp, #-128]!
  40d4c8:	mov	x29, sp
  40d4cc:	str	x0, [sp, #24]
  40d4d0:	str	x1, [sp, #16]
  40d4d4:	str	xzr, [sp, #112]
  40d4d8:	str	wzr, [sp, #120]
  40d4dc:	mov	w0, #0x10                  	// #16
  40d4e0:	strh	w0, [sp, #112]
  40d4e4:	ldr	x0, [sp, #16]
  40d4e8:	str	x0, [sp, #96]
  40d4ec:	ldr	x0, [sp, #16]
  40d4f0:	ldr	w0, [x0]
  40d4f4:	mov	w0, w0
  40d4f8:	str	x0, [sp, #104]
  40d4fc:	stp	xzr, xzr, [sp, #40]
  40d500:	stp	xzr, xzr, [sp, #56]
  40d504:	stp	xzr, xzr, [sp, #72]
  40d508:	str	xzr, [sp, #88]
  40d50c:	add	x0, sp, #0x70
  40d510:	str	x0, [sp, #40]
  40d514:	mov	w0, #0xc                   	// #12
  40d518:	str	w0, [sp, #48]
  40d51c:	add	x0, sp, #0x60
  40d520:	str	x0, [sp, #56]
  40d524:	mov	x0, #0x1                   	// #1
  40d528:	str	x0, [sp, #64]
  40d52c:	ldr	x0, [sp, #16]
  40d530:	mov	w1, #0x301                 	// #769
  40d534:	strh	w1, [x0, #6]
  40d538:	ldr	x0, [sp, #16]
  40d53c:	str	wzr, [x0, #12]
  40d540:	ldr	x0, [sp, #24]
  40d544:	ldr	w0, [x0, #28]
  40d548:	add	w1, w0, #0x1
  40d54c:	ldr	x0, [sp, #24]
  40d550:	str	w1, [x0, #28]
  40d554:	ldr	x0, [sp, #24]
  40d558:	ldr	w1, [x0, #28]
  40d55c:	ldr	x0, [sp, #24]
  40d560:	str	w1, [x0, #32]
  40d564:	ldr	x0, [sp, #24]
  40d568:	ldr	w1, [x0, #32]
  40d56c:	ldr	x0, [sp, #16]
  40d570:	str	w1, [x0, #8]
  40d574:	ldr	x0, [sp, #24]
  40d578:	ldr	w0, [x0]
  40d57c:	add	x1, sp, #0x28
  40d580:	mov	w2, #0x0                   	// #0
  40d584:	bl	4024d0 <sendmsg@plt>
  40d588:	ldp	x29, x30, [sp], #128
  40d58c:	ret
  40d590:	stp	x29, x30, [sp, #-48]!
  40d594:	mov	x29, sp
  40d598:	str	x0, [sp, #24]
  40d59c:	ldr	x0, [sp, #24]
  40d5a0:	ldr	w0, [x0, #16]
  40d5a4:	str	w0, [sp, #44]
  40d5a8:	ldr	x0, [sp, #24]
  40d5ac:	ldr	w0, [x0]
  40d5b0:	cmp	w0, #0x13
  40d5b4:	b.hi	40d5e4 <ferror@plt+0xad04>  // b.pmore
  40d5b8:	adrp	x0, 423000 <ferror@plt+0x20720>
  40d5bc:	ldr	x0, [x0, #3992]
  40d5c0:	ldr	x0, [x0]
  40d5c4:	mov	x3, x0
  40d5c8:	mov	x2, #0xf                   	// #15
  40d5cc:	mov	x1, #0x1                   	// #1
  40d5d0:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d5d4:	add	x0, x0, #0x900
  40d5d8:	bl	4026d0 <fwrite@plt>
  40d5dc:	mov	w0, #0xffffffff            	// #-1
  40d5e0:	b	40d6a0 <ferror@plt+0xadc0>
  40d5e4:	ldr	w0, [sp, #44]
  40d5e8:	cmp	w0, #0x0
  40d5ec:	b.ge	40d690 <ferror@plt+0xadb0>  // b.tcont
  40d5f0:	ldr	w1, [sp, #44]
  40d5f4:	ldr	x0, [sp, #24]
  40d5f8:	bl	40c340 <ferror@plt+0x9a60>
  40d5fc:	cmp	w0, #0x0
  40d600:	b.eq	40d60c <ferror@plt+0xad2c>  // b.none
  40d604:	ldr	w0, [sp, #44]
  40d608:	b	40d6a0 <ferror@plt+0xadc0>
  40d60c:	bl	402840 <__errno_location@plt>
  40d610:	mov	x1, x0
  40d614:	ldr	w0, [sp, #44]
  40d618:	neg	w0, w0
  40d61c:	str	w0, [x1]
  40d620:	bl	402840 <__errno_location@plt>
  40d624:	ldr	w0, [x0]
  40d628:	cmp	w0, #0x5f
  40d62c:	b.eq	40d64c <ferror@plt+0xad6c>  // b.none
  40d630:	cmp	w0, #0x5f
  40d634:	b.gt	40d67c <ferror@plt+0xad9c>
  40d638:	cmp	w0, #0x2
  40d63c:	b.eq	40d64c <ferror@plt+0xad6c>  // b.none
  40d640:	cmp	w0, #0x5a
  40d644:	b.eq	40d654 <ferror@plt+0xad74>  // b.none
  40d648:	b	40d67c <ferror@plt+0xad9c>
  40d64c:	mov	w0, #0xffffffff            	// #-1
  40d650:	b	40d6a0 <ferror@plt+0xadc0>
  40d654:	adrp	x0, 423000 <ferror@plt+0x20720>
  40d658:	ldr	x0, [x0, #3992]
  40d65c:	ldr	x0, [x0]
  40d660:	mov	x3, x0
  40d664:	mov	x2, #0x24                  	// #36
  40d668:	mov	x1, #0x1                   	// #1
  40d66c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d670:	add	x0, x0, #0x910
  40d674:	bl	4026d0 <fwrite@plt>
  40d678:	b	40d688 <ferror@plt+0xada8>
  40d67c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d680:	add	x0, x0, #0x938
  40d684:	bl	402240 <perror@plt>
  40d688:	ldr	w0, [sp, #44]
  40d68c:	b	40d6a0 <ferror@plt+0xadc0>
  40d690:	mov	x1, #0x0                   	// #0
  40d694:	ldr	x0, [sp, #24]
  40d698:	bl	40c328 <ferror@plt+0x9a48>
  40d69c:	mov	w0, #0x0                   	// #0
  40d6a0:	ldp	x29, x30, [sp], #48
  40d6a4:	ret
  40d6a8:	stp	x29, x30, [sp, #-64]!
  40d6ac:	mov	x29, sp
  40d6b0:	str	x19, [sp, #16]
  40d6b4:	str	x0, [sp, #40]
  40d6b8:	str	x1, [sp, #32]
  40d6bc:	ldr	x0, [sp, #32]
  40d6c0:	ldr	w0, [x0]
  40d6c4:	cmp	w0, #0x23
  40d6c8:	b.hi	40d6f4 <ferror@plt+0xae14>  // b.pmore
  40d6cc:	adrp	x0, 423000 <ferror@plt+0x20720>
  40d6d0:	ldr	x0, [x0, #3992]
  40d6d4:	ldr	x0, [x0]
  40d6d8:	mov	x3, x0
  40d6dc:	mov	x2, #0x10                  	// #16
  40d6e0:	mov	x1, #0x1                   	// #1
  40d6e4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d6e8:	add	x0, x0, #0x8e8
  40d6ec:	bl	4026d0 <fwrite@plt>
  40d6f0:	b	40d770 <ferror@plt+0xae90>
  40d6f4:	ldr	x0, [sp, #32]
  40d6f8:	add	x0, x0, #0x10
  40d6fc:	str	x0, [sp, #56]
  40d700:	ldr	x0, [sp, #56]
  40d704:	ldr	w19, [x0]
  40d708:	bl	402840 <__errno_location@plt>
  40d70c:	mov	x1, x0
  40d710:	neg	w0, w19
  40d714:	str	w0, [x1]
  40d718:	ldr	x0, [sp, #40]
  40d71c:	ldr	w0, [x0, #36]
  40d720:	cmp	w0, #0x4
  40d724:	b.ne	40d748 <ferror@plt+0xae68>  // b.any
  40d728:	bl	402840 <__errno_location@plt>
  40d72c:	ldr	w0, [x0]
  40d730:	cmp	w0, #0x2
  40d734:	b.eq	40d76c <ferror@plt+0xae8c>  // b.none
  40d738:	bl	402840 <__errno_location@plt>
  40d73c:	ldr	w0, [x0]
  40d740:	cmp	w0, #0x5f
  40d744:	b.eq	40d76c <ferror@plt+0xae8c>  // b.none
  40d748:	ldr	x0, [sp, #40]
  40d74c:	ldr	w0, [x0, #48]
  40d750:	and	w0, w0, #0x2
  40d754:	cmp	w0, #0x0
  40d758:	b.ne	40d770 <ferror@plt+0xae90>  // b.any
  40d75c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d760:	add	x0, x0, #0x938
  40d764:	bl	402240 <perror@plt>
  40d768:	b	40d770 <ferror@plt+0xae90>
  40d76c:	nop
  40d770:	ldr	x19, [sp, #16]
  40d774:	ldp	x29, x30, [sp], #64
  40d778:	ret
  40d77c:	stp	x29, x30, [sp, #-64]!
  40d780:	mov	x29, sp
  40d784:	stp	x19, x20, [sp, #16]
  40d788:	str	w0, [sp, #44]
  40d78c:	str	x1, [sp, #32]
  40d790:	str	w2, [sp, #40]
  40d794:	ldr	w2, [sp, #40]
  40d798:	ldr	x1, [sp, #32]
  40d79c:	ldr	w0, [sp, #44]
  40d7a0:	bl	402200 <recvmsg@plt>
  40d7a4:	str	w0, [sp, #60]
  40d7a8:	ldr	w0, [sp, #60]
  40d7ac:	cmp	w0, #0x0
  40d7b0:	b.ge	40d7d4 <ferror@plt+0xaef4>  // b.tcont
  40d7b4:	bl	402840 <__errno_location@plt>
  40d7b8:	ldr	w0, [x0]
  40d7bc:	cmp	w0, #0x4
  40d7c0:	b.eq	40d794 <ferror@plt+0xaeb4>  // b.none
  40d7c4:	bl	402840 <__errno_location@plt>
  40d7c8:	ldr	w0, [x0]
  40d7cc:	cmp	w0, #0xb
  40d7d0:	b.eq	40d794 <ferror@plt+0xaeb4>  // b.none
  40d7d4:	ldr	w0, [sp, #60]
  40d7d8:	cmp	w0, #0x0
  40d7dc:	b.ge	40d82c <ferror@plt+0xaf4c>  // b.tcont
  40d7e0:	adrp	x0, 423000 <ferror@plt+0x20720>
  40d7e4:	ldr	x0, [x0, #3992]
  40d7e8:	ldr	x19, [x0]
  40d7ec:	bl	402840 <__errno_location@plt>
  40d7f0:	ldr	w0, [x0]
  40d7f4:	bl	402550 <strerror@plt>
  40d7f8:	mov	x20, x0
  40d7fc:	bl	402840 <__errno_location@plt>
  40d800:	ldr	w0, [x0]
  40d804:	mov	w3, w0
  40d808:	mov	x2, x20
  40d80c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d810:	add	x1, x0, #0x950
  40d814:	mov	x0, x19
  40d818:	bl	4028a0 <fprintf@plt>
  40d81c:	bl	402840 <__errno_location@plt>
  40d820:	ldr	w0, [x0]
  40d824:	neg	w0, w0
  40d828:	b	40d868 <ferror@plt+0xaf88>
  40d82c:	ldr	w0, [sp, #60]
  40d830:	cmp	w0, #0x0
  40d834:	b.ne	40d864 <ferror@plt+0xaf84>  // b.any
  40d838:	adrp	x0, 423000 <ferror@plt+0x20720>
  40d83c:	ldr	x0, [x0, #3992]
  40d840:	ldr	x0, [x0]
  40d844:	mov	x3, x0
  40d848:	mov	x2, #0xf                   	// #15
  40d84c:	mov	x1, #0x1                   	// #1
  40d850:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d854:	add	x0, x0, #0x970
  40d858:	bl	4026d0 <fwrite@plt>
  40d85c:	mov	w0, #0xffffffc3            	// #-61
  40d860:	b	40d868 <ferror@plt+0xaf88>
  40d864:	ldr	w0, [sp, #60]
  40d868:	ldp	x19, x20, [sp, #16]
  40d86c:	ldp	x29, x30, [sp], #64
  40d870:	ret
  40d874:	stp	x29, x30, [sp, #-80]!
  40d878:	mov	x29, sp
  40d87c:	str	w0, [sp, #44]
  40d880:	str	x1, [sp, #32]
  40d884:	str	x2, [sp, #24]
  40d888:	ldr	x0, [sp, #32]
  40d88c:	ldr	x0, [x0, #16]
  40d890:	str	x0, [sp, #64]
  40d894:	ldr	x0, [sp, #64]
  40d898:	str	xzr, [x0]
  40d89c:	ldr	x0, [sp, #64]
  40d8a0:	str	xzr, [x0, #8]
  40d8a4:	mov	w2, #0x22                  	// #34
  40d8a8:	ldr	x1, [sp, #32]
  40d8ac:	ldr	w0, [sp, #44]
  40d8b0:	bl	40d77c <ferror@plt+0xae9c>
  40d8b4:	str	w0, [sp, #76]
  40d8b8:	ldr	w0, [sp, #76]
  40d8bc:	cmp	w0, #0x0
  40d8c0:	b.ge	40d8cc <ferror@plt+0xafec>  // b.tcont
  40d8c4:	ldr	w0, [sp, #76]
  40d8c8:	b	40d998 <ferror@plt+0xb0b8>
  40d8cc:	ldr	w1, [sp, #76]
  40d8d0:	mov	w0, #0x7fff                	// #32767
  40d8d4:	cmp	w1, w0
  40d8d8:	b.gt	40d8e4 <ferror@plt+0xb004>
  40d8dc:	mov	w0, #0x8000                	// #32768
  40d8e0:	str	w0, [sp, #76]
  40d8e4:	ldrsw	x0, [sp, #76]
  40d8e8:	bl	402400 <malloc@plt>
  40d8ec:	str	x0, [sp, #56]
  40d8f0:	ldr	x0, [sp, #56]
  40d8f4:	cmp	x0, #0x0
  40d8f8:	b.ne	40d928 <ferror@plt+0xb048>  // b.any
  40d8fc:	adrp	x0, 423000 <ferror@plt+0x20720>
  40d900:	ldr	x0, [x0, #3992]
  40d904:	ldr	x0, [x0]
  40d908:	mov	x3, x0
  40d90c:	mov	x2, #0x20                  	// #32
  40d910:	mov	x1, #0x1                   	// #1
  40d914:	adrp	x0, 410000 <ferror@plt+0xd720>
  40d918:	add	x0, x0, #0x980
  40d91c:	bl	4026d0 <fwrite@plt>
  40d920:	mov	w0, #0xfffffff4            	// #-12
  40d924:	b	40d998 <ferror@plt+0xb0b8>
  40d928:	ldr	x0, [sp, #64]
  40d92c:	ldr	x1, [sp, #56]
  40d930:	str	x1, [x0]
  40d934:	ldrsw	x1, [sp, #76]
  40d938:	ldr	x0, [sp, #64]
  40d93c:	str	x1, [x0, #8]
  40d940:	mov	w2, #0x0                   	// #0
  40d944:	ldr	x1, [sp, #32]
  40d948:	ldr	w0, [sp, #44]
  40d94c:	bl	40d77c <ferror@plt+0xae9c>
  40d950:	str	w0, [sp, #76]
  40d954:	ldr	w0, [sp, #76]
  40d958:	cmp	w0, #0x0
  40d95c:	b.ge	40d970 <ferror@plt+0xb090>  // b.tcont
  40d960:	ldr	x0, [sp, #56]
  40d964:	bl	402650 <free@plt>
  40d968:	ldr	w0, [sp, #76]
  40d96c:	b	40d998 <ferror@plt+0xb0b8>
  40d970:	ldr	x0, [sp, #24]
  40d974:	cmp	x0, #0x0
  40d978:	b.eq	40d98c <ferror@plt+0xb0ac>  // b.none
  40d97c:	ldr	x0, [sp, #24]
  40d980:	ldr	x1, [sp, #56]
  40d984:	str	x1, [x0]
  40d988:	b	40d994 <ferror@plt+0xb0b4>
  40d98c:	ldr	x0, [sp, #56]
  40d990:	bl	402650 <free@plt>
  40d994:	ldr	w0, [sp, #76]
  40d998:	ldp	x29, x30, [sp], #80
  40d99c:	ret
  40d9a0:	stp	x29, x30, [sp, #-176]!
  40d9a4:	mov	x29, sp
  40d9a8:	str	x0, [sp, #24]
  40d9ac:	str	x1, [sp, #16]
  40d9b0:	stp	xzr, xzr, [sp, #48]
  40d9b4:	stp	xzr, xzr, [sp, #64]
  40d9b8:	stp	xzr, xzr, [sp, #80]
  40d9bc:	str	xzr, [sp, #96]
  40d9c0:	add	x0, sp, #0x78
  40d9c4:	str	x0, [sp, #48]
  40d9c8:	mov	w0, #0xc                   	// #12
  40d9cc:	str	w0, [sp, #56]
  40d9d0:	add	x0, sp, #0x68
  40d9d4:	str	x0, [sp, #64]
  40d9d8:	mov	x0, #0x1                   	// #1
  40d9dc:	str	x0, [sp, #72]
  40d9e0:	str	wzr, [sp, #172]
  40d9e4:	str	wzr, [sp, #156]
  40d9e8:	str	wzr, [sp, #152]
  40d9ec:	ldr	x0, [sp, #24]
  40d9f0:	ldr	w0, [x0]
  40d9f4:	add	x2, sp, #0x28
  40d9f8:	add	x1, sp, #0x30
  40d9fc:	bl	40d874 <ferror@plt+0xaf94>
  40da00:	str	w0, [sp, #140]
  40da04:	ldr	w0, [sp, #140]
  40da08:	cmp	w0, #0x0
  40da0c:	b.ge	40da18 <ferror@plt+0xb138>  // b.tcont
  40da10:	ldr	w0, [sp, #140]
  40da14:	b	40dd14 <ferror@plt+0xb434>
  40da18:	ldr	x0, [sp, #24]
  40da1c:	ldr	x0, [x0, #40]
  40da20:	cmp	x0, #0x0
  40da24:	b.eq	40da58 <ferror@plt+0xb178>  // b.none
  40da28:	ldr	x4, [sp, #40]
  40da2c:	ldr	w0, [sp, #140]
  40da30:	add	w0, w0, #0x3
  40da34:	mov	w0, w0
  40da38:	and	x1, x0, #0xfffffffc
  40da3c:	ldr	x0, [sp, #24]
  40da40:	ldr	x0, [x0, #40]
  40da44:	mov	x3, x0
  40da48:	mov	x2, x1
  40da4c:	mov	x1, #0x1                   	// #1
  40da50:	mov	x0, x4
  40da54:	bl	4026d0 <fwrite@plt>
  40da58:	ldr	x0, [sp, #16]
  40da5c:	str	x0, [sp, #160]
  40da60:	b	40dc48 <ferror@plt+0xb368>
  40da64:	ldr	x0, [sp, #40]
  40da68:	str	x0, [sp, #144]
  40da6c:	ldr	w0, [sp, #140]
  40da70:	str	w0, [sp, #152]
  40da74:	b	40dc0c <ferror@plt+0xb32c>
  40da78:	str	wzr, [sp, #136]
  40da7c:	ldr	x0, [sp, #144]
  40da80:	ldrh	w0, [x0, #6]
  40da84:	sxth	w1, w0
  40da88:	ldr	x0, [sp, #160]
  40da8c:	ldrh	w0, [x0, #16]
  40da90:	sxth	w0, w0
  40da94:	mvn	w0, w0
  40da98:	sxth	w0, w0
  40da9c:	and	w0, w1, w0
  40daa0:	sxth	w0, w0
  40daa4:	and	w1, w0, #0xffff
  40daa8:	ldr	x0, [sp, #144]
  40daac:	strh	w1, [x0, #6]
  40dab0:	ldr	w0, [sp, #124]
  40dab4:	cmp	w0, #0x0
  40dab8:	b.ne	40dbc4 <ferror@plt+0xb2e4>  // b.any
  40dabc:	ldr	x0, [sp, #144]
  40dac0:	ldr	w1, [x0, #12]
  40dac4:	ldr	x0, [sp, #24]
  40dac8:	ldr	w0, [x0, #8]
  40dacc:	cmp	w1, w0
  40dad0:	b.ne	40dbc4 <ferror@plt+0xb2e4>  // b.any
  40dad4:	ldr	x0, [sp, #144]
  40dad8:	ldr	w1, [x0, #8]
  40dadc:	ldr	x0, [sp, #24]
  40dae0:	ldr	w0, [x0, #32]
  40dae4:	cmp	w1, w0
  40dae8:	b.ne	40dbc4 <ferror@plt+0xb2e4>  // b.any
  40daec:	ldr	x0, [sp, #144]
  40daf0:	ldrh	w0, [x0, #6]
  40daf4:	and	w0, w0, #0x10
  40daf8:	cmp	w0, #0x0
  40dafc:	b.eq	40db08 <ferror@plt+0xb228>  // b.none
  40db00:	mov	w0, #0x1                   	// #1
  40db04:	str	w0, [sp, #172]
  40db08:	ldr	x0, [sp, #144]
  40db0c:	ldrh	w0, [x0, #4]
  40db10:	cmp	w0, #0x3
  40db14:	b.ne	40db4c <ferror@plt+0xb26c>  // b.any
  40db18:	ldr	x0, [sp, #144]
  40db1c:	bl	40d590 <ferror@plt+0xacb0>
  40db20:	str	w0, [sp, #136]
  40db24:	ldr	w0, [sp, #136]
  40db28:	cmp	w0, #0x0
  40db2c:	b.ge	40db40 <ferror@plt+0xb260>  // b.tcont
  40db30:	ldr	x0, [sp, #40]
  40db34:	bl	402650 <free@plt>
  40db38:	mov	w0, #0xffffffff            	// #-1
  40db3c:	b	40dd14 <ferror@plt+0xb434>
  40db40:	mov	w0, #0x1                   	// #1
  40db44:	str	w0, [sp, #156]
  40db48:	b	40dc3c <ferror@plt+0xb35c>
  40db4c:	ldr	x0, [sp, #144]
  40db50:	ldrh	w0, [x0, #4]
  40db54:	cmp	w0, #0x2
  40db58:	b.ne	40db78 <ferror@plt+0xb298>  // b.any
  40db5c:	ldr	x1, [sp, #144]
  40db60:	ldr	x0, [sp, #24]
  40db64:	bl	40d6a8 <ferror@plt+0xadc8>
  40db68:	ldr	x0, [sp, #40]
  40db6c:	bl	402650 <free@plt>
  40db70:	mov	w0, #0xffffffff            	// #-1
  40db74:	b	40dd14 <ferror@plt+0xb434>
  40db78:	ldr	x0, [sp, #24]
  40db7c:	ldr	x0, [x0, #40]
  40db80:	cmp	x0, #0x0
  40db84:	b.ne	40dbcc <ferror@plt+0xb2ec>  // b.any
  40db88:	ldr	x0, [sp, #160]
  40db8c:	ldr	x2, [x0]
  40db90:	ldr	x0, [sp, #160]
  40db94:	ldr	x0, [x0, #8]
  40db98:	mov	x1, x0
  40db9c:	ldr	x0, [sp, #144]
  40dba0:	blr	x2
  40dba4:	str	w0, [sp, #136]
  40dba8:	ldr	w0, [sp, #136]
  40dbac:	cmp	w0, #0x0
  40dbb0:	b.ge	40dbcc <ferror@plt+0xb2ec>  // b.tcont
  40dbb4:	ldr	x0, [sp, #40]
  40dbb8:	bl	402650 <free@plt>
  40dbbc:	ldr	w0, [sp, #136]
  40dbc0:	b	40dd14 <ferror@plt+0xb434>
  40dbc4:	nop
  40dbc8:	b	40dbd0 <ferror@plt+0xb2f0>
  40dbcc:	nop
  40dbd0:	ldr	w1, [sp, #152]
  40dbd4:	ldr	x0, [sp, #144]
  40dbd8:	ldr	w0, [x0]
  40dbdc:	add	w0, w0, #0x3
  40dbe0:	and	w0, w0, #0xfffffffc
  40dbe4:	sub	w0, w1, w0
  40dbe8:	str	w0, [sp, #152]
  40dbec:	ldr	x0, [sp, #144]
  40dbf0:	ldr	w0, [x0]
  40dbf4:	add	w0, w0, #0x3
  40dbf8:	mov	w0, w0
  40dbfc:	and	x0, x0, #0xfffffffc
  40dc00:	ldr	x1, [sp, #144]
  40dc04:	add	x0, x1, x0
  40dc08:	str	x0, [sp, #144]
  40dc0c:	ldr	w0, [sp, #152]
  40dc10:	cmp	w0, #0xf
  40dc14:	b.le	40dc3c <ferror@plt+0xb35c>
  40dc18:	ldr	x0, [sp, #144]
  40dc1c:	ldr	w0, [x0]
  40dc20:	cmp	w0, #0xf
  40dc24:	b.ls	40dc3c <ferror@plt+0xb35c>  // b.plast
  40dc28:	ldr	x0, [sp, #144]
  40dc2c:	ldr	w1, [x0]
  40dc30:	ldr	w0, [sp, #152]
  40dc34:	cmp	w1, w0
  40dc38:	b.ls	40da78 <ferror@plt+0xb198>  // b.plast
  40dc3c:	ldr	x0, [sp, #160]
  40dc40:	add	x0, x0, #0x18
  40dc44:	str	x0, [sp, #160]
  40dc48:	ldr	x0, [sp, #160]
  40dc4c:	ldr	x0, [x0]
  40dc50:	cmp	x0, #0x0
  40dc54:	b.ne	40da64 <ferror@plt+0xb184>  // b.any
  40dc58:	ldr	x0, [sp, #40]
  40dc5c:	bl	402650 <free@plt>
  40dc60:	ldr	w0, [sp, #156]
  40dc64:	cmp	w0, #0x0
  40dc68:	b.eq	40dca4 <ferror@plt+0xb3c4>  // b.none
  40dc6c:	ldr	w0, [sp, #172]
  40dc70:	cmp	w0, #0x0
  40dc74:	b.eq	40dc9c <ferror@plt+0xb3bc>  // b.none
  40dc78:	adrp	x0, 423000 <ferror@plt+0x20720>
  40dc7c:	ldr	x0, [x0, #3992]
  40dc80:	ldr	x0, [x0]
  40dc84:	mov	x3, x0
  40dc88:	mov	x2, #0x2e                  	// #46
  40dc8c:	mov	x1, #0x1                   	// #1
  40dc90:	adrp	x0, 410000 <ferror@plt+0xd720>
  40dc94:	add	x0, x0, #0x9a8
  40dc98:	bl	4026d0 <fwrite@plt>
  40dc9c:	mov	w0, #0x0                   	// #0
  40dca0:	b	40dd14 <ferror@plt+0xb434>
  40dca4:	ldr	w0, [sp, #96]
  40dca8:	and	w0, w0, #0x20
  40dcac:	cmp	w0, #0x0
  40dcb0:	b.eq	40dcdc <ferror@plt+0xb3fc>  // b.none
  40dcb4:	adrp	x0, 423000 <ferror@plt+0x20720>
  40dcb8:	ldr	x0, [x0, #3992]
  40dcbc:	ldr	x0, [x0]
  40dcc0:	mov	x3, x0
  40dcc4:	mov	x2, #0x12                  	// #18
  40dcc8:	mov	x1, #0x1                   	// #1
  40dccc:	adrp	x0, 410000 <ferror@plt+0xd720>
  40dcd0:	add	x0, x0, #0x9d8
  40dcd4:	bl	4026d0 <fwrite@plt>
  40dcd8:	b	40dd10 <ferror@plt+0xb430>
  40dcdc:	ldr	w0, [sp, #152]
  40dce0:	cmp	w0, #0x0
  40dce4:	b.eq	40d9e4 <ferror@plt+0xb104>  // b.none
  40dce8:	adrp	x0, 423000 <ferror@plt+0x20720>
  40dcec:	ldr	x0, [x0, #3992]
  40dcf0:	ldr	x3, [x0]
  40dcf4:	ldr	w2, [sp, #152]
  40dcf8:	adrp	x0, 410000 <ferror@plt+0xd720>
  40dcfc:	add	x1, x0, #0x9f0
  40dd00:	mov	x0, x3
  40dd04:	bl	4028a0 <fprintf@plt>
  40dd08:	mov	w0, #0x1                   	// #1
  40dd0c:	bl	402230 <exit@plt>
  40dd10:	b	40d9e4 <ferror@plt+0xb104>
  40dd14:	ldp	x29, x30, [sp], #176
  40dd18:	ret
  40dd1c:	stp	x29, x30, [sp, #-96]!
  40dd20:	mov	x29, sp
  40dd24:	str	x0, [sp, #40]
  40dd28:	str	x1, [sp, #32]
  40dd2c:	str	x2, [sp, #24]
  40dd30:	strh	w3, [sp, #22]
  40dd34:	ldr	x0, [sp, #32]
  40dd38:	str	x0, [sp, #48]
  40dd3c:	ldr	x0, [sp, #24]
  40dd40:	str	x0, [sp, #56]
  40dd44:	ldrh	w0, [sp, #22]
  40dd48:	strh	w0, [sp, #64]
  40dd4c:	str	xzr, [sp, #72]
  40dd50:	str	xzr, [sp, #80]
  40dd54:	strh	wzr, [sp, #88]
  40dd58:	add	x0, sp, #0x30
  40dd5c:	mov	x1, x0
  40dd60:	ldr	x0, [sp, #40]
  40dd64:	bl	40d9a0 <ferror@plt+0xb0c0>
  40dd68:	ldp	x29, x30, [sp], #96
  40dd6c:	ret
  40dd70:	stp	x29, x30, [sp, #-64]!
  40dd74:	mov	x29, sp
  40dd78:	str	x19, [sp, #16]
  40dd7c:	str	x0, [sp, #56]
  40dd80:	str	x1, [sp, #48]
  40dd84:	str	x2, [sp, #40]
  40dd88:	ldr	x1, [sp, #40]
  40dd8c:	ldr	x0, [sp, #56]
  40dd90:	bl	40c328 <ferror@plt+0x9a48>
  40dd94:	cmp	w0, #0x0
  40dd98:	b.ne	40ddd0 <ferror@plt+0xb4f0>  // b.any
  40dd9c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40dda0:	ldr	x0, [x0, #3992]
  40dda4:	ldr	x19, [x0]
  40dda8:	ldr	x0, [sp, #48]
  40ddac:	ldr	w0, [x0]
  40ddb0:	neg	w0, w0
  40ddb4:	bl	402550 <strerror@plt>
  40ddb8:	mov	x2, x0
  40ddbc:	adrp	x0, 410000 <ferror@plt+0xd720>
  40ddc0:	add	x1, x0, #0xa08
  40ddc4:	mov	x0, x19
  40ddc8:	bl	4028a0 <fprintf@plt>
  40ddcc:	b	40ddd4 <ferror@plt+0xb4f4>
  40ddd0:	nop
  40ddd4:	ldr	x19, [sp, #16]
  40ddd8:	ldp	x29, x30, [sp], #64
  40dddc:	ret
  40dde0:	stp	x29, x30, [sp, #-208]!
  40dde4:	mov	x29, sp
  40dde8:	str	x0, [sp, #56]
  40ddec:	str	x1, [sp, #48]
  40ddf0:	str	x2, [sp, #40]
  40ddf4:	str	x3, [sp, #32]
  40ddf8:	strb	w4, [sp, #31]
  40ddfc:	str	x5, [sp, #16]
  40de00:	str	xzr, [sp, #152]
  40de04:	str	wzr, [sp, #160]
  40de08:	mov	w0, #0x10                  	// #16
  40de0c:	strh	w0, [sp, #152]
  40de10:	stp	xzr, xzr, [sp, #80]
  40de14:	stp	xzr, xzr, [sp, #96]
  40de18:	stp	xzr, xzr, [sp, #112]
  40de1c:	str	xzr, [sp, #128]
  40de20:	add	x0, sp, #0x98
  40de24:	str	x0, [sp, #80]
  40de28:	mov	w0, #0xc                   	// #12
  40de2c:	str	w0, [sp, #88]
  40de30:	ldr	x0, [sp, #48]
  40de34:	str	x0, [sp, #96]
  40de38:	ldr	x0, [sp, #40]
  40de3c:	str	x0, [sp, #104]
  40de40:	str	wzr, [sp, #204]
  40de44:	str	wzr, [sp, #188]
  40de48:	b	40dec0 <ferror@plt+0xb5e0>
  40de4c:	ldrsw	x0, [sp, #188]
  40de50:	lsl	x0, x0, #4
  40de54:	ldr	x1, [sp, #48]
  40de58:	add	x0, x1, x0
  40de5c:	ldr	x0, [x0]
  40de60:	str	x0, [sp, #192]
  40de64:	ldr	x0, [sp, #56]
  40de68:	ldr	w0, [x0, #28]
  40de6c:	add	w1, w0, #0x1
  40de70:	ldr	x0, [sp, #56]
  40de74:	str	w1, [x0, #28]
  40de78:	ldr	x0, [sp, #56]
  40de7c:	ldr	w0, [x0, #28]
  40de80:	str	w0, [sp, #204]
  40de84:	ldr	x0, [sp, #192]
  40de88:	ldr	w1, [sp, #204]
  40de8c:	str	w1, [x0, #8]
  40de90:	ldr	x0, [sp, #32]
  40de94:	cmp	x0, #0x0
  40de98:	b.ne	40deb4 <ferror@plt+0xb5d4>  // b.any
  40de9c:	ldr	x0, [sp, #192]
  40dea0:	ldrh	w0, [x0, #6]
  40dea4:	orr	w0, w0, #0x4
  40dea8:	and	w1, w0, #0xffff
  40deac:	ldr	x0, [sp, #192]
  40deb0:	strh	w1, [x0, #6]
  40deb4:	ldr	w0, [sp, #188]
  40deb8:	add	w0, w0, #0x1
  40debc:	str	w0, [sp, #188]
  40dec0:	ldrsw	x0, [sp, #188]
  40dec4:	ldr	x1, [sp, #40]
  40dec8:	cmp	x1, x0
  40decc:	b.hi	40de4c <ferror@plt+0xb56c>  // b.pmore
  40ded0:	ldr	x0, [sp, #56]
  40ded4:	ldr	w0, [x0]
  40ded8:	add	x1, sp, #0x50
  40dedc:	mov	w2, #0x0                   	// #0
  40dee0:	bl	4024d0 <sendmsg@plt>
  40dee4:	str	w0, [sp, #184]
  40dee8:	ldr	w0, [sp, #184]
  40deec:	cmp	w0, #0x0
  40def0:	b.ge	40df08 <ferror@plt+0xb628>  // b.tcont
  40def4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40def8:	add	x0, x0, #0xa20
  40defc:	bl	402240 <perror@plt>
  40df00:	mov	w0, #0xffffffff            	// #-1
  40df04:	b	40e2e0 <ferror@plt+0xba00>
  40df08:	add	x0, sp, #0x88
  40df0c:	str	x0, [sp, #96]
  40df10:	mov	x0, #0x1                   	// #1
  40df14:	str	x0, [sp, #104]
  40df18:	str	wzr, [sp, #188]
  40df1c:	ldr	x0, [sp, #56]
  40df20:	ldr	w0, [x0]
  40df24:	add	x2, sp, #0x48
  40df28:	add	x1, sp, #0x50
  40df2c:	bl	40d874 <ferror@plt+0xaf94>
  40df30:	str	w0, [sp, #184]
  40df34:	ldr	w0, [sp, #188]
  40df38:	add	w0, w0, #0x1
  40df3c:	str	w0, [sp, #188]
  40df40:	ldr	w0, [sp, #184]
  40df44:	cmp	w0, #0x0
  40df48:	b.ge	40df54 <ferror@plt+0xb674>  // b.tcont
  40df4c:	ldr	w0, [sp, #184]
  40df50:	b	40e2e0 <ferror@plt+0xba00>
  40df54:	ldr	w0, [sp, #88]
  40df58:	cmp	w0, #0xc
  40df5c:	b.eq	40df8c <ferror@plt+0xb6ac>  // b.none
  40df60:	adrp	x0, 423000 <ferror@plt+0x20720>
  40df64:	ldr	x0, [x0, #3992]
  40df68:	ldr	x3, [x0]
  40df6c:	ldr	w0, [sp, #88]
  40df70:	mov	w2, w0
  40df74:	adrp	x0, 410000 <ferror@plt+0xd720>
  40df78:	add	x1, x0, #0xa40
  40df7c:	mov	x0, x3
  40df80:	bl	4028a0 <fprintf@plt>
  40df84:	mov	w0, #0x1                   	// #1
  40df88:	bl	402230 <exit@plt>
  40df8c:	ldr	x0, [sp, #72]
  40df90:	str	x0, [sp, #192]
  40df94:	b	40e25c <ferror@plt+0xb97c>
  40df98:	ldr	x0, [sp, #192]
  40df9c:	ldr	w0, [x0]
  40dfa0:	str	w0, [sp, #180]
  40dfa4:	ldr	w0, [sp, #180]
  40dfa8:	sub	w0, w0, #0x10
  40dfac:	str	w0, [sp, #176]
  40dfb0:	ldr	w0, [sp, #176]
  40dfb4:	cmp	w0, #0x0
  40dfb8:	b.lt	40dfcc <ferror@plt+0xb6ec>  // b.tstop
  40dfbc:	ldr	w1, [sp, #180]
  40dfc0:	ldr	w0, [sp, #184]
  40dfc4:	cmp	w1, w0
  40dfc8:	b.le	40e038 <ferror@plt+0xb758>
  40dfcc:	ldr	w0, [sp, #128]
  40dfd0:	and	w0, w0, #0x20
  40dfd4:	cmp	w0, #0x0
  40dfd8:	b.eq	40e010 <ferror@plt+0xb730>  // b.none
  40dfdc:	adrp	x0, 423000 <ferror@plt+0x20720>
  40dfe0:	ldr	x0, [x0, #3992]
  40dfe4:	ldr	x0, [x0]
  40dfe8:	mov	x3, x0
  40dfec:	mov	x2, #0x12                  	// #18
  40dff0:	mov	x1, #0x1                   	// #1
  40dff4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40dff8:	add	x0, x0, #0xa60
  40dffc:	bl	4026d0 <fwrite@plt>
  40e000:	ldr	x0, [sp, #72]
  40e004:	bl	402650 <free@plt>
  40e008:	mov	w0, #0xffffffff            	// #-1
  40e00c:	b	40e2e0 <ferror@plt+0xba00>
  40e010:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e014:	ldr	x0, [x0, #3992]
  40e018:	ldr	x3, [x0]
  40e01c:	ldr	w2, [sp, #180]
  40e020:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e024:	add	x1, x0, #0xa78
  40e028:	mov	x0, x3
  40e02c:	bl	4028a0 <fprintf@plt>
  40e030:	mov	w0, #0x1                   	// #1
  40e034:	bl	402230 <exit@plt>
  40e038:	ldr	w0, [sp, #156]
  40e03c:	cmp	w0, #0x0
  40e040:	b.ne	40e090 <ferror@plt+0xb7b0>  // b.any
  40e044:	ldr	x0, [sp, #192]
  40e048:	ldr	w1, [x0, #12]
  40e04c:	ldr	x0, [sp, #56]
  40e050:	ldr	w0, [x0, #8]
  40e054:	cmp	w1, w0
  40e058:	b.ne	40e090 <ferror@plt+0xb7b0>  // b.any
  40e05c:	ldr	x0, [sp, #192]
  40e060:	ldr	w0, [x0, #8]
  40e064:	ldr	w1, [sp, #204]
  40e068:	cmp	w1, w0
  40e06c:	b.cc	40e090 <ferror@plt+0xb7b0>  // b.lo, b.ul, b.last
  40e070:	ldr	x0, [sp, #192]
  40e074:	ldr	w0, [x0, #8]
  40e078:	mov	w1, w0
  40e07c:	ldr	w2, [sp, #204]
  40e080:	ldr	x0, [sp, #40]
  40e084:	sub	x0, x2, x0
  40e088:	cmp	x1, x0
  40e08c:	b.cs	40e0c8 <ferror@plt+0xb7e8>  // b.hs, b.nlast
  40e090:	ldr	w1, [sp, #184]
  40e094:	ldr	w0, [sp, #180]
  40e098:	add	w0, w0, #0x3
  40e09c:	and	w0, w0, #0xfffffffc
  40e0a0:	sub	w0, w1, w0
  40e0a4:	str	w0, [sp, #184]
  40e0a8:	ldr	w0, [sp, #180]
  40e0ac:	add	w0, w0, #0x3
  40e0b0:	mov	w0, w0
  40e0b4:	and	x0, x0, #0xfffffffc
  40e0b8:	ldr	x1, [sp, #192]
  40e0bc:	add	x0, x1, x0
  40e0c0:	str	x0, [sp, #192]
  40e0c4:	b	40e25c <ferror@plt+0xb97c>
  40e0c8:	ldr	x0, [sp, #192]
  40e0cc:	ldrh	w0, [x0, #4]
  40e0d0:	cmp	w0, #0x2
  40e0d4:	b.ne	40e1e4 <ferror@plt+0xb904>  // b.any
  40e0d8:	ldr	x0, [sp, #192]
  40e0dc:	add	x0, x0, #0x10
  40e0e0:	str	x0, [sp, #168]
  40e0e4:	ldr	x0, [sp, #168]
  40e0e8:	ldr	w0, [x0]
  40e0ec:	str	w0, [sp, #164]
  40e0f0:	ldr	w0, [sp, #176]
  40e0f4:	cmp	w0, #0x13
  40e0f8:	b.hi	40e130 <ferror@plt+0xb850>  // b.pmore
  40e0fc:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e100:	ldr	x0, [x0, #3992]
  40e104:	ldr	x0, [x0]
  40e108:	mov	x3, x0
  40e10c:	mov	x2, #0x10                  	// #16
  40e110:	mov	x1, #0x1                   	// #1
  40e114:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e118:	add	x0, x0, #0x8e8
  40e11c:	bl	4026d0 <fwrite@plt>
  40e120:	ldr	x0, [sp, #72]
  40e124:	bl	402650 <free@plt>
  40e128:	mov	w0, #0xffffffff            	// #-1
  40e12c:	b	40e2e0 <ferror@plt+0xba00>
  40e130:	ldr	w0, [sp, #164]
  40e134:	cmp	w0, #0x0
  40e138:	b.ne	40e14c <ferror@plt+0xb86c>  // b.any
  40e13c:	ldr	x1, [sp, #16]
  40e140:	ldr	x0, [sp, #192]
  40e144:	bl	40c328 <ferror@plt+0x9a48>
  40e148:	b	40e18c <ferror@plt+0xb8ac>
  40e14c:	bl	402840 <__errno_location@plt>
  40e150:	mov	x1, x0
  40e154:	ldr	w0, [sp, #164]
  40e158:	neg	w0, w0
  40e15c:	str	w0, [x1]
  40e160:	ldr	x0, [sp, #56]
  40e164:	ldr	w0, [x0, #36]
  40e168:	cmp	w0, #0x4
  40e16c:	b.eq	40e18c <ferror@plt+0xb8ac>  // b.none
  40e170:	ldrb	w0, [sp, #31]
  40e174:	cmp	w0, #0x0
  40e178:	b.eq	40e18c <ferror@plt+0xb8ac>  // b.none
  40e17c:	ldr	x2, [sp, #16]
  40e180:	ldr	x1, [sp, #168]
  40e184:	ldr	x0, [sp, #192]
  40e188:	bl	40dd70 <ferror@plt+0xb490>
  40e18c:	ldr	x0, [sp, #32]
  40e190:	cmp	x0, #0x0
  40e194:	b.eq	40e1a8 <ferror@plt+0xb8c8>  // b.none
  40e198:	ldr	x1, [sp, #72]
  40e19c:	ldr	x0, [sp, #32]
  40e1a0:	str	x1, [x0]
  40e1a4:	b	40e1b0 <ferror@plt+0xb8d0>
  40e1a8:	ldr	x0, [sp, #72]
  40e1ac:	bl	402650 <free@plt>
  40e1b0:	ldrsw	x0, [sp, #188]
  40e1b4:	ldr	x1, [sp, #40]
  40e1b8:	cmp	x1, x0
  40e1bc:	b.ls	40e1c4 <ferror@plt+0xb8e4>  // b.plast
  40e1c0:	b	40df1c <ferror@plt+0xb63c>
  40e1c4:	ldr	w0, [sp, #164]
  40e1c8:	cmp	w0, #0x0
  40e1cc:	b.eq	40e1dc <ferror@plt+0xb8fc>  // b.none
  40e1d0:	ldr	w0, [sp, #188]
  40e1d4:	neg	w0, w0
  40e1d8:	b	40e2e0 <ferror@plt+0xba00>
  40e1dc:	mov	w0, #0x0                   	// #0
  40e1e0:	b	40e2e0 <ferror@plt+0xba00>
  40e1e4:	ldr	x0, [sp, #32]
  40e1e8:	cmp	x0, #0x0
  40e1ec:	b.eq	40e204 <ferror@plt+0xb924>  // b.none
  40e1f0:	ldr	x1, [sp, #72]
  40e1f4:	ldr	x0, [sp, #32]
  40e1f8:	str	x1, [x0]
  40e1fc:	mov	w0, #0x0                   	// #0
  40e200:	b	40e2e0 <ferror@plt+0xba00>
  40e204:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e208:	ldr	x0, [x0, #3992]
  40e20c:	ldr	x0, [x0]
  40e210:	mov	x3, x0
  40e214:	mov	x2, #0x14                  	// #20
  40e218:	mov	x1, #0x1                   	// #1
  40e21c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e220:	add	x0, x0, #0xa98
  40e224:	bl	4026d0 <fwrite@plt>
  40e228:	ldr	w1, [sp, #184]
  40e22c:	ldr	w0, [sp, #180]
  40e230:	add	w0, w0, #0x3
  40e234:	and	w0, w0, #0xfffffffc
  40e238:	sub	w0, w1, w0
  40e23c:	str	w0, [sp, #184]
  40e240:	ldr	w0, [sp, #180]
  40e244:	add	w0, w0, #0x3
  40e248:	mov	w0, w0
  40e24c:	and	x0, x0, #0xfffffffc
  40e250:	ldr	x1, [sp, #192]
  40e254:	add	x0, x1, x0
  40e258:	str	x0, [sp, #192]
  40e25c:	ldr	w0, [sp, #184]
  40e260:	cmp	w0, #0xf
  40e264:	b.hi	40df98 <ferror@plt+0xb6b8>  // b.pmore
  40e268:	ldr	x0, [sp, #72]
  40e26c:	bl	402650 <free@plt>
  40e270:	ldr	w0, [sp, #128]
  40e274:	and	w0, w0, #0x20
  40e278:	cmp	w0, #0x0
  40e27c:	b.eq	40e2a8 <ferror@plt+0xb9c8>  // b.none
  40e280:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e284:	ldr	x0, [x0, #3992]
  40e288:	ldr	x0, [x0]
  40e28c:	mov	x3, x0
  40e290:	mov	x2, #0x12                  	// #18
  40e294:	mov	x1, #0x1                   	// #1
  40e298:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e29c:	add	x0, x0, #0x9d8
  40e2a0:	bl	4026d0 <fwrite@plt>
  40e2a4:	b	40e2dc <ferror@plt+0xb9fc>
  40e2a8:	ldr	w0, [sp, #184]
  40e2ac:	cmp	w0, #0x0
  40e2b0:	b.eq	40df1c <ferror@plt+0xb63c>  // b.none
  40e2b4:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e2b8:	ldr	x0, [x0, #3992]
  40e2bc:	ldr	x3, [x0]
  40e2c0:	ldr	w2, [sp, #184]
  40e2c4:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e2c8:	add	x1, x0, #0x9f0
  40e2cc:	mov	x0, x3
  40e2d0:	bl	4028a0 <fprintf@plt>
  40e2d4:	mov	w0, #0x1                   	// #1
  40e2d8:	bl	402230 <exit@plt>
  40e2dc:	b	40df1c <ferror@plt+0xb63c>
  40e2e0:	ldp	x29, x30, [sp], #208
  40e2e4:	ret
  40e2e8:	stp	x29, x30, [sp, #-80]!
  40e2ec:	mov	x29, sp
  40e2f0:	str	x0, [sp, #56]
  40e2f4:	str	x1, [sp, #48]
  40e2f8:	str	x2, [sp, #40]
  40e2fc:	strb	w3, [sp, #39]
  40e300:	str	x4, [sp, #24]
  40e304:	ldr	x0, [sp, #48]
  40e308:	str	x0, [sp, #64]
  40e30c:	ldr	x0, [sp, #48]
  40e310:	ldr	w0, [x0]
  40e314:	mov	w0, w0
  40e318:	str	x0, [sp, #72]
  40e31c:	add	x0, sp, #0x40
  40e320:	ldr	x5, [sp, #24]
  40e324:	ldrb	w4, [sp, #39]
  40e328:	ldr	x3, [sp, #40]
  40e32c:	mov	x2, #0x1                   	// #1
  40e330:	mov	x1, x0
  40e334:	ldr	x0, [sp, #56]
  40e338:	bl	40dde0 <ferror@plt+0xb500>
  40e33c:	ldp	x29, x30, [sp], #80
  40e340:	ret
  40e344:	stp	x29, x30, [sp, #-48]!
  40e348:	mov	x29, sp
  40e34c:	str	x0, [sp, #40]
  40e350:	str	x1, [sp, #32]
  40e354:	str	x2, [sp, #24]
  40e358:	mov	x4, #0x0                   	// #0
  40e35c:	mov	w3, #0x1                   	// #1
  40e360:	ldr	x2, [sp, #24]
  40e364:	ldr	x1, [sp, #32]
  40e368:	ldr	x0, [sp, #40]
  40e36c:	bl	40e2e8 <ferror@plt+0xba08>
  40e370:	ldp	x29, x30, [sp], #48
  40e374:	ret
  40e378:	stp	x29, x30, [sp, #-48]!
  40e37c:	mov	x29, sp
  40e380:	str	x0, [sp, #40]
  40e384:	str	x1, [sp, #32]
  40e388:	str	x2, [sp, #24]
  40e38c:	str	x3, [sp, #16]
  40e390:	mov	x5, #0x0                   	// #0
  40e394:	mov	w4, #0x1                   	// #1
  40e398:	ldr	x3, [sp, #16]
  40e39c:	ldr	x2, [sp, #24]
  40e3a0:	ldr	x1, [sp, #32]
  40e3a4:	ldr	x0, [sp, #40]
  40e3a8:	bl	40dde0 <ferror@plt+0xb500>
  40e3ac:	ldp	x29, x30, [sp], #48
  40e3b0:	ret
  40e3b4:	stp	x29, x30, [sp, #-48]!
  40e3b8:	mov	x29, sp
  40e3bc:	str	x0, [sp, #40]
  40e3c0:	str	x1, [sp, #32]
  40e3c4:	str	x2, [sp, #24]
  40e3c8:	mov	x4, #0x0                   	// #0
  40e3cc:	mov	w3, #0x0                   	// #0
  40e3d0:	ldr	x2, [sp, #24]
  40e3d4:	ldr	x1, [sp, #32]
  40e3d8:	ldr	x0, [sp, #40]
  40e3dc:	bl	40e2e8 <ferror@plt+0xba08>
  40e3e0:	ldp	x29, x30, [sp], #48
  40e3e4:	ret
  40e3e8:	stp	x29, x30, [sp, #-48]!
  40e3ec:	mov	x29, sp
  40e3f0:	str	x0, [sp, #24]
  40e3f4:	mov	w0, #0x1                   	// #1
  40e3f8:	str	w0, [sp, #44]
  40e3fc:	ldr	x0, [sp, #24]
  40e400:	ldr	w0, [x0]
  40e404:	add	x1, sp, #0x2c
  40e408:	mov	w4, #0x4                   	// #4
  40e40c:	mov	x3, x1
  40e410:	mov	w2, #0x8                   	// #8
  40e414:	mov	w1, #0x10e                 	// #270
  40e418:	bl	402410 <setsockopt@plt>
  40e41c:	cmp	w0, #0x0
  40e420:	b.ge	40e438 <ferror@plt+0xbb58>  // b.tcont
  40e424:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e428:	add	x0, x0, #0xab0
  40e42c:	bl	402240 <perror@plt>
  40e430:	mov	w0, #0xffffffff            	// #-1
  40e434:	b	40e450 <ferror@plt+0xbb70>
  40e438:	ldr	x0, [sp, #24]
  40e43c:	ldr	w0, [x0, #48]
  40e440:	orr	w1, w0, #0x1
  40e444:	ldr	x0, [sp, #24]
  40e448:	str	w1, [x0, #48]
  40e44c:	mov	w0, #0x0                   	// #0
  40e450:	ldp	x29, x30, [sp], #48
  40e454:	ret
  40e458:	mov	x12, #0x60d0                	// #24784
  40e45c:	sub	sp, sp, x12
  40e460:	stp	x29, x30, [sp]
  40e464:	mov	x29, sp
  40e468:	stp	x19, x20, [sp, #16]
  40e46c:	str	x0, [sp, #56]
  40e470:	str	x1, [sp, #48]
  40e474:	str	x2, [sp, #40]
  40e478:	str	xzr, [sp, #24728]
  40e47c:	add	x0, sp, #0x4, lsl #12
  40e480:	str	wzr, [x0, #8352]
  40e484:	mov	w0, #0x10                  	// #16
  40e488:	add	x1, sp, #0x6, lsl #12
  40e48c:	strh	w0, [x1, #152]
  40e490:	add	x0, sp, #0x6, lsl #12
  40e494:	stp	xzr, xzr, [x0, #80]
  40e498:	add	x0, sp, #0x6, lsl #12
  40e49c:	stp	xzr, xzr, [x0, #96]
  40e4a0:	add	x0, sp, #0x6, lsl #12
  40e4a4:	stp	xzr, xzr, [x0, #112]
  40e4a8:	str	xzr, [sp, #24704]
  40e4ac:	add	x0, sp, #0x6, lsl #12
  40e4b0:	add	x0, x0, #0x98
  40e4b4:	str	x0, [sp, #24656]
  40e4b8:	mov	w0, #0xc                   	// #12
  40e4bc:	add	x1, sp, #0x4, lsl #12
  40e4c0:	str	w0, [x1, #8280]
  40e4c4:	add	x0, sp, #0x6, lsl #12
  40e4c8:	add	x0, x0, #0x88
  40e4cc:	str	x0, [sp, #24672]
  40e4d0:	mov	x0, #0x1                   	// #1
  40e4d4:	str	x0, [sp, #24680]
  40e4d8:	ldr	x0, [sp, #56]
  40e4dc:	ldr	w0, [x0, #48]
  40e4e0:	and	w0, w0, #0x1
  40e4e4:	cmp	w0, #0x0
  40e4e8:	b.eq	40e4fc <ferror@plt+0xbc1c>  // b.none
  40e4ec:	add	x0, sp, #0x50
  40e4f0:	str	x0, [sp, #24688]
  40e4f4:	mov	x0, #0x2000                	// #8192
  40e4f8:	str	x0, [sp, #24696]
  40e4fc:	add	x0, sp, #0x2, lsl #12
  40e500:	add	x0, x0, #0x50
  40e504:	str	x0, [sp, #24712]
  40e508:	mov	x0, #0x4000                	// #16384
  40e50c:	str	x0, [sp, #24720]
  40e510:	ldr	x0, [sp, #56]
  40e514:	ldr	w0, [x0]
  40e518:	add	x1, sp, #0x6, lsl #12
  40e51c:	add	x1, x1, #0x50
  40e520:	mov	w2, #0x0                   	// #0
  40e524:	bl	402200 <recvmsg@plt>
  40e528:	add	x1, sp, #0x4, lsl #12
  40e52c:	str	w0, [x1, #8396]
  40e530:	add	x0, sp, #0x4, lsl #12
  40e534:	ldr	w0, [x0, #8396]
  40e538:	cmp	w0, #0x0
  40e53c:	b.ge	40e5b4 <ferror@plt+0xbcd4>  // b.tcont
  40e540:	bl	402840 <__errno_location@plt>
  40e544:	ldr	w0, [x0]
  40e548:	cmp	w0, #0x4
  40e54c:	b.eq	40e8b0 <ferror@plt+0xbfd0>  // b.none
  40e550:	bl	402840 <__errno_location@plt>
  40e554:	ldr	w0, [x0]
  40e558:	cmp	w0, #0xb
  40e55c:	b.eq	40e8b0 <ferror@plt+0xbfd0>  // b.none
  40e560:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e564:	ldr	x0, [x0, #3992]
  40e568:	ldr	x19, [x0]
  40e56c:	bl	402840 <__errno_location@plt>
  40e570:	ldr	w0, [x0]
  40e574:	bl	402550 <strerror@plt>
  40e578:	mov	x20, x0
  40e57c:	bl	402840 <__errno_location@plt>
  40e580:	ldr	w0, [x0]
  40e584:	mov	w3, w0
  40e588:	mov	x2, x20
  40e58c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e590:	add	x1, x0, #0x950
  40e594:	mov	x0, x19
  40e598:	bl	4028a0 <fprintf@plt>
  40e59c:	bl	402840 <__errno_location@plt>
  40e5a0:	ldr	w0, [x0]
  40e5a4:	cmp	w0, #0x69
  40e5a8:	b.eq	40e8b8 <ferror@plt+0xbfd8>  // b.none
  40e5ac:	mov	w0, #0xffffffff            	// #-1
  40e5b0:	b	40e8c0 <ferror@plt+0xbfe0>
  40e5b4:	add	x0, sp, #0x4, lsl #12
  40e5b8:	ldr	w0, [x0, #8396]
  40e5bc:	cmp	w0, #0x0
  40e5c0:	b.ne	40e5f0 <ferror@plt+0xbd10>  // b.any
  40e5c4:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e5c8:	ldr	x0, [x0, #3992]
  40e5cc:	ldr	x0, [x0]
  40e5d0:	mov	x3, x0
  40e5d4:	mov	x2, #0xf                   	// #15
  40e5d8:	mov	x1, #0x1                   	// #1
  40e5dc:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e5e0:	add	x0, x0, #0x970
  40e5e4:	bl	4026d0 <fwrite@plt>
  40e5e8:	mov	w0, #0xffffffff            	// #-1
  40e5ec:	b	40e8c0 <ferror@plt+0xbfe0>
  40e5f0:	add	x0, sp, #0x4, lsl #12
  40e5f4:	ldr	w0, [x0, #8280]
  40e5f8:	cmp	w0, #0xc
  40e5fc:	b.eq	40e630 <ferror@plt+0xbd50>  // b.none
  40e600:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e604:	ldr	x0, [x0, #3992]
  40e608:	ldr	x3, [x0]
  40e60c:	add	x0, sp, #0x4, lsl #12
  40e610:	ldr	w0, [x0, #8280]
  40e614:	mov	w2, w0
  40e618:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e61c:	add	x1, x0, #0xac8
  40e620:	mov	x0, x3
  40e624:	bl	4028a0 <fprintf@plt>
  40e628:	mov	w0, #0x1                   	// #1
  40e62c:	bl	402230 <exit@plt>
  40e630:	ldr	x0, [sp, #56]
  40e634:	ldr	w0, [x0, #48]
  40e638:	and	w0, w0, #0x1
  40e63c:	cmp	w0, #0x0
  40e640:	b.eq	40e6e4 <ferror@plt+0xbe04>  // b.none
  40e644:	add	x0, sp, #0x48
  40e648:	mov	x2, #0x4                   	// #4
  40e64c:	mov	w1, #0x0                   	// #0
  40e650:	bl	402480 <memset@plt>
  40e654:	mov	w0, #0xffffffff            	// #-1
  40e658:	str	w0, [sp, #72]
  40e65c:	ldr	x0, [sp, #24696]
  40e660:	cmp	x0, #0xf
  40e664:	b.ls	40e670 <ferror@plt+0xbd90>  // b.plast
  40e668:	ldr	x0, [sp, #24688]
  40e66c:	b	40e674 <ferror@plt+0xbd94>
  40e670:	mov	x0, #0x0                   	// #0
  40e674:	str	x0, [sp, #24760]
  40e678:	b	40e6d8 <ferror@plt+0xbdf8>
  40e67c:	ldr	x0, [sp, #24760]
  40e680:	ldr	w0, [x0, #8]
  40e684:	cmp	w0, #0x10e
  40e688:	b.ne	40e6c4 <ferror@plt+0xbde4>  // b.any
  40e68c:	ldr	x0, [sp, #24760]
  40e690:	ldr	w0, [x0, #12]
  40e694:	cmp	w0, #0x8
  40e698:	b.ne	40e6c4 <ferror@plt+0xbde4>  // b.any
  40e69c:	ldr	x0, [sp, #24760]
  40e6a0:	ldr	x0, [x0]
  40e6a4:	cmp	x0, #0x14
  40e6a8:	b.ne	40e6c4 <ferror@plt+0xbde4>  // b.any
  40e6ac:	ldr	x0, [sp, #24760]
  40e6b0:	add	x0, x0, #0x10
  40e6b4:	str	x0, [sp, #24752]
  40e6b8:	ldr	x0, [sp, #24752]
  40e6bc:	ldr	w0, [x0]
  40e6c0:	str	w0, [sp, #72]
  40e6c4:	add	x0, sp, #0x6, lsl #12
  40e6c8:	add	x0, x0, #0x50
  40e6cc:	ldr	x1, [sp, #24760]
  40e6d0:	bl	402250 <__cmsg_nxthdr@plt>
  40e6d4:	str	x0, [sp, #24760]
  40e6d8:	ldr	x0, [sp, #24760]
  40e6dc:	cmp	x0, #0x0
  40e6e0:	b.ne	40e67c <ferror@plt+0xbd9c>  // b.any
  40e6e4:	add	x0, sp, #0x2, lsl #12
  40e6e8:	add	x0, x0, #0x50
  40e6ec:	str	x0, [sp, #24768]
  40e6f0:	b	40e828 <ferror@plt+0xbf48>
  40e6f4:	ldr	x0, [sp, #24768]
  40e6f8:	ldr	w0, [x0]
  40e6fc:	add	x1, sp, #0x4, lsl #12
  40e700:	str	w0, [x1, #8364]
  40e704:	add	x0, sp, #0x4, lsl #12
  40e708:	ldr	w0, [x0, #8364]
  40e70c:	sub	w0, w0, #0x10
  40e710:	add	x1, sp, #0x4, lsl #12
  40e714:	str	w0, [x1, #8360]
  40e718:	add	x0, sp, #0x4, lsl #12
  40e71c:	ldr	w0, [x0, #8360]
  40e720:	cmp	w0, #0x0
  40e724:	b.lt	40e740 <ferror@plt+0xbe60>  // b.tstop
  40e728:	add	x0, sp, #0x4, lsl #12
  40e72c:	ldr	w1, [x0, #8364]
  40e730:	add	x0, sp, #0x4, lsl #12
  40e734:	ldr	w0, [x0, #8396]
  40e738:	cmp	w1, w0
  40e73c:	b.le	40e7ac <ferror@plt+0xbecc>
  40e740:	add	x0, sp, #0x4, lsl #12
  40e744:	ldr	w0, [x0, #8320]
  40e748:	and	w0, w0, #0x20
  40e74c:	cmp	w0, #0x0
  40e750:	b.eq	40e780 <ferror@plt+0xbea0>  // b.none
  40e754:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e758:	ldr	x0, [x0, #3992]
  40e75c:	ldr	x0, [x0]
  40e760:	mov	x3, x0
  40e764:	mov	x2, #0x12                  	// #18
  40e768:	mov	x1, #0x1                   	// #1
  40e76c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e770:	add	x0, x0, #0xa60
  40e774:	bl	4026d0 <fwrite@plt>
  40e778:	mov	w0, #0xffffffff            	// #-1
  40e77c:	b	40e8c0 <ferror@plt+0xbfe0>
  40e780:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e784:	ldr	x0, [x0, #3992]
  40e788:	ldr	x3, [x0]
  40e78c:	add	x0, sp, #0x4, lsl #12
  40e790:	ldr	w2, [x0, #8364]
  40e794:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e798:	add	x1, x0, #0xa78
  40e79c:	mov	x0, x3
  40e7a0:	bl	4028a0 <fprintf@plt>
  40e7a4:	mov	w0, #0x1                   	// #1
  40e7a8:	bl	402230 <exit@plt>
  40e7ac:	add	x0, sp, #0x48
  40e7b0:	ldr	x3, [sp, #48]
  40e7b4:	ldr	x2, [sp, #40]
  40e7b8:	ldr	x1, [sp, #24768]
  40e7bc:	blr	x3
  40e7c0:	add	x1, sp, #0x4, lsl #12
  40e7c4:	str	w0, [x1, #8356]
  40e7c8:	add	x0, sp, #0x4, lsl #12
  40e7cc:	ldr	w0, [x0, #8356]
  40e7d0:	cmp	w0, #0x0
  40e7d4:	b.ge	40e7e4 <ferror@plt+0xbf04>  // b.tcont
  40e7d8:	add	x0, sp, #0x4, lsl #12
  40e7dc:	ldr	w0, [x0, #8356]
  40e7e0:	b	40e8c0 <ferror@plt+0xbfe0>
  40e7e4:	add	x0, sp, #0x4, lsl #12
  40e7e8:	ldr	w1, [x0, #8396]
  40e7ec:	add	x0, sp, #0x4, lsl #12
  40e7f0:	ldr	w0, [x0, #8364]
  40e7f4:	add	w0, w0, #0x3
  40e7f8:	and	w0, w0, #0xfffffffc
  40e7fc:	sub	w0, w1, w0
  40e800:	add	x1, sp, #0x4, lsl #12
  40e804:	str	w0, [x1, #8396]
  40e808:	add	x0, sp, #0x4, lsl #12
  40e80c:	ldr	w0, [x0, #8364]
  40e810:	add	w0, w0, #0x3
  40e814:	mov	w0, w0
  40e818:	and	x0, x0, #0xfffffffc
  40e81c:	ldr	x1, [sp, #24768]
  40e820:	add	x0, x1, x0
  40e824:	str	x0, [sp, #24768]
  40e828:	add	x0, sp, #0x4, lsl #12
  40e82c:	ldr	w0, [x0, #8396]
  40e830:	cmp	w0, #0xf
  40e834:	b.hi	40e6f4 <ferror@plt+0xbe14>  // b.pmore
  40e838:	add	x0, sp, #0x4, lsl #12
  40e83c:	ldr	w0, [x0, #8320]
  40e840:	and	w0, w0, #0x20
  40e844:	cmp	w0, #0x0
  40e848:	b.eq	40e874 <ferror@plt+0xbf94>  // b.none
  40e84c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e850:	ldr	x0, [x0, #3992]
  40e854:	ldr	x0, [x0]
  40e858:	mov	x3, x0
  40e85c:	mov	x2, #0x12                  	// #18
  40e860:	mov	x1, #0x1                   	// #1
  40e864:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e868:	add	x0, x0, #0x9d8
  40e86c:	bl	4026d0 <fwrite@plt>
  40e870:	b	40e8bc <ferror@plt+0xbfdc>
  40e874:	add	x0, sp, #0x4, lsl #12
  40e878:	ldr	w0, [x0, #8396]
  40e87c:	cmp	w0, #0x0
  40e880:	b.eq	40e508 <ferror@plt+0xbc28>  // b.none
  40e884:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e888:	ldr	x0, [x0, #3992]
  40e88c:	ldr	x3, [x0]
  40e890:	add	x0, sp, #0x4, lsl #12
  40e894:	ldr	w2, [x0, #8396]
  40e898:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e89c:	add	x1, x0, #0x9f0
  40e8a0:	mov	x0, x3
  40e8a4:	bl	4028a0 <fprintf@plt>
  40e8a8:	mov	w0, #0x1                   	// #1
  40e8ac:	bl	402230 <exit@plt>
  40e8b0:	nop
  40e8b4:	b	40e508 <ferror@plt+0xbc28>
  40e8b8:	nop
  40e8bc:	b	40e508 <ferror@plt+0xbc28>
  40e8c0:	ldp	x19, x20, [sp, #16]
  40e8c4:	ldp	x29, x30, [sp]
  40e8c8:	mov	x12, #0x60d0                	// #24784
  40e8cc:	add	sp, sp, x12
  40e8d0:	ret
  40e8d4:	mov	x12, #0x4060                	// #16480
  40e8d8:	sub	sp, sp, x12
  40e8dc:	stp	x29, x30, [sp]
  40e8e0:	mov	x29, sp
  40e8e4:	str	x19, [sp, #16]
  40e8e8:	str	x0, [sp, #56]
  40e8ec:	str	x1, [sp, #48]
  40e8f0:	str	x2, [sp, #40]
  40e8f4:	add	x0, sp, #0x40
  40e8f8:	str	x0, [sp, #16472]
  40e8fc:	add	x0, sp, #0x40
  40e900:	ldr	x3, [sp, #56]
  40e904:	mov	x2, #0x10                  	// #16
  40e908:	mov	x1, #0x1                   	// #1
  40e90c:	bl	402620 <fread@plt>
  40e910:	str	x0, [sp, #16464]
  40e914:	ldr	x0, [sp, #16464]
  40e918:	cmp	x0, #0x0
  40e91c:	b.ne	40e938 <ferror@plt+0xc058>  // b.any
  40e920:	ldr	x0, [sp, #56]
  40e924:	bl	4025b0 <feof@plt>
  40e928:	cmp	w0, #0x0
  40e92c:	b.eq	40e938 <ferror@plt+0xc058>  // b.none
  40e930:	mov	w0, #0x0                   	// #0
  40e934:	b	40eaf8 <ferror@plt+0xc218>
  40e938:	ldr	x0, [sp, #16464]
  40e93c:	cmp	x0, #0x10
  40e940:	b.eq	40e99c <ferror@plt+0xc0bc>  // b.none
  40e944:	ldr	x0, [sp, #56]
  40e948:	bl	4028e0 <ferror@plt>
  40e94c:	cmp	w0, #0x0
  40e950:	b.eq	40e960 <ferror@plt+0xc080>  // b.none
  40e954:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e958:	add	x0, x0, #0xae8
  40e95c:	bl	402240 <perror@plt>
  40e960:	ldr	x0, [sp, #56]
  40e964:	bl	4025b0 <feof@plt>
  40e968:	cmp	w0, #0x0
  40e96c:	b.eq	40e994 <ferror@plt+0xc0b4>  // b.none
  40e970:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e974:	ldr	x0, [x0, #3992]
  40e978:	ldr	x0, [x0]
  40e97c:	mov	x3, x0
  40e980:	mov	x2, #0x22                  	// #34
  40e984:	mov	x1, #0x1                   	// #1
  40e988:	adrp	x0, 410000 <ferror@plt+0xd720>
  40e98c:	add	x0, x0, #0xb00
  40e990:	bl	4026d0 <fwrite@plt>
  40e994:	mov	w0, #0xffffffff            	// #-1
  40e998:	b	40eaf8 <ferror@plt+0xc218>
  40e99c:	ldr	x0, [sp, #16472]
  40e9a0:	ldr	w0, [x0]
  40e9a4:	add	x1, sp, #0x4, lsl #12
  40e9a8:	str	w0, [x1, #76]
  40e9ac:	add	x0, sp, #0x4, lsl #12
  40e9b0:	ldr	w0, [x0, #76]
  40e9b4:	sub	w0, w0, #0x10
  40e9b8:	add	x1, sp, #0x4, lsl #12
  40e9bc:	str	w0, [x1, #72]
  40e9c0:	add	x0, sp, #0x4, lsl #12
  40e9c4:	ldr	w0, [x0, #72]
  40e9c8:	cmp	w0, #0x0
  40e9cc:	b.lt	40e9e0 <ferror@plt+0xc100>  // b.tstop
  40e9d0:	add	x0, sp, #0x4, lsl #12
  40e9d4:	ldr	w0, [x0, #76]
  40e9d8:	cmp	w0, #0x4, lsl #12
  40e9dc:	b.ls	40ea18 <ferror@plt+0xc138>  // b.plast
  40e9e0:	adrp	x0, 423000 <ferror@plt+0x20720>
  40e9e4:	ldr	x0, [x0, #3992]
  40e9e8:	ldr	x19, [x0]
  40e9ec:	ldr	x0, [sp, #56]
  40e9f0:	bl	4022f0 <ftell@plt>
  40e9f4:	mov	x3, x0
  40e9f8:	add	x0, sp, #0x4, lsl #12
  40e9fc:	ldr	w2, [x0, #76]
  40ea00:	adrp	x0, 410000 <ferror@plt+0xd720>
  40ea04:	add	x1, x0, #0xb28
  40ea08:	mov	x0, x19
  40ea0c:	bl	4028a0 <fprintf@plt>
  40ea10:	mov	w0, #0xffffffff            	// #-1
  40ea14:	b	40eaf8 <ferror@plt+0xc218>
  40ea18:	ldr	x0, [sp, #16472]
  40ea1c:	add	x4, x0, #0x10
  40ea20:	add	x0, sp, #0x4, lsl #12
  40ea24:	ldr	w0, [x0, #72]
  40ea28:	add	w0, w0, #0x3
  40ea2c:	mov	w0, w0
  40ea30:	and	x0, x0, #0xfffffffc
  40ea34:	ldr	x3, [sp, #56]
  40ea38:	mov	x2, x0
  40ea3c:	mov	x1, #0x1                   	// #1
  40ea40:	mov	x0, x4
  40ea44:	bl	402620 <fread@plt>
  40ea48:	str	x0, [sp, #16464]
  40ea4c:	add	x0, sp, #0x4, lsl #12
  40ea50:	ldr	w0, [x0, #72]
  40ea54:	add	w0, w0, #0x3
  40ea58:	mov	w0, w0
  40ea5c:	and	x0, x0, #0xfffffffc
  40ea60:	ldr	x1, [sp, #16464]
  40ea64:	cmp	x1, x0
  40ea68:	b.eq	40eac4 <ferror@plt+0xc1e4>  // b.none
  40ea6c:	ldr	x0, [sp, #56]
  40ea70:	bl	4028e0 <ferror@plt>
  40ea74:	cmp	w0, #0x0
  40ea78:	b.eq	40ea88 <ferror@plt+0xc1a8>  // b.none
  40ea7c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40ea80:	add	x0, x0, #0xae8
  40ea84:	bl	402240 <perror@plt>
  40ea88:	ldr	x0, [sp, #56]
  40ea8c:	bl	4025b0 <feof@plt>
  40ea90:	cmp	w0, #0x0
  40ea94:	b.eq	40eabc <ferror@plt+0xc1dc>  // b.none
  40ea98:	adrp	x0, 423000 <ferror@plt+0x20720>
  40ea9c:	ldr	x0, [x0, #3992]
  40eaa0:	ldr	x0, [x0]
  40eaa4:	mov	x3, x0
  40eaa8:	mov	x2, #0x22                  	// #34
  40eaac:	mov	x1, #0x1                   	// #1
  40eab0:	adrp	x0, 410000 <ferror@plt+0xd720>
  40eab4:	add	x0, x0, #0xb00
  40eab8:	bl	4026d0 <fwrite@plt>
  40eabc:	mov	w0, #0xffffffff            	// #-1
  40eac0:	b	40eaf8 <ferror@plt+0xc218>
  40eac4:	ldr	x3, [sp, #48]
  40eac8:	ldr	x2, [sp, #40]
  40eacc:	ldr	x1, [sp, #16472]
  40ead0:	mov	x0, #0x0                   	// #0
  40ead4:	blr	x3
  40ead8:	add	x1, sp, #0x4, lsl #12
  40eadc:	str	w0, [x1, #68]
  40eae0:	add	x0, sp, #0x4, lsl #12
  40eae4:	ldr	w0, [x0, #68]
  40eae8:	cmp	w0, #0x0
  40eaec:	b.ge	40e8fc <ferror@plt+0xc01c>  // b.tcont
  40eaf0:	add	x0, sp, #0x4, lsl #12
  40eaf4:	ldr	w0, [x0, #68]
  40eaf8:	ldr	x19, [sp, #16]
  40eafc:	ldp	x29, x30, [sp]
  40eb00:	mov	x12, #0x4060                	// #16480
  40eb04:	add	sp, sp, x12
  40eb08:	ret
  40eb0c:	stp	x29, x30, [sp, #-32]!
  40eb10:	mov	x29, sp
  40eb14:	str	x0, [sp, #24]
  40eb18:	str	w1, [sp, #20]
  40eb1c:	str	w2, [sp, #16]
  40eb20:	mov	w4, #0x0                   	// #0
  40eb24:	mov	x3, #0x0                   	// #0
  40eb28:	ldr	w2, [sp, #16]
  40eb2c:	ldr	w1, [sp, #20]
  40eb30:	ldr	x0, [sp, #24]
  40eb34:	bl	40ec74 <ferror@plt+0xc394>
  40eb38:	ldp	x29, x30, [sp], #32
  40eb3c:	ret
  40eb40:	stp	x29, x30, [sp, #-48]!
  40eb44:	mov	x29, sp
  40eb48:	str	x0, [sp, #40]
  40eb4c:	str	w1, [sp, #36]
  40eb50:	str	w2, [sp, #32]
  40eb54:	strb	w3, [sp, #31]
  40eb58:	add	x0, sp, #0x1f
  40eb5c:	mov	w4, #0x1                   	// #1
  40eb60:	mov	x3, x0
  40eb64:	ldr	w2, [sp, #32]
  40eb68:	ldr	w1, [sp, #36]
  40eb6c:	ldr	x0, [sp, #40]
  40eb70:	bl	40ec74 <ferror@plt+0xc394>
  40eb74:	ldp	x29, x30, [sp], #48
  40eb78:	ret
  40eb7c:	stp	x29, x30, [sp, #-48]!
  40eb80:	mov	x29, sp
  40eb84:	str	x0, [sp, #40]
  40eb88:	str	w1, [sp, #36]
  40eb8c:	str	w2, [sp, #32]
  40eb90:	strh	w3, [sp, #30]
  40eb94:	add	x0, sp, #0x1e
  40eb98:	mov	w4, #0x2                   	// #2
  40eb9c:	mov	x3, x0
  40eba0:	ldr	w2, [sp, #32]
  40eba4:	ldr	w1, [sp, #36]
  40eba8:	ldr	x0, [sp, #40]
  40ebac:	bl	40ec74 <ferror@plt+0xc394>
  40ebb0:	ldp	x29, x30, [sp], #48
  40ebb4:	ret
  40ebb8:	stp	x29, x30, [sp, #-48]!
  40ebbc:	mov	x29, sp
  40ebc0:	str	x0, [sp, #40]
  40ebc4:	str	w1, [sp, #36]
  40ebc8:	str	w2, [sp, #32]
  40ebcc:	str	w3, [sp, #28]
  40ebd0:	add	x0, sp, #0x1c
  40ebd4:	mov	w4, #0x4                   	// #4
  40ebd8:	mov	x3, x0
  40ebdc:	ldr	w2, [sp, #32]
  40ebe0:	ldr	w1, [sp, #36]
  40ebe4:	ldr	x0, [sp, #40]
  40ebe8:	bl	40ec74 <ferror@plt+0xc394>
  40ebec:	ldp	x29, x30, [sp], #48
  40ebf0:	ret
  40ebf4:	stp	x29, x30, [sp, #-48]!
  40ebf8:	mov	x29, sp
  40ebfc:	str	x0, [sp, #40]
  40ec00:	str	w1, [sp, #36]
  40ec04:	str	w2, [sp, #32]
  40ec08:	str	x3, [sp, #24]
  40ec0c:	add	x0, sp, #0x18
  40ec10:	mov	w4, #0x8                   	// #8
  40ec14:	mov	x3, x0
  40ec18:	ldr	w2, [sp, #32]
  40ec1c:	ldr	w1, [sp, #36]
  40ec20:	ldr	x0, [sp, #40]
  40ec24:	bl	40ec74 <ferror@plt+0xc394>
  40ec28:	ldp	x29, x30, [sp], #48
  40ec2c:	ret
  40ec30:	stp	x29, x30, [sp, #-48]!
  40ec34:	mov	x29, sp
  40ec38:	str	x0, [sp, #40]
  40ec3c:	str	w1, [sp, #36]
  40ec40:	str	w2, [sp, #32]
  40ec44:	str	x3, [sp, #24]
  40ec48:	ldr	x0, [sp, #24]
  40ec4c:	bl	402220 <strlen@plt>
  40ec50:	add	w0, w0, #0x1
  40ec54:	mov	w4, w0
  40ec58:	ldr	x3, [sp, #24]
  40ec5c:	ldr	w2, [sp, #32]
  40ec60:	ldr	w1, [sp, #36]
  40ec64:	ldr	x0, [sp, #40]
  40ec68:	bl	40ec74 <ferror@plt+0xc394>
  40ec6c:	ldp	x29, x30, [sp], #48
  40ec70:	ret
  40ec74:	stp	x29, x30, [sp, #-64]!
  40ec78:	mov	x29, sp
  40ec7c:	str	x0, [sp, #40]
  40ec80:	str	w1, [sp, #36]
  40ec84:	str	w2, [sp, #32]
  40ec88:	str	x3, [sp, #24]
  40ec8c:	str	w4, [sp, #20]
  40ec90:	ldr	w0, [sp, #20]
  40ec94:	add	w0, w0, #0x4
  40ec98:	str	w0, [sp, #60]
  40ec9c:	ldr	x0, [sp, #40]
  40eca0:	ldr	w0, [x0]
  40eca4:	add	w0, w0, #0x3
  40eca8:	and	w1, w0, #0xfffffffc
  40ecac:	ldr	w0, [sp, #60]
  40ecb0:	add	w0, w0, #0x3
  40ecb4:	and	w0, w0, #0xfffffffc
  40ecb8:	add	w1, w1, w0
  40ecbc:	ldr	w0, [sp, #36]
  40ecc0:	cmp	w1, w0
  40ecc4:	b.ls	40ecf0 <ferror@plt+0xc410>  // b.plast
  40ecc8:	adrp	x0, 423000 <ferror@plt+0x20720>
  40eccc:	ldr	x0, [x0, #3992]
  40ecd0:	ldr	x3, [x0]
  40ecd4:	ldr	w2, [sp, #36]
  40ecd8:	adrp	x0, 410000 <ferror@plt+0xd720>
  40ecdc:	add	x1, x0, #0xb50
  40ece0:	mov	x0, x3
  40ece4:	bl	4028a0 <fprintf@plt>
  40ece8:	mov	w0, #0xffffffff            	// #-1
  40ecec:	b	40ed80 <ferror@plt+0xc4a0>
  40ecf0:	ldr	x0, [sp, #40]
  40ecf4:	ldr	w0, [x0]
  40ecf8:	add	w0, w0, #0x3
  40ecfc:	mov	w0, w0
  40ed00:	and	x0, x0, #0xfffffffc
  40ed04:	ldr	x1, [sp, #40]
  40ed08:	add	x0, x1, x0
  40ed0c:	str	x0, [sp, #48]
  40ed10:	ldr	w0, [sp, #32]
  40ed14:	and	w1, w0, #0xffff
  40ed18:	ldr	x0, [sp, #48]
  40ed1c:	strh	w1, [x0, #2]
  40ed20:	ldr	w0, [sp, #60]
  40ed24:	and	w1, w0, #0xffff
  40ed28:	ldr	x0, [sp, #48]
  40ed2c:	strh	w1, [x0]
  40ed30:	ldr	w0, [sp, #20]
  40ed34:	cmp	w0, #0x0
  40ed38:	b.eq	40ed54 <ferror@plt+0xc474>  // b.none
  40ed3c:	ldr	x0, [sp, #48]
  40ed40:	add	x0, x0, #0x4
  40ed44:	ldrsw	x1, [sp, #20]
  40ed48:	mov	x2, x1
  40ed4c:	ldr	x1, [sp, #24]
  40ed50:	bl	4021f0 <memcpy@plt>
  40ed54:	ldr	x0, [sp, #40]
  40ed58:	ldr	w0, [x0]
  40ed5c:	add	w0, w0, #0x3
  40ed60:	and	w1, w0, #0xfffffffc
  40ed64:	ldr	w0, [sp, #60]
  40ed68:	add	w0, w0, #0x3
  40ed6c:	and	w0, w0, #0xfffffffc
  40ed70:	add	w1, w1, w0
  40ed74:	ldr	x0, [sp, #40]
  40ed78:	str	w1, [x0]
  40ed7c:	mov	w0, #0x0                   	// #0
  40ed80:	ldp	x29, x30, [sp], #64
  40ed84:	ret
  40ed88:	stp	x29, x30, [sp, #-48]!
  40ed8c:	mov	x29, sp
  40ed90:	str	x0, [sp, #40]
  40ed94:	str	w1, [sp, #36]
  40ed98:	str	x2, [sp, #24]
  40ed9c:	str	w3, [sp, #32]
  40eda0:	ldr	x0, [sp, #40]
  40eda4:	ldr	w0, [x0]
  40eda8:	add	w0, w0, #0x3
  40edac:	and	w1, w0, #0xfffffffc
  40edb0:	ldr	w0, [sp, #32]
  40edb4:	add	w0, w0, #0x3
  40edb8:	and	w0, w0, #0xfffffffc
  40edbc:	add	w1, w1, w0
  40edc0:	ldr	w0, [sp, #36]
  40edc4:	cmp	w1, w0
  40edc8:	b.ls	40edf4 <ferror@plt+0xc514>  // b.plast
  40edcc:	adrp	x0, 423000 <ferror@plt+0x20720>
  40edd0:	ldr	x0, [x0, #3992]
  40edd4:	ldr	x3, [x0]
  40edd8:	ldr	w2, [sp, #36]
  40eddc:	adrp	x0, 410000 <ferror@plt+0xd720>
  40ede0:	add	x1, x0, #0xb80
  40ede4:	mov	x0, x3
  40ede8:	bl	4028a0 <fprintf@plt>
  40edec:	mov	w0, #0xffffffff            	// #-1
  40edf0:	b	40ee98 <ferror@plt+0xc5b8>
  40edf4:	ldr	x0, [sp, #40]
  40edf8:	ldr	w0, [x0]
  40edfc:	add	w0, w0, #0x3
  40ee00:	mov	w0, w0
  40ee04:	and	x0, x0, #0xfffffffc
  40ee08:	ldr	x1, [sp, #40]
  40ee0c:	add	x0, x1, x0
  40ee10:	ldrsw	x1, [sp, #32]
  40ee14:	mov	x2, x1
  40ee18:	ldr	x1, [sp, #24]
  40ee1c:	bl	4021f0 <memcpy@plt>
  40ee20:	ldr	x0, [sp, #40]
  40ee24:	ldr	w0, [x0]
  40ee28:	add	w0, w0, #0x3
  40ee2c:	mov	w0, w0
  40ee30:	and	x1, x0, #0xfffffffc
  40ee34:	ldrsw	x0, [sp, #32]
  40ee38:	add	x0, x1, x0
  40ee3c:	ldr	x1, [sp, #40]
  40ee40:	add	x3, x1, x0
  40ee44:	ldr	w0, [sp, #32]
  40ee48:	add	w0, w0, #0x3
  40ee4c:	and	w1, w0, #0xfffffffc
  40ee50:	ldr	w0, [sp, #32]
  40ee54:	sub	w0, w1, w0
  40ee58:	mov	w0, w0
  40ee5c:	mov	x2, x0
  40ee60:	mov	w1, #0x0                   	// #0
  40ee64:	mov	x0, x3
  40ee68:	bl	402480 <memset@plt>
  40ee6c:	ldr	x0, [sp, #40]
  40ee70:	ldr	w0, [x0]
  40ee74:	add	w0, w0, #0x3
  40ee78:	and	w1, w0, #0xfffffffc
  40ee7c:	ldr	w0, [sp, #32]
  40ee80:	add	w0, w0, #0x3
  40ee84:	and	w0, w0, #0xfffffffc
  40ee88:	add	w1, w1, w0
  40ee8c:	ldr	x0, [sp, #40]
  40ee90:	str	w1, [x0]
  40ee94:	mov	w0, #0x0                   	// #0
  40ee98:	ldp	x29, x30, [sp], #48
  40ee9c:	ret
  40eea0:	stp	x29, x30, [sp, #-48]!
  40eea4:	mov	x29, sp
  40eea8:	str	x0, [sp, #24]
  40eeac:	str	w1, [sp, #20]
  40eeb0:	str	w2, [sp, #16]
  40eeb4:	ldr	x0, [sp, #24]
  40eeb8:	ldr	w0, [x0]
  40eebc:	add	w0, w0, #0x3
  40eec0:	mov	w0, w0
  40eec4:	and	x0, x0, #0xfffffffc
  40eec8:	ldr	x1, [sp, #24]
  40eecc:	add	x0, x1, x0
  40eed0:	str	x0, [sp, #40]
  40eed4:	mov	w4, #0x0                   	// #0
  40eed8:	mov	x3, #0x0                   	// #0
  40eedc:	ldr	w2, [sp, #16]
  40eee0:	ldr	w1, [sp, #20]
  40eee4:	ldr	x0, [sp, #24]
  40eee8:	bl	40ec74 <ferror@plt+0xc394>
  40eeec:	ldr	x0, [sp, #40]
  40eef0:	ldp	x29, x30, [sp], #48
  40eef4:	ret
  40eef8:	sub	sp, sp, #0x10
  40eefc:	str	x0, [sp, #8]
  40ef00:	str	x1, [sp]
  40ef04:	ldr	x0, [sp, #8]
  40ef08:	ldr	w0, [x0]
  40ef0c:	add	w0, w0, #0x3
  40ef10:	mov	w0, w0
  40ef14:	and	x0, x0, #0xfffffffc
  40ef18:	ldr	x1, [sp, #8]
  40ef1c:	add	x1, x1, x0
  40ef20:	ldr	x0, [sp]
  40ef24:	sub	x0, x1, x0
  40ef28:	and	w1, w0, #0xffff
  40ef2c:	ldr	x0, [sp]
  40ef30:	strh	w1, [x0]
  40ef34:	ldr	x0, [sp, #8]
  40ef38:	ldr	w0, [x0]
  40ef3c:	add	sp, sp, #0x10
  40ef40:	ret
  40ef44:	stp	x29, x30, [sp, #-64]!
  40ef48:	mov	x29, sp
  40ef4c:	str	x0, [sp, #40]
  40ef50:	str	w1, [sp, #36]
  40ef54:	str	w2, [sp, #32]
  40ef58:	str	x3, [sp, #24]
  40ef5c:	str	w4, [sp, #20]
  40ef60:	ldr	x0, [sp, #40]
  40ef64:	ldr	w0, [x0]
  40ef68:	add	w0, w0, #0x3
  40ef6c:	mov	w0, w0
  40ef70:	and	x0, x0, #0xfffffffc
  40ef74:	ldr	x1, [sp, #40]
  40ef78:	add	x0, x1, x0
  40ef7c:	str	x0, [sp, #56]
  40ef80:	ldr	w4, [sp, #20]
  40ef84:	ldr	x3, [sp, #24]
  40ef88:	ldr	w2, [sp, #32]
  40ef8c:	ldr	w1, [sp, #36]
  40ef90:	ldr	x0, [sp, #40]
  40ef94:	bl	40ec74 <ferror@plt+0xc394>
  40ef98:	ldr	w2, [sp, #32]
  40ef9c:	ldr	w1, [sp, #36]
  40efa0:	ldr	x0, [sp, #40]
  40efa4:	bl	40eea0 <ferror@plt+0xc5c0>
  40efa8:	ldr	x0, [sp, #56]
  40efac:	ldp	x29, x30, [sp], #64
  40efb0:	ret
  40efb4:	stp	x29, x30, [sp, #-48]!
  40efb8:	mov	x29, sp
  40efbc:	str	x0, [sp, #24]
  40efc0:	str	x1, [sp, #16]
  40efc4:	ldr	x0, [sp, #16]
  40efc8:	ldrh	w0, [x0]
  40efcc:	add	w0, w0, #0x3
  40efd0:	mov	w0, w0
  40efd4:	and	x0, x0, #0xfffffffc
  40efd8:	ldr	x1, [sp, #16]
  40efdc:	add	x0, x1, x0
  40efe0:	str	x0, [sp, #40]
  40efe4:	ldr	x0, [sp, #24]
  40efe8:	ldr	w0, [x0]
  40efec:	add	w0, w0, #0x3
  40eff0:	mov	w0, w0
  40eff4:	and	x0, x0, #0xfffffffc
  40eff8:	ldr	x1, [sp, #24]
  40effc:	add	x1, x1, x0
  40f000:	ldr	x0, [sp, #16]
  40f004:	sub	x0, x1, x0
  40f008:	and	w1, w0, #0xffff
  40f00c:	ldr	x0, [sp, #16]
  40f010:	strh	w1, [x0]
  40f014:	ldr	x1, [sp, #40]
  40f018:	ldr	x0, [sp, #24]
  40f01c:	bl	40eef8 <ferror@plt+0xc618>
  40f020:	ldr	x0, [sp, #24]
  40f024:	ldr	w0, [x0]
  40f028:	ldp	x29, x30, [sp], #48
  40f02c:	ret
  40f030:	stp	x29, x30, [sp, #-64]!
  40f034:	mov	x29, sp
  40f038:	str	x0, [sp, #40]
  40f03c:	str	w1, [sp, #36]
  40f040:	str	w2, [sp, #32]
  40f044:	str	w3, [sp, #28]
  40f048:	mov	w0, #0x8                   	// #8
  40f04c:	str	w0, [sp, #60]
  40f050:	ldr	x0, [sp, #40]
  40f054:	ldrh	w0, [x0]
  40f058:	add	w0, w0, #0x3
  40f05c:	and	w1, w0, #0xfffffffc
  40f060:	ldr	w0, [sp, #60]
  40f064:	add	w1, w1, w0
  40f068:	ldr	w0, [sp, #36]
  40f06c:	cmp	w1, w0
  40f070:	b.ls	40f09c <ferror@plt+0xc7bc>  // b.plast
  40f074:	adrp	x0, 423000 <ferror@plt+0x20720>
  40f078:	ldr	x0, [x0, #3992]
  40f07c:	ldr	x3, [x0]
  40f080:	ldr	w2, [sp, #36]
  40f084:	adrp	x0, 410000 <ferror@plt+0xd720>
  40f088:	add	x1, x0, #0xbb0
  40f08c:	mov	x0, x3
  40f090:	bl	4028a0 <fprintf@plt>
  40f094:	mov	w0, #0xffffffff            	// #-1
  40f098:	b	40f120 <ferror@plt+0xc840>
  40f09c:	ldr	x0, [sp, #40]
  40f0a0:	ldrh	w0, [x0]
  40f0a4:	add	w0, w0, #0x3
  40f0a8:	mov	w0, w0
  40f0ac:	and	x0, x0, #0xfffffffc
  40f0b0:	ldr	x1, [sp, #40]
  40f0b4:	add	x0, x1, x0
  40f0b8:	str	x0, [sp, #48]
  40f0bc:	ldr	w0, [sp, #32]
  40f0c0:	and	w1, w0, #0xffff
  40f0c4:	ldr	x0, [sp, #48]
  40f0c8:	strh	w1, [x0, #2]
  40f0cc:	ldr	w0, [sp, #60]
  40f0d0:	and	w1, w0, #0xffff
  40f0d4:	ldr	x0, [sp, #48]
  40f0d8:	strh	w1, [x0]
  40f0dc:	ldr	x0, [sp, #48]
  40f0e0:	add	x0, x0, #0x4
  40f0e4:	ldr	w1, [sp, #28]
  40f0e8:	str	w1, [x0]
  40f0ec:	ldr	x0, [sp, #40]
  40f0f0:	ldrh	w0, [x0]
  40f0f4:	add	w0, w0, #0x3
  40f0f8:	and	w0, w0, #0xffff
  40f0fc:	and	w0, w0, #0xfffffffc
  40f100:	and	w1, w0, #0xffff
  40f104:	ldr	w0, [sp, #60]
  40f108:	and	w0, w0, #0xffff
  40f10c:	add	w0, w1, w0
  40f110:	and	w1, w0, #0xffff
  40f114:	ldr	x0, [sp, #40]
  40f118:	strh	w1, [x0]
  40f11c:	mov	w0, #0x0                   	// #0
  40f120:	ldp	x29, x30, [sp], #64
  40f124:	ret
  40f128:	stp	x29, x30, [sp, #-64]!
  40f12c:	mov	x29, sp
  40f130:	str	x0, [sp, #40]
  40f134:	str	w1, [sp, #36]
  40f138:	str	w2, [sp, #32]
  40f13c:	str	x3, [sp, #24]
  40f140:	str	w4, [sp, #20]
  40f144:	ldr	w0, [sp, #20]
  40f148:	add	w0, w0, #0x4
  40f14c:	str	w0, [sp, #60]
  40f150:	ldr	x0, [sp, #40]
  40f154:	ldrh	w0, [x0]
  40f158:	add	w0, w0, #0x3
  40f15c:	and	w1, w0, #0xfffffffc
  40f160:	ldr	w0, [sp, #60]
  40f164:	add	w0, w0, #0x3
  40f168:	and	w0, w0, #0xfffffffc
  40f16c:	add	w1, w1, w0
  40f170:	ldr	w0, [sp, #36]
  40f174:	cmp	w1, w0
  40f178:	b.ls	40f1a4 <ferror@plt+0xc8c4>  // b.plast
  40f17c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40f180:	ldr	x0, [x0, #3992]
  40f184:	ldr	x3, [x0]
  40f188:	ldr	w2, [sp, #36]
  40f18c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40f190:	add	x1, x0, #0xbe8
  40f194:	mov	x0, x3
  40f198:	bl	4028a0 <fprintf@plt>
  40f19c:	mov	w0, #0xffffffff            	// #-1
  40f1a0:	b	40f24c <ferror@plt+0xc96c>
  40f1a4:	ldr	x0, [sp, #40]
  40f1a8:	ldrh	w0, [x0]
  40f1ac:	add	w0, w0, #0x3
  40f1b0:	mov	w0, w0
  40f1b4:	and	x0, x0, #0xfffffffc
  40f1b8:	ldr	x1, [sp, #40]
  40f1bc:	add	x0, x1, x0
  40f1c0:	str	x0, [sp, #48]
  40f1c4:	ldr	w0, [sp, #32]
  40f1c8:	and	w1, w0, #0xffff
  40f1cc:	ldr	x0, [sp, #48]
  40f1d0:	strh	w1, [x0, #2]
  40f1d4:	ldr	w0, [sp, #60]
  40f1d8:	and	w1, w0, #0xffff
  40f1dc:	ldr	x0, [sp, #48]
  40f1e0:	strh	w1, [x0]
  40f1e4:	ldr	w0, [sp, #20]
  40f1e8:	cmp	w0, #0x0
  40f1ec:	b.eq	40f208 <ferror@plt+0xc928>  // b.none
  40f1f0:	ldr	x0, [sp, #48]
  40f1f4:	add	x0, x0, #0x4
  40f1f8:	ldrsw	x1, [sp, #20]
  40f1fc:	mov	x2, x1
  40f200:	ldr	x1, [sp, #24]
  40f204:	bl	4021f0 <memcpy@plt>
  40f208:	ldr	x0, [sp, #40]
  40f20c:	ldrh	w0, [x0]
  40f210:	add	w0, w0, #0x3
  40f214:	and	w0, w0, #0xffff
  40f218:	and	w0, w0, #0xfffffffc
  40f21c:	and	w1, w0, #0xffff
  40f220:	ldr	w0, [sp, #60]
  40f224:	and	w0, w0, #0xffff
  40f228:	add	w0, w0, #0x3
  40f22c:	and	w0, w0, #0xffff
  40f230:	and	w0, w0, #0xfffffffc
  40f234:	and	w0, w0, #0xffff
  40f238:	add	w0, w1, w0
  40f23c:	and	w1, w0, #0xffff
  40f240:	ldr	x0, [sp, #40]
  40f244:	strh	w1, [x0]
  40f248:	mov	w0, #0x0                   	// #0
  40f24c:	ldp	x29, x30, [sp], #64
  40f250:	ret
  40f254:	stp	x29, x30, [sp, #-48]!
  40f258:	mov	x29, sp
  40f25c:	str	x0, [sp, #40]
  40f260:	str	w1, [sp, #36]
  40f264:	str	w2, [sp, #32]
  40f268:	strb	w3, [sp, #31]
  40f26c:	add	x0, sp, #0x1f
  40f270:	mov	w4, #0x1                   	// #1
  40f274:	mov	x3, x0
  40f278:	ldr	w2, [sp, #32]
  40f27c:	ldr	w1, [sp, #36]
  40f280:	ldr	x0, [sp, #40]
  40f284:	bl	40f128 <ferror@plt+0xc848>
  40f288:	ldp	x29, x30, [sp], #48
  40f28c:	ret
  40f290:	stp	x29, x30, [sp, #-48]!
  40f294:	mov	x29, sp
  40f298:	str	x0, [sp, #40]
  40f29c:	str	w1, [sp, #36]
  40f2a0:	str	w2, [sp, #32]
  40f2a4:	strh	w3, [sp, #30]
  40f2a8:	add	x0, sp, #0x1e
  40f2ac:	mov	w4, #0x2                   	// #2
  40f2b0:	mov	x3, x0
  40f2b4:	ldr	w2, [sp, #32]
  40f2b8:	ldr	w1, [sp, #36]
  40f2bc:	ldr	x0, [sp, #40]
  40f2c0:	bl	40f128 <ferror@plt+0xc848>
  40f2c4:	ldp	x29, x30, [sp], #48
  40f2c8:	ret
  40f2cc:	stp	x29, x30, [sp, #-48]!
  40f2d0:	mov	x29, sp
  40f2d4:	str	x0, [sp, #40]
  40f2d8:	str	w1, [sp, #36]
  40f2dc:	str	w2, [sp, #32]
  40f2e0:	str	x3, [sp, #24]
  40f2e4:	add	x0, sp, #0x18
  40f2e8:	mov	w4, #0x8                   	// #8
  40f2ec:	mov	x3, x0
  40f2f0:	ldr	w2, [sp, #32]
  40f2f4:	ldr	w1, [sp, #36]
  40f2f8:	ldr	x0, [sp, #40]
  40f2fc:	bl	40f128 <ferror@plt+0xc848>
  40f300:	ldp	x29, x30, [sp], #48
  40f304:	ret
  40f308:	stp	x29, x30, [sp, #-48]!
  40f30c:	mov	x29, sp
  40f310:	str	x0, [sp, #24]
  40f314:	str	w1, [sp, #20]
  40f318:	str	w2, [sp, #16]
  40f31c:	ldr	x0, [sp, #24]
  40f320:	ldrh	w0, [x0]
  40f324:	add	w0, w0, #0x3
  40f328:	mov	w0, w0
  40f32c:	and	x0, x0, #0xfffffffc
  40f330:	ldr	x1, [sp, #24]
  40f334:	add	x0, x1, x0
  40f338:	str	x0, [sp, #40]
  40f33c:	mov	w4, #0x0                   	// #0
  40f340:	mov	x3, #0x0                   	// #0
  40f344:	ldr	w2, [sp, #16]
  40f348:	ldr	w1, [sp, #20]
  40f34c:	ldr	x0, [sp, #24]
  40f350:	bl	40f128 <ferror@plt+0xc848>
  40f354:	ldr	x0, [sp, #40]
  40f358:	ldrh	w0, [x0, #2]
  40f35c:	orr	w0, w0, #0xffff8000
  40f360:	and	w1, w0, #0xffff
  40f364:	ldr	x0, [sp, #40]
  40f368:	strh	w1, [x0, #2]
  40f36c:	ldr	x0, [sp, #40]
  40f370:	ldp	x29, x30, [sp], #48
  40f374:	ret
  40f378:	sub	sp, sp, #0x10
  40f37c:	str	x0, [sp, #8]
  40f380:	str	x1, [sp]
  40f384:	ldr	x0, [sp, #8]
  40f388:	ldrh	w0, [x0]
  40f38c:	add	w0, w0, #0x3
  40f390:	mov	w0, w0
  40f394:	and	x0, x0, #0xfffffffc
  40f398:	ldr	x1, [sp, #8]
  40f39c:	add	x1, x1, x0
  40f3a0:	ldr	x0, [sp]
  40f3a4:	sub	x0, x1, x0
  40f3a8:	and	w1, w0, #0xffff
  40f3ac:	ldr	x0, [sp]
  40f3b0:	strh	w1, [x0]
  40f3b4:	ldr	x0, [sp, #8]
  40f3b8:	ldrh	w0, [x0]
  40f3bc:	add	sp, sp, #0x10
  40f3c0:	ret
  40f3c4:	stp	x29, x30, [sp, #-48]!
  40f3c8:	mov	x29, sp
  40f3cc:	str	x0, [sp, #40]
  40f3d0:	str	w1, [sp, #36]
  40f3d4:	str	x2, [sp, #24]
  40f3d8:	str	w3, [sp, #32]
  40f3dc:	mov	w4, #0x0                   	// #0
  40f3e0:	ldr	w3, [sp, #32]
  40f3e4:	ldr	x2, [sp, #24]
  40f3e8:	ldr	w1, [sp, #36]
  40f3ec:	ldr	x0, [sp, #40]
  40f3f0:	bl	40f3fc <ferror@plt+0xcb1c>
  40f3f4:	ldp	x29, x30, [sp], #48
  40f3f8:	ret
  40f3fc:	stp	x29, x30, [sp, #-64]!
  40f400:	mov	x29, sp
  40f404:	str	x0, [sp, #40]
  40f408:	str	w1, [sp, #36]
  40f40c:	str	x2, [sp, #24]
  40f410:	str	w3, [sp, #32]
  40f414:	strh	w4, [sp, #22]
  40f418:	ldr	w0, [sp, #36]
  40f41c:	add	w0, w0, #0x1
  40f420:	sxtw	x0, w0
  40f424:	lsl	x0, x0, #3
  40f428:	mov	x2, x0
  40f42c:	mov	w1, #0x0                   	// #0
  40f430:	ldr	x0, [sp, #40]
  40f434:	bl	402480 <memset@plt>
  40f438:	b	40f4e0 <ferror@plt+0xcc00>
  40f43c:	ldr	x0, [sp, #24]
  40f440:	ldrh	w0, [x0, #2]
  40f444:	sxth	w1, w0
  40f448:	ldrsh	w0, [sp, #22]
  40f44c:	mvn	w0, w0
  40f450:	sxth	w0, w0
  40f454:	and	w0, w1, w0
  40f458:	sxth	w0, w0
  40f45c:	strh	w0, [sp, #62]
  40f460:	ldrh	w0, [sp, #62]
  40f464:	ldr	w1, [sp, #36]
  40f468:	cmp	w1, w0
  40f46c:	b.lt	40f4a4 <ferror@plt+0xcbc4>  // b.tstop
  40f470:	ldrh	w0, [sp, #62]
  40f474:	lsl	x0, x0, #3
  40f478:	ldr	x1, [sp, #40]
  40f47c:	add	x0, x1, x0
  40f480:	ldr	x0, [x0]
  40f484:	cmp	x0, #0x0
  40f488:	b.ne	40f4a4 <ferror@plt+0xcbc4>  // b.any
  40f48c:	ldrh	w0, [sp, #62]
  40f490:	lsl	x0, x0, #3
  40f494:	ldr	x1, [sp, #40]
  40f498:	add	x0, x1, x0
  40f49c:	ldr	x1, [sp, #24]
  40f4a0:	str	x1, [x0]
  40f4a4:	ldr	w1, [sp, #32]
  40f4a8:	ldr	x0, [sp, #24]
  40f4ac:	ldrh	w0, [x0]
  40f4b0:	add	w0, w0, #0x3
  40f4b4:	and	w0, w0, #0xfffffffc
  40f4b8:	sub	w0, w1, w0
  40f4bc:	str	w0, [sp, #32]
  40f4c0:	ldr	x0, [sp, #24]
  40f4c4:	ldrh	w0, [x0]
  40f4c8:	add	w0, w0, #0x3
  40f4cc:	mov	w0, w0
  40f4d0:	and	x0, x0, #0xfffffffc
  40f4d4:	ldr	x1, [sp, #24]
  40f4d8:	add	x0, x1, x0
  40f4dc:	str	x0, [sp, #24]
  40f4e0:	ldr	w0, [sp, #32]
  40f4e4:	cmp	w0, #0x3
  40f4e8:	b.le	40f514 <ferror@plt+0xcc34>
  40f4ec:	ldr	x0, [sp, #24]
  40f4f0:	ldrh	w0, [x0]
  40f4f4:	cmp	w0, #0x3
  40f4f8:	b.ls	40f514 <ferror@plt+0xcc34>  // b.plast
  40f4fc:	ldr	x0, [sp, #24]
  40f500:	ldrh	w0, [x0]
  40f504:	mov	w1, w0
  40f508:	ldr	w0, [sp, #32]
  40f50c:	cmp	w0, w1
  40f510:	b.ge	40f43c <ferror@plt+0xcb5c>  // b.tcont
  40f514:	ldr	w0, [sp, #32]
  40f518:	cmp	w0, #0x0
  40f51c:	b.eq	40f54c <ferror@plt+0xcc6c>  // b.none
  40f520:	adrp	x0, 423000 <ferror@plt+0x20720>
  40f524:	ldr	x0, [x0, #3992]
  40f528:	ldr	x4, [x0]
  40f52c:	ldr	x0, [sp, #24]
  40f530:	ldrh	w0, [x0]
  40f534:	mov	w3, w0
  40f538:	ldr	w2, [sp, #32]
  40f53c:	adrp	x0, 410000 <ferror@plt+0xd720>
  40f540:	add	x1, x0, #0xc20
  40f544:	mov	x0, x4
  40f548:	bl	4028a0 <fprintf@plt>
  40f54c:	mov	w0, #0x0                   	// #0
  40f550:	ldp	x29, x30, [sp], #64
  40f554:	ret
  40f558:	stp	x29, x30, [sp, #-32]!
  40f55c:	mov	x29, sp
  40f560:	str	w0, [sp, #28]
  40f564:	str	x1, [sp, #16]
  40f568:	str	w2, [sp, #24]
  40f56c:	b	40f5cc <ferror@plt+0xccec>
  40f570:	ldr	x0, [sp, #16]
  40f574:	ldrh	w0, [x0, #2]
  40f578:	mov	w1, w0
  40f57c:	ldr	w0, [sp, #28]
  40f580:	cmp	w0, w1
  40f584:	b.ne	40f590 <ferror@plt+0xccb0>  // b.any
  40f588:	ldr	x0, [sp, #16]
  40f58c:	b	40f63c <ferror@plt+0xcd5c>
  40f590:	ldr	w1, [sp, #24]
  40f594:	ldr	x0, [sp, #16]
  40f598:	ldrh	w0, [x0]
  40f59c:	add	w0, w0, #0x3
  40f5a0:	and	w0, w0, #0xfffffffc
  40f5a4:	sub	w0, w1, w0
  40f5a8:	str	w0, [sp, #24]
  40f5ac:	ldr	x0, [sp, #16]
  40f5b0:	ldrh	w0, [x0]
  40f5b4:	add	w0, w0, #0x3
  40f5b8:	mov	w0, w0
  40f5bc:	and	x0, x0, #0xfffffffc
  40f5c0:	ldr	x1, [sp, #16]
  40f5c4:	add	x0, x1, x0
  40f5c8:	str	x0, [sp, #16]
  40f5cc:	ldr	w0, [sp, #24]
  40f5d0:	cmp	w0, #0x3
  40f5d4:	b.le	40f600 <ferror@plt+0xcd20>
  40f5d8:	ldr	x0, [sp, #16]
  40f5dc:	ldrh	w0, [x0]
  40f5e0:	cmp	w0, #0x3
  40f5e4:	b.ls	40f600 <ferror@plt+0xcd20>  // b.plast
  40f5e8:	ldr	x0, [sp, #16]
  40f5ec:	ldrh	w0, [x0]
  40f5f0:	mov	w1, w0
  40f5f4:	ldr	w0, [sp, #24]
  40f5f8:	cmp	w0, w1
  40f5fc:	b.ge	40f570 <ferror@plt+0xcc90>  // b.tcont
  40f600:	ldr	w0, [sp, #24]
  40f604:	cmp	w0, #0x0
  40f608:	b.eq	40f638 <ferror@plt+0xcd58>  // b.none
  40f60c:	adrp	x0, 423000 <ferror@plt+0x20720>
  40f610:	ldr	x0, [x0, #3992]
  40f614:	ldr	x4, [x0]
  40f618:	ldr	x0, [sp, #16]
  40f61c:	ldrh	w0, [x0]
  40f620:	mov	w3, w0
  40f624:	ldr	w2, [sp, #24]
  40f628:	adrp	x0, 410000 <ferror@plt+0xd720>
  40f62c:	add	x1, x0, #0xc20
  40f630:	mov	x0, x4
  40f634:	bl	4028a0 <fprintf@plt>
  40f638:	mov	x0, #0x0                   	// #0
  40f63c:	ldp	x29, x30, [sp], #32
  40f640:	ret
  40f644:	stp	x29, x30, [sp, #-48]!
  40f648:	mov	x29, sp
  40f64c:	str	x0, [sp, #40]
  40f650:	str	w1, [sp, #36]
  40f654:	str	x2, [sp, #24]
  40f658:	str	w3, [sp, #32]
  40f65c:	ldr	x0, [sp, #24]
  40f660:	ldrh	w0, [x0]
  40f664:	and	x0, x0, #0xffff
  40f668:	sub	x1, x0, #0x4
  40f66c:	ldrsw	x0, [sp, #32]
  40f670:	cmp	x1, x0
  40f674:	b.cs	40f680 <ferror@plt+0xcda0>  // b.hs, b.nlast
  40f678:	mov	w0, #0xffffffff            	// #-1
  40f67c:	b	40f71c <ferror@plt+0xce3c>
  40f680:	ldr	x0, [sp, #24]
  40f684:	ldrh	w0, [x0]
  40f688:	and	x0, x0, #0xffff
  40f68c:	sub	x1, x0, #0x4
  40f690:	ldr	w0, [sp, #32]
  40f694:	add	w0, w0, #0x3
  40f698:	mov	w0, w0
  40f69c:	and	x0, x0, #0xfffffffc
  40f6a0:	add	x0, x0, #0x4
  40f6a4:	cmp	x1, x0
  40f6a8:	b.cc	40f6f8 <ferror@plt+0xce18>  // b.lo, b.ul, b.last
  40f6ac:	ldr	w0, [sp, #32]
  40f6b0:	add	w0, w0, #0x3
  40f6b4:	mov	w0, w0
  40f6b8:	and	x0, x0, #0xfffffffc
  40f6bc:	add	x0, x0, #0x4
  40f6c0:	ldr	x1, [sp, #24]
  40f6c4:	add	x0, x1, x0
  40f6c8:	str	x0, [sp, #24]
  40f6cc:	ldr	x0, [sp, #24]
  40f6d0:	add	x1, x0, #0x4
  40f6d4:	ldr	x0, [sp, #24]
  40f6d8:	ldrh	w0, [x0]
  40f6dc:	sub	w0, w0, #0x4
  40f6e0:	mov	w3, w0
  40f6e4:	mov	x2, x1
  40f6e8:	ldr	w1, [sp, #36]
  40f6ec:	ldr	x0, [sp, #40]
  40f6f0:	bl	40f3c4 <ferror@plt+0xcae4>
  40f6f4:	b	40f71c <ferror@plt+0xce3c>
  40f6f8:	ldr	w0, [sp, #36]
  40f6fc:	add	w0, w0, #0x1
  40f700:	sxtw	x0, w0
  40f704:	lsl	x0, x0, #3
  40f708:	mov	x2, x0
  40f70c:	mov	w1, #0x0                   	// #0
  40f710:	ldr	x0, [sp, #40]
  40f714:	bl	402480 <memset@plt>
  40f718:	mov	w0, #0x0                   	// #0
  40f71c:	ldp	x29, x30, [sp], #48
  40f720:	ret
  40f724:	nop
  40f728:	stp	x29, x30, [sp, #-64]!
  40f72c:	mov	x29, sp
  40f730:	stp	x19, x20, [sp, #16]
  40f734:	adrp	x20, 423000 <ferror@plt+0x20720>
  40f738:	add	x20, x20, #0xcf8
  40f73c:	stp	x21, x22, [sp, #32]
  40f740:	adrp	x21, 423000 <ferror@plt+0x20720>
  40f744:	add	x21, x21, #0xcf0
  40f748:	sub	x20, x20, x21
  40f74c:	mov	w22, w0
  40f750:	stp	x23, x24, [sp, #48]
  40f754:	mov	x23, x1
  40f758:	mov	x24, x2
  40f75c:	bl	4021b8 <memcpy@plt-0x38>
  40f760:	cmp	xzr, x20, asr #3
  40f764:	b.eq	40f790 <ferror@plt+0xceb0>  // b.none
  40f768:	asr	x20, x20, #3
  40f76c:	mov	x19, #0x0                   	// #0
  40f770:	ldr	x3, [x21, x19, lsl #3]
  40f774:	mov	x2, x24
  40f778:	add	x19, x19, #0x1
  40f77c:	mov	x1, x23
  40f780:	mov	w0, w22
  40f784:	blr	x3
  40f788:	cmp	x20, x19
  40f78c:	b.ne	40f770 <ferror@plt+0xce90>  // b.any
  40f790:	ldp	x19, x20, [sp, #16]
  40f794:	ldp	x21, x22, [sp, #32]
  40f798:	ldp	x23, x24, [sp, #48]
  40f79c:	ldp	x29, x30, [sp], #64
  40f7a0:	ret
  40f7a4:	nop
  40f7a8:	ret
  40f7ac:	nop
  40f7b0:	mov	x2, x1
  40f7b4:	mov	w1, w0
  40f7b8:	mov	w0, #0x0                   	// #0
  40f7bc:	b	402670 <__fxstat64@plt>

Disassembly of section .fini:

000000000040f7c0 <.fini>:
  40f7c0:	stp	x29, x30, [sp, #-16]!
  40f7c4:	mov	x29, sp
  40f7c8:	ldp	x29, x30, [sp], #16
  40f7cc:	ret
