cocci_test_suite() {
	enum reboot_mode cocci_id/* arch/arm/mach-mvebu/system-controller.c 94 */;
	const char *cocci_id/* arch/arm/mach-mvebu/system-controller.c 94 */;
	const struct of_device_id cocci_id/* arch/arm/mach-mvebu/system-controller.c 80 */[];
	const struct mvebu_system_controller cocci_id/* arch/arm/mach-mvebu/system-controller.c 54 */;
	struct mvebu_system_controller *cocci_id/* arch/arm/mach-mvebu/system-controller.c 52 */;
	struct mvebu_system_controller {
		u32 rstoutn_mask_offset;
		u32 system_soft_reset_offset;
		u32 rstoutn_mask_reset_out_en;
		u32 system_soft_reset;
		u32 resume_boot_addr;
		u32 dev_id;
		u32 rev_id;
	} cocci_id/* arch/arm/mach-mvebu/system-controller.c 40 */;
	void __iomem *cocci_id/* arch/arm/mach-mvebu/system-controller.c 37 */;
	struct resource cocci_id/* arch/arm/mach-mvebu/system-controller.c 169 */;
	struct device_node *cocci_id/* arch/arm/mach-mvebu/system-controller.c 164 */;
	const struct of_device_id *cocci_id/* arch/arm/mach-mvebu/system-controller.c 163 */;
	int __init cocci_id/* arch/arm/mach-mvebu/system-controller.c 161 */;
	void *cocci_id/* arch/arm/mach-mvebu/system-controller.c 148 */;
	phys_addr_t cocci_id/* arch/arm/mach-mvebu/system-controller.c 133 */;
	u32 cocci_id/* arch/arm/mach-mvebu/system-controller.c 132 */;
	void cocci_id/* arch/arm/mach-mvebu/system-controller.c 130 */;
	u32 *cocci_id/* arch/arm/mach-mvebu/system-controller.c 117 */;
	int cocci_id/* arch/arm/mach-mvebu/system-controller.c 117 */;
}
