Analysis & Synthesis Status : Successful - Thu May 31 11:36:07 2018
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : D_clock
Top-level Entity Name : D_clock
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 107
    Dedicated logic registers : 44
Total registers : 44
Total pins : 51
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
