Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jan  1 20:13 2023
VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.

ucli% run@5000 [INFO] [interface all data] -->
wr_en = x,  din =   x, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@15000 [INFO] [interface all data] -->
wr_en = x,  din =   x, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@25000 [INFO] [interface all data] -->
wr_en = 0,  din =   0, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@35000 [INFO] [interface all data] -->
wr_en = 1,  din =   0, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@35000 [INFO] [interface write data] : wr_en = 1, din =   0
@45000 [INFO] [interface all data] -->
wr_en = 1,  din =   1, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@45000 [INFO] [interface write data] : wr_en = 1, din =   1
@55000 [INFO] [interface all data] -->
wr_en = 1,  din =   2, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@55000 [INFO] [interface write data] : wr_en = 1, din =   2
@65000 [INFO] [interface all data] -->
wr_en = 1,  din =   3, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@65000 [INFO] [interface write data] : wr_en = 1, din =   3
@75000 [INFO] [interface all data] -->
wr_en = 1,  din =   4, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@75000 [INFO] [interface write data] : wr_en = 1, din =   4
@85000 [INFO] [interface all data] -->
wr_en = 1,  din =   5, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@85000 [INFO] [interface write data] : wr_en = 1, din =   5
@95000 [INFO] [interface all data] -->
wr_en = 1,  din =   6, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@95000 [INFO] [interface write data] : wr_en = 1, din =   6
@105000 [INFO] [interface all data] -->
wr_en = 1,  din =   7, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@105000 [INFO] [interface write data] : wr_en = 1, din =   7
@115000 [INFO] [interface all data] -->
wr_en = 1,  din =   8, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@115000 [INFO] [interface write data] : wr_en = 1, din =   8
@125000 [INFO] [interface all data] -->
wr_en = 1,  din =   9, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@125000 [INFO] [interface write data] : wr_en = 1, din =   9
@135000 [INFO] [interface all data] -->
wr_en = 1,  din =  10, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@135000 [INFO] [interface write data] : wr_en = 1, din =  10
@145000 [INFO] [interface all data] -->
wr_en = 1,  din =  11, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@145000 [INFO] [interface write data] : wr_en = 1, din =  11
@155000 [INFO] [interface all data] -->
wr_en = 1,  din =  12, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@155000 [INFO] [interface write data] : wr_en = 1, din =  12
@165000 [INFO] [interface all data] -->
wr_en = 1,  din =  13, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@165000 [INFO] [interface write data] : wr_en = 1, din =  13
@175000 [INFO] [interface all data] -->
wr_en = 1,  din =  14, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@175000 [INFO] [interface write data] : wr_en = 1, din =  14
@185000 [INFO] [interface all data] -->
wr_en = 1,  din =  15, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@185000 [INFO] [interface write data] : wr_en = 1, din =  15
@195000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@205000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = x, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@215000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = x, dout = 255, rd_addr=  x, wr_addr=  x

@225000 [INFO] [interface read data] : rd_en_next = 1, read_data =   0
@225000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   0, rd_addr=  x, wr_addr=  x

@235000 [INFO] [interface read data] : rd_en_next = 1, read_data =   1
@235000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   1, rd_addr=  x, wr_addr=  x

@245000 [INFO] [interface read data] : rd_en_next = 1, read_data =   2
@245000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   2, rd_addr=  x, wr_addr=  x

@255000 [INFO] [interface read data] : rd_en_next = 1, read_data =   3
@255000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   3, rd_addr=  x, wr_addr=  x

@265000 [INFO] [interface read data] : rd_en_next = 1, read_data =   4
@265000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   4, rd_addr=  x, wr_addr=  x

@275000 [INFO] [interface read data] : rd_en_next = 1, read_data =   5
@275000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   5, rd_addr=  x, wr_addr=  x

@285000 [INFO] [interface read data] : rd_en_next = 1, read_data =   6
@285000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   6, rd_addr=  x, wr_addr=  x

@295000 [INFO] [interface read data] : rd_en_next = 1, read_data =   7
@295000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   7, rd_addr=  x, wr_addr=  x

@305000 [INFO] [interface read data] : rd_en_next = 1, read_data =   8
@305000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   8, rd_addr=  x, wr_addr=  x

@315000 [INFO] [interface read data] : rd_en_next = 1, read_data =   9
@315000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =   9, rd_addr=  x, wr_addr=  x

@325000 [INFO] [interface read data] : rd_en_next = 1, read_data =  10
@325000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =  10, rd_addr=  x, wr_addr=  x

@335000 [INFO] [interface read data] : rd_en_next = 1, read_data =  11
@335000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =  11, rd_addr=  x, wr_addr=  x

@345000 [INFO] [interface read data] : rd_en_next = 1, read_data =  12
@345000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =  12, rd_addr=  x, wr_addr=  x

@355000 [INFO] [interface read data] : rd_en_next = 1, read_data =  13
@355000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =  13, rd_addr=  x, wr_addr=  x

@365000 [INFO] [interface read data] : rd_en_next = 1, read_data =  14
@365000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =  14, rd_addr=  x, wr_addr=  x

@375000 [INFO] [interface read data] : rd_en_next = 1, read_data =  15
@375000 [INFO] [interface all data] -->
wr_en = 0,  din = 255, rd_en = 1, rd_en_next = 1, dout =  15, rd_addr=  x, wr_addr=  x

           V C S   S i m u l a t i o n   R e p o r t 
Time: 375001 ps
CPU Time:      0.180 seconds;       Data structure size:   0.0Mb
Sun Jan  1 20:17:46 2023
