INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/work_docker/lab3/lab3.sim/sim_1/impl/timing/xsim/tb_inverter_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-311] analyzing module glbl
