// SPDX-License-Identifier: MPL-2.0
#include "instructions.hpp"
#include "ultrassembler.hpp"
#include <array>
#include <cstdint>
#include <initializer_list>
#include <string_view>

namespace ultrassembler_internal {

using enum RVInstructionID;
using enum RVInstructionFormat;
using namespace opcode;
using namespace ssarg;
using enum RVInSetMinReqs;
using std::nullopt;

const std::array<rvinstruction, 2035> instructions = {
        {{"lui", LUI, U, op_LUI, 0b000, RVI, 4},
         {"auipc", AUIPC, U, op_AUIPC, 0b000, RVI, 4},
         {"jal", JAL, J, op_JAL, 0b000, RVI, 4},
         {"jalr", JALR, I, op_JALR, 0b000, RVI, 4},
         {"beq", BEQ, Branch, op_BRANCH, 0b000, RVI, 4},
         {"bne", BNE, Branch, op_BRANCH, 0b001, RVI, 4},
         {"blt", BLT, Branch, op_BRANCH, 0b001, RVI, 4},
         {"bge", BGE, Branch, op_BRANCH, 0b100, RVI, 4},
         {"bltu", BLTU, Branch, op_BRANCH, 0b101, RVI, 4},
         {"bgeu", BGEU, Branch, op_BRANCH, 0b110, RVI, 4},
         {"lb", LB, I, op_LOAD, 0b000, RVI, 4},
         {"lh", LH, I, op_LOAD, 0b001, RVI, 4},
         {"lw", LW, I, op_LOAD, 0b010, RVI, 4},
         {"lbu", LBU, I, op_LOAD, 0b100, RVI, 4},
         {"lhu", LHU, I, op_LOAD, 0b101, RVI, 4},
         {"sb", SB, S, op_STORE, 0b000, RVI, 4},
         {"sh", SH, S, op_STORE, 0b001, RVI, 4},
         {"sw", SW, S, op_STORE, 0b010, RVI, 4},
         {"addi", ADDI, I, op_IMM, 0b000, RVI, 4},
         {"slti", SLTI, I, op_IMM, 0b010, RVI, 4},
         {"sltiu", SLTIU, I, op_IMM, 0b011, RVI, 4},
         {"xori", XORI, I, op_IMM, 0b100, RVI, 4},
         {"ori", ORI, I, op_IMM, 0b110, RVI, 4},
         {"andi", ANDI, I, op_IMM, 0b111, RVI, 4},
         {"slli", SLLI, R, op_IMM, 0b0000000001, RVI, 4, {get_imm_for_rs}},
         {"srli", SRLI, R, op_IMM, 0b0000000101, RVI, 4, {get_imm_for_rs}},
         {"srai", SRAI, R, op_IMM, 0b0100000101, RVI, 4, {get_imm_for_rs}},
         {"add", ADD, R, op_OP, 0b0000000000, RVI, 4},
         {"sub", SUB, R, op_OP, 0b0100000000, RVI, 4},
         {"sll", SLL, R, op_OP, 0b0000000001, RVI, 4},
         {"slt", SLT, R, op_OP, 0b0000000010, RVI, 4},
         {"sltu", SLTU, R, op_OP, 0b0000000011, RVI, 4},
         {"xor", XOR, R, op_OP, 0b0000000100, RVI, 4},
         {"srl", SRL, R, op_OP, 0b0000000101, RVI, 4},
         {"sra", SRA, R, op_OP, 0b0100000101, RVI, 4},
         {"or", OR, R, op_OP, 0b0000000110, RVI, 4},
         {"and", AND, R, op_OP, 0b0000000111, RVI, 4},
         {"fence", FENCE, I, op_MISC_MEM, 0b000, RVI, 4, {special_handling}},
         {"fence.tso", FENCETSO, I, op_MISC_MEM, 0b100000110011000, RVI, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"pause", PAUSE, I, op_MISC_MEM, 0b000000010000000, RVI, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"ecall", ECALL, I, op_SYSTEM, 0b000000000000000, RVI, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"ebreak", EBREAK, I, op_SYSTEM, 0b000000000001000, RVI, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"lwu", LWU, I, op_LOAD, 0b110, I_and_64b, 4},
         {"ld", LD, I, op_LOAD, 0b011, I_and_64b, 4},
         {"sd", SD, S, op_STORE, 0b011, I_and_64b, 4},
         {"addiw", ADDIW, I, op_IMM_32, 0b0000000000, I_and_64b, 4},
         {"slliw", SLLIW, R, op_IMM_32, 0b0000000001, I_and_64b, 4, {get_imm_for_rs}},
         {"srliw", SRLIW, R, op_IMM_32, 0b0000000101, I_and_64b, 4, {get_imm_for_rs}},
         {"sraiw", SRAIW, R, op_IMM_32, 0b0100000101, I_and_64b, 4, {get_imm_for_rs}},
         {"addw", ADDW, R, op_32, 0b0000000000, I_and_64b, 4},
         {"subw", SUBW, R, op_32, 0b0100000000, I_and_64b, 4},
         {"sllw", SLLW, R, op_32, 0b0000000001, I_and_64b, 4},
         {"srlw", SRLW, R, op_32, 0b0000000101, I_and_64b, 4},
         {"sraw", SRAW, R, op_32, 0b0100000101, I_and_64b, 4},
         {"mul", MUL, R, op_OP, 0b0000001000, M, 4},
         {"mulh", MULH, R, op_OP, 0b0000001001, M, 4},
         {"mulhsu", MULHSU, R, op_OP, 0b0000001010, M, 4},
         {"mulhu", MULHU, R, op_OP, 0b0000001011, M, 4},
         {"div", DIV, R, op_OP, 0b0000001100, M, 4},
         {"divu", DIVU, R, op_OP, 0b0000001101, M, 4},
         {"rem", REM, R, op_OP, 0b0000001110, M, 4},
         {"remu", REMU, R, op_OP, 0b0000001111, M, 4},
         {"mulw", MULW, R, op_32, 0b0000001000, M_and_64b, 4},
         {"divw", DIVW, R, op_32, 0b0000001100, M_and_64b, 4},
         {"divuw", DIVUW, R, op_32, 0b0000001101, M_and_64b, 4},
         {"remw", REMW, R, op_32, 0b0000001110, M_and_64b, 4},
         {"remuw", REMUW, R, op_32, 0b0000001111, M_and_64b, 4},
         {"lr.w", LRW, R, op_AMO, 0b0001000010, Zalrsc, 4, {0b00000}},
         {"sc.w", SCW, R, op_AMO, 0b0001100010, Zalrsc, 4},
         {"lr.w.aq", LRWAQ, R, op_AMO, 0b0001010010, Zalrsc, 4, {0b00000}},
         {"sc.w.aq", SCWAQ, R, op_AMO, 0b0001110010, Zalrsc, 4},
         {"lr.w.rl", LRWRL, R, op_AMO, 0b0001001010, Zalrsc, 4, {0b00000}},
         {"sc.w.rl", SCWRL, R, op_AMO, 0b0001101010, Zalrsc, 4},
         {"lr.w.aqrl", LRWAQRL, R, op_AMO, 0b0001011010, Zalrsc, 4, {0b00000}},
         {"sc.w.aqrl", SCWAQRL, R, op_AMO, 0b0001111010, Zalrsc, 4},
         {"amoswap.w", AMOSWAPW, R, op_AMO, 0b0000100010, Zaamo, 4},
         {"amoadd.w", AMOADDW, R, op_AMO, 0b0000000010, Zaamo, 4},
         {"amoxor.w", AMOXORW, R, op_AMO, 0b0010000010, Zaamo, 4},
         {"amoand.w", AMOANDW, R, op_AMO, 0b0110000010, Zaamo, 4},
         {"amoor.w", AMOORW, R, op_AMO, 0b0100000010, Zaamo, 4},
         {"amomin.w", AMOMINW, R, op_AMO, 0b1000000010, Zaamo, 4},
         {"amomax.w", AMOMAXW, R, op_AMO, 0b1010000010, Zaamo, 4},
         {"amominu.w", AMOMINUW, R, op_AMO, 0b1100000010, Zaamo, 4},
         {"amomaxu.w", AMOMAXUW, R, op_AMO, 0b1110000010, Zaamo, 4},
         {"amoswap.w.aq", AMOSWAPWAQ, R, op_AMO, 0b0000110010, Zaamo, 4},
         {"amoadd.w.aq", AMOADDWAQ, R, op_AMO, 0b0000010010, Zaamo, 4},
         {"amoxor.w.aq", AMOXORWAQ, R, op_AMO, 0b0010010010, Zaamo, 4},
         {"amoand.w.aq", AMOANDWAQ, R, op_AMO, 0b0110010010, Zaamo, 4},
         {"amoor.w.aq", AMOORWAQ, R, op_AMO, 0b0100010010, Zaamo, 4},
         {"amomin.w.aq", AMOMINWAQ, R, op_AMO, 0b1000010010, Zaamo, 4},
         {"amomax.w.aq", AMOMAXWAQ, R, op_AMO, 0b1010010010, Zaamo, 4},
         {"amominu.w.aq", AMOMINUWAQ, R, op_AMO, 0b1100010010, Zaamo, 4},
         {"amomaxu.w.aq", AMOMAXUWAQ, R, op_AMO, 0b1110010010, Zaamo, 4},
         {"amoswap.w.rl", AMOSWAPWRL, R, op_AMO, 0b0000101010, Zaamo, 4},
         {"amoadd.w.rl", AMOADDWRL, R, op_AMO, 0b0000001010, Zaamo, 4},
         {"amoxor.w.rl", AMOXORWRL, R, op_AMO, 0b0010001010, Zaamo, 4},
         {"amoand.w.rl", AMOANDWRL, R, op_AMO, 0b0110001010, Zaamo, 4},
         {"amoor.w.rl", AMOORWRL, R, op_AMO, 0b0100001010, Zaamo, 4},
         {"amomin.w.rl", AMOMINWRL, R, op_AMO, 0b1000001010, Zaamo, 4},
         {"amomax.w.rl", AMOMAXWRL, R, op_AMO, 0b1010001010, Zaamo, 4},
         {"amominu.w.rl", AMOMINUWRL, R, op_AMO, 0b1100001010, Zaamo, 4},
         {"amomaxu.w.rl", AMOMAXUWRL, R, op_AMO, 0b1110001010, Zaamo, 4},
         {"amoswap.w.aqrl", AMOSWAPWAQRL, R, op_AMO, 0b0000111010, Zaamo, 4},
         {"amoadd.w.aqrl", AMOADDWAQRL, R, op_AMO, 0b0000011010, Zaamo, 4},
         {"amoxor.w.aqrl", AMOXORWAQRL, R, op_AMO, 0b0010011010, Zaamo, 4},
         {"amoand.w.aqrl", AMOANDWAQRL, R, op_AMO, 0b0110011010, Zaamo, 4},
         {"amoor.w.aqrl", AMOORWAQRL, R, op_AMO, 0b0100011010, Zaamo, 4},
         {"amomin.w.aqrl", AMOMINWAQRL, R, op_AMO, 0b1000011010, Zaamo, 4},
         {"amomax.w.aqrl", AMOMAXWAQRL, R, op_AMO, 0b1010011010, Zaamo, 4},
         {"amominu.w.aqrl", AMOMINUWAQRL, R, op_AMO, 0b1100011010, Zaamo, 4},
         {"amomaxu.w.aqrl", AMOMAXUWAQRL, R, op_AMO, 0b1110011010, Zaamo, 4},
         {"lr.d", LRD, R, op_AMO, 0b0001000011, Zalrsc_and_64b, 4, {0b00000}},
         {"sc.d", SCD, R, op_AMO, 0b0001100011, Zalrsc_and_64b, 4},
         {"lr.d.aq", LRDAQ, R, op_AMO, 0b0001010011, Zalrsc_and_64b, 4, {0b00000}},
         {"sc.d.aq", SCDAQ, R, op_AMO, 0b0001110011, Zalrsc_and_64b, 4},
         {"lr.d.rl", LRDRL, R, op_AMO, 0b0001001011, Zalrsc_and_64b, 4, {0b00000}},
         {"sc.d.rl", SCDRL, R, op_AMO, 0b0001101011, Zalrsc_and_64b, 4},
         {"lr.d.aqrl", LRDAQRL, R, op_AMO, 0b0001011011, Zalrsc_and_64b, 4, {0b00000}},
         {"sc.d.aqrl", SCDAQRL, R, op_AMO, 0b0001111011, Zalrsc_and_64b, 4},
         {"amoswap.d", AMOSWAPD, R, op_AMO, 0b0000100011, Zaamo_and_64b, 4},
         {"amoadd.d", AMOADDD, R, op_AMO, 0b0000000011, Zaamo_and_64b, 4},
         {"amoxor.d", AMOXORD, R, op_AMO, 0b0010000011, Zaamo_and_64b, 4},
         {"amoand.d", AMOANDD, R, op_AMO, 0b0110000011, Zaamo_and_64b, 4},
         {"amoor.d", AMOORD, R, op_AMO, 0b0100000011, Zaamo_and_64b, 4},
         {"amomin.d", AMOMIND, R, op_AMO, 0b1000000011, Zaamo_and_64b, 4},
         {"amomax.d", AMOMAXD, R, op_AMO, 0b1010000011, Zaamo_and_64b, 4},
         {"amominu.d", AMOMINUD, R, op_AMO, 0b1100000011, Zaamo_and_64b, 4},
         {"amomaxu.d", AMOMAXUD, R, op_AMO, 0b1110000011, Zaamo_and_64b, 4},
         {"amoswap.d.aq", AMOSWAPDAQ, R, op_AMO, 0b0000110011, Zaamo_and_64b, 4},
         {"amoadd.d.aq", AMOADDDAQ, R, op_AMO, 0b0000010011, Zaamo_and_64b, 4},
         {"amoxor.d.aq", AMOXORDAQ, R, op_AMO, 0b0010010011, Zaamo_and_64b, 4},
         {"amoand.d.aq", AMOANDDAQ, R, op_AMO, 0b0110010011, Zaamo_and_64b, 4},
         {"amoor.d.aq", AMOORDAQ, R, op_AMO, 0b0100010011, Zaamo_and_64b, 4},
         {"amomin.d.aq", AMOMINDAQ, R, op_AMO, 0b1000010011, Zaamo_and_64b, 4},
         {"amomax.d.aq", AMOMAXDAQ, R, op_AMO, 0b1010010011, Zaamo_and_64b, 4},
         {"amominu.d.aq", AMOMINUDAQ, R, op_AMO, 0b1100010011, Zaamo_and_64b, 4},
         {"amomaxu.d.aq", AMOMAXUDAQ, R, op_AMO, 0b1110010011, Zaamo_and_64b, 4},
         {"amoswap.d.rl", AMOSWAPDRL, R, op_AMO, 0b0000101011, Zaamo_and_64b, 4},
         {"amoadd.d.rl", AMOADDDRL, R, op_AMO, 0b0000001011, Zaamo_and_64b, 4},
         {"amoxor.d.rl", AMOXORDRL, R, op_AMO, 0b0010001011, Zaamo_and_64b, 4},
         {"amoand.d.rl", AMOANDDRL, R, op_AMO, 0b0110001011, Zaamo_and_64b, 4},
         {"amoor.d.rl", AMOORDRL, R, op_AMO, 0b0100001011, Zaamo_and_64b, 4},
         {"amomin.d.rl", AMOMINDRL, R, op_AMO, 0b1000001011, Zaamo_and_64b, 4},
         {"amomax.d.rl", AMOMAXDRL, R, op_AMO, 0b1010001011, Zaamo_and_64b, 4},
         {"amominu.d.rl", AMOMINUDRL, R, op_AMO, 0b1100001011, Zaamo_and_64b, 4},
         {"amomaxu.d.rl", AMOMAXUDRL, R, op_AMO, 0b1110001011, Zaamo_and_64b, 4},
         {"amoswap.d.aqrl", AMOSWAPDAQRL, R, op_AMO, 0b0000111011, Zaamo_and_64b, 4},
         {"amoadd.d.aqrl", AMOADDDAQRL, R, op_AMO, 0b0000011011, Zaamo_and_64b, 4},
         {"amoxor.d.aqrl", AMOXORDAQRL, R, op_AMO, 0b0010011011, Zaamo_and_64b, 4},
         {"amoand.d.aqrl", AMOANDDAQRL, R, op_AMO, 0b0110011011, Zaamo_and_64b, 4},
         {"amoor.d.aqrl", AMOORDAQRL, R, op_AMO, 0b0100011011, Zaamo_and_64b, 4},
         {"amomin.d.aqrl", AMOMINDAQRL, R, op_AMO, 0b1000011011, Zaamo_and_64b, 4},
         {"amomax.d.aqrl", AMOMAXDAQRL, R, op_AMO, 0b1010011011, Zaamo_and_64b, 4},
         {"amominu.d.aqrl", AMOMINUDAQRL, R, op_AMO, 0b1100011011, Zaamo_and_64b, 4},
         {"amomaxu.d.aqrl", AMOMAXUDAQRL, R, op_AMO, 0b1110011011, Zaamo_and_64b, 4},
         {"cbo.clean", CBOCLEAN, I, op_MISC_MEM, 0b000000000001010, Zicbom, 4, {0b00000, use_funct_for_imm}},
         {"cbo.flush", CBOFLUSH, I, op_MISC_MEM, 0b000000000010010, Zicbom, 4, {0b00000, use_funct_for_imm}},
         {"cbo.inval", CBOINVAL, I, op_MISC_MEM, 0b000000000000010, Zicbom, 4, {0b00000, use_funct_for_imm}},
         {"cbo.zero", CBOZERO, I, op_MISC_MEM, 0b000000000100010, Zicboz, 4, {0b00000, use_funct_for_imm}},
         {"prefetch.i", PREFETCHI, I, op_IMM, 0b000000000000110, Zicbop, 4, {0b00000, use_funct_for_imm}},
         {"prefetch.r", PREFETCHR, I, op_IMM, 0b000000000001110, Zicbop, 4, {0b00000, use_funct_for_imm}},
         {"prefetch.w", PREFETCHW, I, op_IMM, 0b000000000011110, Zicbop, 4, {0b00000, use_funct_for_imm}},
         {"fmadd.s", FMADDS, R4, op_MADD, op_C0, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fmsub.s", FMSUBS, R4, op_MSUB, op_C0, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fnmsub.s", FNMSUBS, R4, op_NMSUB, op_C0, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fnmadd.s", FNMADDS, R4, op_NMADD, op_C0, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fadd.s", FADDS, R, op_FP, 0b0000000000, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fsub.s", FSUBS, R, op_FP, 0b0000100000, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fmul.s", FMULS, R, op_FP, 0b0001000000, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fdiv.s", FDIVS, R, op_FP, 0b0001100000, F_or_Zfinx, 4, {use_frm_for_funct3}},
         {"fsqrt.s", FSQRTS, R, op_FP, 0b0101100000, F_or_Zfinx, 4, {0b00000, use_frm_for_funct3}},
         {"fsgnj.s", FSGNJS, R, op_FP, 0b0010000000, F_or_Zfinx, 4},
         {"fsgnjn.s", FSGNJNS, R, op_FP, 0b0010000001, F_or_Zfinx, 4},
         {"fsgnjx.s", FSGNJXS, R, op_FP, 0b0010000010, F_or_Zfinx, 4},
         {"fmin.s", FMINS, R, op_FP, 0b0010100000, F_or_Zfinx, 4},
         {"fmax.s", FMAXS, R, op_FP, 0b0010100001, F_or_Zfinx, 4},
         {"fcvt.w.s", FCVTWS, R, op_FP, 0b1100000000, F_or_Zfinx, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.wu.s", FCVTWUS, R, op_FP, 0b1100000000, F_or_Zfinx, 4, {0b00001, use_frm_for_funct3}},
         {"fmv.x.w", FMVXW, R, op_FP, 0b1110000000, F, 4, {0b00000}},
         {"feq.s", FEQS, R, op_FP, 0b1010000010, F_or_Zfinx, 4},
         {"flt.s", FLTS, R, op_FP, 0b1010000001, F_or_Zfinx, 4},
         {"fle.s", FLES, R, op_FP, 0b1010000000, F_or_Zfinx, 4},
         {"fclass.s", FCLASSS, R, op_FP, 0b1110000001, F_or_Zfinx, 4, {0b00000}},
         {"fcvt.s.w", FCVTSW, R, op_FP, 0b1101000000, F_or_Zfinx, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.s.wu", FCVTSWU, R, op_FP, 0b1101000000, F_or_Zfinx, 4, {0b00001, use_frm_for_funct3}},
         {"fmv.w.x", FMVWX, R, op_FP, 0b1111000000, F, 4, {0b00000}},
         {"flw", FLW, I, op_LOAD_FP, 0b010, F, 4},
         {"fsw", FSW, S, op_STORE_FP, 0b010, F, 4},
         {"fcvt.l.s", FCVTLS, R, op_FP, 0b1100000000, F_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.lu.s", FCVTLUS, R, op_FP, 0b1100000000, F_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"fcvt.s.l", FCVTSL, R, op_FP, 0b1101000000, F_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.s.lu", FCVTSLU, R, op_FP, 0b1101000000, F_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"fadd.d", FADDD, R, op_FP, 0b0000001000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"fmadd.d", FMADDD, R4, op_MADD, 0b01000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"fmax.d", FMAXD, R, op_FP, 0b0010101001, D_or_Zdinx, 4},
         {"fclass.d", FCLASSD, R, op_FP, 0b1110001001, D_or_Zdinx, 4, {0b00000}},
         {"fcvt.d.s", FCVTDS, R, op_FP, 0b0100001000, D_or_Zdinx, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.d.w", FCVTDW, R, op_FP, 0b1101001000, D_or_Zdinx, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.d.wu", FCVTDWU, R, op_FP, 0b1101001000, D_or_Zdinx, 4, {0b00001, use_frm_for_funct3}},
         {"fcvt.s.d", FCVTSD, R, op_FP, 0b0100000000, D_or_Zdinx, 4, {0b00001, use_frm_for_funct3}},
         {"fcvt.w.d", FCVTWD, R, op_FP, 0b1100001000, D_or_Zdinx, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.wu.d", FCVTWUD, R, op_FP, 0b1100001000, D_or_Zdinx, 4, {0b00001, use_frm_for_funct3}},
         {"fdiv.d", FDIVD, R, op_FP, 0b0001101000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"feq.d", FEQD, R, op_FP, 0b1010001010, D_or_Zdinx, 4},
         {"flt.d", FLTD, R, op_FP, 0b1010001001, D_or_Zdinx, 4},
         {"fle.d", FLED, R, op_FP, 0b1010001000, D_or_Zdinx, 4},
         {"fld", FLD, I, op_LOAD_FP, 0b011, D_or_Zdinx, 4},
         {"fmin.d", FMIND, R, op_FP, 0b0010101000, D_or_Zdinx, 4},
         {"fmsub.d", FMSUBD, R4, op_MSUB, 0b01000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"fmul.d", FMULD, R, op_FP, 0b0001001000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"fnmadd.d", FNMADDD, R4, op_NMADD, 0b01000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"fnmsub.d", FNMSUBD, R4, op_NMSUB, 0b01000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"fsd", FSD, S, op_STORE_FP, 0b011, D_or_Zdinx, 4},
         {"fsgnj.d", FSGNJD, R, op_FP, 0b0010001000, D_or_Zdinx, 4},
         {"fsgnjn.d", FSGJND, R, op_FP, 0b0010001001, D_or_Zdinx, 4},
         {"fsgnjx.d", FSGNJXD, R, op_FP, 0b0010001010, D_or_Zdinx, 4},
         {"fsqrt.d", FSQRTD, R, op_FP, 0b0101101000, D_or_Zdinx, 4, {0b00000, use_frm_for_funct3}},
         {"fsub.d", FSUBD, R, op_FP, 0b0000101000, D_or_Zdinx, 4, {use_frm_for_funct3}},
         {"fcvt.l.d", FCVTLD, R, op_FP, 0b1100001000, D_or_Zdinx_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.lu.d", FCVTLUD, R, op_FP, 0b1100001000, D_or_Zdinx_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"fmv.x.d", FMVXD, R, op_FP, 0b1110001000, D_or_Zdinx_and_64b, 4, {0b00000}},
         {"fcvt.d.l", FCVTDL, R, op_FP, 0b1101001000, D_or_Zdinx_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.d.lu", FCVTDLU, R, op_FP, 0b1101001000, D_or_Zdinx_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"fmv.d.x", FMVDX, R, op_FP, 0b1111001000, D_or_Zdinx_and_64b, 4, {0b00000}},
         {"flq", FLQ, I, op_LOAD_FP, 0b100, Q, 4},
         {"fsq", FSQ, S, op_STORE_FP, 0b100, Q, 4},
         {"fmadd.q", FMADDQ, R4, op_MADD, 0b11000, Q, 4, {use_frm_for_funct3}},
         {"fmsub.q", FMSUBQ, R4, op_MSUB, 0b11000, Q, 4, {use_frm_for_funct3}},
         {"fnmsub.q", FNMSUBQ, R4, op_NMSUB, 0b11000, Q, 4, {use_frm_for_funct3}},
         {"fnmadd.q", FNMADDQ, R4, op_NMADD, 0b11000, Q, 4, {use_frm_for_funct3}},
         {"fadd.q", FADDQ, R, op_FP, 0b0000011000, Q, 4, {use_frm_for_funct3}},
         {"fsub.q", FSUBQ, R, op_FP, 0b0000111000, Q, 4, {use_frm_for_funct3}},
         {"fmul.q", FMULQ, R, op_FP, 0b0001011000, Q, 4, {use_frm_for_funct3}},
         {"fdiv.q", FDIVQ, R, op_FP, 0b0001111000, Q, 4, {use_frm_for_funct3}},
         {"fsqrt.q", FSQRTQ, R, op_FP, 0b0101111000, Q, 4, {0b00000, use_frm_for_funct3}},
         {"fsgnj.q", FSGNJQ, R, op_FP, 0b0010011000, Q, 4},
         {"fsgnjn.q", FSGNJNQ, R, op_FP, 0b0010011001, Q, 4},
         {"fsgnjx.q", FSGNJXQ, R, op_FP, 0b0010011010, Q, 4},
         {"fmin.q", FMINQ, R, op_FP, 0b0010111000, Q, 4},
         {"fmax.q", FMAXQ, R, op_FP, 0b0010111001, Q, 4},
         {"fcvt.s.q", FCVTSQ, R, op_FP, 0b0100000000, Q, 4, {0b00011, use_frm_for_funct3}},
         {"fcvt.q.s", FCVTQS, R, op_FP, 0b0100011000, Q, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.d.q", FCVTDQ, R, op_FP, 0b0100001000, Q, 4, {0b00011, use_frm_for_funct3}},
         {"fcvt.q.d", FCVTQD, R, op_FP, 0b0100011000, Q, 4, {0b00001, use_frm_for_funct3}},
         {"feq.q", FEQQ, R, op_FP, 0b1010011010, Q, 4},
         {"flt.q", FLTQ, R, op_FP, 0b1010011001, Q, 4},
         {"fle.q", FLEQ, R, op_FP, 0b1010011000, Q, 4},
         {"fclass.q", FCLASSQ, R, op_FP, 0b1110011001, Q, 4, {0b00000}},
         {"fcvt.w.q", FCVTWQ, R, op_FP, 0b1100011000, Q, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.wu.q", FCVTWUQ, R, op_FP, 0b1100011000, Q, 4, {0b00001, use_frm_for_funct3}},
         {"fcvt.q.w", FCVTQW, R, op_FP, 0b1101011000, Q, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.q.wu", FCVTQWU, R, op_FP, 0b1101011000, Q, 4, {0b00001, use_frm_for_funct3}},
         {"fcvt.l.q", FCVTLQ, R, op_FP, 0b1100011000, Q_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.lu.q", FCVTLUQ, R, op_FP, 0b1100011000, Q_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"fcvt.q.l", FCVTQL, R, op_FP, 0b1101011000, Q_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.q.lu", FCVTQLU, R, op_FP, 0b1101011000, Q_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"flh", FLH, I, op_LOAD_FP, 0b001, Zfhmin, 4},
         {"fsh", FSH, S, op_STORE_FP, 0b001, Zfhmin, 4},
         {"fmadd.h", FMADDH, R4, op_MADD, 0b10000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fmsub.h", FMSUBH, R4, op_MSUB, 0b10000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fnmsub.h", FNMSUBH, R4, op_NMSUB, 0b10000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fnmadd.h", FNMADDH, R4, op_NMADD, 0b10000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fadd.h", FADDH, R, op_FP, 0b0000010000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fsub.h", FSUBH, R, op_FP, 0b0000110000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fmul.h", FMULH, R, op_FP, 0b0001010000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fdiv.h", FDIVH, R, op_FP, 0b0001110000, Zfh_or_Zhinx, 4, {use_frm_for_funct3}},
         {"fsqrt.h", FSQRTH, R, op_FP, 0b0101110000, Zfh_or_Zhinx, 4, {0b00000, use_frm_for_funct3}},
         {"fsgnj.h", FSGNJH, R, op_FP, 0b0010010000, Zfh_or_Zhinx, 4},
         {"fsgnjn.h", FSGNJNH, R, op_FP, 0b0010010001, Zfh_or_Zhinx, 4},
         {"fsgnjx.h", FSGNJXH, R, op_FP, 0b0010010010, Zfh_or_Zhinx, 4},
         {"fmin.h", FMINH, R, op_FP, 0b0010110000, Zfh_or_Zhinx, 4},
         {"fmax.h", FMAXH, R, op_FP, 0b0010110001, Zfh_or_Zhinx, 4},
         {"fcvt.s.h", FCVTSH, R, op_FP, 0b0100000000, Zfhmin_or_Zhinxmin, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.h.s", FCVTHS, R, op_FP, 0b0100010000, Zfhmin, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.d.h", FCVTDH, R, op_FP, 0b0100001000, Zfhmin_or_Zhinxmin_and_D_or_Zdinx, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.h.d", FCVTHD, R, op_FP, 0b0100010000, Zfhmin_or_Zhinxmin_and_D_or_Zdinx, 4, {0b00001, use_frm_for_funct3}},
         {"fcvt.q.h", FCVTQH, R, op_FP, 0b0100011000, Zfhmin_and_Q, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.h.q", FCVTHQ, R, op_FP, 0b0100010000, Zfhmin_and_Q, 4, {0b00011, use_frm_for_funct3}},
         {"feq.h", FEQH, R, op_FP, 0b1010010010, Zfh_or_Zhinx, 4},
         {"flt.h", FLTH, R, op_FP, 0b1010010001, Zfh_or_Zhinx, 4},
         {"fle.h", FLEH, R, op_FP, 0b1010010000, Zfh_or_Zhinx, 4},
         {"fclass.h", FCLASSH, R, op_FP, 0b1110010001, Zfh_or_Zhinx, 4, {0b00000}},
         {"fcvt.w.h", FCVTWH, R, op_FP, 0b1100010000, Zfh_or_Zhinx, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.wu.h", FCVTWUH, R, op_FP, 0b1100010000, Zfh_or_Zhinx, 4, {0b00001, use_frm_for_funct3}},
         {"fmv.x.h", FMVXH, R, op_FP, 0b1110010000, Zfhmin, 4, {0b00000}},
         {"fcvt.h.w", FCVTHW, R, op_FP, 0b1101010000, Zfh_or_Zhinx, 4, {0b00000, use_frm_for_funct3}},
         {"fcvt.h.wu", FCVTHWU, R, op_FP, 0b1101010000, Zfh_or_Zhinx, 4, {0b00001, use_frm_for_funct3}},
         {"fmv.h.x", FMVXH, R, op_FP, 0b1111010000, Zfhmin, 4, {0b00000}},
         {"fcvt.l.h", FCVTLH, R, op_FP, 0b1100010000, Zfh_or_Zhinx_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.lu.h", FCVTLUH, R, op_FP, 0b1100010000, Zfh_or_Zhinx_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"fcvt.h.l", FCVTHL, R, op_FP, 0b1101010000, Zfh_or_Zhinx_and_64b, 4, {0b00010, use_frm_for_funct3}},
         {"fcvt.h.lu", FCVTHLU, R, op_FP, 0b1101010000, Zfh_or_Zhinx_and_64b, 4, {0b00011, use_frm_for_funct3}},
         {"fence.i", FENCEI, I, op_MISC_MEM, 0b000000000000001, Zifencei, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"csrrw", CSRRW, I, op_SYSTEM, 0b001, Zicsr, 4, {special_handling}},
         {"csrrs", CSRRS, I, op_SYSTEM, 0b010, Zicsr, 4, {special_handling}},
         {"csrrc", CSRRC, I, op_SYSTEM, 0b011, Zicsr, 4, {special_handling}},
         {"csrrwi", CSRRWI, I, op_SYSTEM, 0b101, Zicsr, 4, {special_handling}},
         {"csrrsi", CSRRSI, I, op_SYSTEM, 0b110, Zicsr, 4, {special_handling}},
         {"csrrci", CSRRCI, I, op_SYSTEM, 0b111, Zicsr, 4, {special_handling}},
         {"wrs.nto", WRSNTO, I, op_SYSTEM, 0b000000001101000, Zawrs, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"wrs.sto", WRSSTO, I, op_SYSTEM, 0b000000011101000, Zawrs, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"c.lwsp", CLWSP, CI, op_C2, 0b010, Zca, 2},
         {"c.ldsp", CLDSP, CI, op_C2, 0b011, Zca, 2},
         {"c.flwsp", CFLWSP, CI, op_C2, 0b011, Zcf, 2},
         {"c.fldsp", CFLDSP, CI, op_C2, 0b001, Zcd, 2},
         {"c.swsp", CSWSP, CSS, op_C2, 0b110, Zca, 2},
         {"c.sdsp", CSDSP, CSS, op_C2, 0b111, Zca, 2},
         {"c.fswsp", CFSWSP, CSS, op_C2, 0b111, Zcf, 2},
         {"c.fsdsp", CFSDSP, CSS, op_C2, 0b101, Zcd, 2},
         {"c.lw", CLW, CL, op_C0, 0b010, Zca, 2},
         {"c.ld", CLD, CL, op_C0, 0b011, Zca, 2},
         {"c.flw", CFLW, CL, op_C0, 0b011, Zcf, 2},
         {"c.fld", CFLD, CL, op_C0, 0b001, Zcd, 2},
         {"c.sw", CSW, CS, op_C0, 0b110, Zca, 2},
         {"c.sd", CSD, CS, op_C0, 0b111, Zca, 2},
         {"c.fsw", CFSW, CS, op_C0, 0b111, Zcf, 2},
         {"c.fsd", CFSD, CS, op_C0, 0b101, Zcd, 2},
         {"c.j", CJump, CJ, op_C1, 0b101, Zca, 2},
         {"c.jal", CJAL, CJ, op_C1, 0b001, Zca, 2},
         {"c.jr", CJR, CR, op_C2, 0b1000, Zca, 2, {0b00000}},
         {"c.jalr", CJALR, CR, op_C2, 0b1001, Zca, 2, {0b00000}},
         {"c.beqz", CBEQZ, CB, op_C1, 0b110, Zca, 2},
         {"c.bnez", CBNEZ, CB, op_C1, 0b111, Zca, 2},
         {"c.li", CLI, CI, op_C1, 0b010, Zca, 2},
         {"c.lui", CLUI, CI, op_C1, 0b011, Zca, 2},
         {"c.addi", CADDI, CI, op_C1, 0b000, Zca, 2},
         {"c.addiw", CADDIW, CI, op_C1, 0b001, Zca, 2},
         {"c.addi16sp", CADDI16SP, CI, op_C1, 0b011, Zca, 2},
         {"c.slli", CSLLI, CI, op_C2, 0b000, Zca, 2},
         {"c.srli", CSRLI, CB, op_C1, 0b10000, Zca, 2},
         {"c.srai", CSRAI, CB, op_C1, 0b10001, Zca, 2},
         {"c.andi", CANDI, CB, op_C1, 0b10010, Zca, 2},
         {"c.mv", CMV, CR, op_C2, 0b1000, Zca, 2},
         {"c.add", CADD, CR, op_C2, 0b1001, Zca, 2},
         {"c.and", CAND, CA, op_C1, 0b10001111, Zca, 2},
         {"c.or", COR, CA, op_C1, 0b10001110, Zca, 2},
         {"c.xor", CXOR, CA, op_C1, 0b10001101, Zca, 2},
         {"c.sub", CSUB, CA, op_C1, 0b10001100, Zca, 2},
         {"c.addw", CADDW, CA, op_C1, 0b10011101, Zca, 2},
         {"c.subw", CSUBW, CA, op_C1, 0b10011100, Zca, 2},
         {"c.nop", CNOP, CI, op_C1, 0b000000000, Zca, 2, {0b00000, use_funct_for_imm}},
         {"c.ebreak", CEBREAK, CR, op_C2, 0b1001, Zca, 2, {0b00000, no_rs1}},
         {"czero.eqz", CZEROEQZ, R, op_OP, 0b0000111101, Zicond, 4},
         {"czero.nez", CZERONEZ, R, op_OP, 0b0000111111, Zicond, 4},
         {"amocas.w", AMOCASW, R, op_AMO, 0b0010100010, Zacas, 4},
         {"amocas.d", AMOCASD, R, op_AMO, 0b0010100011, Zacas, 4},
         {"amocas.q", AMOCASQ, R, op_AMO, 0b0010100100, Zacas, 4},
         {"amocas.w.aq", AMOCASWAQ, R, op_AMO, 0b0010110010, Zacas, 4},
         {"amocas.d.aq", AMOCASDAQ, R, op_AMO, 0b0010110011, Zacas, 4},
         {"amocas.q.aq", AMOCASQAQ, R, op_AMO, 0b0010110100, Zacas, 4},
         {"amocas.w.rl", AMOCASWRL, R, op_AMO, 0b0010101010, Zacas, 4},
         {"amocas.d.rl", AMOCASDRL, R, op_AMO, 0b0010101011, Zacas, 4},
         {"amocas.q.rl", AMOCASQRL, R, op_AMO, 0b0010101100, Zacas, 4},
         {"amocas.w.aqrl", AMOCASWAQRL, R, op_AMO, 0b0010111010, Zacas, 4},
         {"amocas.d.aqrl", AMOCASDAQRL, R, op_AMO, 0b0010111011, Zacas, 4},
         {"amocas.q.aqrl", AMOCASQAQRL, R, op_AMO, 0b0010111100, Zacas, 4},
         {"amoswap.b", AMOSWAPB, R, op_AMO, 0b0000100000, Zabha, 4},
         {"amoswap.h", AMOSWAPH, R, op_AMO, 0b0000100001, Zabha, 4},
         {"amoadd.b", AMOADDB, R, op_AMO, 0b0000000000, Zabha, 4},
         {"amoadd.h", AMOADDH, R, op_AMO, 0b0000000001, Zabha, 4},
         {"amoand.b", AMOANDB, R, op_AMO, 0b0110000000, Zabha, 4},
         {"amoand.h", AMOANDH, R, op_AMO, 0b0110000001, Zabha, 4},
         {"amoor.b", AMOORB, R, op_AMO, 0b0100000000, Zabha, 4},
         {"amoor.h", AMOORH, R, op_AMO, 0b0100000001, Zabha, 4},
         {"amoxor.b", AMOXORB, R, op_AMO, 0b0010000000, Zabha, 4},
         {"amoxor.h", AMOXORH, R, op_AMO, 0b0010000001, Zabha, 4},
         {"amomax.b", AMOMAXB, R, op_AMO, 0b1010000000, Zabha, 4},
         {"amomax.h", AMOMAXH, R, op_AMO, 0b1010000001, Zabha, 4},
         {"amomaxu.b", AMOMAXUB, R, op_AMO, 0b1110000000, Zabha, 4},
         {"amomaxu.h", AMOMAXUH, R, op_AMO, 0b1110000001, Zabha, 4},
         {"amomin.b", AMOMINB, R, op_AMO, 0b1000000000, Zabha, 4},
         {"amomin.h", AMOMINH, R, op_AMO, 0b1000000001, Zabha, 4},
         {"amominu.b", AMOMINUB, R, op_AMO, 0b1100000000, Zabha, 4},
         {"amominu.h", AMOMINUH, R, op_AMO, 0b1100000001, Zabha, 4},
         {"amocas.b", AMOCASB, R, op_AMO, 0b0010100000, Zabha_and_Zacas, 4},
         {"amocas.h", AMOCASH, R, op_AMO, 0b0010100001, Zabha_and_Zacas, 4},
         {"amoswap.b.aq", AMOSWAPBAQ, R, op_AMO, 0b0000110000, Zabha, 4},
         {"amoswap.h.aq", AMOSWAPHAQ, R, op_AMO, 0b0000110001, Zabha, 4},
         {"amoadd.b.aq", AMOADDBAQ, R, op_AMO, 0b0000010000, Zabha, 4},
         {"amoadd.h.aq", AMOADDHAQ, R, op_AMO, 0b0000010001, Zabha, 4},
         {"amoand.b.aq", AMOANDBAQ, R, op_AMO, 0b0110010000, Zabha, 4},
         {"amoand.h.aq", AMOANDHAQ, R, op_AMO, 0b0110010001, Zabha, 4},
         {"amoor.b.aq", AMOORBAQ, R, op_AMO, 0b0100010000, Zabha, 4},
         {"amoor.h.aq", AMOORHAQ, R, op_AMO, 0b0100010001, Zabha, 4},
         {"amoxor.b.aq", AMOXORBAQ, R, op_AMO, 0b0010010000, Zabha, 4},
         {"amoxor.h.aq", AMOXORHAQ, R, op_AMO, 0b0010010001, Zabha, 4},
         {"amomax.b.aq", AMOMAXBAQ, R, op_AMO, 0b1010010000, Zabha, 4},
         {"amomax.h.aq", AMOMAXHAQ, R, op_AMO, 0b1010010001, Zabha, 4},
         {"amomaxu.b.aq", AMOMAXUBAQ, R, op_AMO, 0b1110010000, Zabha, 4},
         {"amomaxu.h.aq", AMOMAXUHAQ, R, op_AMO, 0b1110010001, Zabha, 4},
         {"amomin.b.aq", AMOMINBAQ, R, op_AMO, 0b1000010000, Zabha, 4},
         {"amomin.h.aq", AMOMINHAQ, R, op_AMO, 0b1000010001, Zabha, 4},
         {"amominu.b.aq", AMOMINUBAQ, R, op_AMO, 0b1100010000, Zabha, 4},
         {"amominu.h.aq", AMOMINUHAQ, R, op_AMO, 0b1100010001, Zabha, 4},
         {"amocas.b.aq", AMOCASBAQ, R, op_AMO, 0b0010110000, Zabha_and_Zacas, 4},
         {"amocas.h.aq", AMOCASHAQ, R, op_AMO, 0b0010110001, Zabha_and_Zacas, 4},
         {"amoswap.b.rl", AMOSWAPBRL, R, op_AMO, 0b0000101000, Zabha, 4},
         {"amoswap.h.rl", AMOSWAPHRL, R, op_AMO, 0b0000101001, Zabha, 4},
         {"amoadd.b.rl", AMOADDBRL, R, op_AMO, 0b0000001000, Zabha, 4},
         {"amoadd.h.rl", AMOADDHRL, R, op_AMO, 0b0000001001, Zabha, 4},
         {"amoand.b.rl", AMOANDBRL, R, op_AMO, 0b0110001000, Zabha, 4},
         {"amoand.h.rl", AMOANDHRL, R, op_AMO, 0b0110001001, Zabha, 4},
         {"amoor.b.rl", AMOORBRL, R, op_AMO, 0b0100001000, Zabha, 4},
         {"amoor.h.rl", AMOORHRL, R, op_AMO, 0b0100001001, Zabha, 4},
         {"amoxor.b.rl", AMOXORBRL, R, op_AMO, 0b0010001000, Zabha, 4},
         {"amoxor.h.rl", AMOXORHRL, R, op_AMO, 0b0010001001, Zabha, 4},
         {"amomax.b.rl", AMOMAXBRL, R, op_AMO, 0b1010001000, Zabha, 4},
         {"amomax.h.rl", AMOMAXHRL, R, op_AMO, 0b1010001001, Zabha, 4},
         {"amomaxu.b.rl", AMOMAXUBRL, R, op_AMO, 0b1110001000, Zabha, 4},
         {"amomaxu.h.rl", AMOMAXUHRL, R, op_AMO, 0b1110001001, Zabha, 4},
         {"amomin.b.rl", AMOMINBRL, R, op_AMO, 0b1000001000, Zabha, 4},
         {"amomin.h.rl", AMOMINHRL, R, op_AMO, 0b1000001001, Zabha, 4},
         {"amominu.b.rl", AMOMINUBRL, R, op_AMO, 0b1100001000, Zabha, 4},
         {"amominu.h.rl", AMOMINUHRL, R, op_AMO, 0b1100001001, Zabha, 4},
         {"amocas.b.rl", AMOCASBRL, R, op_AMO, 0b0010101000, Zabha_and_Zacas, 4},
         {"amocas.h.rl", AMOCASHRL, R, op_AMO, 0b0010101001, Zabha_and_Zacas, 4},
         {"amoswap.b.aqrl", AMOSWAPBAQRL, R, op_AMO, 0b0000111000, Zabha, 4},
         {"amoswap.h.aqrl", AMOSWAPHAQRL, R, op_AMO, 0b0000111001, Zabha, 4},
         {"amoadd.b.aqrl", AMOADDBAQRL, R, op_AMO, 0b0000011000, Zabha, 4},
         {"amoadd.h.aqrl", AMOADDHAQRL, R, op_AMO, 0b0000011001, Zabha, 4},
         {"amoand.b.aqrl", AMOANDBAQRL, R, op_AMO, 0b0110011000, Zabha, 4},
         {"amoand.h.aqrl", AMOANDHAQRL, R, op_AMO, 0b0110011001, Zabha, 4},
         {"amoor.b.aqrl", AMOORBAQRL, R, op_AMO, 0b0100011000, Zabha, 4},
         {"amoor.h.aqrl", AMOORHAQRL, R, op_AMO, 0b0100011001, Zabha, 4},
         {"amoxor.b.aqrl", AMOXORBAQRL, R, op_AMO, 0b0010011000, Zabha, 4},
         {"amoxor.h.aqrl", AMOXORHAQRL, R, op_AMO, 0b0010011001, Zabha, 4},
         {"amomax.b.aqrl", AMOMAXBAQRL, R, op_AMO, 0b1010011000, Zabha, 4},
         {"amomax.h.aqrl", AMOMAXHAQRL, R, op_AMO, 0b1010011001, Zabha, 4},
         {"amomaxu.b.aqrl", AMOMAXUBAQRL, R, op_AMO, 0b1110011000, Zabha, 4},
         {"amomaxu.h.aqrl", AMOMAXUHAQRL, R, op_AMO, 0b1110011001, Zabha, 4},
         {"amomin.b.aqrl", AMOMINBAQRL, R, op_AMO, 0b1000011000, Zabha, 4},
         {"amomin.h.aqrl", AMOMINHAQRL, R, op_AMO, 0b1000011001, Zabha, 4},
         {"amominu.b.aqrl", AMOMINUBAQRL, R, op_AMO, 0b1100011000, Zabha, 4},
         {"amominu.h.aqrl", AMOMINUHAQRL, R, op_AMO, 0b1100011001, Zabha, 4},
         {"amocas.b.aqrl", AMOCASBAQRL, R, op_AMO, 0b0010111000, Zabha_and_Zacas, 4},
         {"amocas.h.aqrl", AMOCASHAQRL, R, op_AMO, 0b0010111001, Zabha_and_Zacas, 4},
         {"c.lbu", CLBU, CLB, op_C0, 0b100000, Zcb, 2},
         {"c.lhu", CLHU, CLHfmt, op_C0, 0b1000010, Zcb, 2},
         {"c.lh", CLH, CLHfmt, op_C0, op_MADD, Zcb, 2},
         {"c.sb", CSB, CSBfmt, op_C0, 0b100010, Zcb, 2},
         {"c.sh", CSH, CSHfmt, op_C0, 0b1000110, Zcb, 2},
         {"c.zext.b", CZEXTB, CU, op_C1, 0b10011111000, Zcb, 2},
         {"c.sext.b", CSEXTB, CU, op_C1, 0b10011111001, Zcb, 2},
         {"c.zext.h", CZEXTH, CU, op_C1, 0b10011111010, Zcb, 2},
         {"c.sext.h", CSEXTH, CU, op_C1, 0b10011111011, Zcb, 2},
         {"c.zext.w", CZEXTW, CU, op_C1, 0b10011111100, Zcb, 2},
         {"c.not", CNOT, CU, op_C1, 0b10011111101, Zcb, 2},
         {"c.mul", CMUL, CA, op_C1, 0b10011110, Zcb, 2},
         {"cm.push", CMPUSH, CMPP, op_C2, 0b10111000, Zcmp, 2},
         {"cm.pop", CMPOP, CMPP, op_C2, 0b10111010, Zcmp, 2},
         {"cm.popretz", CMPOPRETZ, CMPP, op_C2, 0b10111100, Zcmp, 2},
         {"cm.popret", CMPOPRET, CMPP, op_C2, 0b10111110, Zcmp, 2},
         {"cm.mvsa01", CMMVSA01, CMMV, op_C2, 0b10101101, Zcmp, 2},
         {"cm.mva01s", CMMVA01S, CMMV, op_C2, 0b10101111, Zcmp, 2},
         {"cm.jt", CMJT, CMJTfmt, op_C2, 0b101000, Zcmt, 2},
         {"cm.jalt", CMJALT, CMJTfmt, op_C2, 0b101000, Zcmt, 2},
         {"fli.s", FLIS, R, op_FP, 0b1111000000, Zfa, 4, {0b00001}},
         {"fli.d", FLID, R, op_FP, 0b1111001000, Zfa_and_D, 4, {0b00001}},
         {"fli.q", FLIQ, R, op_FP, 0b1111011000, Zfa_and_Q, 4, {0b00001}},
         {"fli.h", FLIH, R, op_FP, 0b1111010000, Zfa_and_Zfh_or_Zvfh, 4, {0b00001}},
         {"fminm.s", FMINMS, R, op_FP, 0b0010100010, Zfa, 4},
         {"fmaxm.s", FMAXMS, R, op_FP, 0b0010100011, Zfa, 4},
         {"fminm.d", FMINMD, R, op_FP, 0b0010101010, Zfa_and_D, 4},
         {"fmaxm.d", FMAXMD, R, op_FP, 0b0010101011, Zfa_and_D, 4},
         {"fminm.q", FMINMQ, R, op_FP, 0b0010111010, Zfa_and_Q, 4},
         {"fmaxm.q", FMAXMQ, R, op_FP, 0b0010111011, Zfa_and_Q, 4},
         {"fminm.h", FMINMH, R, op_FP, 0b0010110010, Zfa_and_Zfh_or_Zvfh, 4},
         {"fmaxm.h", FMAXMH, R, op_FP, 0b0010110011, Zfa_and_Zfh_or_Zvfh, 4},
         {"fround.s", FROUNDS, R, op_FP, 0b0100000000, Zfa, 4, {0b00100, use_frm_for_funct3}},
         {"froundnx.s", FROUNDNXS, R, op_FP, 0b0100000000, Zfa, 4, {0b00101, use_frm_for_funct3}},
         {"fround.d", FROUNDD, R, op_FP, 0b0100001000, Zfa_and_D, 4, {0b00100, use_frm_for_funct3}},
         {"froundnx.d", FROUNDNXD, R, op_FP, 0b0100001000, Zfa_and_D, 4, {0b00101, use_frm_for_funct3}},
         {"fround.h", FROUNDH, R, op_FP, 0b0100010000, Zfa_and_Zfh_or_Zvfh, 4, {0b00100, use_frm_for_funct3}},
         {"froundnx.h", FROUNDNXH, R, op_FP, 0b0100010000, Zfa_and_Zfh_or_Zvfh, 4, {0b00101, use_frm_for_funct3}},
         {"fround.q", FROUNDQ, R, op_FP, 0b0100011000, Zfa_and_Q, 4, {0b00100, use_frm_for_funct3}},
         {"froundnx.q", FROUNDQ, R, op_FP, 0b0100011000, Zfa_and_Q, 4, {0b00101, use_frm_for_funct3}},
         {"fcvtmod.w.d", FCVTMODWD, R, op_FP, 0b1100001000, Zfa_and_D, 4, {0b01000, use_frm_for_funct3}}, // This one needs 0b001 for frm (RTZ), and that "rtz" is explicitly
                                                                                                                                    // included in the assembly, like fcvtmod.w.d rd, rs1, rtz
         {"fmvh.x.d", FMVHXD, R, op_FP, 0b1110001000, Zfa_and_D, 4, {0b00001}},
         {"fmvp.d.x", FMVPDX, R, op_FP, 0b1011001000, Zfa_and_D, 4},
         {"fmvh.x.q", FMVHXQ, R, op_FP, 0b1110011000, Zfa_and_Q, 4, {0b00001}},
         {"fmvp.q.x", FMVPQX, R, op_FP, 0b1011011000, Zfa_and_Q, 4},
         {"fleq.s", FLEQS, R, op_FP, 0b1010000100, Zfa, 4},
         {"fltq.s", FLTQS, R, op_FP, 0b1010000101, Zfa, 4},
         {"fleq.d", FLEQD, R, op_FP, 0b1010001100, Zfa_and_D, 4},
         {"fltq.d", FLTQD, R, op_FP, 0b1010001101, Zfa_and_D, 4},
         {"fleq.h", FLEQH, R, op_FP, 0b1010010100, Zfa_and_Zfh_or_Zvfh, 4},
         {"fltq.h", FLTQH, R, op_FP, 0b1010010101, Zfa_and_Zfh_or_Zvfh, 4},
         {"fleq.q", FLEQQ, R, op_FP, 0b1010011100, Zfa_and_Q, 4},
         {"fltq.q", FLTQQ, R, op_FP, 0b1010011101, Zfa_and_Q, 4},
         {"mop.r.0", MOPR0, R, op_SYSTEM, 0b1000000100, Zimop, 4, {0b11100}},
         {"mop.r.1", MOPR1, R, op_SYSTEM, 0b1000000100, Zimop, 4, {0b11101}},
         {"mop.r.2", MOPR2, R, op_SYSTEM, 0b1000000100, Zimop, 4, {0b11110}},
         {"mop.r.3", MOPR3, R, op_SYSTEM, 0b1000000100, Zimop, 4, {0b11111}},
         {"mop.r.4", MOPR4, R, op_SYSTEM, 0b1000010100, Zimop, 4, {0b11100}},
         {"mop.r.5", MOPR5, R, op_SYSTEM, 0b1000010100, Zimop, 4, {0b11101}},
         {"mop.r.6", MOPR6, R, op_SYSTEM, 0b1000010100, Zimop, 4, {0b11110}},
         {"mop.r.7", MOPR7, R, op_SYSTEM, 0b1000010100, Zimop, 4, {0b11111}},
         {"mop.r.8", MOPR8, R, op_SYSTEM, 0b1000100100, Zimop, 4, {0b11100}},
         {"mop.r.9", MOPR9, R, op_SYSTEM, 0b1000100100, Zimop, 4, {0b11101}},
         {"mop.r.10", MOPR10, R, op_SYSTEM, 0b1000100100, Zimop, 4, {0b11110}},
         {"mop.r.11", MOPR11, R, op_SYSTEM, 0b1000100100, Zimop, 4, {0b11111}},
         {"mop.r.12", MOPR12, R, op_SYSTEM, 0b1000110100, Zimop, 4, {0b11100}},
         {"mop.r.13", MOPR13, R, op_SYSTEM, 0b1000110100, Zimop, 4, {0b11101}},
         {"mop.r.14", MOPR14, R, op_SYSTEM, 0b1000110100, Zimop, 4, {0b11110}},
         {"mop.r.15", MOPR15, R, op_SYSTEM, 0b1000110100, Zimop, 4, {0b11111}},
         {"mop.r.16", MOPR16, R, op_SYSTEM, 0b1100000100, Zimop, 4, {0b11100}},
         {"mop.r.17", MOPR17, R, op_SYSTEM, 0b1100000100, Zimop, 4, {0b11101}},
         {"mop.r.18", MOPR18, R, op_SYSTEM, 0b1100000100, Zimop, 4, {0b11110}},
         {"mop.r.19", MOPR19, R, op_SYSTEM, 0b1100000100, Zimop, 4, {0b11111}},
         {"mop.r.20", MOPR20, R, op_SYSTEM, 0b1100010100, Zimop, 4, {0b11100}},
         {"mop.r.21", MOPR21, R, op_SYSTEM, 0b1100010100, Zimop, 4, {0b11101}},
         {"mop.r.22", MOPR22, R, op_SYSTEM, 0b1100010100, Zimop, 4, {0b11110}},
         {"mop.r.23", MOPR23, R, op_SYSTEM, 0b1100010100, Zimop, 4, {0b11111}},
         {"mop.r.24", MOPR24, R, op_SYSTEM, 0b1100100100, Zimop, 4, {0b11100}},
         {"mop.r.25", MOPR25, R, op_SYSTEM, 0b1100100100, Zimop, 4, {0b11101}},
         {"mop.r.26", MOPR26, R, op_SYSTEM, 0b1100100100, Zimop, 4, {0b11110}},
         {"mop.r.27", MOPR27, R, op_SYSTEM, 0b1100100100, Zimop, 4, {0b11111}},
         {"mop.r.28", MOPR28, R, op_SYSTEM, 0b1100110100, Zimop, 4, {0b11100}},
         {"mop.r.29", MOPR29, R, op_SYSTEM, 0b1100110100, Zimop, 4, {0b11101}},
         {"mop.r.30", MOPR30, R, op_SYSTEM, 0b1100110100, Zimop, 4, {0b11110}},
         {"mop.r.31", MOPR31, R, op_SYSTEM, 0b1100110100, Zimop, 4, {0b11111}},
         {"mop.rr.0", MOPRR0, R, op_SYSTEM, 0b1000001100, Zimop, 4},
         {"mop.rr.1", MOPRR1, R, op_SYSTEM, 0b1000011100, Zimop, 4},
         {"mop.rr.2", MOPRR2, R, op_SYSTEM, 0b1000101100, Zimop, 4},
         {"mop.rr.3", MOPRR3, R, op_SYSTEM, 0b1000111100, Zimop, 4},
         {"mop.rr.4", MOPRR4, R, op_SYSTEM, 0b1100001100, Zimop, 4},
         {"mop.rr.5", MOPRR5, R, op_SYSTEM, 0b1100011100, Zimop, 4},
         {"mop.rr.6", MOPRR6, R, op_SYSTEM, 0b1100101100, Zimop, 4},
         {"mop.rr.7", MOPRR7, R, op_SYSTEM, 0b1100111100, Zimop, 4},
         {"add.uw", ADDUW, R, op_32, 0b0000100000, Zba, 4},
         {"andn", ANDN, R, op_OP, 0b0100000111, Zbb_or_Zbkb, 4},
         {"bclr", BCLR, R, op_OP, 0b0100100001, Zbs, 4},
         {"bclri", BCLRI, R, op_IMM, 0b0100100001, Zbs, 4, {get_imm_for_rs}}, // This one "requires" an extra bit in shamt for RV64, but in reality it's a special case where shamt is big
                                                                                      // enough to clear a 64 bit register, so we just add the extra bit to rs2 and let the extra available space
                                                                                      // handle it transparently
         {"bext", BEXT, R, op_OP, 0b0100100101, Zbs, 4},
         {"bexti", BEXTI, R, op_IMM, 0b0100100101, Zbs, 4, {get_imm_for_rs}}, // Same idea as bclri
         {"binv", BINV, R, op_OP, 0b0110100001, Zbs, 4},
         {"binvi", BINVI, R, op_IMM, 0b0110100001, Zbs, 4, {get_imm_for_rs}}, // Same idea as bclri
         {"bset", BSET, R, op_OP, 0b0010100001, Zbs, 4},
         {"bseti", BSETI, R, op_IMM, 0b0010100001, Zbs, 4, {get_imm_for_rs}}, // Same idea as bclri
         {"clmul", CLMUL, R, op_OP, 0b0000101001, Zbc_or_Zbkc, 4},
         {"clmulh", CLMULH, R, op_OP, 0b0000101011, Zbc_or_Zbkc, 4},
         {"clmulr", CLMULR, R, op_OP, 0b0000101010, Zbc, 4},
         {"clz", CLZ, R, op_IMM, 0b0110000001, Zbb, 4, {0b00000}},
         {"clzw", CLZW, R, op_IMM_32, 0b0110000001, Zbb, 4, {0b00000}},
         {"cpop", CPOP, R, op_IMM, 0b0110000001, Zbb, 4, {0b00010}},
         {"cpopw", CPOPW, R, op_IMM_32, 0b0110000001, Zbb, 4, {0b00010}},
         {"ctz", CTZ, R, op_IMM, 0b0110000001, Zbb, 4, {0b00001}},
         {"ctzw", CTZW, R, op_IMM_32, 0b0110000001, Zbb, 4, {0b00001}},
         {"max", MAX, R, op_OP, 0b0000101110, Zbb, 4},
         {"maxu", MAXU, R, op_OP, 0b0000101111, Zbb, 4},
         {"min", MIN, R, op_OP, 0b0000101100, Zbb, 4},
         {"minu", MINU, R, op_OP, 0b0000101101, Zbb, 4},
         {"orc.b", ORCB, R, op_IMM, 0b0010100101, Zbb, 4, {0b00111}},
         {"orn", ORN, R, op_OP, 0b0100000110, Zbb_or_Zbkb, 4},
         {"pack", PACK, R, op_OP, 0b0000100100, Zbkb, 4},
         {"packh", PACKH, R, op_OP, 0b0000100111, Zbkb, 4},
         {"packw", PACKW, R, op_32, 0b0000100100, Zbkb, 4},
         {"rev8", REV8, R, op_IMM, 0b0110100101, Zbb_or_Zbkb, 4, {0b11000}}, // This one is similar to bclri, but it instead makes bit 25 1 on rv64 and otherwise stays the same
         {"rev.b", REVB, R, op_IMM, 0b0110100101, Zbkb, 4, {0b00111}},
         {"rol", ROL, R, op_OP, 0b0110000001, Zbb_or_Zbkb, 4},
         {"rolw", ROLW, R, op_32, 0b0110000001, Zbb_or_Zbkb, 4},
         {"ror", ROR, R, op_OP, 0b0110000101, Zbb_or_Zbkb, 4},
         {"rori", RORI, R, op_IMM, 0b0110000101, Zbb_or_Zbkb, 4, {get_imm_for_rs}}, // Same idea as bclri
         {"roriw", RORIW, R, op_IMM_32, 0b0110000101, Zbb_or_Zbkb, 4, {get_imm_for_rs}},
         {"rorw", RORW, R, op_32, 0b0110000101, Zbb_or_Zbkb, 4},
         {"sext.b", SEXTB, R, op_IMM, 0b0110000001, Zbb, 4, {0b00100}},
         {"sext.h", SEXTH, R, op_IMM, 0b0110000001, Zbb, 4, {0b00101}},
         {"sh1add", SH1ADD, R, op_OP, 0b0010000010, Zba, 4},
         {"sh1add.uw", SH1ADDUW, R, op_32, 0b0010000010, Zba, 4},
         {"sh2add", SH2ADD, R, op_OP, 0b0010000100, Zba, 4},
         {"sh2add.uw", SH2ADDUW, R, op_32, 0b0010000100, Zba, 4},
         {"sh3add", SH3ADD, R, op_OP, 0b0010000110, Zba, 4},
         {"sh3add.uw", SH3ADDUW, R, op_32, 0b0010000110, Zba, 4},
         {"slli.uw", SLLIUW, R, op_IMM_32, 0b0000100001, Zba, 4, {get_imm_for_rs}},
         {"unzip", UNZIP, R, op_IMM, 0b0000100101, Zbkb, 4, {0b11111}},
         {"xnor", XNOR, R, op_OP, 0b0100000100, Zbb_or_Zbkb, 4},
         {"xperm.b", XPERMB, R, op_OP, 0b0010100100, Zbkx, 4},
         {"xperm.n", XPERMN, R, op_OP, 0b0010100010, Zbkx, 4},
         {"zext.h", ZEXTH, R, op_OP, 0b0000100100, Zbb, 4, {0b00000}}, // Similar to rev8, but we make bit 4 (in the opcode) 1 instead for rv64
         {"zip", ZIP, R, op_IMM, 0b0000100001, Zbkb, 4, {0b11110}},
         {"vsetvli", VSETVLI, I, op_V, 0b111, V, 4, {special_handling}},
         {"vsetivli", VSETIVLI, I, op_V, 0b111, V, 4, {get_imm_for_rs | special_handling}},
         {"vsetvl", VSETVL, R, op_V, 0b1000000111, V, 4},
         {"vle8.v", VLE8V, VL, op_LOAD_FP, 0b000000100000000, V, 4},
         {"vle16.v", VLE16V, VL, op_LOAD_FP, 0b000000100000101, V, 4},
         {"vle32.v", VLE32V, VL, op_LOAD_FP, 0b000000100000110, V, 4},
         {"vle64.v", VLE64V, VL, op_LOAD_FP, 0b000000100000111, V, 4},
         {"vse8.v", VSE8V, VS, op_STORE_FP, 0b000000100000000, V, 4},
         {"vse16.v", VSE16V, VS, op_STORE_FP, 0b000000100000101, V, 4},
         {"vse32.v", VSE32V, VS, op_STORE_FP, 0b000000100000110, V, 4},
         {"vse64.v", VSE64V, VS, op_STORE_FP, 0b000000100000111, V, 4},
         {"vlm.v", VLMV, VL, op_LOAD_FP, 0b000000101011000, V, 4},
         {"vsm.v", VSMV, VS, op_STORE_FP, 0b000000101011000, V, 4},
         {"vlse8.v", VLSE8V, VLS, op_LOAD_FP, 0b0000101000, V, 4},
         {"vlse16.v", VLSE16V, VLS, op_LOAD_FP, 0b0000101101, V, 4},
         {"vlse32.v", VLSE32V, VLS, op_LOAD_FP, 0b0000101110, V, 4},
         {"vlse64.v", VLSE64V, VLS, op_LOAD_FP, 0b0000101111, V, 4},
         {"vsse8.v", VSSE8V, VSS, op_STORE_FP, 0b0000101000, V, 4},
         {"vsse16.v", VSSE16V, VSS, op_STORE_FP, 0b0000101101, V, 4},
         {"vsse32.v", VSSE32V, VSS, op_STORE_FP, 0b0000101110, V, 4},
         {"vsse64.v", VSSE64V, VSS, op_STORE_FP, 0b0000101111, V, 4},
         {"vluxei8.v", VLUXEI8V, VLX, op_LOAD_FP, 0b0000011000, V, 4},
         {"vluxei16.v", VLUXEI16V, VLX, op_LOAD_FP, 0b0000011101, V, 4},
         {"vluxei32.v", VLUXEI32V, VLX, op_LOAD_FP, 0b0000011110, V, 4},
         {"vluxei64.v", VLUXEI64V, VLX, op_LOAD_FP, 0b0000011111, V, 4},
         {"vloxei8.v", VLOXEI8V, VLX, op_LOAD_FP, 0b0000111000, V, 4},
         {"vloxei16.v", VLOXEI16V, VLX, op_LOAD_FP, 0b0000111101, V, 4},
         {"vloxei32.v", VLOXEI32V, VLX, op_LOAD_FP, 0b0000111110, V, 4},
         {"vloxei64.v", VLOXEI64V, VLX, op_LOAD_FP, 0b0000111111, V, 4},
         {"vsuxei8.v", VSUXEI8V, VSX, op_STORE_FP, 0b0000011000, V, 4},
         {"vsuxei16.v", VSUXEI16V, VSX, op_STORE_FP, 0b0000011101, V, 4},
         {"vsuxei32.v", VSUXEI32V, VSX, op_STORE_FP, 0b0000011110, V, 4},
         {"vsuxei64.v", VSUXEI64V, VSX, op_STORE_FP, 0b0000011111, V, 4},
         {"vsoxei8.v", VSOXEI8V, VSX, op_STORE_FP, 0b0000111000, V, 4},
         {"vsoxei16.v", VSOXEI16V, VSX, op_STORE_FP, 0b0000111101, V, 4},
         {"vsoxei32.v", VSOXEI32V, VSX, op_STORE_FP, 0b0000111110, V, 4},
         {"vsoxei64.v", VSOXEI64V, VSX, op_STORE_FP, 0b0000111111, V, 4},
         {"vle8ff.v", VLE8FFV, VL, op_LOAD_FP, 0b000000110000000, V, 4},
         {"vle16ff.v", VLE16FFV, VL, op_LOAD_FP, 0b000000110000101, V, 4},
         {"vle32ff.v", VLE32FFV, VL, op_LOAD_FP, 0b000000110000110, V, 4},
         {"vle64ff.v", VLE64FFV, VL, op_LOAD_FP, 0b000000110000111, V, 4},
         {"vlseg2e8.v", VLSEG2E8V, VL, op_LOAD_FP, 0b001000100000000, V, 4},
         {"vsseg2e8.v", VSSEG2E8V, VS, op_STORE_FP, 0b001000100000000, V, 4},
         {"vlseg2e16.v", VLSEG2E16V, VL, op_LOAD_FP, 0b001000100000101, V, 4},
         {"vsseg2e16.v", VSSEG2E16V, VS, op_STORE_FP, 0b001000100000101, V, 4},
         {"vlseg2e32.v", VLSEG2E32V, VL, op_LOAD_FP, 0b001000100000110, V, 4},
         {"vsseg2e32.v", VSSEG2E32V, VS, op_STORE_FP, 0b001000100000110, V, 4},
         {"vlseg2e64.v", VLSEG2E64V, VL, op_LOAD_FP, 0b001000100000111, V, 4},
         {"vsseg2e64.v", VSSEG2E64V, VS, op_STORE_FP, 0b001000100000111, V, 4},
         {"vlseg3e8.v", VLSEG3E8V, VL, op_LOAD_FP, 0b010000100000000, V, 4},
         {"vsseg3e8.v", VSSEG3E8V, VS, op_STORE_FP, 0b010000100000000, V, 4},
         {"vlseg3e16.v", VLSEG3E16V, VL, op_LOAD_FP, 0b010000100000101, V, 4},
         {"vsseg3e16.v", VSSEG3E16V, VS, op_STORE_FP, 0b010000100000101, V, 4},
         {"vlseg3e32.v", VLSEG3E32V, VL, op_LOAD_FP, 0b010000100000110, V, 4},
         {"vsseg3e32.v", VSSEG3E32V, VS, op_STORE_FP, 0b010000100000110, V, 4},
         {"vlseg3e64.v", VLSEG3E64V, VL, op_LOAD_FP, 0b010000100000111, V, 4},
         {"vsseg3e64.v", VSSEG3E64V, VS, op_STORE_FP, 0b010000100000111, V, 4},
         {"vlseg4e8.v", VLSEG4E8V, VL, op_LOAD_FP, 0b011000100000000, V, 4},
         {"vsseg4e8.v", VSSEG4E8V, VS, op_STORE_FP, 0b011000100000000, V, 4},
         {"vlseg4e16.v", VLSEG4E16V, VL, op_LOAD_FP, 0b011000100000101, V, 4},
         {"vsseg4e16.v", VSSEG4E16V, VS, op_STORE_FP, 0b011000100000101, V, 4},
         {"vlseg4e32.v", VLSEG4E32V, VL, op_LOAD_FP, 0b011000100000110, V, 4},
         {"vsseg4e32.v", VSSEG4E32V, VS, op_STORE_FP, 0b011000100000110, V, 4},
         {"vlseg4e64.v", VLSEG4E64V, VL, op_LOAD_FP, 0b011000100000111, V, 4},
         {"vsseg4e64.v", VSSEG4E64V, VS, op_STORE_FP, 0b011000100000111, V, 4},
         {"vlseg5e8.v", VLSEG5E8V, VL, op_LOAD_FP, 0b100000100000000, V, 4},
         {"vsseg5e8.v", VSSEG5E8V, VS, op_STORE_FP, 0b100000100000000, V, 4},
         {"vlseg5e16.v", VLSEG5E16V, VL, op_LOAD_FP, 0b100000100000101, V, 4},
         {"vsseg5e16.v", VSSEG5E16V, VS, op_STORE_FP, 0b100000100000101, V, 4},
         {"vlseg5e32.v", VLSEG5E32V, VL, op_LOAD_FP, 0b100000100000110, V, 4},
         {"vsseg5e32.v", VSSEG5E32V, VS, op_STORE_FP, 0b100000100000110, V, 4},
         {"vlseg5e64.v", VLSEG5E64V, VL, op_LOAD_FP, 0b100000100000111, V, 4},
         {"vsseg5e64.v", VSSEG5E64V, VS, op_STORE_FP, 0b100000100000111, V, 4},
         {"vlseg6e8.v", VLSEG6E8V, VL, op_LOAD_FP, 0b101000100000000, V, 4},
         {"vsseg6e8.v", VSSEG6E8V, VS, op_STORE_FP, 0b101000100000000, V, 4},
         {"vlseg6e16.v", VLSEG6E16V, VL, op_LOAD_FP, 0b101000100000101, V, 4},
         {"vsseg6e16.v", VSSEG6E16V, VS, op_STORE_FP, 0b101000100000101, V, 4},
         {"vlseg6e32.v", VLSEG6E32V, VL, op_LOAD_FP, 0b101000100000110, V, 4},
         {"vsseg6e32.v", VSSEG6E32V, VS, op_STORE_FP, 0b101000100000110, V, 4},
         {"vlseg6e64.v", VLSEG6E64V, VL, op_LOAD_FP, 0b101000100000111, V, 4},
         {"vsseg6e64.v", VSSEG6E64V, VS, op_STORE_FP, 0b101000100000111, V, 4},
         {"vlseg7e8.v", VLSEG7E8V, VL, op_LOAD_FP, 0b110000100000000, V, 4},
         {"vsseg7e8.v", VSSEG7E8V, VS, op_STORE_FP, 0b110000100000000, V, 4},
         {"vlseg7e16.v", VLSEG7E16V, VL, op_LOAD_FP, 0b110000100000101, V, 4},
         {"vsseg7e16.v", VSSEG7E16V, VS, op_STORE_FP, 0b110000100000101, V, 4},
         {"vlseg7e32.v", VLSEG7E32V, VL, op_LOAD_FP, 0b110000100000110, V, 4},
         {"vsseg7e32.v", VSSEG7E32V, VS, op_STORE_FP, 0b110000100000110, V, 4},
         {"vlseg7e64.v", VLSEG7E64V, VL, op_LOAD_FP, 0b110000100000111, V, 4},
         {"vsseg7e64.v", VSSEG7E64V, VS, op_STORE_FP, 0b110000100000111, V, 4},
         {"vlseg8e8.v", VLSEG8E8V, VL, op_LOAD_FP, 0b111000100000000, V, 4},
         {"vsseg8e8.v", VSSEG8E8V, VS, op_STORE_FP, 0b111000100000000, V, 4},
         {"vlseg8e16.v", VLSEG8E16V, VL, op_LOAD_FP, 0b111000100000101, V, 4},
         {"vsseg8e16.v", VSSEG8E16V, VS, op_STORE_FP, 0b111000100000101, V, 4},
         {"vlseg8e32.v", VLSEG8E32V, VL, op_LOAD_FP, 0b111000100000110, V, 4},
         {"vsseg8e32.v", VSSEG8E32V, VS, op_STORE_FP, 0b111000100000110, V, 4},
         {"vlseg8e64.v", VLSEG8E64V, VL, op_LOAD_FP, 0b111000100000111, V, 4},
         {"vsseg8e64.v", VSSEG8E64V, VS, op_STORE_FP, 0b111000100000111, V, 4},
         {"vlseg2e8ff.v", VLSEG2E8FFV, VL, op_LOAD_FP, 0b001000110000000, V, 4},
         {"vlseg2e16ff.v", VLSEG2E16FFV, VL, op_LOAD_FP, 0b001000110000101, V, 4},
         {"vlseg2e32ff.v", VLSEG2E32FFV, VL, op_LOAD_FP, 0b001000110000110, V, 4},
         {"vlseg2e64ff.v", VLSEG2E64FFV, VL, op_LOAD_FP, 0b001000110000111, V, 4},
         {"vlseg3e8ff.v", VLSEG3E8FFV, VL, op_LOAD_FP, 0b010000110000000, V, 4},
         {"vlseg3e16ff.v", VLSEG3E16FFV, VL, op_LOAD_FP, 0b010000110000101, V, 4},
         {"vlseg3e32ff.v", VLSEG3E32FFV, VL, op_LOAD_FP, 0b010000110000110, V, 4},
         {"vlseg3e64ff.v", VLSEG3E64FFV, VL, op_LOAD_FP, 0b010000110000111, V, 4},
         {"vlseg4e8ff.v", VLSEG4E8FFV, VL, op_LOAD_FP, 0b011000110000000, V, 4},
         {"vlseg4e16ff.v", VLSEG4E16FFV, VL, op_LOAD_FP, 0b011000110000101, V, 4},
         {"vlseg4e32ff.v", VLSEG4E32FFV, VL, op_LOAD_FP, 0b011000110000110, V, 4},
         {"vlseg4e64ff.v", VLSEG4E64FFV, VL, op_LOAD_FP, 0b011000110000111, V, 4},
         {"vlseg5e8ff.v", VLSEG5E8FFV, VL, op_LOAD_FP, 0b100000110000000, V, 4},
         {"vlseg5e16ff.v", VLSEG5E16FFV, VL, op_LOAD_FP, 0b100000110000101, V, 4},
         {"vlseg5e32ff.v", VLSEG5E32FFV, VL, op_LOAD_FP, 0b100000110000110, V, 4},
         {"vlseg5e64ff.v", VLSEG5E64FFV, VL, op_LOAD_FP, 0b100000110000111, V, 4},
         {"vlseg6e8ff.v", VLSEG6E8FFV, VL, op_LOAD_FP, 0b101000110000000, V, 4},
         {"vlseg6e16ff.v", VLSEG6E16FFV, VL, op_LOAD_FP, 0b101000110000101, V, 4},
         {"vlseg6e32ff.v", VLSEG6E32FFV, VL, op_LOAD_FP, 0b101000110000110, V, 4},
         {"vlseg6e64ff.v", VLSEG6E64FFV, VL, op_LOAD_FP, 0b101000110000111, V, 4},
         {"vlseg7e8ff.v", VLSEG7E8FFV, VL, op_LOAD_FP, 0b110000110000000, V, 4},
         {"vlseg7e16ff.v", VLSEG7E16FFV, VL, op_LOAD_FP, 0b110000110000101, V, 4},
         {"vlseg7e32ff.v", VLSEG7E32FFV, VL, op_LOAD_FP, 0b110000110000110, V, 4},
         {"vlseg7e64ff.v", VLSEG7E64FFV, VL, op_LOAD_FP, 0b110000110000111, V, 4},
         {"vlseg8e8ff.v", VLSEG8E8FFV, VL, op_LOAD_FP, 0b111000110000000, V, 4},
         {"vlseg8e16ff.v", VLSEG8E16FFV, VL, op_LOAD_FP, 0b111000110000101, V, 4},
         {"vlseg8e32ff.v", VLSEG8E32FFV, VL, op_LOAD_FP, 0b111000110000110, V, 4},
         {"vlseg8e64ff.v", VLSEG8E64FFV, VL, op_LOAD_FP, 0b111000110000111, V, 4},
         {"vlsseg2e8.v", VLSSEG2E8V, VLS, op_LOAD_FP, 0b0010101000, V, 4},
         {"vssseg2e8.v", VSSSEG2E8V, VSS, op_STORE_FP, 0b0010101000, V, 4},
         {"vlsseg2e16.v", VLSSEG2E16V, VLS, op_LOAD_FP, 0b0010101101, V, 4},
         {"vssseg2e16.v", VSSSEG2E16V, VSS, op_STORE_FP, 0b0010101101, V, 4},
         {"vlsseg2e32.v", VLSSEG2E32V, VLS, op_LOAD_FP, 0b0010101110, V, 4},
         {"vssseg2e32.v", VSSSEG2E32V, VSS, op_STORE_FP, 0b0010101110, V, 4},
         {"vlsseg2e64.v", VLSSEG2E64V, VLS, op_LOAD_FP, 0b0010101111, V, 4},
         {"vssseg2e64.v", VSSSEG2E64V, VSS, op_STORE_FP, 0b0010101111, V, 4},
         {"vlsseg3e8.v", VLSSEG3E8V, VLS, op_LOAD_FP, 0b0100101000, V, 4},
         {"vssseg3e8.v", VSSSEG3E8V, VSS, op_STORE_FP, 0b0100101000, V, 4},
         {"vlsseg3e16.v", VLSSEG3E16V, VLS, op_LOAD_FP, 0b0100101101, V, 4},
         {"vssseg3e16.v", VSSSEG3E16V, VSS, op_STORE_FP, 0b0100101101, V, 4},
         {"vlsseg3e32.v", VLSSEG3E32V, VLS, op_LOAD_FP, 0b0100101110, V, 4},
         {"vssseg3e32.v", VSSSEG3E32V, VSS, op_STORE_FP, 0b0100101110, V, 4},
         {"vlsseg3e64.v", VLSSEG3E64V, VLS, op_LOAD_FP, 0b0100101111, V, 4},
         {"vssseg3e64.v", VSSSEG3E64V, VSS, op_STORE_FP, 0b0100101111, V, 4},
         {"vlsseg4e8.v", VLSSEG4E8V, VLS, op_LOAD_FP, 0b0110101000, V, 4},
         {"vssseg4e8.v", VSSSEG4E8V, VSS, op_STORE_FP, 0b0110101000, V, 4},
         {"vlsseg4e16.v", VLSSEG4E16V, VLS, op_LOAD_FP, 0b0110101101, V, 4},
         {"vssseg4e16.v", VSSSEG4E16V, VSS, op_STORE_FP, 0b0110101101, V, 4},
         {"vlsseg4e32.v", VLSSEG4E32V, VLS, op_LOAD_FP, 0b0110101110, V, 4},
         {"vssseg4e32.v", VSSSEG4E32V, VSS, op_STORE_FP, 0b0110101110, V, 4},
         {"vlsseg4e64.v", VLSSEG4E64V, VLS, op_LOAD_FP, 0b0110101111, V, 4},
         {"vssseg4e64.v", VSSSEG4E64V, VSS, op_STORE_FP, 0b0110101111, V, 4},
         {"vlsseg5e8.v", VLSSEG5E8V, VLS, op_LOAD_FP, 0b1000101000, V, 4},
         {"vssseg5e8.v", VSSSEG5E8V, VSS, op_STORE_FP, 0b1000101000, V, 4},
         {"vlsseg5e16.v", VLSSEG5E16V, VLS, op_LOAD_FP, 0b1000101101, V, 4},
         {"vssseg5e16.v", VSSSEG5E16V, VSS, op_STORE_FP, 0b1000101101, V, 4},
         {"vlsseg5e32.v", VLSSEG5E32V, VLS, op_LOAD_FP, 0b1000101110, V, 4},
         {"vssseg5e32.v", VSSSEG5E32V, VSS, op_STORE_FP, 0b1000101110, V, 4},
         {"vlsseg5e64.v", VLSSEG5E64V, VLS, op_LOAD_FP, 0b1000101111, V, 4},
         {"vssseg5e64.v", VSSSEG5E64V, VSS, op_STORE_FP, 0b1000101111, V, 4},
         {"vlsseg6e8.v", VLSSEG6E8V, VLS, op_LOAD_FP, 0b1010101000, V, 4},
         {"vssseg6e8.v", VSSSEG6E8V, VSS, op_STORE_FP, 0b1010101000, V, 4},
         {"vlsseg6e16.v", VLSSEG6E16V, VLS, op_LOAD_FP, 0b1010101101, V, 4},
         {"vssseg6e16.v", VSSSEG6E16V, VSS, op_STORE_FP, 0b1010101101, V, 4},
         {"vlsseg6e32.v", VLSSEG6E32V, VLS, op_LOAD_FP, 0b1010101110, V, 4},
         {"vssseg6e32.v", VSSSEG6E32V, VSS, op_STORE_FP, 0b1010101110, V, 4},
         {"vlsseg6e64.v", VLSSEG6E64V, VLS, op_LOAD_FP, 0b1010101111, V, 4},
         {"vssseg6e64.v", VSSSEG6E64V, VSS, op_STORE_FP, 0b1010101111, V, 4},
         {"vlsseg7e8.v", VLSSEG7E8V, VLS, op_LOAD_FP, 0b1100101000, V, 4},
         {"vssseg7e8.v", VSSSEG7E8V, VSS, op_STORE_FP, 0b1100101000, V, 4},
         {"vlsseg7e16.v", VLSSEG7E16V, VLS, op_LOAD_FP, 0b1100101101, V, 4},
         {"vssseg7e16.v", VSSSEG7E16V, VSS, op_STORE_FP, 0b1100101101, V, 4},
         {"vlsseg7e32.v", VLSSEG7E32V, VLS, op_LOAD_FP, 0b1100101110, V, 4},
         {"vssseg7e32.v", VSSSEG7E32V, VSS, op_STORE_FP, 0b1100101110, V, 4},
         {"vlsseg7e64.v", VLSSEG7E64V, VLS, op_LOAD_FP, 0b1100101111, V, 4},
         {"vssseg7e64.v", VSSSEG7E64V, VSS, op_STORE_FP, 0b1100101111, V, 4},
         {"vlsseg8e8.v", VLSSEG8E8V, VLS, op_LOAD_FP, 0b1110101000, V, 4},
         {"vssseg8e8.v", VSSSEG8E8V, VSS, op_STORE_FP, 0b1110101000, V, 4},
         {"vlsseg8e16.v", VLSSEG8E16V, VLS, op_LOAD_FP, 0b1110101101, V, 4},
         {"vssseg8e16.v", VSSSEG8E16V, VSS, op_STORE_FP, 0b1110101101, V, 4},
         {"vlsseg8e32.v", VLSSEG8E32V, VLS, op_LOAD_FP, 0b1110101110, V, 4},
         {"vssseg8e32.v", VSSSEG8E32V, VSS, op_STORE_FP, 0b1110101110, V, 4},
         {"vlsseg8e64.v", VLSSEG8E64V, VLS, op_LOAD_FP, 0b1110101111, V, 4},
         {"vssseg8e64.v", VSSSEG8E64V, VSS, op_STORE_FP, 0b1110101111, V, 4},
         {"vluxseg2ei8.v", VLUXSEG2EI8V, VLX, op_LOAD_FP, 0b0010011000, V, 4},
         {"vloxseg2ei8.v", VLOXSEG2EI8V, VLX, op_LOAD_FP, 0b0010111000, V, 4},
         {"vsuxseg2ei8.v", VSUXSEG2EI8V, VSX, op_STORE_FP, 0b0010011000, V, 4},
         {"vsoxseg2ei8.v", VSOXSEG2EI8V, VSX, op_STORE_FP, 0b0010111000, V, 4},
         {"vluxseg2ei16.v", VLUXSEG2EI16V, VLX, op_LOAD_FP, 0b0010011101, V, 4},
         {"vloxseg2ei16.v", VLOXSEG2EI16V, VLX, op_LOAD_FP, 0b0010111101, V, 4},
         {"vsuxseg2ei16.v", VSUXSEG2EI16V, VSX, op_STORE_FP, 0b0010011101, V, 4},
         {"vsoxseg2ei16.v", VSOXSEG2EI16V, VSX, op_STORE_FP, 0b0010111101, V, 4},
         {"vluxseg2ei32.v", VLUXSEG2EI32V, VLX, op_LOAD_FP, 0b0010011110, V, 4},
         {"vloxseg2ei32.v", VLOXSEG2EI32V, VLX, op_LOAD_FP, 0b0010111110, V, 4},
         {"vsuxseg2ei32.v", VSUXSEG2EI32V, VSX, op_STORE_FP, 0b0010011110, V, 4},
         {"vsoxseg2ei32.v", VSOXSEG2EI32V, VSX, op_STORE_FP, 0b0010111110, V, 4},
         {"vluxseg2ei64.v", VLUXSEG2EI64V, VLX, op_LOAD_FP, 0b0010011111, V, 4},
         {"vloxseg2ei64.v", VLOXSEG2EI64V, VLX, op_LOAD_FP, 0b0010111111, V, 4},
         {"vsuxseg2ei64.v", VSUXSEG2EI64V, VSX, op_STORE_FP, 0b0010011111, V, 4},
         {"vsoxseg2ei64.v", VSOXSEG2EI64V, VSX, op_STORE_FP, 0b0010111111, V, 4},
         {"vluxseg3ei8.v", VLUXSEG3EI8V, VLX, op_LOAD_FP, 0b0100011000, V, 4},
         {"vloxseg3ei8.v", VLOXSEG3EI8V, VLX, op_LOAD_FP, 0b0100111000, V, 4},
         {"vsuxseg3ei8.v", VSUXSEG3EI8V, VSX, op_STORE_FP, 0b0100011000, V, 4},
         {"vsoxseg3ei8.v", VSOXSEG3EI8V, VSX, op_STORE_FP, 0b0100111000, V, 4},
         {"vluxseg3ei16.v", VLUXSEG3EI16V, VLX, op_LOAD_FP, 0b0100011101, V, 4},
         {"vloxseg3ei16.v", VLOXSEG3EI16V, VLX, op_LOAD_FP, 0b0100111101, V, 4},
         {"vsuxseg3ei16.v", VSUXSEG3EI16V, VSX, op_STORE_FP, 0b0100011101, V, 4},
         {"vsoxseg3ei16.v", VSOXSEG3EI16V, VSX, op_STORE_FP, 0b0100111101, V, 4},
         {"vluxseg3ei32.v", VLUXSEG3EI32V, VLX, op_LOAD_FP, 0b0100011110, V, 4},
         {"vloxseg3ei32.v", VLOXSEG3EI32V, VLX, op_LOAD_FP, 0b0100111110, V, 4},
         {"vsuxseg3ei32.v", VSUXSEG3EI32V, VSX, op_STORE_FP, 0b0100011110, V, 4},
         {"vsoxseg3ei32.v", VSOXSEG3EI32V, VSX, op_STORE_FP, 0b0100111110, V, 4},
         {"vluxseg3ei64.v", VLUXSEG3EI64V, VLX, op_LOAD_FP, 0b0100011111, V, 4},
         {"vloxseg3ei64.v", VLOXSEG3EI64V, VLX, op_LOAD_FP, 0b0100111111, V, 4},
         {"vsuxseg3ei64.v", VSUXSEG3EI64V, VSX, op_STORE_FP, 0b0100011111, V, 4},
         {"vsoxseg3ei64.v", VSOXSEG3EI64V, VSX, op_STORE_FP, 0b0100111111, V, 4},
         {"vluxseg4ei8.v", VLUXSEG4EI8V, VLX, op_LOAD_FP, 0b0110011000, V, 4},
         {"vloxseg4ei8.v", VLOXSEG4EI8V, VLX, op_LOAD_FP, 0b0110111000, V, 4},
         {"vsuxseg4ei8.v", VSUXSEG4EI8V, VSX, op_STORE_FP, 0b0110011000, V, 4},
         {"vsoxseg4ei8.v", VSOXSEG4EI8V, VSX, op_STORE_FP, 0b0110111000, V, 4},
         {"vluxseg4ei16.v", VLUXSEG4EI16V, VLX, op_LOAD_FP, 0b0110011101, V, 4},
         {"vloxseg4ei16.v", VLOXSEG4EI16V, VLX, op_LOAD_FP, 0b0110111101, V, 4},
         {"vsuxseg4ei16.v", VSUXSEG4EI16V, VSX, op_STORE_FP, 0b0110011101, V, 4},
         {"vsoxseg4ei16.v", VSOXSEG4EI16V, VSX, op_STORE_FP, 0b0110111101, V, 4},
         {"vluxseg4ei32.v", VLUXSEG4EI32V, VLX, op_LOAD_FP, 0b0110011110, V, 4},
         {"vloxseg4ei32.v", VLOXSEG4EI32V, VLX, op_LOAD_FP, 0b0110111110, V, 4},
         {"vsuxseg4ei32.v", VSUXSEG4EI32V, VSX, op_STORE_FP, 0b0110011110, V, 4},
         {"vsoxseg4ei32.v", VSOXSEG4EI32V, VSX, op_STORE_FP, 0b0110111110, V, 4},
         {"vluxseg4ei64.v", VLUXSEG4EI64V, VLX, op_LOAD_FP, 0b0110011111, V, 4},
         {"vloxseg4ei64.v", VLOXSEG4EI64V, VLX, op_LOAD_FP, 0b0110111111, V, 4},
         {"vsuxseg4ei64.v", VSUXSEG4EI64V, VSX, op_STORE_FP, 0b0110011111, V, 4},
         {"vsoxseg4ei64.v", VSOXSEG4EI64V, VSX, op_STORE_FP, 0b0110111111, V, 4},
         {"vluxseg5ei8.v", VLUXSEG5EI8V, VLX, op_LOAD_FP, 0b1000011000, V, 4},
         {"vloxseg5ei8.v", VLOXSEG5EI8V, VLX, op_LOAD_FP, 0b1000111000, V, 4},
         {"vsuxseg5ei8.v", VSUXSEG5EI8V, VSX, op_STORE_FP, 0b1000011000, V, 4},
         {"vsoxseg5ei8.v", VSOXSEG5EI8V, VSX, op_STORE_FP, 0b1000111000, V, 4},
         {"vluxseg5ei16.v", VLUXSEG5EI16V, VLX, op_LOAD_FP, 0b1000011101, V, 4},
         {"vloxseg5ei16.v", VLOXSEG5EI16V, VLX, op_LOAD_FP, 0b1000111101, V, 4},
         {"vsuxseg5ei16.v", VSUXSEG5EI16V, VSX, op_STORE_FP, 0b1000011101, V, 4},
         {"vsoxseg5ei16.v", VSOXSEG5EI16V, VSX, op_STORE_FP, 0b1000111101, V, 4},
         {"vluxseg5ei32.v", VLUXSEG5EI32V, VLX, op_LOAD_FP, 0b1000011110, V, 4},
         {"vloxseg5ei32.v", VLOXSEG5EI32V, VLX, op_LOAD_FP, 0b1000111110, V, 4},
         {"vsuxseg5ei32.v", VSUXSEG5EI32V, VSX, op_STORE_FP, 0b1000011110, V, 4},
         {"vsoxseg5ei32.v", VSOXSEG5EI32V, VSX, op_STORE_FP, 0b1000111110, V, 4},
         {"vluxseg5ei64.v", VLUXSEG5EI64V, VLX, op_LOAD_FP, 0b1000011111, V, 4},
         {"vloxseg5ei64.v", VLOXSEG5EI64V, VLX, op_LOAD_FP, 0b1000111111, V, 4},
         {"vsuxseg5ei64.v", VSUXSEG5EI64V, VSX, op_STORE_FP, 0b1000011111, V, 4},
         {"vsoxseg5ei64.v", VSOXSEG5EI64V, VSX, op_STORE_FP, 0b1000111111, V, 4},
         {"vluxseg6ei8.v", VLUXSEG6EI8V, VLX, op_LOAD_FP, 0b1010011000, V, 4},
         {"vloxseg6ei8.v", VLOXSEG6EI8V, VLX, op_LOAD_FP, 0b1010111000, V, 4},
         {"vsuxseg6ei8.v", VSUXSEG6EI8V, VSX, op_STORE_FP, 0b1010011000, V, 4},
         {"vsoxseg6ei8.v", VSOXSEG6EI8V, VSX, op_STORE_FP, 0b1010111000, V, 4},
         {"vluxseg6ei16.v", VLUXSEG6EI16V, VLX, op_LOAD_FP, 0b1010011101, V, 4},
         {"vloxseg6ei16.v", VLOXSEG6EI16V, VLX, op_LOAD_FP, 0b1010111101, V, 4},
         {"vsuxseg6ei16.v", VSUXSEG6EI16V, VSX, op_STORE_FP, 0b1010011101, V, 4},
         {"vsoxseg6ei16.v", VSOXSEG6EI16V, VSX, op_STORE_FP, 0b1010111101, V, 4},
         {"vluxseg6ei32.v", VLUXSEG6EI32V, VLX, op_LOAD_FP, 0b1010011110, V, 4},
         {"vloxseg6ei32.v", VLOXSEG6EI32V, VLX, op_LOAD_FP, 0b1010111110, V, 4},
         {"vsuxseg6ei32.v", VSUXSEG6EI32V, VSX, op_STORE_FP, 0b1010011110, V, 4},
         {"vsoxseg6ei32.v", VSOXSEG6EI32V, VSX, op_STORE_FP, 0b1010111110, V, 4},
         {"vluxseg6ei64.v", VLUXSEG6EI64V, VLX, op_LOAD_FP, 0b1010011111, V, 4},
         {"vloxseg6ei64.v", VLOXSEG6EI64V, VLX, op_LOAD_FP, 0b1010111111, V, 4},
         {"vsuxseg6ei64.v", VSUXSEG6EI64V, VSX, op_STORE_FP, 0b1010011111, V, 4},
         {"vsoxseg6ei64.v", VSOXSEG6EI64V, VSX, op_STORE_FP, 0b1010111111, V, 4},
         {"vluxseg7ei8.v", VLUXSEG7EI8V, VLX, op_LOAD_FP, 0b1100011000, V, 4},
         {"vloxseg7ei8.v", VLOXSEG7EI8V, VLX, op_LOAD_FP, 0b1100111000, V, 4},
         {"vsuxseg7ei8.v", VSUXSEG7EI8V, VSX, op_STORE_FP, 0b1100011000, V, 4},
         {"vsoxseg7ei8.v", VSOXSEG7EI8V, VSX, op_STORE_FP, 0b1100111000, V, 4},
         {"vluxseg7ei16.v", VLUXSEG7EI16V, VLX, op_LOAD_FP, 0b1100011101, V, 4},
         {"vloxseg7ei16.v", VLOXSEG7EI16V, VLX, op_LOAD_FP, 0b1100111101, V, 4},
         {"vsuxseg7ei16.v", VSUXSEG7EI16V, VSX, op_STORE_FP, 0b1100011101, V, 4},
         {"vsoxseg7ei16.v", VSOXSEG7EI16V, VSX, op_STORE_FP, 0b1100111101, V, 4},
         {"vluxseg7ei32.v", VLUXSEG7EI32V, VLX, op_LOAD_FP, 0b1100011110, V, 4},
         {"vloxseg7ei32.v", VLOXSEG7EI32V, VLX, op_LOAD_FP, 0b1100111110, V, 4},
         {"vsuxseg7ei32.v", VSUXSEG7EI32V, VSX, op_STORE_FP, 0b1100011110, V, 4},
         {"vsoxseg7ei32.v", VSOXSEG7EI32V, VSX, op_STORE_FP, 0b1100111110, V, 4},
         {"vluxseg7ei64.v", VLUXSEG7EI64V, VLX, op_LOAD_FP, 0b1100011111, V, 4},
         {"vloxseg7ei64.v", VLOXSEG7EI64V, VLX, op_LOAD_FP, 0b1100111111, V, 4},
         {"vsuxseg7ei64.v", VSUXSEG7EI64V, VSX, op_STORE_FP, 0b1100011111, V, 4},
         {"vsoxseg7ei64.v", VSOXSEG7EI64V, VSX, op_STORE_FP, 0b1100111111, V, 4},
         {"vluxseg8ei8.v", VLUXSEG8EI8V, VLX, op_LOAD_FP, 0b1110011000, V, 4},
         {"vloxseg8ei8.v", VLOXSEG8EI8V, VLX, op_LOAD_FP, 0b1110111000, V, 4},
         {"vsuxseg8ei8.v", VSUXSEG8EI8V, VSX, op_STORE_FP, 0b1110011000, V, 4},
         {"vsoxseg8ei8.v", VSOXSEG8EI8V, VSX, op_STORE_FP, 0b1110111000, V, 4},
         {"vluxseg8ei16.v", VLUXSEG8EI16V, VLX, op_LOAD_FP, 0b1110011101, V, 4},
         {"vloxseg8ei16.v", VLOXSEG8EI16V, VLX, op_LOAD_FP, 0b1110111101, V, 4},
         {"vsuxseg8ei16.v", VSUXSEG8EI16V, VSX, op_STORE_FP, 0b1110011101, V, 4},
         {"vsoxseg8ei16.v", VSOXSEG8EI16V, VSX, op_STORE_FP, 0b1110111101, V, 4},
         {"vluxseg8ei32.v", VLUXSEG8EI32V, VLX, op_LOAD_FP, 0b1110011110, V, 4},
         {"vloxseg8ei32.v", VLOXSEG8EI32V, VLX, op_LOAD_FP, 0b1110111110, V, 4},
         {"vsuxseg8ei32.v", VSUXSEG8EI32V, VSX, op_STORE_FP, 0b1110011110, V, 4},
         {"vsoxseg8ei32.v", VSOXSEG8EI32V, VSX, op_STORE_FP, 0b1110111110, V, 4},
         {"vluxseg8ei64.v", VLUXSEG8EI64V, VLX, op_LOAD_FP, 0b1110011111, V, 4},
         {"vloxseg8ei64.v", VLOXSEG8EI64V, VLX, op_LOAD_FP, 0b1110111111, V, 4},
         {"vsuxseg8ei64.v", VSUXSEG8EI64V, VSX, op_STORE_FP, 0b1110011111, V, 4},
         {"vsoxseg8ei64.v", VSOXSEG8EI64V, VSX, op_STORE_FP, 0b1110111111, V, 4},
         {"vl1re8.v", VL1RE8V, VLR, op_LOAD_FP, 0b000000101000000, V, 4},
         {"vl1re16.v", VL1RE16V, VLR, op_LOAD_FP, 0b000000101000101, V, 4},
         {"vl1re32.v", VL1RE32V, VLR, op_LOAD_FP, 0b000000101000110, V, 4},
         {"vl1re64.v", VL1RE64V, VLR, op_LOAD_FP, 0b000000101000111, V, 4},
         {"vl2re8.v", VL2RE8V, VLR, op_LOAD_FP, 0b001000101000000, V, 4},
         {"vl2re16.v", VL2RE16V, VLR, op_LOAD_FP, 0b001000101000101, V, 4},
         {"vl2re32.v", VL2RE32V, VLR, op_LOAD_FP, 0b001000101000110, V, 4},
         {"vl2re64.v", VL2RE64V, VLR, op_LOAD_FP, 0b001000101000111, V, 4},
         {"vl4re8.v", VL4RE8V, VLR, op_LOAD_FP, 0b011000101000000, V, 4},
         {"vl4re16.v", VL4RE16V, VLR, op_LOAD_FP, 0b011000101000101, V, 4},
         {"vl4re32.v", VL4RE32V, VLR, op_LOAD_FP, 0b011000101000110, V, 4},
         {"vl4re64.v", VL4RE64V, VLR, op_LOAD_FP, 0b011000101000111, V, 4},
         {"vl8re8.v", VL8RE8V, VLR, op_LOAD_FP, 0b111000101000000, V, 4},
         {"vl8re16.v", VL8RE16V, VLR, op_LOAD_FP, 0b111000101000101, V, 4},
         {"vl8re32.v", VL8RE32V, VLR, op_LOAD_FP, 0b111000101000110, V, 4},
         {"vl8re64.v", VL8RE64V, VLR, op_LOAD_FP, 0b111000101000111, V, 4},
         {"vs1r.v", VS1RV, VSR, op_STORE_FP, 0b000000101000000, V, 4},
         {"vs2r.v", VS2RV, VSR, op_STORE_FP, 0b001000101000000, V, 4},
         {"vs4r.v", VS4RV, VSR, op_STORE_FP, 0b011000101000000, V, 4},
         {"vs8r.v", VS8RV, VSR, op_STORE_FP, 0b111000101000000, V, 4},
         {"vadd.vv", VADDVV, IVV, op_V, 0b0000001000, V, 4},
         {"vadd.vx", VADDVX, IVX, op_V, 0b0000001100, V, 4},
         {"vadd.vi", VADDVI, IVI, op_V, 0b0000001011, V, 4},
         {"vsub.vv", VSUBVV, IVV, op_V, 0b0000101000, V, 4},
         {"vsub.vx", VSUBVX, IVX, op_V, 0b0000101100, V, 4},
         {"vrsub.vx", VRSUBVX, IVX, op_V, 0b0000111100, V, 4},
         {"vrsub.vi", VRSUBVI, IVI, op_V, 0b0000111011, V, 4},
         {"vwaddu.vv", VWADDUVV, MVV, op_V, 0b1100001010, V, 4},
         {"vwaddu.vx", VWADDUVX, MVX, op_V, 0b1100001110, V, 4},
         {"vwsubu.vv", VWSUBUVV, MVV, op_V, 0b1100101010, V, 4},
         {"vwsubu.vx", VWSUBUVX, MVX, op_V, 0b1100101110, V, 4},
         {"vwadd.vv", VWADDVV, MVV, op_V, 0b1100011010, V, 4},
         {"vwadd.vx", VWADDVX, MVX, op_V, 0b1100011110, V, 4},
         {"vwsub.vv", VWSUBVV, MVV, op_V, 0b1100111010, V, 4},
         {"vwsub.vx", VWSUBVX, MVX, op_V, 0b1100111110, V, 4},
         {"vwaddu.wv", VWADDUWV, MVV, op_V, 0b1101001010, V, 4},
         {"vwaddu.wx", VWADDUWX, MVX, op_V, 0b1101001110, V, 4},
         {"vwsubu.wv", VWSUBUWV, MVV, op_V, 0b1101101010, V, 4},
         {"vwsubu.wx", VWSUBUWX, MVX, op_V, 0b1101101110, V, 4},
         {"vwadd.wv", VWADDWV, MVV, op_V, 0b1101011010, V, 4},
         {"vwadd.wx", VWADDWX, MVX, op_V, 0b1101011110, V, 4},
         {"vwsub.wv", VWSUBWV, MVV, op_V, 0b1101111010, V, 4},
         {"vwsub.wx", VWSUBWX, MVX, op_V, 0b1101111110, V, 4},
         {"vzext.vf2", VZEXTVF2, MVV, op_V, 0b0100101010, V, 4, {0b00110}},
         {"vsext.vf2", VSEXTVF2, MVV, op_V, 0b0100101010, V, 4, {0b00111}},
         {"vzext.vf4", VZEXTVF4, MVV, op_V, 0b0100101010, V, 4, {0b00100}},
         {"vsext.vf4", VSEXTVF4, MVV, op_V, 0b0100101010, V, 4, {0b00101}},
         {"vzext.vf8", VZEXTVF8, MVV, op_V, 0b0100101010, V, 4, {0b00010}},
         {"vsext.vf8", VSEXTVF8, MVV, op_V, 0b0100101010, V, 4, {0b00011}},
         {"vadc.vvm", VADCVVM, IVV, op_V, 0b0100000000, V, 4},
         {"vadc.vxm", VADCVXM, IVX, op_V, 0b0100000100, V, 4},
         {"vadc.vim", VADCVIM, IVI, op_V, 0b0100000011, V, 4},
         {"vmadc.vvm", VMADCVVM, IVV, op_V, 0b0100010000, V, 4},
         {"vmadc.vxm", VMADCVXM, IVX, op_V, 0b0100010100, V, 4},
         {"vmadc.vim", VMADCVIM, IVI, op_V, 0b0100010011, V, 4},
         {"vmadc.vv", VMADCVV, IVV, op_V, 0b0100011000, V, 4},
         {"vmadc.vx", VMADCVX, IVX, op_V, 0b0100011100, V, 4},
         {"vmadc.vi", VMADCVI, IVI, op_V, 0b0100011011, V, 4},
         {"vsbc.vvm", VSBCVVM, IVV, op_V, 0b0100100000, V, 4},
         {"vsbc.vxm", VSBCVXM, IVX, op_V, 0b0100100100, V, 4},
         {"vmsbc.vvm", VMSBCVVM, IVV, op_V, 0b0100110000, V, 4},
         {"vmsbc.vxm", VMSBCVXM, IVX, op_V, 0b0100110100, V, 4},
         {"vmsbc.vv", VMSBCVV, IVV, op_V, 0b0100111000, V, 4},
         {"vmsbc.vx", VMSBCVX, IVX, op_V, 0b0100111100, V, 4},
         {"vand.vv", VANDVV, IVV, op_V, 0b0010011000, V, 4},
         {"vand.vx", VANDVX, IVX, op_V, 0b0010011100, V, 4},
         {"vand.vi", VANDVI, IVI, op_V, 0b0010011011, V, 4},
         {"vor.vv", VORVV, IVV, op_V, 0b0010101000, V, 4},
         {"vor.vx", VORVX, IVX, op_V, 0b0010101100, V, 4},
         {"vor.vi", VORVI, IVI, op_V, 0b0010101011, V, 4},
         {"vxor.vv", VXORVV, IVV, op_V, 0b0010111000, V, 4},
         {"vxor.vx", VXORVX, IVX, op_V, 0b0010111100, V, 4},
         {"vxor.vi", VXORVI, IVI, op_V, 0b0010111011, V, 4},
         {"vsll.vv", VSLLVV, IVV, op_V, 0b1001011000, V, 4},
         {"vsll.vx", VSLLVX, IVX, op_V, 0b1001011100, V, 4},
         {"vsll.vi", VSLLVI, IVI, op_V, 0b1001011011, V, 4},
         {"vsrl.vv", VSRLVV, IVV, op_V, 0b1010001000, V, 4},
         {"vsrl.vx", VSRLVX, IVX, op_V, 0b1010001100, V, 4},
         {"vsrl.vi", VSRLVI, IVI, op_V, 0b1010001011, V, 4},
         {"vsra.vv", VSRAVV, IVV, op_V, 0b1010011000, V, 4},
         {"vsra.vx", VSRAVX, IVX, op_V, 0b1010011100, V, 4},
         {"vsra.vi", VSRAVI, IVI, op_V, 0b1010011011, V, 4},
         {"vnsrl.wv", VNSRLWV, IVV, op_V, 0b1011001000, V, 4},
         {"vnsrl.wx", VNSRLWX, IVX, op_V, 0b1011001100, V, 4},
         {"vnsrl.wi", VNSRLWI, IVI, op_V, 0b1011001011, V, 4},
         {"vnsra.wv", VNSRAWV, IVV, op_V, 0b1011011000, V, 4},
         {"vnsra.wx", VNSRAWX, IVX, op_V, 0b1011011100, V, 4},
         {"vnsra.wi", VNSRAWI, IVI, op_V, 0b1011011011, V, 4},
         {"vmseq.vv", VMSEQVV, IVV, op_V, 0b0110001000, V, 4},
         {"vmseq.vx", VMSEQVX, IVX, op_V, 0b0110001100, V, 4},
         {"vmseq.vi", VMSEQVI, IVI, op_V, 0b0110001011, V, 4},
         {"vmsne.vv", VMSNEVV, IVV, op_V, 0b0110011000, V, 4},
         {"vmsne.vx", VMSNEVX, IVX, op_V, 0b0110011100, V, 4},
         {"vmsne.vi", VMSNEVI, IVI, op_V, 0b0110011011, V, 4},
         {"vmsltu.vv", VMSLTUVV, IVV, op_V, 0b0110101000, V, 4},
         {"vmsltu.vx", VMSLTUVX, IVX, op_V, 0b0110101100, V, 4},
         {"vmslt.vv", VMSLTVV, IVV, op_V, 0b0110111000, V, 4},
         {"vmslt.vx", VMSLTVX, IVX, op_V, 0b0110111100, V, 4},
         {"vmsleu.vv", VMSLEUVV, IVV, op_V, 0b0111001000, V, 4},
         {"vmsleu.vx", VMSLEUVX, IVX, op_V, 0b0111001100, V, 4},
         {"vmsleu.vi", VMSLEUVI, IVI, op_V, 0b0111001011, V, 4},
         {"vmsle.vv", VMSLEVV, IVV, op_V, 0b0111011000, V, 4},
         {"vmsle.vx", VMSLEVX, IVX, op_V, 0b0111011100, V, 4},
         {"vmsle.vi", VMSLEVI, IVI, op_V, 0b0111011011, V, 4},
         {"vmsgtu.vx", VMSGTUVX, IVX, op_V, 0b0111101100, V, 4},
         {"vmsgtu.vi", VMSGTUVI, IVI, op_V, 0b0111101011, V, 4},
         {"vmsgt.vx", VMSGTVX, IVX, op_V, 0b0111111100, V, 4},
         {"vmsgt.vi", VMSGTVI, IVI, op_V, 0b0111111011, V, 4},
         {"vminu.vv", VMINUVV, IVV, op_V, 0b0001001000, V, 4},
         {"vminu.vx", VMINUVX, IVX, op_V, 0b0001001100, V, 4},
         {"vmin.vv", VMINVV, IVV, op_V, 0b0001011000, V, 4},
         {"vmin.vx", VMINVX, IVX, op_V, 0b0001011100, V, 4},
         {"vmaxu.vv", VMAXUVV, IVV, op_V, 0b0001101000, V, 4},
         {"vmaxu.vx", VMAXUVX, IVX, op_V, 0b0001101100, V, 4},
         {"vmax.vv", VMAXVV, IVV, op_V, 0b0001111000, V, 4},
         {"vmax.vx", VMAXVX, IVX, op_V, 0b0001111100, V, 4},
         {"vmul.vv", VMULVV, MVV, op_V, 0b1001011010, V, 4},
         {"vmul.vx", VMULVX, MVX, op_V, 0b1001011110, V, 4},
         {"vmulh.vv", VMULHVV, MVV, op_V, 0b1001111010, V, 4},
         {"vmulh.vx", VMULHVX, MVX, op_V, 0b1001111110, V, 4},
         {"vmulhu.vv", VMULHUVV, MVV, op_V, 0b1001001010, V, 4},
         {"vmulhu.vx", VMULHUVX, MVX, op_V, 0b1001001110, V, 4},
         {"vmulhsu.vv", VMULHSUVV, MVV, op_V, 0b1001101010, V, 4},
         {"vmulhsu.vx", VMULHSUVX, MVX, op_V, 0b1001101110, V, 4},
         {"vdivu.vv", VDIVUVV, MVV, op_V, 0b1000001010, V, 4},
         {"vdivu.vx", VDIVUVX, MVX, op_V, 0b1000001110, V, 4},
         {"vdiv.vv", VDIVVV, MVV, op_V, 0b1000011010, V, 4},
         {"vdiv.vx", VDIVVX, MVX, op_V, 0b1000011110, V, 4},
         {"vremu.vv", VREMUVV, MVV, op_V, 0b1000101010, V, 4},
         {"vremu.vx", VREMUVX, MVX, op_V, 0b1000101110, V, 4},
         {"vrem.vv", VREMVV, MVV, op_V, 0b1000111010, V, 4},
         {"vrem.vx", VREMVX, MVX, op_V, 0b1000111110, V, 4},
         {"vwmul.vv", VWMULVV, MVV, op_V, 0b1110111010, V, 4},
         {"vwmul.vx", VWMULVX, MVX, op_V, 0b1110111110, V, 4},
         {"vwmulu.vv", VWMULUVV, MVV, op_V, 0b1110001010, V, 4},
         {"vwmulu.vx", VWMULUVX, MVX, op_V, 0b1110001110, V, 4},
         {"vwmulsu.vv", VWMULSUVV, MVV, op_V, 0b1110101010, V, 4},
         {"vwmulsu.vx", VWMULSUVX, MVX, op_V, 0b1110101110, V, 4},
         {"vmacc.vv", VMACCVV, MVV, op_V, 0b1011011010, V, 4, {swap_rs1_rs2}},
         {"vmacc.vx", VMACCVX, MVX, op_V, 0b1011011110, V, 4, {swap_rs1_rs2}},
         {"vnmsac.vv", VNMSACVV, MVV, op_V, 0b1011111010, V, 4, {swap_rs1_rs2}},
         {"vnmsac.vx", VNMSACVX, MVX, op_V, 0b1011111110, V, 4, {swap_rs1_rs2}},
         {"vmadd.vv", VMADDVV, MVV, op_V, 0b1010011010, V, 4, {swap_rs1_rs2}},
         {"vmadd.vx", VMADDVX, MVX, op_V, 0b1010011110, V, 4, {swap_rs1_rs2}},
         {"vnmsub.vv", VNMSUBVV, MVV, op_V, 0b1010111010, V, 4, {swap_rs1_rs2}},
         {"vnmsub.vx", VNMSUBVX, MVX, op_V, 0b1010111110, V, 4, {swap_rs1_rs2}},
         {"vwmaccu.vv", VWMACCUVV, MVV, op_V, 0b1111001010, V, 4, {swap_rs1_rs2}},
         {"vwmaccu.vx", VWMACCUVX, MVX, op_V, 0b1111001110, V, 4, {swap_rs1_rs2}},
         {"vwmacc.vv", VWMACCVV, MVV, op_V, 0b1111011010, V, 4, {swap_rs1_rs2}},
         {"vwmacc.vx", VWMACCVX, MVX, op_V, 0b1111011110, V, 4, {swap_rs1_rs2}},
         {"vwmaccsu.vv", VWMACCSUVV, MVV, op_V, 0b1111111010, V, 4, {swap_rs1_rs2}},
         {"vwmaccsu.vx", VWMACCSUVX, MVX, op_V, 0b1111111110, V, 4, {swap_rs1_rs2}},
         {"vwmaccus.vx", VWMACCUSVX, MVX, op_V, 0b1111101110, V, 4, {swap_rs1_rs2}},
         {"vmerge.vvm", VMERGEVVM, IVV, op_V, 0b0101110000, V, 4},
         {"vmerge.vxm", VMERGEVXM, IVX, op_V, 0b0101110100, V, 4},
         {"vmerge.vim", VMERGEVIM, IVI, op_V, 0b0101110011, V, 4},
         {"vmv.v.v", VMVVV, IVV, op_V, 0b0101111000, V, 4, {0b00000, swap_rs1_rs2}},
         {"vmv.v.x", VMVVX, IVX, op_V, 0b0101111100, V, 4, {0b00000, swap_rs1_rs2}},
         {"vmv.v.i", VMVVI, IVI, op_V, 0b0101111011, V, 4, {0b00000}},
         {"vsaddu.vv", VSADDUVV, IVV, op_V, 0b1000001000, V, 4},
         {"vsaddu.vx", VSADDUVX, IVX, op_V, 0b1000001100, V, 4},
         {"vsaddu.vi", VSADDUVI, IVI, op_V, 0b1000001011, V, 4},
         {"vsadd.vv", VSADDVV, IVV, op_V, 0b1000011000, V, 4},
         {"vsadd.vx", VSADDVX, IVX, op_V, 0b1000011100, V, 4},
         {"vsadd.vi", VSADDVI, IVI, op_V, 0b1000011011, V, 4},
         {"vssubu.vv", VSSUBUVV, IVV, op_V, 0b1000101000, V, 4},
         {"vssubu.vx", VSSUBUVX, IVX, op_V, 0b1000101100, V, 4},
         {"vssub.vv", VSSUBVV, IVV, op_V, 0b1000111000, V, 4},
         {"vssub.vx", VSSUBVX, IVX, op_V, 0b1000111100, V, 4},
         {"vaaddu.vv", VAADDUVV, MVV, op_V, 0b0010001010, V, 4},
         {"vaaddu.vx", VAADDUVX, MVX, op_V, 0b0010001110, V, 4},
         {"vaadd.vv", VAADDVV, MVV, op_V, 0b0010011010, V, 4},
         {"vaadd.vx", VAADDVX, MVX, op_V, 0b0010011110, V, 4},
         {"vasubu.vv", VASUBUVV, MVV, op_V, 0b0010101010, V, 4},
         {"vasubu.vx", VASUBUVX, MVX, op_V, 0b0010101110, V, 4},
         {"vasub.vv", VASUBVV, MVV, op_V, 0b0010111010, V, 4},
         {"vasub.vx", VASUBVX, MVX, op_V, 0b0010111110, V, 4},
         {"vsmul.vv", VSMULVV, IVV, op_V, 0b1001111000, V, 4},
         {"vsmul.vx", VSMULVX, IVX, op_V, 0b1001111100, V, 4},
         {"vssrl.vv", VSSRLVV, IVV, op_V, 0b1010101000, V, 4},
         {"vssrl.vx", VSSRLVX, IVX, op_V, 0b1010101100, V, 4},
         {"vssrl.vi", VSSRLVI, IVI, op_V, 0b1010101011, V, 4},
         {"vssra.vv", VSSRAVV, IVV, op_V, 0b1010111000, V, 4},
         {"vssra.vx", VSSRAVX, IVX, op_V, 0b1010111100, V, 4},
         {"vssra.vi", VSSRAVI, IVI, op_V, 0b1010111011, V, 4},
         {"vnclipu.wv", VNCLIPUWV, IVV, op_V, 0b1011101000, V, 4},
         {"vnclipu.wx", VNCLIPUWX, IVX, op_V, 0b1011101100, V, 4},
         {"vnclipu.wi", VNCLIPUWI, IVI, op_V, 0b1011101011, V, 4},
         {"vnclip.wv", VNCLIPWV, IVV, op_V, 0b1011111000, V, 4},
         {"vnclip.wx", VNCLIPWX, IVX, op_V, 0b1011111100, V, 4},
         {"vnclip.wi", VNCLIPWI, IVI, op_V, 0b1011111011, V, 4},
         {"vfadd.vv", VFADDVV, FVV, op_V, 0b0000001001, V, 4},
         {"vfadd.vf", VFADDVF, FVF, op_V, 0b0000001101, V, 4},
         {"vfsub.vv", VFSUBVV, FVV, op_V, 0b0000101001, V, 4},
         {"vfsub.vf", VFSUBVF, FVF, op_V, 0b0000101101, V, 4},
         {"vfrsub.vf", VFRSUBVF, FVF, op_V, 0b1001111101, V, 4},
         {"vfwadd.vv", VFWADDVV, FVV, op_V, 0b1100001001, V, 4},
         {"vfwadd.vf", VFWADDVF, FVF, op_V, 0b1100001101, V, 4},
         {"vfwsub.vv", VFWSUBVV, FVV, op_V, 0b1100101001, V, 4},
         {"vfwsub.vf", VFWSUBVF, FVF, op_V, 0b1100101101, V, 4},
         {"vfwadd.wv", VFWADDWV, FVV, op_V, 0b1101001001, V, 4},
         {"vfwadd.wf", VFWADDWF, FVF, op_V, 0b1101001101, V, 4},
         {"vfwsub.wv", VFWSUBWV, FVV, op_V, 0b1101101001, V, 4},
         {"vfwsub.wf", VFWSUBWF, FVF, op_V, 0b1101101101, V, 4},
         {"vfmul.vv", VFMULVV, FVV, op_V, 0b1001001001, V, 4},
         {"vfmul.vf", VFMULVF, FVF, op_V, 0b1001001101, V, 4},
         {"vfdiv.vv", VFDIVVV, FVV, op_V, 0b1000001001, V, 4},
         {"vfdiv.vf", VFDIVVF, FVF, op_V, 0b1000001101, V, 4},
         {"vfrdiv.vf", VFRDIVVF, FVF, op_V, 0b1000011101, V, 4},
         {"vfwmul.vv", VFWMULVV, FVV, op_V, 0b1110001001, V, 4},
         {"vfwmul.vf", VFWMULVF, FVF, op_V, 0b1110001101, V, 4},
         {"vfmacc.vv", VFMACCVV, FVV, op_V, 0b1011001001, V, 4, {swap_rs1_rs2}},
         {"vfmacc.vf", VFMACCVF, FVF, op_V, 0b1011001101, V, 4, {swap_rs1_rs2}},
         {"vfnmacc.vv", VFNMACCVV, FVV, op_V, 0b1011011001, V, 4, {swap_rs1_rs2}},
         {"vfnmacc.vf", VFNMACCVF, FVF, op_V, 0b1011011101, V, 4, {swap_rs1_rs2}},
         {"vfmsac.vv", VFMSACVV, FVV, op_V, 0b1011101001, V, 4, {swap_rs1_rs2}},
         {"vfmsac.vf", VFMSACVF, FVF, op_V, 0b1011101101, V, 4, {swap_rs1_rs2}},
         {"vfnmsac.vv", VFNMSACVV, FVV, op_V, 0b1011111001, V, 4, {swap_rs1_rs2}},
         {"vfnmsac.vf", VFNMSACVF, FVF, op_V, 0b1011111101, V, 4, {swap_rs1_rs2}},
         {"vfmadd.vv", VFMADDVV, FVV, op_V, 0b1010001001, V, 4, {swap_rs1_rs2}},
         {"vfmadd.vf", VFMADDVF, FVF, op_V, 0b1010001101, V, 4, {swap_rs1_rs2}},
         {"vfnmadd.vv", VFNMADDVV, FVV, op_V, 0b1010011001, V, 4, {swap_rs1_rs2}},
         {"vfnmadd.vf", VFNMADDVF, FVF, op_V, 0b1010011101, V, 4, {swap_rs1_rs2}},
         {"vfmsub.vv", VFMSUBVV, FVV, op_V, 0b1010101001, V, 4, {swap_rs1_rs2}},
         {"vfmsub.vf", VFMSUBVF, FVF, op_V, 0b1010101101, V, 4, {swap_rs1_rs2}},
         {"vfnmsub.vv", VFNMSUBVV, FVV, op_V, 0b1010111001, V, 4, {swap_rs1_rs2}},
         {"vfnmsub.vf", VFNMSUBVF, FVF, op_V, 0b1010111101, V, 4, {swap_rs1_rs2}},
         {"vfwmacc.vv", VFWMACCVV, FVV, op_V, 0b1111001001, V, 4, {swap_rs1_rs2}},
         {"vfwmacc.vf", VFWMACCVF, FVF, op_V, 0b1111001101, V, 4, {swap_rs1_rs2}},
         {"vfwnmacc.vv", VFWNMACCVV, FVV, op_V, 0b1111011001, V, 4, {swap_rs1_rs2}},
         {"vfwnmacc.vf", VFWNMACCVF, FVF, op_V, 0b1111011101, V, 4, {swap_rs1_rs2}},
         {"vfwmsac.vv", VFWMSACVV, FVV, op_V, 0b1111101001, V, 4, {swap_rs1_rs2}},
         {"vfwmsac.vf", VFWMSACVF, FVF, op_V, 0b1111101101, V, 4, {swap_rs1_rs2}},
         {"vfwnmsac.vv", VFWNMSACVV, FVV, op_V, 0b1111111001, V, 4, {swap_rs1_rs2}},
         {"vfwnmsac.vf", VFWNMSACVF, FVF, op_V, 0b1111111101, V, 4, {swap_rs1_rs2}},
         {"vfsqrt.v", VFSQRTV, FVV, op_V, 0b0100111001, V, 4, {0b00000}},
         {"vfrsqrt7.v", VFRSQRT7V, FVV, op_V, 0b0100111001, V, 4, {0b00100}},
         {"vfrec7.v", VFREC7V, FVV, op_V, 0b0100111001, V, 4, {0b00101}},
         {"vfmin.vv", VFMINVV, FVV, op_V, 0b0001001001, V, 4},
         {"vfmin.vf", VFMINVF, FVF, op_V, 0b0001001101, V, 4},
         {"vfmax.vv", VFMAXVV, FVV, op_V, 0b0001101001, V, 4},
         {"vfmax.vf", VFMAXVF, FVF, op_V, 0b0001101101, V, 4},
         {"vfsgnj.vv", VFSGNJVV, FVV, op_V, 0b0010001001, V, 4},
         {"vfsgnj.vf", VFSGNJVF, FVF, op_V, 0b0010001101, V, 4},
         {"vfsgnjn.vv", VFSGNJNVV, FVV, op_V, 0b0010011001, V, 4},
         {"vfsgnjn.vf", VFSGNJNVF, FVF, op_V, 0b0010011101, V, 4},
         {"vfsgnjx.vv", VFSGNJXVV, FVV, op_V, 0b0010101001, V, 4},
         {"vfsgnjx.vf", VFSGNJXVF, FVF, op_V, 0b0010101101, V, 4},
         {"vmfeq.vv", VMFEQVV, FVV, op_V, 0b0110001001, V, 4},
         {"vmfeq.vf", VMFEQVF, FVF, op_V, 0b0110001101, V, 4},
         {"vmfne.vv", VMFNEVV, FVV, op_V, 0b0111001001, V, 4},
         {"vmfne.vf", VMFNEVF, FVF, op_V, 0b0111001101, V, 4},
         {"vmflt.vv", VMFLTVV, FVV, op_V, 0b0110111001, V, 4},
         {"vmflt.vf", VMFLTVF, FVF, op_V, 0b0110111101, V, 4},
         {"vmfle.vv", VMFLEVV, FVV, op_V, 0b0110011001, V, 4},
         {"vmfle.vf", VMFLEVF, FVF, op_V, 0b0110011101, V, 4},
         {"vmfgt.vf", VMFGTVF, FVF, op_V, 0b0111011101, V, 4},
         {"vmfge.vf", VMFGEVF, FVF, op_V, 0b0111111101, V, 4},
         {"vfclass.v", VFCLASSV, FVV, op_V, 0b0100111001, V, 4, {0b10000}},
         {"vfmerge.vfm", VFMERGEVFM, FVF, op_V, 0b0101110101, V, 4},
         {"vfmv.v.f", VFMVVF, FVF, op_V, 0b0101111101, V, 4, {0b00000, swap_rs1_rs2}},
         {"vfcvt.xu.f.v", VFCVTXUFV, FVV, op_V, 0b0100101001, V, 4, {0b00000}},
         {"vfcvt.x.f.v", VFCVTXFV, FVV, op_V, 0b0100101001, V, 4, {0b00001}},
         {"vfcvt.rtz.xu.f.v", VFCVTRTZXUFV, FVV, op_V, 0b0100101001, V, 4, {0b00110}},
         {"vfcvt.rtz.x.f.v", VFCVTRTZXFV, FVV, op_V, 0b0100101001, V, 4, {0b00111}},
         {"vfcvt.f.xu.v", VFCVTFXUV, FVV, op_V, 0b0100101001, V, 4, {0b00010}},
         {"vfcvt.f.x.v", VFCVTFXV, FVV, op_V, 0b0100101001, V, 4, {0b00011}},
         {"vfwcvt.xu.f.v", VFWCVTXUFV, FVV, op_V, 0b0100101001, V, 4, {0b01000}},
         {"vfwcvt.x.f.v", VFWCVTXFV, FVV, op_V, 0b0100101001, V, 4, {0b01001}},
         {"vfwcvt.rtz.xu.f.v", VFWCVTRTZXUFV, FVV, op_V, 0b0100101001, V, 4, {0b01110}},
         {"vfwcvt.rtz.x.f.v", VFWCVTRTZXFV, FVV, op_V, 0b0100101001, V, 4, {0b01111}},
         {"vfwcvt.f.xu.v", VFWCVTFXUV, FVV, op_V, 0b0100101001, V, 4, {0b01010}},
         {"vfwcvt.f.x.v", VFWCVTFXV, FVV, op_V, 0b0100101001, V, 4, {0b01011}},
         {"vfwcvt.f.f.v", VFWCVTFFV, FVV, op_V, 0b0100101001, V, 4, {0b01100}},
         {"vfncvt.xu.f.w", VFNCVTXUFW, FVV, op_V, 0b0100101001, V, 4, {0b10000}},
         {"vfncvt.x.f.w", VFNCVTXFW, FVV, op_V, 0b0100101001, V, 4, {0b10001}},
         {"vfncvt.rtz.xu.f.w", VFNCVTRTZXUFW, FVV, op_V, 0b0100101001, V, 4, {0b10110}},
         {"vfncvt.rtz.x.f.w", VFNCVTRTZXFW, FVV, op_V, 0b0100101001, V, 4, {0b10111}},
         {"vfncvt.f.xu.w", VFNCVTFXUW, FVV, op_V, 0b0100101001, V, 4, {0b10010}},
         {"vfncvt.f.x.w", VFNCVTFXW, FVV, op_V, 0b0100101001, V, 4, {0b10011}},
         {"vfncvt.f.f.w", VFNCVTFFW, FVV, op_V, 0b0100101001, V, 4, {0b10100}},
         {"vfncvt.rod.f.f.w", VFNCVTRODFFW, FVV, op_V, 0b0100101001, V, 4, {0b10101}},
         {"vredsum.vs", VREDSUMVS, MVV, op_V, 0b0000001010, V, 4},
         {"vredmaxu.vs", VREDMAXUVS, MVV, op_V, 0b0001101010, V, 4},
         {"vredmax.vs", VREDMAXVS, MVV, op_V, 0b0001111010, V, 4},
         {"vredminu.vs", VREDMINUVS, MVV, op_V, 0b0001001010, V, 4},
         {"vredmin.vs", VREDMINVS, MVV, op_V, 0b0001011010, V, 4},
         {"vredand.vs", VREDANDVS, MVV, op_V, 0b0000011010, V, 4},
         {"vredor.vs", VREDORVS, MVV, op_V, 0b0000101010, V, 4},
         {"vredxor.vs", VREDXORVS, MVV, op_V, 0b0000111010, V, 4},
         {"vwredsumu.vs", VWREDSUMUVS, IVV, op_V, 0b1100001000, V, 4},
         {"vwredsum.vs", VWREDSUMVS, IVV, op_V, 0b1100011000, V, 4},
         {"vfredosum.vs", VFREDOSUMVS, FVV, op_V, 0b0000111001, V, 4},
         {"vfredusum.vs", VFREDUSUMVS, FVV, op_V, 0b0000011001, V, 4},
         {"vfredmax.vs", VFREDMAXVS, FVV, op_V, 0b0001111001, V, 4},
         {"vfredmin.vs", VFREDMINVS, FVV, op_V, 0b0001011001, V, 4},
         {"vfwredosum.vs", VFWREDOSUMVS, FVV, op_V, 0b1100111001, V, 4},
         {"vfwredusum.vs", VFWREDUSUMVS, FVV, op_V, 0b1100011001, V, 4},
         {"vmand.mm", VMANDMM, MVV, op_V, 0b0110011010, V, 4},
         {"vmnand.mm", VMNANDMM, MVV, op_V, 0b0111011010, V, 4},
         {"vmandn.mm", VMANDNMM, MVV, op_V, 0b0110001010, V, 4},
         {"vmxor.mm", VMXORMM, MVV, op_V, 0b0110111010, V, 4},
         {"vmor.mm", VMORMM, MVV, op_V, 0b0110101010, V, 4},
         {"vmnor.mm", VMNORMM, MVV, op_V, 0b0111101010, V, 4},
         {"vmorn.mm", VMORNMM, MVV, op_V, 0b0111001010, V, 4},
         {"vmxnor.mm", VMXNORMM, MVV, op_V, 0b0111111010, V, 4},
         {"vcpop.m", VCPOPM, MVV, op_V, 0b0100001010, V, 4, {0b10000}},
         {"vfirst.m", VFIRSTM, MVV, op_V, 0b0100001010, V, 4, {0b10001}},
         {"vmsbf.m", VMSBFM, MVV, op_V, 0b0101001010, V, 4, {0b00001}},
         {"vmsif.m", VMSIFM, MVV, op_V, 0b0101001010, V, 4, {0b00011}},
         {"vmsof.m", VMSOFM, MVV, op_V, 0b0101001010, V, 4, {0b00010}},
         {"viota.m", VIOTAM, MVV, op_V, 0b0101001010, V, 4, {0b10000}},
         {"vid.v", VIDV, MVV, op_V, 0b0101001010, V, 4, {0b10001}},
         {"vmv.x.s", VMVXS, MVV, op_V, 0b0100001010, V, 4, {0b00000}},
         {"vmv.s.x", VMVSX, MVX, op_V, 0b0100001110, V, 4, {0b00000, swap_rs1_rs2}},
         {"vfmv.f.s", VFMVFS, FVV, op_V, 0b0100001001, V, 4, {0b00000}},
         {"vfmv.s.f", VFMVSF, FVF, op_V, 0b0100001101, V, 4, {0b00000, swap_rs1_rs2}},
         {"vslideup.vx", VSLIDEUPVX, IVX, op_V, 0b0011101100, V, 4},
         {"vslideup.vi", VSLIDEUPVI, IVI, op_V, 0b0011101011, V, 4},
         {"vslidedown.vx", VSLIDEDOWNVX, IVX, op_V, 0b0011111100, V, 4},
         {"vslidedown.vi", VSLIDEDOWNVI, IVI, op_V, 0b0011111011, V, 4},
         {"vslide1up.vx", VSLIDE1UPVX, MVX, op_V, 0b0011101110, V, 4},
         {"vfslide1up.vf", VFSLIDE1UPVF, FVF, op_V, 0b0011101101, V, 4},
         {"vslide1down.vx", VSLIDE1DOWNVX, MVX, op_V, 0b0011111110, V, 4},
         {"vfslide1down.vf", VFSLIDE1DOWNVF, FVF, op_V, 0b0011111101, V, 4},
         {"vrgather.vv", VRGATHERVV, IVV, op_V, 0b0011001000, V, 4},
         {"vrgatherei16.vv", VRGATHEREI16VV, IVV, op_V, 0b0011101000, V, 4},
         {"vrgather.vx", VRGATHERVX, IVX, op_V, 0b0011001100, V, 4},
         {"vrgather.vi", VRGATHERVI, IVI, op_V, 0b0011001011, V, 4},
         {"vcompress.vm", VCOMPRESSVM, MVV, op_V, 0b0101111010, V, 4},
         {"vmv1r.v", VMV1RV, IVV, op_V, 0b1001111011, V, 4, {0b00000}}, // Actually IVI, but we just need a custom rs1 value
         {"vmv2r.v", VMV2RV, IVV, op_V, 0b1001111011, V, 4, {0b00001}},
         {"vmv4r.v", VMV4RV, IVV, op_V, 0b1001111011, V, 4, {0b00011}},
         {"vmv8r.v", VMV8RV, IVV, op_V, 0b1001111011, V, 4, {0b00111}},
         {"aes32dsi", AES32DSI, R, op_OP, 0b0010101000, Zknd, 4},
         {"aes32dsmi", AES32DSMI, R, op_OP, 0b0010111000, Zknd, 4},
         {"aes32esi", AES32ESI, R, op_OP, 0b0010001000, Zkne, 4},
         {"aes32esmi", AES32ESMI, R, op_OP, 0b0010011000, Zkne, 4},
         {"aes64ds", AES64DS, R, op_OP, 0b0011101000, Zknd, 4},
         {"aes64dsm", AES64DSM, R, op_OP, 0b0011111000, Zknd, 4},
         {"aes64es", AES64ES, R, op_OP, 0b0011001000, Zkne, 4},
         {"aes64esm", AES64ESM, R, op_OP, 0b0011011000, Zkne, 4},
         {"aes64im", AES64IM, R, op_IMM, 0b0011000001, Zknd, 4, {0b00000}},
         {"aes64ks1i", AES64KS1I, R, op_IMM, 0b0011000001, Zknd_or_Zkne, 4, {0b10000, get_imm_for_rs}},
         {"aes64ks2", AES64KS2, R, op_OP, 0b0111111000, Zknd_or_Zkne, 4},
         {"brev8", BREV8, R, op_IMM, 0b0110100101, Zbkb, 4, {0b00111}},
         {"sha256sig0", SHA256SIG0, R, op_IMM, 0b0001000001, Zknh, 4, {0b00010}},
         {"sha256sig1", SHA256SIG1, R, op_IMM, 0b0001000001, Zknh, 4, {0b00011}},
         {"sha256sum0", SHA256SUM0, R, op_IMM, 0b0001000001, Zknh, 4, {0b00000}},
         {"sha256sum1", SHA256SUM1, R, op_IMM, 0b0001000001, Zknh, 4, {0b00001}},
         {"sha512sig0h", SHA512SIG0H, R, op_OP, 0b0101110000, Zknh, 4},
         {"sha512sig0l", SHA512SIG0L, R, op_OP, 0b0101010000, Zknh, 4},
         {"sha512sig1h", SHA512SIG1H, R, op_OP, 0b0101111000, Zknh, 4},
         {"sha512sig1l", SHA512SIG1L, R, op_OP, 0b0101011000, Zknh, 4},
         {"sha512sum0r", SHA512SUM0R, R, op_OP, 0b0101000000, Zknh, 4},
         {"sha512sum1r", SHA512SUM1R, R, op_OP, 0b0101001000, Zknh, 4},
         {"sha512sig0", SHA512SIG0, R, op_IMM, 0b0001000001, Zknh, 4, {0b00110}},
         {"sha512sig1", SHA512SIG1, R, op_IMM, 0b0001000001, Zknh, 4, {0b00111}},
         {"sha512sum0", SHA512SUM0, R, op_IMM, 0b0001000001, Zknh, 4, {0b00100}},
         {"sha512sum1", SHA512SUM1, R, op_IMM, 0b0001000001, Zknh, 4, {0b00101}},
         {"sm3p0", SM3P0, R, op_IMM, 0b0001000001, Zksh, 4, {0b01000}},
         {"sm3p1", SM3P1, R, op_IMM, 0b0001000001, Zksh, 4, {0b01001}},
         {"sm4ed", SM4ED, R, op_OP, 0b0011000000, Zksed, 4},
         {"sm4ks", SM4KS, R, op_OP, 0b0011010000, Zksed, 4},
         {"xperm8", XPERM8, R, op_OP, 0b0010100100, Zbkx, 4},
         {"xperm4", XPERM4, R, op_OP, 0b0010100010, Zbkx, 4},
         {"vaesdf.vv", VAESDFVV, MVV, op_VE, 0b1010001010, Zvkned, 4, {0b00001}},
         {"vaesdf.vs", VAESDFVS, MVV, op_VE, 0b1010011010, Zvkned, 4, {0b00001}},
         {"vaesdm.vv", VAESDMVV, MVV, op_VE, 0b1010001010, Zvkned, 4, {0b00000}},
         {"vaesdm.vs", VAESDMVS, MVV, op_VE, 0b1010011010, Zvkned, 4, {0b00000}},
         {"vaesef.vv", VAESEFVV, MVV, op_VE, 0b1010001010, Zvkned, 4, {0b00011}},
         {"vaesef.vs", VAESEFVS, MVV, op_VE, 0b1010011010, Zvkned, 4, {0b00011}},
         {"vaesem.vv", VAESEMVV, MVV, op_VE, 0b1010001010, Zvkned, 4, {0b00010}},
         {"vaesem.vs", VAESEMVS, MVV, op_VE, 0b1010011010, Zvkned, 4, {0b00010}},
         {"vaeskf1.vi", VAESKF1VI, MVV, op_VE, 0b1000101010, Zvkned, 4, {get_imm_for_rs}},
         {"vaeskf2.vi", VAESKF2VI, MVV, op_VE, 0b1010101010, Zvkned, 4, {get_imm_for_rs}},
         {"vaesz.vs", VAESZVS, MVV, op_VE, 0b1010011010, Zvkned, 4, {0b00111}},
         {"vandn.vv", VANDNVV, IVV, op_V, 0b00000011000, Zvkb, 4},
         {"vandn.vx", VANDNVX, IVX, op_V, 0b0000011100, Zvkb, 4},
         {"vbrev.v", VBREVV, MVV, op_V, 0b0100101010, Zvbb, 4, {0b01010}},
         {"vbrev8.v", VBREV8V, MVV, op_V, 0b0100101010, Zvkb, 4, {0b01000}},
         {"vclmul.vv", VCLMULVV, MVV, op_V, 0b0011001010, Zvbc, 4},
         {"vclmul.vx", VCLMULVX, MVX, op_V, 0b0011001110, Zvbc, 4},
         {"vclmulh.vv", VCLMULHVV, MVV, op_V, 0b0011011010, Zvbc, 4},
         {"vclmulh.vx", VCLMULHVX, MVX, op_V, 0b0011011110, Zvbc, 4},
         {"vclz.v", VCLZV, MVV, op_V, 0b0100101010, Zvbb, 4, {0b01100}},
         {"vctz.v", VCTZV, MVV, op_V, 0b0100101010, Zvbb, 4, {0b01101}},
         {"vghsh.vv", VGHSHVV, MVV, op_VE, 0b1011001010, Zvkg, 4},
         {"vgmul.vv", VGMULVV, MVV, op_VE, 0b1010001010, Zvkg, 4, {0b10001}},
         {"vrev8.v", VREV8V, MVV, op_V, 0b0100101010, Zvkb, 4, {0b01001}},
         {"vrol.vv", VROLVV, IVV, op_V, 0b0101011000, Zvkb, 4},
         {"vrol.vx", VROLVX, IVX, op_V, 0b0101011100, Zvkb, 4},
         {"vror.vv", VRORVV, IVV, op_V, 0b0101001000, Zvkb, 4},
         {"vror.vx", VRORVX, IVX, op_V, 0b0101001100, Zvkb, 4},
         {"vror.vi", VRORVI, IVI, op_V, 0b0101001011, Zvkb, 4}, // Requires 6th bit of uimm to be in first bit of funct
         {"vsha2ch.vv", VSHA2CHVV, MVV, op_VE, 0b1011101010, Zvknha_or_Zvknhb, 4},
         {"vsha2cl.vv", VSHA2CLVV, MVV, op_VE, 0b1011111010, Zvknha_or_Zvknhb, 4},
         {"vsha2ms.vv", VSHA2MSVV, MVV, op_VE, 0b1011011010, Zvknha_or_Zvknhb, 4},
         {"vsm3c.vi", VSM3CVI, MVV, op_VE, 0b1010111010, Zvksh, 4, {get_imm_for_rs}},
         {"vsm3me.vv", VSM3MEVV, MVV, op_VE, 0b1000001010, Zvksh, 4},
         {"vsm4k.vi", VSM4KVI, MVV, op_VE, 0b1000011010, Zvksed, 4, {get_imm_for_rs}},
         {"vsm4r.vv", VSM4RVV, MVV, op_VE, 0b1010001010, Zvksed, 4, {0b10000}},
         {"vsm4r.vs", VSM4RVS, MVV, op_VE, 0b1010011010, Zvksed, 4, {0b10000}},
         {"vwsll.vv", VWSLLVV, IVV, op_V, 0b1101011000, Zvbb, 4},
         {"vwsll.vx", VWSLLVX, IVX, op_V, 0b1101011100, Zvbb, 4},
         {"vwsll.vi", VWSLLVI, IVI, op_V, 0b1101011011, Zvbb, 4},
         {"fcvt.bf16.s", FCVTBF16S, R, op_FP, 0b0100010000, Zfbfmin, 4, {0b01000, use_frm_for_funct3}},
         {"fcvt.s.bf16", FCVTSBF16, R, op_FP, 0b0100000000, Zfbfmin, 4, {0b00110, use_frm_for_funct3}},
         {"vfncvtbf16.f.f.w", VFNCVTBF16FFW, FVV, op_V, 0b0100101001, Zvfbfmin, 4, {0b11101}},
         {"vfwcvtbf16.f.f.v", VFWCVTBF16FFV, FVV, op_V, 0b0100101001, Zvfbfmin, 4, {0b01101}},
         {"vfwmaccbf16.vv", VFWMACCBF16VV, FVV, op_V, 0b1110111001, Zvfbfwma, 4, {swap_rs1_rs2}},
         {"vfwmaccbf16.vf", VFWMACCBF16VF, FVF, op_V, 0b1110111101, Zvfbfwma, 4, {swap_rs1_rs2}},
         {"th.dcache.call", THDCACHECALL, I, op_CUSTOM_0, 0b000000000001000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.dcache.ciall", THDCACHECIALL, I, op_CUSTOM_0, 0b000000000011000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.dcache.iall", THDCACHEIALL, I, op_CUSTOM_0, 0b000000000010000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.dcache.cpa", THDCACHECPA, I, op_CUSTOM_0, 0b000000101001000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.cipa", THDCACHECIPA, I, op_CUSTOM_0, 0b000000101011000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.ipa", THDCACHEIPA, I, op_CUSTOM_0, 0b000000101010000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.cva", THDCACHECVA, I, op_CUSTOM_0, 0b000000100101000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.civa", THDCACHECIVA, I, op_CUSTOM_0, 0b000000100111000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.iva", THDCACHEIVA, I, op_CUSTOM_0, 0b000000100110000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.csw", THDCACHECSW, I, op_CUSTOM_0, 0b000000100001000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.cisw", THDCACHECISW, I, op_CUSTOM_0, 0b000000100011000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.isw", THDCACHEISW, I, op_CUSTOM_0, 0b000000100010000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.cpal1", THDCACHECPAL1, I, op_CUSTOM_0, 0b000000101000000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.dcache.cval1", THDCACHECVAL1, I, op_CUSTOM_0, 0b000000100100000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.icache.iall", THICACHEIALL, I, op_CUSTOM_0, 0b000000010000000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.icache.ialls", THICACHEIALLS, I, op_CUSTOM_0, 0b000000010001000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.icache.ipa", THICACHEIPA, I, op_CUSTOM_0, 0b000000111000000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.icache.iva", THICACHEIVA, I, op_CUSTOM_0, 0b000000110000000, XTheadCmo, 4, {0b00000, use_funct_for_imm}},
         {"th.l2cache.call", THL2CACHECALL, I, op_CUSTOM_0, 0b000000010101000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.l2cache.ciall", THL2CACHECIALL, I, op_CUSTOM_0, 0b000000010111000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.l2cache.iall", THL2CACHEIALL, I, op_CUSTOM_0, 0b000000010110000, XTheadCmo, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.sfence.vmas", THSFENCEVMAS, R, op_CUSTOM_0, 0b0000010000, XTheadSync, 4, {0b00000}},
         {"th.sync", THSYNC, I, op_CUSTOM_0, 0b000000011000000, XTheadSync, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.sync.s", THSYNCS, I, op_CUSTOM_0, 0b000000011001000, XTheadSync, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.sync.i", THSYNCI, I, op_CUSTOM_0, 0b000000011010000, XTheadSync, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.sync.is", THSYNCIS, I, op_CUSTOM_0, 0b000000011011000, XTheadSync, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.addsl", THADDSL, R, op_CUSTOM_0, 0b0000000001, XTheadBa, 4},
         {"th.srri", THSRRI, I, op_CUSTOM_0, 0b000100000000001, XTheadBb, 4, {use_funct_for_imm}},
         {"th.srriw", THSRRIW, I, op_CUSTOM_0, 0b000101000000001, XTheadBb, 4, {use_funct_for_imm}},
         {"th.ext", THEXT, I, op_CUSTOM_0, 0b010, XTheadBb, 4, {special_handling}},
         {"th.extu", THEXTU, I, op_CUSTOM_0, 0b011, XTheadBb, 4, {special_handling}},
         {"th.ff0", THFF0, I, op_CUSTOM_0, 0b100001000000001, XTheadBb, 4, {use_funct_for_imm}},
         {"th.ff1", THFF1, I, op_CUSTOM_0, 0b100001100000001, XTheadBb, 4, {use_funct_for_imm}},
         {"th.rev", THREV, I, op_CUSTOM_0, 0b100000100000001, XTheadBb, 4, {use_funct_for_imm}},
         {"th.revw", THREVW, I, op_CUSTOM_0, 0b100100000000001, XTheadBb, 4, {use_funct_for_imm}},
         {"th.tstnbz", THTSTNBZ, I, op_CUSTOM_0, 0b100000000000001, XTheadBb, 4, {use_funct_for_imm}},
         {"th.tst", THTST, I, op_CUSTOM_0, 0b100010000000001, XTheadBs, 4, {use_funct_for_imm}},
         {"th.mveqz", THMVEQZ, R, op_CUSTOM_0, 0b0100000001, XTheadCondMov, 4},
         {"th.mvnez", THMVNEZ, R, op_CUSTOM_0, 0b0100001001, XTheadCondMov, 4},
         {"th.lbia", THLBIA, I, op_CUSTOM_0, 0b000110000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lbib", THLBIB, I, op_CUSTOM_0, 0b000010000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lbuia", THLBUIA, I, op_CUSTOM_0, 0b100110000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lbuib", THLBUIB, I, op_CUSTOM_0, 0b100010000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lhia", THLHIA, I, op_CUSTOM_0, 0b001110000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lhib", THLHIB, I, op_CUSTOM_0, 0b001010000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lhuia", THLHUIA, I, op_CUSTOM_0, 0b101110000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lhuib", THLHUIB, I, op_CUSTOM_0, 0b101010000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lwia", THLWIA, I, op_CUSTOM_0, 0b010110000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lwib", THLWIB, I, op_CUSTOM_0, 0b010010000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lwuia", THLWUIA, I, op_CUSTOM_0, 0b110110000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lwuib", THLWUIB, I, op_CUSTOM_0, 0b110010000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.ldia", THLDIA, I, op_CUSTOM_0, 0b011110000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.ldib", THLDIB, I, op_CUSTOM_0, 0b011010000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.sbia", THSBIA, I, op_CUSTOM_0, 0b000110000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.sbib", THSBIB, I, op_CUSTOM_0, 0b000010000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.shia", THSHIA, I, op_CUSTOM_0, 0b001110000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.shib", THSHIB, I, op_CUSTOM_0, 0b001010000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.swia", THSWIA, I, op_CUSTOM_0, 0b010110000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.swib", THSWIB, I, op_CUSTOM_0, 0b010010000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.sdia", THSDIA, I, op_CUSTOM_0, 0b011110000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.sdib", THSDIB, I, op_CUSTOM_0, 0b011010000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lrb", THLRB, R, op_CUSTOM_0, 0b0000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lrbu", THLRBU, R, op_CUSTOM_0, 0b1000000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lrh", THLRH, R, op_CUSTOM_0, 0b0010000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lrhu", THLRHU, R, op_CUSTOM_0, 0b1010000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lrw", THLRW, R, op_CUSTOM_0, 0b0100000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lrwu", THLRWU, R, op_CUSTOM_0, 0b1100000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lrd", THLRD, R, op_CUSTOM_0, 0b0110000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.srb", THSRB, R, op_CUSTOM_0, 0b0000000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.srh", THSRH, R, op_CUSTOM_0, 0b0010000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.srw", THSRW, R, op_CUSTOM_0, 0b0100000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.srd", THSRD, R, op_CUSTOM_0, 0b0110000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lurb", THLURB, R, op_CUSTOM_0, 0b0001000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lurbu", THLURBU, R, op_CUSTOM_0, 0b1001000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lurh", THLURH, R, op_CUSTOM_0, 0b0011000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lurhu", THLURHU, R, op_CUSTOM_0, 0b1011000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lurw", THLURW, R, op_CUSTOM_0, 0b0101000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lurwu", THLURWU, R, op_CUSTOM_0, 0b1101000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.lurd", THLURD, R, op_CUSTOM_0, 0b0111000100, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.surb", THSURB, R, op_CUSTOM_0, 0b0001000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.surh", THSURH, R, op_CUSTOM_0, 0b0011000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.surw", THSURW, R, op_CUSTOM_0, 0b0101000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.surd", THSURD, R, op_CUSTOM_0, 0b0111000101, XTheadMemIdx, 4, {use_funct_for_imm}},
         {"th.ldd", THLDD, R, op_CUSTOM_0, 0b1111100100, XTheadMemPair, 4, {swap_rs1_rs2}},
         {"th.lwd", THLWD, R, op_CUSTOM_0, 0b1110000100, XTheadMemPair, 4, {swap_rs1_rs2}},
         {"th.lwud", THLWUD, R, op_CUSTOM_0, 0b1111000100, XTheadMemPair, 4, {swap_rs1_rs2}},
         {"th.sdd", THSDD, R, op_CUSTOM_0, 0b1111100101, XTheadMemPair, 4, {swap_rs1_rs2}},
         {"th.swd", THSWD, R, op_CUSTOM_0, 0b1110000101, XTheadMemPair, 4, {swap_rs1_rs2}},
         {"th.flrd", THFLRD, R, op_CUSTOM_0, 0b0110000110, XTheadFMemIdx, 4},
         {"th.flrw", THFLRW, R, op_CUSTOM_0, 0b0100000110, XTheadFMemIdx, 4},
         {"th.flurd", THFLURD, R, op_CUSTOM_0, 0b0111000110, XTheadFMemIdx, 4},
         {"th.flurw", THFLURW, R, op_CUSTOM_0, 0b0101000110, XTheadFMemIdx, 4},
         {"th.fsrd", THFSRD, R, op_CUSTOM_0, 0b0110000111, XTheadFMemIdx, 4},
         {"th.fsrw", THFSRW, R, op_CUSTOM_0, 0b0100000111, XTheadFMemIdx, 4},
         {"th.fsurd", THFSURD, R, op_CUSTOM_0, 0b0111000111, XTheadFMemIdx, 4},
         {"th.fsurw", THFSURW, R, op_CUSTOM_0, 0b0101000111, XTheadFMemIdx, 4},
         {"th.mula", THMULA, R, op_CUSTOM_0, 0b0010000001, XTheadMac, 4},
         {"th.mulah", THMULAH, R, op_CUSTOM_0, 0b0010100001, XTheadMac, 4},
         {"th.mulaw", THMULAW, R, op_CUSTOM_0, 0b0010010001, XTheadMac, 4},
         {"th.muls", THMULS, R, op_CUSTOM_0, 0b0010001001, XTheadMac, 4},
         {"th.mulsh", THMULSH, R, op_CUSTOM_0, 0b0010101001, XTheadMac, 4},
         {"th.mulsw", THMULSW, R, op_CUSTOM_0, 0b0010011001, XTheadMac, 4},
         {"th.fmv.x.hw", THFMVXHW, I, op_CUSTOM_0, 0b110000000000001, XTheadFmv, 4, {use_funct_for_imm}},
         {"th.fmv.hw.x", THFMVHWX, I, op_CUSTOM_0, 0b101000000000001, XTheadFmv, 4, {use_funct_for_imm}},
         {"th.ipush", THIPUSH, I, op_CUSTOM_0, 0b000000000100000, XTheadInt, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.ipop", THIPOP, I, op_CUSTOM_0, 0b000000000101000, XTheadInt, 4, {0b00000, use_funct_for_imm | no_rs1}},
         {"th.vmaqa.vv", THVMAQAVV, MVV, op_CUSTOM_0, 0b1000001110, XTheadVdot, 4},
         {"th.vmaqa.vx", THVMAQAVX, MVX, op_CUSTOM_0, 0b1000011110, XTheadVdot, 4},
         {"th.vmaqau.vv", THVMAQAUVV, MVV, op_CUSTOM_0, 0b1000101110, XTheadVdot, 4},
         {"th.vmaqau.vx", THVMAQAUVX, MVX, op_CUSTOM_0, 0b1000111110, XTheadVdot, 4},
         {"th.vmaqasu.vv", THVMAQASUVV, MVV, op_CUSTOM_0, 0b1001001110, XTheadVdot, 4},
         {"th.vmaqasu.vx", THVMAQASUVX, MVX, op_CUSTOM_0, 0b1001011110, XTheadVdot, 4},
         {"th.vmaqaus.vx", THVMAQAUSVX, MVX, op_CUSTOM_0, 0b1001111110, XTheadVdot, 4},
         {"th.vsetvli", THVSETVLI, I, op_V, 0b111, XTheadVector, 4, {special_handling}},
         {"th.vsetvl", THVSETVL, R, op_V, 0b1000000111, XTheadVector, 4},
         {"th.vlb.v", THVLBV, VL, op_LOAD_FP, 0b000100100000000, XTheadVector, 4},
         {"th.vlh.v", THVLHV, VL, op_LOAD_FP, 0b000100100000101, XTheadVector, 4},
         {"th.vlw.v", THVLWV, VL, op_LOAD_FP, 0b000100100000110, XTheadVector, 4},
         {"th.vlbu.v", THVLBUV, VL, op_LOAD_FP, 0b000000100000000, XTheadVector, 4},
         {"th.vlhu.v", THVLHUV, VL, op_LOAD_FP, 0b000000100000101, XTheadVector, 4},
         {"th.vlwu.v", THVLWUV, VL, op_LOAD_FP, 0b000000100000110, XTheadVector, 4},
         {"th.vle.v", THVLEV, VL, op_LOAD_FP, 0b000000100000111, XTheadVector, 4},
         {"th.vsb.v", THVSBV, VS, op_STORE_FP, 0b000000100000000, XTheadVector, 4},
         {"th.vsh.v", THVSHV, VS, op_STORE_FP, 0b000000100000101, XTheadVector, 4},
         {"th.vsw.v", THVSWV, VS, op_STORE_FP, 0b000000100000110, XTheadVector, 4},
         {"th.vse.v", THVSEV, VS, op_STORE_FP, 0b000000100000111, XTheadVector, 4},
         {"th.vlsb.v", THVLSBV, VLS, op_LOAD_FP, 0b0001101000, XTheadVector, 4},
         {"th.vlsh.v", THVLSHV, VLS, op_LOAD_FP, 0b0001101101, XTheadVector, 4},
         {"th.vlsw.v", THVLSWV, VLS, op_LOAD_FP, 0b0001101110, XTheadVector, 4},
         {"th.vlsbu.v", THVLSBUV, VLS, op_LOAD_FP, 0b0000101000, XTheadVector, 4},
         {"th.vlshu.v", THVLSHUV, VLS, op_LOAD_FP, 0b0000101101, XTheadVector, 4},
         {"th.vlswu.v", THVLSWUV, VLS, op_LOAD_FP, 0b0000101110, XTheadVector, 4},
         {"th.vlse.v", THVLSEV, VLS, op_LOAD_FP, 0b0000101111, XTheadVector, 4},
         {"th.vssb.v", THVSSBV, VSS, op_STORE_FP, 0b0000101000, XTheadVector, 4},
         {"th.vssh.v", THVSSHV, VSS, op_STORE_FP, 0b0000101101, XTheadVector, 4},
         {"th.vssw.v", THVSSWV, VSS, op_STORE_FP, 0b0000101110, XTheadVector, 4},
         {"th.vsse.v", THVSSEV, VSS, op_STORE_FP, 0b0000101111, XTheadVector, 4},
         {"th.vlxb.v", THVLXBV, VLX, op_LOAD_FP, 0b0001111000, XTheadVector, 4},
         {"th.vlxh.v", THVLXHV, VLX, op_LOAD_FP, 0b0001111101, XTheadVector, 4},
         {"th.vlxw.v", THVLXWV, VLX, op_LOAD_FP, 0b0001111110, XTheadVector, 4},
         {"th.vlxbu.v", THVLXBUV, VLX, op_LOAD_FP, 0b0000111000, XTheadVector, 4},
         {"th.vlxhu.v", THVLXHUV, VLX, op_LOAD_FP, 0b0000111101, XTheadVector, 4},
         {"th.vlxwu.v", THVLXWUV, VLX, op_LOAD_FP, 0b0000111110, XTheadVector, 4},
         {"th.vlxe.v", THVLXEV, VLX, op_LOAD_FP, 0b0000111111, XTheadVector, 4},
         {"th.vsxb.v", THVSXBV, VSX, op_STORE_FP, 0b0000111000, XTheadVector, 4},
         {"th.vsxh.v", THVSXHV, VSX, op_STORE_FP, 0b0000111101, XTheadVector, 4},
         {"th.vsxw.v", THVSXWV, VSX, op_STORE_FP, 0b0000111110, XTheadVector, 4},
         {"th.vsxe.v", THVSXEV, VSX, op_STORE_FP, 0b0000111111, XTheadVector, 4},
         {"th.vsuxb.v", THVSUXBV, VSX, op_STORE_FP, 0b0001111000, XTheadVector, 4},
         {"th.vsuxh.v", THVSUXHV, VSX, op_STORE_FP, 0b0001111101, XTheadVector, 4},
         {"th.vsuxw.v", THVSUXWV, VSX, op_STORE_FP, 0b0001111110, XTheadVector, 4},
         {"th.vsuxe.v", THVSUXEV, VSX, op_STORE_FP, 0b0001111111, XTheadVector, 4},
         {"th.vlbff.v", THVLBFFV, VL, op_LOAD_FP, 0b000100110000000, XTheadVector, 4},
         {"th.vlhff.v", THVLHFFV, VL, op_LOAD_FP, 0b000100110000101, XTheadVector, 4},
         {"th.vlwff.v", THVLWFFV, VL, op_LOAD_FP, 0b000100110000110, XTheadVector, 4},
         {"th.vlbuff.v", THVLBUFFV, VL, op_LOAD_FP, 0b000000110000000, XTheadVector, 4},
         {"th.vlhuff.v", THVLHUFFV, VL, op_LOAD_FP, 0b000000110000101, XTheadVector, 4},
         {"th.vlwuff.v", THVLWUFFV, VL, op_LOAD_FP, 0b000000110000110, XTheadVector, 4},
         {"th.vleff.v", THVLEFFV, VL, op_LOAD_FP, 0b000000110000111, XTheadVector, 4},
         {"th.vlseg2b.v", THVLSEG2BV, VL, op_LOAD_FP, 0b001100100000000, XTheadVector, 4},
         {"th.vlseg2h.v", THVLSEG2HV, VL, op_LOAD_FP, 0b001100100000101, XTheadVector, 4},
         {"th.vlseg2w.v", THVLSEG2WV, VL, op_LOAD_FP, 0b001100100000110, XTheadVector, 4},
         {"th.vlseg3b.v", THVLSEG3BV, VL, op_LOAD_FP, 0b010100100000000, XTheadVector, 4},
         {"th.vlseg3h.v", THVLSEG3HV, VL, op_LOAD_FP, 0b010100100000101, XTheadVector, 4},
         {"th.vlseg3w.v", THVLSEG3WV, VL, op_LOAD_FP, 0b010100100000110, XTheadVector, 4},
         {"th.vlseg4b.v", THVLSEG4BV, VL, op_LOAD_FP, 0b011100100000000, XTheadVector, 4},
         {"th.vlseg4h.v", THVLSEG4HV, VL, op_LOAD_FP, 0b011100100000101, XTheadVector, 4},
         {"th.vlseg4w.v", THVLSEG4WV, VL, op_LOAD_FP, 0b011100100000110, XTheadVector, 4},
         {"th.vlseg5b.v", THVLSEG5BV, VL, op_LOAD_FP, 0b100100100000000, XTheadVector, 4},
         {"th.vlseg5h.v", THVLSEG5HV, VL, op_LOAD_FP, 0b100100100000101, XTheadVector, 4},
         {"th.vlseg5w.v", THVLSEG5WV, VL, op_LOAD_FP, 0b100100100000110, XTheadVector, 4},
         {"th.vlseg6b.v", THVLSEG6BV, VL, op_LOAD_FP, 0b101100100000000, XTheadVector, 4},
         {"th.vlseg6h.v", THVLSEG6HV, VL, op_LOAD_FP, 0b101100100000101, XTheadVector, 4},
         {"th.vlseg6w.v", THVLSEG6WV, VL, op_LOAD_FP, 0b101100100000110, XTheadVector, 4},
         {"th.vlseg7b.v", THVLSEG7BV, VL, op_LOAD_FP, 0b110100100000000, XTheadVector, 4},
         {"th.vlseg7h.v", THVLSEG7HV, VL, op_LOAD_FP, 0b110100100000101, XTheadVector, 4},
         {"th.vlseg7w.v", THVLSEG7WV, VL, op_LOAD_FP, 0b110100100000110, XTheadVector, 4},
         {"th.vlseg8b.v", THVLSEG8BV, VL, op_LOAD_FP, 0b111100100000000, XTheadVector, 4},
         {"th.vlseg8h.v", THVLSEG8HV, VL, op_LOAD_FP, 0b111100100000101, XTheadVector, 4},
         {"th.vlseg8w.v", THVLSEG8WV, VL, op_LOAD_FP, 0b111100100000110, XTheadVector, 4},
         {"th.vlseg2e.v", THVLSEG2EV, VL, op_LOAD_FP, 0b001000100000111, XTheadVector, 4},
         {"th.vlseg3e.v", THVLSEG3EV, VL, op_LOAD_FP, 0b010000100000111, XTheadVector, 4},
         {"th.vlseg4e.v", THVLSEG4EV, VL, op_LOAD_FP, 0b011000100000111, XTheadVector, 4},
         {"th.vlseg5e.v", THVLSEG5EV, VL, op_LOAD_FP, 0b100000100000111, XTheadVector, 4},
         {"th.vlseg6e.v", THVLSEG6EV, VL, op_LOAD_FP, 0b101000100000111, XTheadVector, 4},
         {"th.vlseg7e.v", THVLSEG7EV, VL, op_LOAD_FP, 0b110000100000111, XTheadVector, 4},
         {"th.vlseg8e.v", THVLSEG8EV, VL, op_LOAD_FP, 0b111000100000111, XTheadVector, 4},
         {"th.vlseg2bu.v", THVLSEG2BUV, VL, op_LOAD_FP, 0b001000100000000, XTheadVector, 4},
         {"th.vlseg2hu.v", THVLSEG2HUV, VL, op_LOAD_FP, 0b001000100000101, XTheadVector, 4},
         {"th.vlseg2wu.v", THVLSEG2WUV, VL, op_LOAD_FP, 0b001000100000110, XTheadVector, 4},
         {"th.vlseg3bu.v", THVLSEG3BUV, VL, op_LOAD_FP, 0b010000100000000, XTheadVector, 4},
         {"th.vlseg3hu.v", THVLSEG3HUV, VL, op_LOAD_FP, 0b010000100000101, XTheadVector, 4},
         {"th.vlseg3wu.v", THVLSEG3WUV, VL, op_LOAD_FP, 0b010000100000110, XTheadVector, 4},
         {"th.vlseg4bu.v", THVLSEG4BUV, VL, op_LOAD_FP, 0b011000100000000, XTheadVector, 4},
         {"th.vlseg4hu.v", THVLSEG4HUV, VL, op_LOAD_FP, 0b011000100000101, XTheadVector, 4},
         {"th.vlseg4wu.v", THVLSEG4WUV, VL, op_LOAD_FP, 0b011000100000110, XTheadVector, 4},
         {"th.vlseg5bu.v", THVLSEG5BUV, VL, op_LOAD_FP, 0b100000100000000, XTheadVector, 4},
         {"th.vlseg5hu.v", THVLSEG5HUV, VL, op_LOAD_FP, 0b100000100000101, XTheadVector, 4},
         {"th.vlseg5wu.v", THVLSEG5WUV, VL, op_LOAD_FP, 0b100000100000110, XTheadVector, 4},
         {"th.vlseg6bu.v", THVLSEG6BUV, VL, op_LOAD_FP, 0b101000100000000, XTheadVector, 4},
         {"th.vlseg6hu.v", THVLSEG6HUV, VL, op_LOAD_FP, 0b101000100000101, XTheadVector, 4},
         {"th.vlseg6wu.v", THVLSEG6WUV, VL, op_LOAD_FP, 0b101000100000110, XTheadVector, 4},
         {"th.vlseg7bu.v", THVLSEG7BUV, VL, op_LOAD_FP, 0b110000100000000, XTheadVector, 4},
         {"th.vlseg7hu.v", THVLSEG7HUV, VL, op_LOAD_FP, 0b110000100000101, XTheadVector, 4},
         {"th.vlseg7wu.v", THVLSEG7WUV, VL, op_LOAD_FP, 0b110000100000110, XTheadVector, 4},
         {"th.vlseg8bu.v", THVLSEG8BUV, VL, op_LOAD_FP, 0b111000100000000, XTheadVector, 4},
         {"th.vlseg8hu.v", THVLSEG8HUV, VL, op_LOAD_FP, 0b111000100000101, XTheadVector, 4},
         {"th.vlseg8wu.v", THVLSEG8WUV, VL, op_LOAD_FP, 0b111000100000110, XTheadVector, 4},
         {"th.vsseg2b.v", THVSSEG2BV, VS, op_STORE_FP, 0b001000100000000, XTheadVector, 4},
         {"th.vsseg2h.v", THVSSEG2HV, VS, op_STORE_FP, 0b001000100000101, XTheadVector, 4},
         {"th.vsseg2w.v", THVSSEG2WV, VS, op_STORE_FP, 0b001000100000110, XTheadVector, 4},
         {"th.vsseg2e.v", THVSSEG2EV, VS, op_STORE_FP, 0b001000100000111, XTheadVector, 4},
         {"th.vsseg3b.v", THVSSEG3BV, VS, op_STORE_FP, 0b010000100000000, XTheadVector, 4},
         {"th.vsseg3h.v", THVSSEG3HV, VS, op_STORE_FP, 0b010000100000101, XTheadVector, 4},
         {"th.vsseg3w.v", THVSSEG3WV, VS, op_STORE_FP, 0b010000100000110, XTheadVector, 4},
         {"th.vsseg3e.v", THVSSEG3EV, VS, op_STORE_FP, 0b010000100000111, XTheadVector, 4},
         {"th.vsseg4b.v", THVSSEG4BV, VS, op_STORE_FP, 0b011000100000000, XTheadVector, 4},
         {"th.vsseg4h.v", THVSSEG4HV, VS, op_STORE_FP, 0b011000100000101, XTheadVector, 4},
         {"th.vsseg4w.v", THVSSEG4WV, VS, op_STORE_FP, 0b011000100000110, XTheadVector, 4},
         {"th.vsseg4e.v", THVSSEG4EV, VS, op_STORE_FP, 0b011000100000111, XTheadVector, 4},
         {"th.vsseg5b.v", THVSSEG5BV, VS, op_STORE_FP, 0b100000100000000, XTheadVector, 4},
         {"th.vsseg5h.v", THVSSEG5HV, VS, op_STORE_FP, 0b100000100000101, XTheadVector, 4},
         {"th.vsseg5w.v", THVSSEG5WV, VS, op_STORE_FP, 0b100000100000110, XTheadVector, 4},
         {"th.vsseg5e.v", THVSSEG5EV, VS, op_STORE_FP, 0b100000100000111, XTheadVector, 4},
         {"th.vsseg6b.v", THVSSEG6BV, VS, op_STORE_FP, 0b101000100000000, XTheadVector, 4},
         {"th.vsseg6h.v", THVSSEG6HV, VS, op_STORE_FP, 0b101000100000101, XTheadVector, 4},
         {"th.vsseg6w.v", THVSSEG6WV, VS, op_STORE_FP, 0b101000100000110, XTheadVector, 4},
         {"th.vsseg6e.v", THVSSEG6EV, VS, op_STORE_FP, 0b101000100000111, XTheadVector, 4},
         {"th.vsseg7b.v", THVSSEG7BV, VS, op_STORE_FP, 0b110000100000000, XTheadVector, 4},
         {"th.vsseg7h.v", THVSSEG7HV, VS, op_STORE_FP, 0b110000100000101, XTheadVector, 4},
         {"th.vsseg7w.v", THVSSEG7WV, VS, op_STORE_FP, 0b110000100000110, XTheadVector, 4},
         {"th.vsseg7e.v", THVSSEG7EV, VS, op_STORE_FP, 0b110000100000111, XTheadVector, 4},
         {"th.vsseg8b.v", THVSSEG8BV, VS, op_STORE_FP, 0b111000100000000, XTheadVector, 4},
         {"th.vsseg8h.v", THVSSEG8HV, VS, op_STORE_FP, 0b111000100000101, XTheadVector, 4},
         {"th.vsseg8w.v", THVSSEG8WV, VS, op_STORE_FP, 0b111000100000110, XTheadVector, 4},
         {"th.vsseg8e.v", THVSSEG8EV, VS, op_STORE_FP, 0b111000100000111, XTheadVector, 4},
         {"th.vlseg2bff.v", THVLSEG2BFFV, VL, op_LOAD_FP, 0b001100110000000, XTheadVector, 4},
         {"th.vlseg2hff.v", THVLSEG2HFFV, VL, op_LOAD_FP, 0b001100110000101, XTheadVector, 4},
         {"th.vlseg2wff.v", THVLSEG2WFFV, VL, op_LOAD_FP, 0b001100110000110, XTheadVector, 4},
         {"th.vlseg3bff.v", THVLSEG3BFFV, VL, op_LOAD_FP, 0b010100110000000, XTheadVector, 4},
         {"th.vlseg3hff.v", THVLSEG3HFFV, VL, op_LOAD_FP, 0b010100110000101, XTheadVector, 4},
         {"th.vlseg3wff.v", THVLSEG3WFFV, VL, op_LOAD_FP, 0b010100110000110, XTheadVector, 4},
         {"th.vlseg4bff.v", THVLSEG4BFFV, VL, op_LOAD_FP, 0b011100110000000, XTheadVector, 4},
         {"th.vlseg4hff.v", THVLSEG4HFFV, VL, op_LOAD_FP, 0b011100110000101, XTheadVector, 4},
         {"th.vlseg4wff.v", THVLSEG4WFFV, VL, op_LOAD_FP, 0b011100110000110, XTheadVector, 4},
         {"th.vlseg5bff.v", THVLSEG5BFFV, VL, op_LOAD_FP, 0b100100110000000, XTheadVector, 4},
         {"th.vlseg5hff.v", THVLSEG5HFFV, VL, op_LOAD_FP, 0b100100110000101, XTheadVector, 4},
         {"th.vlseg5wff.v", THVLSEG5WFFV, VL, op_LOAD_FP, 0b100100110000110, XTheadVector, 4},
         {"th.vlseg6bff.v", THVLSEG6BFFV, VL, op_LOAD_FP, 0b101100110000000, XTheadVector, 4},
         {"th.vlseg6hff.v", THVLSEG6HFFV, VL, op_LOAD_FP, 0b101100110000101, XTheadVector, 4},
         {"th.vlseg6wff.v", THVLSEG6WFFV, VL, op_LOAD_FP, 0b101100110000110, XTheadVector, 4},
         {"th.vlseg7bff.v", THVLSEG7BFFV, VL, op_LOAD_FP, 0b110100110000000, XTheadVector, 4},
         {"th.vlseg7hff.v", THVLSEG7HFFV, VL, op_LOAD_FP, 0b110100110000101, XTheadVector, 4},
         {"th.vlseg7wff.v", THVLSEG7WFFV, VL, op_LOAD_FP, 0b110100110000110, XTheadVector, 4},
         {"th.vlseg8bff.v", THVLSEG8BFFV, VL, op_LOAD_FP, 0b111100110000000, XTheadVector, 4},
         {"th.vlseg8hff.v", THVLSEG8HFFV, VL, op_LOAD_FP, 0b111100110000101, XTheadVector, 4},
         {"th.vlseg8wff.v", THVLSEG8WFFV, VL, op_LOAD_FP, 0b111100110000110, XTheadVector, 4},
         {"th.vlseg2eff.v", THVLSEG2EFFV, VL, op_LOAD_FP, 0b001000110000111, XTheadVector, 4},
         {"th.vlseg3eff.v", THVLSEG3EFFV, VL, op_LOAD_FP, 0b010000110000111, XTheadVector, 4},
         {"th.vlseg4eff.v", THVLSEG4EFFV, VL, op_LOAD_FP, 0b011000110000111, XTheadVector, 4},
         {"th.vlseg5eff.v", THVLSEG5EFFV, VL, op_LOAD_FP, 0b100000110000111, XTheadVector, 4},
         {"th.vlseg6eff.v", THVLSEG6EFFV, VL, op_LOAD_FP, 0b101000110000111, XTheadVector, 4},
         {"th.vlseg7eff.v", THVLSEG7EFFV, VL, op_LOAD_FP, 0b110000110000111, XTheadVector, 4},
         {"th.vlseg8eff.v", THVLSEG8EFFV, VL, op_LOAD_FP, 0b111000110000111, XTheadVector, 4},
         {"th.vlseg2buff.v", THVLSEG2BUFFV, VL, op_LOAD_FP, 0b001000110000000, XTheadVector, 4},
         {"th.vlseg2huff.v", THVLSEG2HUFFV, VL, op_LOAD_FP, 0b001000110000101, XTheadVector, 4},
         {"th.vlseg2wuff.v", THVLSEG2WUFFV, VL, op_LOAD_FP, 0b001000110000110, XTheadVector, 4},
         {"th.vlseg3buff.v", THVLSEG3BUFFV, VL, op_LOAD_FP, 0b010000110000000, XTheadVector, 4},
         {"th.vlseg3huff.v", THVLSEG3HUFFV, VL, op_LOAD_FP, 0b010000110000101, XTheadVector, 4},
         {"th.vlseg3wuff.v", THVLSEG3WUFFV, VL, op_LOAD_FP, 0b010000110000110, XTheadVector, 4},
         {"th.vlseg4buff.v", THVLSEG4BUFFV, VL, op_LOAD_FP, 0b011000110000000, XTheadVector, 4},
         {"th.vlseg4huff.v", THVLSEG4HUFFV, VL, op_LOAD_FP, 0b011000110000101, XTheadVector, 4},
         {"th.vlseg4wuff.v", THVLSEG4WUFFV, VL, op_LOAD_FP, 0b011000110000110, XTheadVector, 4},
         {"th.vlseg5buff.v", THVLSEG5BUFFV, VL, op_LOAD_FP, 0b100000110000000, XTheadVector, 4},
         {"th.vlseg5huff.v", THVLSEG5HUFFV, VL, op_LOAD_FP, 0b100000110000101, XTheadVector, 4},
         {"th.vlseg5wuff.v", THVLSEG5WUFFV, VL, op_LOAD_FP, 0b100000110000110, XTheadVector, 4},
         {"th.vlseg6buff.v", THVLSEG6BUFFV, VL, op_LOAD_FP, 0b101000110000000, XTheadVector, 4},
         {"th.vlseg6huff.v", THVLSEG6HUFFV, VL, op_LOAD_FP, 0b101000110000101, XTheadVector, 4},
         {"th.vlseg6wuff.v", THVLSEG6WUFFV, VL, op_LOAD_FP, 0b101000110000110, XTheadVector, 4},
         {"th.vlseg7buff.v", THVLSEG7BUFFV, VL, op_LOAD_FP, 0b110000110000000, XTheadVector, 4},
         {"th.vlseg7huff.v", THVLSEG7HUFFV, VL, op_LOAD_FP, 0b110000110000101, XTheadVector, 4},
         {"th.vlseg7wuff.v", THVLSEG7WUFFV, VL, op_LOAD_FP, 0b110000110000110, XTheadVector, 4},
         {"th.vlseg8buff.v", THVLSEG8BUFFV, VL, op_LOAD_FP, 0b111000110000000, XTheadVector, 4},
         {"th.vlseg8huff.v", THVLSEG8HUFFV, VL, op_LOAD_FP, 0b111000110000101, XTheadVector, 4},
         {"th.vlseg8wuff.v", THVLSEG8WUFFV, VL, op_LOAD_FP, 0b111000110000110, XTheadVector, 4},
         {"th.vlsseg2b.v", THVLSSEG2BV, VLS, op_LOAD_FP, 0b0011101000, XTheadVector, 4},
         {"th.vlsseg2h.v", THVLSSEG2HV, VLS, op_LOAD_FP, 0b0011101101, XTheadVector, 4},
         {"th.vlsseg2w.v", THVLSSEG2WV, VLS, op_LOAD_FP, 0b0011101110, XTheadVector, 4},
         {"th.vlsseg3b.v", THVLSSEG2BV, VLS, op_LOAD_FP, 0b0101101000, XTheadVector, 4},
         {"th.vlsseg3h.v", THVLSSEG2HV, VLS, op_LOAD_FP, 0b0101101101, XTheadVector, 4},
         {"th.vlsseg3w.v", THVLSSEG2WV, VLS, op_LOAD_FP, 0b0101101110, XTheadVector, 4},
         {"th.vlsseg4b.v", THVLSSEG2BV, VLS, op_LOAD_FP, 0b0111101000, XTheadVector, 4},
         {"th.vlsseg4h.v", THVLSSEG2HV, VLS, op_LOAD_FP, 0b0111101101, XTheadVector, 4},
         {"th.vlsseg4w.v", THVLSSEG2WV, VLS, op_LOAD_FP, 0b0111101110, XTheadVector, 4},
         {"th.vlsseg5b.v", THVLSSEG2BV, VLS, op_LOAD_FP, 0b1001101000, XTheadVector, 4},
         {"th.vlsseg5h.v", THVLSSEG2HV, VLS, op_LOAD_FP, 0b1001101101, XTheadVector, 4},
         {"th.vlsseg5w.v", THVLSSEG2WV, VLS, op_LOAD_FP, 0b1001101110, XTheadVector, 4},
         {"th.vlsseg6b.v", THVLSSEG2BV, VLS, op_LOAD_FP, 0b1011101000, XTheadVector, 4},
         {"th.vlsseg6h.v", THVLSSEG2HV, VLS, op_LOAD_FP, 0b1011101101, XTheadVector, 4},
         {"th.vlsseg6w.v", THVLSSEG2WV, VLS, op_LOAD_FP, 0b1011101110, XTheadVector, 4},
         {"th.vlsseg7b.v", THVLSSEG2BV, VLS, op_LOAD_FP, 0b1101101000, XTheadVector, 4},
         {"th.vlsseg7h.v", THVLSSEG2HV, VLS, op_LOAD_FP, 0b1101101101, XTheadVector, 4},
         {"th.vlsseg7w.v", THVLSSEG2WV, VLS, op_LOAD_FP, 0b1101101110, XTheadVector, 4},
         {"th.vlsseg8b.v", THVLSSEG2BV, VLS, op_LOAD_FP, 0b1111101000, XTheadVector, 4},
         {"th.vlsseg8h.v", THVLSSEG2HV, VLS, op_LOAD_FP, 0b1111101101, XTheadVector, 4},
         {"th.vlsseg8w.v", THVLSSEG2WV, VLS, op_LOAD_FP, 0b1111101110, XTheadVector, 4},
         {"th.vlsseg2e.v", THVLSSEG2EV, VLS, op_LOAD_FP, 0b0010101111, XTheadVector, 4},
         {"th.vlsseg3e.v", THVLSSEG3EV, VLS, op_LOAD_FP, 0b0100101111, XTheadVector, 4},
         {"th.vlsseg4e.v", THVLSSEG4EV, VLS, op_LOAD_FP, 0b0110101111, XTheadVector, 4},
         {"th.vlsseg5e.v", THVLSSEG5EV, VLS, op_LOAD_FP, 0b1000101111, XTheadVector, 4},
         {"th.vlsseg6e.v", THVLSSEG6EV, VLS, op_LOAD_FP, 0b1010101111, XTheadVector, 4},
         {"th.vlsseg7e.v", THVLSSEG7EV, VLS, op_LOAD_FP, 0b1100101111, XTheadVector, 4},
         {"th.vlsseg8e.v", THVLSSEG8EV, VLS, op_LOAD_FP, 0b1110101111, XTheadVector, 4},
         {"th.vlsseg2bu.v", THVLSSEG2BUV, VLS, op_LOAD_FP, 0b0010101000, XTheadVector, 4},
         {"th.vlsseg2hu.v", THVLSSEG2HUV, VLS, op_LOAD_FP, 0b0010101101, XTheadVector, 4},
         {"th.vlsseg2wu.v", THVLSSEG2WUV, VLS, op_LOAD_FP, 0b0010101110, XTheadVector, 4},
         {"th.vlsseg3bu.v", THVLSSEG2BUV, VLS, op_LOAD_FP, 0b0100101000, XTheadVector, 4},
         {"th.vlsseg3hu.v", THVLSSEG2HUV, VLS, op_LOAD_FP, 0b0100101101, XTheadVector, 4},
         {"th.vlsseg3wu.v", THVLSSEG2WUV, VLS, op_LOAD_FP, 0b0100101110, XTheadVector, 4},
         {"th.vlsseg4bu.v", THVLSSEG2BUV, VLS, op_LOAD_FP, 0b0110101000, XTheadVector, 4},
         {"th.vlsseg4hu.v", THVLSSEG2HUV, VLS, op_LOAD_FP, 0b0110101101, XTheadVector, 4},
         {"th.vlsseg4wu.v", THVLSSEG2WUV, VLS, op_LOAD_FP, 0b0110101110, XTheadVector, 4},
         {"th.vlsseg5bu.v", THVLSSEG2BUV, VLS, op_LOAD_FP, 0b1000101000, XTheadVector, 4},
         {"th.vlsseg5hu.v", THVLSSEG2HUV, VLS, op_LOAD_FP, 0b1000101101, XTheadVector, 4},
         {"th.vlsseg5wu.v", THVLSSEG2WUV, VLS, op_LOAD_FP, 0b1000101110, XTheadVector, 4},
         {"th.vlsseg6bu.v", THVLSSEG2BUV, VLS, op_LOAD_FP, 0b1010101000, XTheadVector, 4},
         {"th.vlsseg6hu.v", THVLSSEG2HUV, VLS, op_LOAD_FP, 0b1010101101, XTheadVector, 4},
         {"th.vlsseg6wu.v", THVLSSEG2WUV, VLS, op_LOAD_FP, 0b1010101110, XTheadVector, 4},
         {"th.vlsseg7bu.v", THVLSSEG2BUV, VLS, op_LOAD_FP, 0b1100101000, XTheadVector, 4},
         {"th.vlsseg7hu.v", THVLSSEG2HUV, VLS, op_LOAD_FP, 0b1100101101, XTheadVector, 4},
         {"th.vlsseg7wu.v", THVLSSEG2WUV, VLS, op_LOAD_FP, 0b1100101110, XTheadVector, 4},
         {"th.vlsseg8bu.v", THVLSSEG2BUV, VLS, op_LOAD_FP, 0b1110101000, XTheadVector, 4},
         {"th.vlsseg8hu.v", THVLSSEG2HUV, VLS, op_LOAD_FP, 0b1110101101, XTheadVector, 4},
         {"th.vlsseg8wu.v", THVLSSEG2WUV, VLS, op_LOAD_FP, 0b1110101110, XTheadVector, 4},
         {"th.vssseg2b.v", THVSSSEG2BV, VSS, op_STORE_FP, 0b0010101000, XTheadVector, 4},
         {"th.vssseg2h.v", THVSSSEG2HV, VSS, op_STORE_FP, 0b0010101101, XTheadVector, 4},
         {"th.vssseg2w.v", THVSSSEG2WV, VSS, op_STORE_FP, 0b0010101110, XTheadVector, 4},
         {"th.vssseg2e.v", THVSSSEG2EV, VSS, op_STORE_FP, 0b0010101111, XTheadVector, 4},
         {"th.vssseg3b.v", THVSSSEG3BV, VSS, op_STORE_FP, 0b0100101000, XTheadVector, 4},
         {"th.vssseg3h.v", THVSSSEG3HV, VSS, op_STORE_FP, 0b0100101101, XTheadVector, 4},
         {"th.vssseg3w.v", THVSSSEG3WV, VSS, op_STORE_FP, 0b0100101110, XTheadVector, 4},
         {"th.vssseg3e.v", THVSSSEG3EV, VSS, op_STORE_FP, 0b0100101111, XTheadVector, 4},
         {"th.vssseg4b.v", THVSSSEG4BV, VSS, op_STORE_FP, 0b0110101000, XTheadVector, 4},
         {"th.vssseg4h.v", THVSSSEG4HV, VSS, op_STORE_FP, 0b0110101101, XTheadVector, 4},
         {"th.vssseg4w.v", THVSSSEG4WV, VSS, op_STORE_FP, 0b0110101110, XTheadVector, 4},
         {"th.vssseg4e.v", THVSSSEG4EV, VSS, op_STORE_FP, 0b0110101111, XTheadVector, 4},
         {"th.vssseg5b.v", THVSSSEG5BV, VSS, op_STORE_FP, 0b1000101000, XTheadVector, 4},
         {"th.vssseg5h.v", THVSSSEG5HV, VSS, op_STORE_FP, 0b1000101101, XTheadVector, 4},
         {"th.vssseg5w.v", THVSSSEG5WV, VSS, op_STORE_FP, 0b1000101110, XTheadVector, 4},
         {"th.vssseg5e.v", THVSSSEG5EV, VSS, op_STORE_FP, 0b1000101111, XTheadVector, 4},
         {"th.vssseg6b.v", THVSSSEG6BV, VSS, op_STORE_FP, 0b1010101000, XTheadVector, 4},
         {"th.vssseg6h.v", THVSSSEG6HV, VSS, op_STORE_FP, 0b1010101101, XTheadVector, 4},
         {"th.vssseg6w.v", THVSSSEG6WV, VSS, op_STORE_FP, 0b1010101110, XTheadVector, 4},
         {"th.vssseg6e.v", THVSSSEG6EV, VSS, op_STORE_FP, 0b1010101111, XTheadVector, 4},
         {"th.vssseg7b.v", THVSSSEG7BV, VSS, op_STORE_FP, 0b1100101000, XTheadVector, 4},
         {"th.vssseg7h.v", THVSSSEG7HV, VSS, op_STORE_FP, 0b1100101101, XTheadVector, 4},
         {"th.vssseg7w.v", THVSSSEG7WV, VSS, op_STORE_FP, 0b1100101110, XTheadVector, 4},
         {"th.vssseg7e.v", THVSSSEG7EV, VSS, op_STORE_FP, 0b1100101111, XTheadVector, 4},
         {"th.vssseg8b.v", THVSSSEG8BV, VSS, op_STORE_FP, 0b1110101000, XTheadVector, 4},
         {"th.vssseg8h.v", THVSSSEG8HV, VSS, op_STORE_FP, 0b1110101101, XTheadVector, 4},
         {"th.vssseg8w.v", THVSSSEG8WV, VSS, op_STORE_FP, 0b1110101110, XTheadVector, 4},
         {"th.vssseg8e.v", THVSSSEG8EV, VSS, op_STORE_FP, 0b1110101111, XTheadVector, 4},
         {"th.vlxseg2b.v", THVLXSEG2BV, VLX, op_LOAD_FP, 0b0011111000, XTheadVector, 4},
         {"th.vlxseg2h.v", THVLXSEG2HV, VLX, op_LOAD_FP, 0b0011111101, XTheadVector, 4},
         {"th.vlxseg2w.v", THVLXSEG2WV, VLX, op_LOAD_FP, 0b0011111110, XTheadVector, 4},
         {"th.vlxseg3b.v", THVLXSEG3BV, VLX, op_LOAD_FP, 0b0101111000, XTheadVector, 4},
         {"th.vlxseg3h.v", THVLXSEG3HV, VLX, op_LOAD_FP, 0b0101111101, XTheadVector, 4},
         {"th.vlxseg3w.v", THVLXSEG3WV, VLX, op_LOAD_FP, 0b0101111110, XTheadVector, 4},
         {"th.vlxseg4b.v", THVLXSEG4BV, VLX, op_LOAD_FP, 0b0111111000, XTheadVector, 4},
         {"th.vlxseg4h.v", THVLXSEG4HV, VLX, op_LOAD_FP, 0b0111111101, XTheadVector, 4},
         {"th.vlxseg4w.v", THVLXSEG4WV, VLX, op_LOAD_FP, 0b0111111110, XTheadVector, 4},
         {"th.vlxseg5b.v", THVLXSEG5BV, VLX, op_LOAD_FP, 0b1001111000, XTheadVector, 4},
         {"th.vlxseg5h.v", THVLXSEG5HV, VLX, op_LOAD_FP, 0b1001111101, XTheadVector, 4},
         {"th.vlxseg5w.v", THVLXSEG5WV, VLX, op_LOAD_FP, 0b1001111110, XTheadVector, 4},
         {"th.vlxseg6b.v", THVLXSEG6BV, VLX, op_LOAD_FP, 0b1011111000, XTheadVector, 4},
         {"th.vlxseg6h.v", THVLXSEG6HV, VLX, op_LOAD_FP, 0b1011111101, XTheadVector, 4},
         {"th.vlxseg6w.v", THVLXSEG6WV, VLX, op_LOAD_FP, 0b1011111110, XTheadVector, 4},
         {"th.vlxseg7b.v", THVLXSEG7BV, VLX, op_LOAD_FP, 0b1101111000, XTheadVector, 4},
         {"th.vlxseg7h.v", THVLXSEG7HV, VLX, op_LOAD_FP, 0b1101111101, XTheadVector, 4},
         {"th.vlxseg7w.v", THVLXSEG7WV, VLX, op_LOAD_FP, 0b1101111110, XTheadVector, 4},
         {"th.vlxseg8b.v", THVLXSEG8BV, VLX, op_LOAD_FP, 0b1111111000, XTheadVector, 4},
         {"th.vlxseg8h.v", THVLXSEG8HV, VLX, op_LOAD_FP, 0b1111111101, XTheadVector, 4},
         {"th.vlxseg8w.v", THVLXSEG8WV, VLX, op_LOAD_FP, 0b1111111110, XTheadVector, 4},
         {"th.vlxseg2e.v", THVLXSEG2EV, VLX, op_LOAD_FP, 0b0010111111, XTheadVector, 4},
         {"th.vlxseg3e.v", THVLXSEG3EV, VLX, op_LOAD_FP, 0b0100111111, XTheadVector, 4},
         {"th.vlxseg4e.v", THVLXSEG4EV, VLX, op_LOAD_FP, 0b0110111111, XTheadVector, 4},
         {"th.vlxseg5e.v", THVLXSEG5EV, VLX, op_LOAD_FP, 0b1000111111, XTheadVector, 4},
         {"th.vlxseg6e.v", THVLXSEG6EV, VLX, op_LOAD_FP, 0b1010111111, XTheadVector, 4},
         {"th.vlxseg7e.v", THVLXSEG7EV, VLX, op_LOAD_FP, 0b1100111111, XTheadVector, 4},
         {"th.vlxseg8e.v", THVLXSEG8EV, VLX, op_LOAD_FP, 0b1110111111, XTheadVector, 4},
         {"th.vlxseg2bu.v", THVLXSEG2BUV, VLX, op_LOAD_FP, 0b0010111000, XTheadVector, 4},
         {"th.vlxseg2hu.v", THVLXSEG2HUV, VLX, op_LOAD_FP, 0b0010111101, XTheadVector, 4},
         {"th.vlxseg2wu.v", THVLXSEG2WUV, VLX, op_LOAD_FP, 0b0010111110, XTheadVector, 4},
         {"th.vlxseg3bu.v", THVLXSEG3BUV, VLX, op_LOAD_FP, 0b0100111000, XTheadVector, 4},
         {"th.vlxseg3hu.v", THVLXSEG3HUV, VLX, op_LOAD_FP, 0b0100111101, XTheadVector, 4},
         {"th.vlxseg3wu.v", THVLXSEG3WUV, VLX, op_LOAD_FP, 0b0100111110, XTheadVector, 4},
         {"th.vlxseg4bu.v", THVLXSEG4BUV, VLX, op_LOAD_FP, 0b0110111000, XTheadVector, 4},
         {"th.vlxseg4hu.v", THVLXSEG4HUV, VLX, op_LOAD_FP, 0b0110111101, XTheadVector, 4},
         {"th.vlxseg4wu.v", THVLXSEG4WUV, VLX, op_LOAD_FP, 0b0110111110, XTheadVector, 4},
         {"th.vlxseg5bu.v", THVLXSEG5BUV, VLX, op_LOAD_FP, 0b1000111000, XTheadVector, 4},
         {"th.vlxseg5hu.v", THVLXSEG5HUV, VLX, op_LOAD_FP, 0b1000111101, XTheadVector, 4},
         {"th.vlxseg5wu.v", THVLXSEG5WUV, VLX, op_LOAD_FP, 0b1000111110, XTheadVector, 4},
         {"th.vlxseg6bu.v", THVLXSEG6BUV, VLX, op_LOAD_FP, 0b1010111000, XTheadVector, 4},
         {"th.vlxseg6hu.v", THVLXSEG6HUV, VLX, op_LOAD_FP, 0b1010111101, XTheadVector, 4},
         {"th.vlxseg6wu.v", THVLXSEG6WUV, VLX, op_LOAD_FP, 0b1010111110, XTheadVector, 4},
         {"th.vlxseg7bu.v", THVLXSEG7BUV, VLX, op_LOAD_FP, 0b1100111000, XTheadVector, 4},
         {"th.vlxseg7hu.v", THVLXSEG7HUV, VLX, op_LOAD_FP, 0b1100111101, XTheadVector, 4},
         {"th.vlxseg7wu.v", THVLXSEG7WUV, VLX, op_LOAD_FP, 0b1100111110, XTheadVector, 4},
         {"th.vlxseg8bu.v", THVLXSEG8BUV, VLX, op_LOAD_FP, 0b1110111000, XTheadVector, 4},
         {"th.vlxseg8hu.v", THVLXSEG8HUV, VLX, op_LOAD_FP, 0b1110111101, XTheadVector, 4},
         {"th.vlxseg8wu.v", THVLXSEG8WUV, VLX, op_LOAD_FP, 0b1110111110, XTheadVector, 4},
         {"th.vsxseg2b.v", THVSXSEG2BV, VSX, op_STORE_FP, 0b0010111000, XTheadVector, 4},
         {"th.vsxseg2h.v", THVSXSEG2HV, VSX, op_STORE_FP, 0b0010111101, XTheadVector, 4},
         {"th.vsxseg2w.v", THVSXSEG2WV, VSX, op_STORE_FP, 0b0010111110, XTheadVector, 4},
         {"th.vsxseg2e.v", THVSXSEG2EV, VSX, op_STORE_FP, 0b0010111111, XTheadVector, 4},
         {"th.vsxseg3b.v", THVSXSEG3BV, VSX, op_STORE_FP, 0b0100111000, XTheadVector, 4},
         {"th.vsxseg3h.v", THVSXSEG3HV, VSX, op_STORE_FP, 0b0100111101, XTheadVector, 4},
         {"th.vsxseg3w.v", THVSXSEG3WV, VSX, op_STORE_FP, 0b0100111110, XTheadVector, 4},
         {"th.vsxseg3e.v", THVSXSEG3EV, VSX, op_STORE_FP, 0b0100111111, XTheadVector, 4},
         {"th.vsxseg4b.v", THVSXSEG4BV, VSX, op_STORE_FP, 0b0110111000, XTheadVector, 4},
         {"th.vsxseg4h.v", THVSXSEG4HV, VSX, op_STORE_FP, 0b0110111101, XTheadVector, 4},
         {"th.vsxseg4w.v", THVSXSEG4WV, VSX, op_STORE_FP, 0b0110111110, XTheadVector, 4},
         {"th.vsxseg4e.v", THVSXSEG4EV, VSX, op_STORE_FP, 0b0110111111, XTheadVector, 4},
         {"th.vsxseg5b.v", THVSXSEG5BV, VSX, op_STORE_FP, 0b1000111000, XTheadVector, 4},
         {"th.vsxseg5h.v", THVSXSEG5HV, VSX, op_STORE_FP, 0b1000111101, XTheadVector, 4},
         {"th.vsxseg5w.v", THVSXSEG5WV, VSX, op_STORE_FP, 0b1000111110, XTheadVector, 4},
         {"th.vsxseg5e.v", THVSXSEG5EV, VSX, op_STORE_FP, 0b1000111111, XTheadVector, 4},
         {"th.vsxseg6b.v", THVSXSEG6BV, VSX, op_STORE_FP, 0b1010111000, XTheadVector, 4},
         {"th.vsxseg6h.v", THVSXSEG6HV, VSX, op_STORE_FP, 0b1010111101, XTheadVector, 4},
         {"th.vsxseg6w.v", THVSXSEG6WV, VSX, op_STORE_FP, 0b1010111110, XTheadVector, 4},
         {"th.vsxseg6e.v", THVSXSEG6EV, VSX, op_STORE_FP, 0b1010111111, XTheadVector, 4},
         {"th.vsxseg7b.v", THVSXSEG7BV, VSX, op_STORE_FP, 0b1100111000, XTheadVector, 4},
         {"th.vsxseg7h.v", THVSXSEG7HV, VSX, op_STORE_FP, 0b1100111101, XTheadVector, 4},
         {"th.vsxseg7w.v", THVSXSEG7WV, VSX, op_STORE_FP, 0b1100111110, XTheadVector, 4},
         {"th.vsxseg7e.v", THVSXSEG7EV, VSX, op_STORE_FP, 0b1100111111, XTheadVector, 4},
         {"th.vsxseg8b.v", THVSXSEG8BV, VSX, op_STORE_FP, 0b1110111000, XTheadVector, 4},
         {"th.vsxseg8h.v", THVSXSEG8HV, VSX, op_STORE_FP, 0b1110111101, XTheadVector, 4},
         {"th.vsxseg8w.v", THVSXSEG8WV, VSX, op_STORE_FP, 0b1110111110, XTheadVector, 4},
         {"th.vsxseg8e.v", THVSXSEG8EV, VSX, op_STORE_FP, 0b1110111111, XTheadVector, 4},
         {"th.vamoswapw.v", THVAMOSWAPWV, IVX, op_AMO, 0b0000111110, XTheadZvamo, 4},
         {"th.vamoswapd.v", THVAMOSWAPDV, IVX, op_AMO, 0b0000111111, XTheadZvamo, 4},
         {"th.vamoaddw.v", THVAMOADDWV, IVX, op_AMO, 0b0000011110, XTheadZvamo, 4},
         {"th.vamoaddd.v", THVAMOADDDV, IVX, op_AMO, 0b0000011111, XTheadZvamo, 4},
         {"th.vamoxorw.v", THVAMOXORWV, IVX, op_AMO, 0b0010011110, XTheadZvamo, 4},
         {"th.vamoxord.v", THVAMOXORDV, IVX, op_AMO, 0b0010011111, XTheadZvamo, 4},
         {"th.vamoandw.v", THVAMOANDWV, IVX, op_AMO, 0b0110011110, XTheadZvamo, 4},
         {"th.vamoandd.v", THVAMOANDDV, IVX, op_AMO, 0b0110011111, XTheadZvamo, 4},
         {"th.vamoorw.v", THVAMOORWV, IVX, op_AMO, 0b0100011110, XTheadZvamo, 4},
         {"th.vamoord.v", THVAMOORDV, IVX, op_AMO, 0b0100011111, XTheadZvamo, 4},
         {"th.vamominw.v", THVAMOMINWV, IVX, op_AMO, 0b1000011110, XTheadZvamo, 4},
         {"th.vamomind.v", THVAMOMINDV, IVX, op_AMO, 0b1000011111, XTheadZvamo, 4},
         {"th.vamomaxw.v", THVAMOMAXWV, IVX, op_AMO, 0b1010011110, XTheadZvamo, 4},
         {"th.vamomaxd.v", THVAMOMAXDV, IVX, op_AMO, 0b1010011111, XTheadZvamo, 4},
         {"th.vamominuw.v", THVAMOMINUWV, IVX, op_AMO, 0b1100011110, XTheadZvamo, 4},
         {"th.vamominud.v", THVAMOMINUDV, IVX, op_AMO, 0b1100011111, XTheadZvamo, 4},
         {"th.vamomaxuw.v", THVAMOMAXUWV, IVX, op_AMO, 0b1110011110, XTheadZvamo, 4},
         {"th.vamomaxud.v", THVAMOMAXUDV, IVX, op_AMO, 0b1110011111, XTheadZvamo, 4},
         {"th.vadd.vv", THVADDVV, IVV, op_V, 0b0000001000, XTheadVector, 4},
         {"th.vadd.vx", THVADDVX, IVX, op_V, 0b0000001100, XTheadVector, 4},
         {"th.vadd.vi", THVADDVI, IVI, op_V, 0b0000001011, XTheadVector, 4},
         {"th.vsub.vv", THVSUBVV, IVV, op_V, 0b0000101000, XTheadVector, 4},
         {"th.vsub.vx", THVSUBVX, IVX, op_V, 0b0000101100, XTheadVector, 4},
         {"th.vrsub.vx", THVRSUBVX, IVX, op_V, 0b0000111100, XTheadVector, 4},
         {"th.vrsub.vi", THVRSUBVI, IVI, op_V, 0b0000111011, XTheadVector, 4},
         {"th.vwaddu.vv", THVWADDUVV, MVV, op_V, 0b1100001010, XTheadVector, 4},
         {"th.vwaddu.vx", THVWADDUVX, MVX, op_V, 0b1100001110, XTheadVector, 4},
         {"th.vwsubu.vv", THVWSUBUVV, MVV, op_V, 0b1100101010, XTheadVector, 4},
         {"th.vwsubu.vx", THVWSUBUVX, MVX, op_V, 0b1100101110, XTheadVector, 4},
         {"th.vwadd.vv", THVWADDVV, MVV, op_V, 0b1100011010, XTheadVector, 4},
         {"th.vwadd.vx", THVWADDVX, MVX, op_V, 0b1100011110, XTheadVector, 4},
         {"th.vwsub.vv", THVWSUBVV, MVV, op_V, 0b1100111010, XTheadVector, 4},
         {"th.vwsub.vx", THVWSUBVX, MVX, op_V, 0b1100111110, XTheadVector, 4},
         {"th.vwaddu.wv", THVWADDUWV, MVV, op_V, 0b1101001010, XTheadVector, 4},
         {"th.vwaddu.wx", THVWADDUWX, MVX, op_V, 0b1101001110, XTheadVector, 4},
         {"th.vwsubu.wv", THVWSUBUWV, MVV, op_V, 0b1101101010, XTheadVector, 4},
         {"th.vwsubu.wx", THVWSUBUWX, MVX, op_V, 0b1101101110, XTheadVector, 4},
         {"th.vwadd.wv", THVWADDWV, MVV, op_V, 0b1101011010, XTheadVector, 4},
         {"th.vwadd.wx", THVWADDWX, MVX, op_V, 0b1101011110, XTheadVector, 4},
         {"th.vwsub.wv", THVWSUBWV, MVV, op_V, 0b1101111010, XTheadVector, 4},
         {"th.vwsub.wx", THVWSUBWX, MVX, op_V, 0b1101111110, XTheadVector, 4},
         {"th.vadc.vvm", THVADCVVM, IVV, op_V, 0b0100001000, XTheadVector, 4},
         {"th.vadc.vxm", THVADCVXM, IVX, op_V, 0b0100001100, XTheadVector, 4},
         {"th.vadc.vim", THVADCVIM, IVI, op_V, 0b0100001011, XTheadVector, 4},
         {"th.vmadc.vvm", THVMADCVVM, IVV, op_V, 0b0100011000, XTheadVector, 4},
         {"th.vmadc.vxm", THVMADCVXM, IVX, op_V, 0b0100011100, XTheadVector, 4},
         {"th.vmadc.vim", THVMADCVIM, IVI, op_V, 0b0100011011, XTheadVector, 4},
         {"th.vsbc.vvm", THVSBCVVM, IVV, op_V, 0b0100101000, XTheadVector, 4},
         {"th.vsbc.vxm", THVSBCVXM, IVX, op_V, 0b0100101100, XTheadVector, 4},
         {"th.vmsbc.vvm", THVMSBCVVM, IVV, op_V, 0b0100111000, XTheadVector, 4},
         {"th.vmsbc.vxm", THVMSBCVXM, IVX, op_V, 0b0100111100, XTheadVector, 4},
         {"th.vand.vv", THVANDVV, IVV, op_V, 0b0010011000, XTheadVector, 4},
         {"th.vand.vx", THVANDVX, IVX, op_V, 0b0010011100, XTheadVector, 4},
         {"th.vand.vi", THVANDVI, IVI, op_V, 0b0010011011, XTheadVector, 4},
         {"th.vor.vv", THVORVV, IVV, op_V, 0b0010101000, XTheadVector, 4},
         {"th.vor.vx", THVORVX, IVX, op_V, 0b0010101100, XTheadVector, 4},
         {"th.vor.vi", THVORVI, IVI, op_V, 0b0010101011, XTheadVector, 4},
         {"th.vxor.vv", THVXORVV, IVV, op_V, 0b0010111000, XTheadVector, 4},
         {"th.vxor.vx", THVXORVX, IVX, op_V, 0b0010111100, XTheadVector, 4},
         {"th.vxor.vi", THVXORVI, IVI, op_V, 0b0010111011, XTheadVector, 4},
         {"th.vsll.vv", THVSLLVV, IVV, op_V, 0b1001011000, XTheadVector, 4},
         {"th.vsll.vx", THVSLLVX, IVX, op_V, 0b1001011100, XTheadVector, 4},
         {"th.vsll.vi", THVSLLVI, IVI, op_V, 0b1001011011, XTheadVector, 4},
         {"th.vsrl.vv", THVSRLVV, IVV, op_V, 0b1010001000, XTheadVector, 4},
         {"th.vsrl.vx", THVSRLVX, IVX, op_V, 0b1010001100, XTheadVector, 4},
         {"th.vsrl.vi", THVSRLVI, IVI, op_V, 0b1010001011, XTheadVector, 4},
         {"th.vsra.vv", THVSRAVV, IVV, op_V, 0b1010011000, XTheadVector, 4},
         {"th.vsra.vx", THVSRAVX, IVX, op_V, 0b1010011100, XTheadVector, 4},
         {"th.vsra.vi", THVSRAVI, IVI, op_V, 0b1010011011, XTheadVector, 4},
         {"th.vnsrl.vv", THVNSRLVV, IVV, op_V, 0b1011001000, XTheadVector, 4},
         {"th.vnsrl.vx", THVNSRLVX, IVX, op_V, 0b1011001100, XTheadVector, 4},
         {"th.vnsrl.vi", THVNSRLVI, IVI, op_V, 0b1011001011, XTheadVector, 4},
         {"th.vnsra.vv", THVNSRAVV, IVV, op_V, 0b1011011000, XTheadVector, 4},
         {"th.vnsra.vx", THVNSRAVX, IVX, op_V, 0b1011011100, XTheadVector, 4},
         {"th.vnsra.vi", THVNSRAVI, IVI, op_V, 0b1011011011, XTheadVector, 4},
         {"th.vmseq.vv", THVMSEQVV, IVV, op_V, 0b0110001000, XTheadVector, 4},
         {"th.vmseq.vx", THVMSEQVX, IVX, op_V, 0b0110001100, XTheadVector, 4},
         {"th.vmseq.vi", THVMSEQVI, IVI, op_V, 0b0110001011, XTheadVector, 4},
         {"th.vmsne.vv", THVMSNEVV, IVV, op_V, 0b0110011000, XTheadVector, 4},
         {"th.vmsne.vx", THVMSNEVX, IVX, op_V, 0b0110011100, XTheadVector, 4},
         {"th.vmsne.vi", THVMSNEVI, IVI, op_V, 0b0110011011, XTheadVector, 4},
         {"th.vmsltu.vv", THVMSLTUVV, IVV, op_V, 0b0110101000, XTheadVector, 4},
         {"th.vmsltu.vx", THVMSLTUVX, IVX, op_V, 0b0110101100, XTheadVector, 4},
         {"th.vmslt.vv", THVMSLTVV, IVV, op_V, 0b0110111000, XTheadVector, 4},
         {"th.vmslt.vx", THVMSLTVX, IVX, op_V, 0b0110111100, XTheadVector, 4},
         {"th.vmsleu.vv", THVMSLEUVV, IVV, op_V, 0b0111001000, XTheadVector, 4},
         {"th.vmsleu.vx", THVMSLEUVX, IVX, op_V, 0b0111001100, XTheadVector, 4},
         {"th.vmsleu.vi", THVMSLEUVI, IVI, op_V, 0b0111001011, XTheadVector, 4},
         {"th.vmsle.vv", THVMSLEVV, IVV, op_V, 0b0111011000, XTheadVector, 4},
         {"th.vmsle.vx", THVMSLEVX, IVX, op_V, 0b0111011100, XTheadVector, 4},
         {"th.vmsle.vi", THVMSLEVI, IVI, op_V, 0b0111011011, XTheadVector, 4},
         {"th.vmsgtu.vx", THVMSGTUVX, IVX, op_V, 0b0111101100, XTheadVector, 4},
         {"th.vmsgtu.vi", THVMSGTUVI, IVI, op_V, 0b0111101011, XTheadVector, 4},
         {"th.vmsgt.vx", THVMSGTVX, IVX, op_V, 0b0111111100, XTheadVector, 4},
         {"th.vmsgt.vi", THVMSGTVI, IVI, op_V, 0b0111111011, XTheadVector, 4},
         {"th.vminu.vv", THVMINUVV, IVV, op_V, 0b0001001000, XTheadVector, 4},
         {"th.vminu.vx", THVMINUVX, IVX, op_V, 0b0001001100, XTheadVector, 4},
         {"th.vmin.vv", THVMINVV, IVV, op_V, 0b0001011000, XTheadVector, 4},
         {"th.vmin.vx", THVMINVX, IVX, op_V, 0b0001011100, XTheadVector, 4},
         {"th.vmaxu.vv", THVMAXUVV, IVV, op_V, 0b0001101000, XTheadVector, 4},
         {"th.vmaxu.vx", THVMAXUVX, IVX, op_V, 0b0001101100, XTheadVector, 4},
         {"th.vmax.vv", THVMAXVV, IVV, op_V, 0b0001111000, XTheadVector, 4},
         {"th.vmax.vx", THVMAXVX, IVX, op_V, 0b0001111100, XTheadVector, 4},
         {"th.vmul.vv", THVMULVV, MVV, op_V, 0b1001011010, XTheadVector, 4},
         {"th.vmul.vx", THVMULVX, MVX, op_V, 0b1001011110, XTheadVector, 4},
         {"th.vmulh.vv", THVMULHVV, MVV, op_V, 0b1001111010, XTheadVector, 4},
         {"th.vmulh.vx", THVMULHVX, MVX, op_V, 0b1001111110, XTheadVector, 4},
         {"th.vmulhu.vv", THVMULHUVV, MVV, op_V, 0b1001001010, XTheadVector, 4},
         {"th.vmulhu.vx", THVMULHUVX, MVX, op_V, 0b1001001110, XTheadVector, 4},
         {"th.vmulhsu.vv", THVMULHSUVV, MVV, op_V, 0b1001101010, XTheadVector, 4},
         {"th.vmulhsu.vx", THVMULHSUVX, MVX, op_V, 0b1001101110, XTheadVector, 4},
         {"th.vdivu.vv", THVDIVUVV, MVV, op_V, 0b1000001010, XTheadVector, 4},
         {"th.vdivu.vx", THVDIVUVX, MVX, op_V, 0b1000001110, XTheadVector, 4},
         {"th.vdiv.vv", THVDIVVV, MVV, op_V, 0b1000011010, XTheadVector, 4},
         {"th.vdiv.vx", THVDIVVX, MVX, op_V, 0b1000011110, XTheadVector, 4},
         {"th.vremu.vv", THVREMUVV, MVV, op_V, 0b1000101010, XTheadVector, 4},
         {"th.vremu.vx", THVREMUVX, MVX, op_V, 0b1000101110, XTheadVector, 4},
         {"th.vrem.vv", THVREMVV, MVV, op_V, 0b1000111010, XTheadVector, 4},
         {"th.vrem.vx", THVREMVX, MVX, op_V, 0b1000111110, XTheadVector, 4},
         {"th.vwmul.vv", THVWMULVV, MVV, op_V, 0b1110111010, XTheadVector, 4},
         {"th.vwmul.vx", THVWMULVX, MVX, op_V, 0b1110111110, XTheadVector, 4},
         {"th.vwmulu.vv", THVWMULUVV, MVV, op_V, 0b1110001010, XTheadVector, 4},
         {"th.vwmulu.vx", THVWMULUVX, MVX, op_V, 0b1110001110, XTheadVector, 4},
         {"th.vwmulsu.vv", THVWMULSUVV, MVV, op_V, 0b1110101010, XTheadVector, 4},
         {"th.vwmulsu.vx", THVWMULSUVX, MVX, op_V, 0b1110101110, XTheadVector, 4},
         {"th.vmacc.vv", THVMACCVV, MVV, op_V, 0b1011011010, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vmacc.vx", THVMACCVX, MVX, op_V, 0b1011011110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vnmsac.vv", THVNMSACVV, MVV, op_V, 0b1011111010, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vnmsac.vx", THVNMSACVX, MVX, op_V, 0b1011111110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vmadd.vv", THVMADDVV, MVV, op_V, 0b1010011010, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vmadd.vx", THVMADDVX, MVX, op_V, 0b1010011110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vnmsub.vv", THVNMSUBVV, MVV, op_V, 0b1010111010, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vnmsub.vx", THVNMSUBVX, MVX, op_V, 0b1010111110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwmaccu.vv", THVWMACCUVV, MVV, op_V, 0b1111001010, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwmaccu.vx", THVWMACCUVX, MVX, op_V, 0b1111001110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwmacc.vv", THVWMACCVV, MVV, op_V, 0b1111011010, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwmacc.vx", THVWMACCVX, MVX, op_V, 0b1111011110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwmaccsu.vv", THVWMACCSUVV, MVV, op_V, 0b1111101010, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwmaccsu.vx", THVWMACCSUVX, MVX, op_V, 0b1111101110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwmaccus.vx", THVWMACCUSVX, MVX, op_V, 0b1111111110, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vmerge.vvm", THVMERGEVVM, IVV, op_V, 0b0101110000, XTheadVector, 4},
         {"th.vmerge.vxm", THVMERGEVXM, IVX, op_V, 0b0101110100, XTheadVector, 4},
         {"th.vmerge.vim", THVMERGEVIM, IVI, op_V, 0b0101110011, XTheadVector, 4},
         {"th.vmv.v.v", THVMVVV, IVV, op_V, 0b0101111000, XTheadVector, 4, {0b00000, swap_rs1_rs2}},
         {"th.vmv.v.x", THVMVVX, IVX, op_V, 0b0101111100, XTheadVector, 4, {0b00000, swap_rs1_rs2}},
         {"th.vmv.v.i", THVMVVI, IVI, op_V, 0b0101111011, XTheadVector, 4, {0b00000}},
         {"th.vsaddu.vv", THVSADDUVV, IVV, op_V, 0b1000001000, XTheadVector, 4},
         {"th.vsaddu.vx", THVSADDUVX, IVX, op_V, 0b1000001100, XTheadVector, 4},
         {"th.vsaddu.vi", THVSADDUVI, IVI, op_V, 0b1000001011, XTheadVector, 4},
         {"th.vsadd.vv", THVSADDVV, IVV, op_V, 0b1000011000, XTheadVector, 4},
         {"th.vsadd.vx", THVSADDVX, IVX, op_V, 0b1000011100, XTheadVector, 4},
         {"th.vsadd.vi", THVSADDVI, IVI, op_V, 0b1000011011, XTheadVector, 4},
         {"th.vssubu.vv", THVSSUBUVV, IVV, op_V, 0b1000101000, XTheadVector, 4},
         {"th.vssubu.vx", THVSSUBUVX, IVX, op_V, 0b1000101100, XTheadVector, 4},
         {"th.vssub.vv", THVSSUBVV, IVV, op_V, 0b1000111000, XTheadVector, 4},
         {"th.vssub.vx", THVSSUBVX, IVX, op_V, 0b1000111100, XTheadVector, 4},
         {"th.vaadd.vv", THVAADDVV, IVV, op_V, 0b1001001000, XTheadVector, 4},
         {"th.vaadd.vx", THVAADDVX, IVX, op_V, 0b1001001100, XTheadVector, 4},
         {"th.vaadd.vi", THVAADDVI, IVI, op_V, 0b1001001011, XTheadVector, 4},
         {"th.vasub.vv", THVASUBVV, MVV, op_V, 0b0010111010, XTheadVector, 4},
         {"th.vasub.vx", THVASUBVX, MVX, op_V, 0b0010111110, XTheadVector, 4},
         {"th.vsmul.vv", THVSMULVV, IVV, op_V, 0b1001111000, XTheadVector, 4},
         {"th.vsmul.vx", THVSMULVX, IVX, op_V, 0b1001111100, XTheadVector, 4},
         {"th.vwsmaccu.vv", THVWSMACCUVV, IVV, op_V, 0b1111001000, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwsmaccu.vx", THVWSMACCUVX, IVX, op_V, 0b1111001100, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwsmacc.vv", THVWSMACCVV, IVV, op_V, 0b1111011000, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwsmacc.vx", THVWSMACCVX, IVX, op_V, 0b1111011100, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwsmaccsu.vv", THVWSMACCSUVV, IVV, op_V, 0b1111101000, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwsmaccsu.vx", THVWSMACCSUVX, IVX, op_V, 0b1111101100, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vwsmaccus.vx", THVWSMACCUSVX, IVX, op_V, 0b1111111100, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vssrl.vv", THVSSRLVV, IVV, op_V, 0b1010101000, XTheadVector, 4},
         {"th.vssrl.vx", THVSSRLVX, IVX, op_V, 0b1010101100, XTheadVector, 4},
         {"th.vssrl.vi", THVSSRLVI, IVI, op_V, 0b1010101011, XTheadVector, 4},
         {"th.vssra.vv", THVSSRAVV, IVV, op_V, 0b1010111000, XTheadVector, 4},
         {"th.vssra.vx", THVSSRAVX, IVX, op_V, 0b1010111100, XTheadVector, 4},
         {"th.vssra.vi", THVSSRAVI, IVI, op_V, 0b1010111011, XTheadVector, 4},
         {"th.vnclipu.vv", THVNCLIPUVV, IVV, op_V, 0b1011101000, XTheadVector, 4},
         {"th.vnclipu.vx", THVNCLIPUVX, IVX, op_V, 0b1011101100, XTheadVector, 4},
         {"th.vnclipu.vi", THVNCLIPUVI, IVI, op_V, 0b1011101011, XTheadVector, 4},
         {"th.vnclip.vv", THVNCLIPVV, IVV, op_V, 0b1011111000, XTheadVector, 4},
         {"th.vnclip.vx", THVNCLIPVX, IVX, op_V, 0b1011111100, XTheadVector, 4},
         {"th.vnclip.vi", THVNCLIPVI, IVI, op_V, 0b1011111011, XTheadVector, 4},
         {"th.vfadd.vv", THVFADDVV, FVV, op_V, 0b0000001001, XTheadVector, 4},
         {"th.vfadd.vf", THVFADDVF, FVF, op_V, 0b0000001101, XTheadVector, 4},
         {"th.vfsub.vv", THVFSUBVV, FVV, op_V, 0b0000101001, XTheadVector, 4},
         {"th.vfsub.vf", THVFSUBVF, FVF, op_V, 0b0000101101, XTheadVector, 4},
         {"th.vfrsub.vf", THVFRSUBVF, FVF, op_V, 0b1001111101, XTheadVector, 4},
         {"th.vfwadd.vv", THVFWADDVV, FVV, op_V, 0b1100001001, XTheadVector, 4},
         {"th.vfwadd.vf", THVFWADDVF, FVF, op_V, 0b1100001101, XTheadVector, 4},
         {"th.vfwsub.vv", THVFWSUBVV, FVV, op_V, 0b1100101001, XTheadVector, 4},
         {"th.vfwsub.vf", THVFWSUBVF, FVF, op_V, 0b1100101101, XTheadVector, 4},
         {"th.vfwadd.wv", THVFWADDWV, FVV, op_V, 0b1101001001, XTheadVector, 4},
         {"th.vfwadd.wf", THVFWADDWF, FVF, op_V, 0b1101001101, XTheadVector, 4},
         {"th.vfwsub.wv", THVFWSUBWV, FVV, op_V, 0b1101101001, XTheadVector, 4},
         {"th.vfwsub.wf", THVFWSUBWF, FVF, op_V, 0b1101101101, XTheadVector, 4},
         {"th.vfmul.vv", THVFMULVV, FVV, op_V, 0b1001001001, XTheadVector, 4},
         {"th.vfmul.vf", THVFMULVF, FVF, op_V, 0b1001001101, XTheadVector, 4},
         {"th.vfdiv.vv", THVFDIVVV, FVV, op_V, 0b1000001001, XTheadVector, 4},
         {"th.vfdiv.vf", THVFDIVVF, FVF, op_V, 0b1000001101, XTheadVector, 4},
         {"th.vfrdiv.vf", THVFRDIVVF, FVF, op_V, 0b1000011101, XTheadVector, 4},
         {"th.vfwmul.vv", THVFWMULVV, FVV, op_V, 0b1110001001, XTheadVector, 4},
         {"th.vfwmul.vf", THVFWMULVF, FVF, op_V, 0b1110001101, XTheadVector, 4},
         {"th.vfmacc.vv", THVFMACCVV, FVV, op_V, 0b1011001001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfmacc.vf", THVFMACCVF, FVF, op_V, 0b1011001101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmacc.vv", THVFNMACCVV, FVV, op_V, 0b1011011001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmacc.vf", THVFNMACCVF, FVF, op_V, 0b1011011101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfmsac.vv", THVFMSACVV, FVV, op_V, 0b1011101001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfmsac.vf", THVFMSACVF, FVF, op_V, 0b1011101101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmsac.vv", THVFNMSACVV, FVV, op_V, 0b1011111001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmsac.vf", THVFNMSACVF, FVF, op_V, 0b1011111101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfmadd.vv", THVFMADDVV, FVV, op_V, 0b1010001001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfmadd.vf", THVFMADDVF, FVF, op_V, 0b1010001101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmadd.vv", THVFNMADDVV, FVV, op_V, 0b1010011001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmadd.vf", THVFNMADDVF, FVF, op_V, 0b1010011101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfmsub.vv", THVFMSUBVV, FVV, op_V, 0b1010101001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfmsub.vf", THVFMSUBVF, FVF, op_V, 0b1010101101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmsub.vv", THVFNMSUBVV, FVV, op_V, 0b1010111001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfnmsub.vf", THVFNMSUBVF, FVF, op_V, 0b1010111101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwmacc.vv", THVFWMACCVV, FVV, op_V, 0b1111001001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwmacc.vf", THVFWMACCVF, FVF, op_V, 0b1111001101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwnmacc.vv", THVFWNMACCVV, FVV, op_V, 0b1111011001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwnmacc.vf", THVFWNMACCVF, FVF, op_V, 0b1111011101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwmsac.vv", THVFWMSACVV, FVV, op_V, 0b1111101001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwmsac.vf", THVFWMSACVF, FVF, op_V, 0b1111101101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwnmsac.vv", THVFWNMSACVV, FVV, op_V, 0b1111111001, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfwnmsac.vf", THVFWNMSACVF, FVF, op_V, 0b1111111101, XTheadVector, 4, {swap_rs1_rs2}},
         {"th.vfsqrt.v", THVFSQRTV, FVV, op_V, 0b1000111001, XTheadVector, 4, {0b00000}},
         {"th.vfmin.vv", THVFMINVV, FVV, op_V, 0b0001001001, XTheadVector, 4},
         {"th.vfmin.vf", THVFMINVF, FVF, op_V, 0b0001001101, XTheadVector, 4},
         {"th.vfmax.vv", THVFMAXVV, FVV, op_V, 0b0001101001, XTheadVector, 4},
         {"th.vfmax.vf", THVFMAXVF, FVF, op_V, 0b0001101101, XTheadVector, 4},
         {"th.vfsgnj.vv", THVFSGNJVV, FVV, op_V, 0b0010001001, XTheadVector, 4},
         {"th.vfsgnj.vf", THVFSGNJVF, FVF, op_V, 0b0010001101, XTheadVector, 4},
         {"th.vfsgnjn.vv", THVFSGNJNVV, FVV, op_V, 0b0010011001, XTheadVector, 4},
         {"th.vfsgnjn.vf", THVFSGNJNVF, FVF, op_V, 0b0010011101, XTheadVector, 4},
         {"th.vfsgnjx.vv", THVFSGNJXVV, FVV, op_V, 0b0010101001, XTheadVector, 4},
         {"th.vfsgnjx.vf", THVFSGNJXVF, FVF, op_V, 0b0010101101, XTheadVector, 4},
         {"th.vmfeq.vv", THVMFEQVV, FVV, op_V, 0b0110001001, XTheadVector, 4},
         {"th.vmfeq.vf", THVMFEQVF, FVF, op_V, 0b0110001101, XTheadVector, 4},
         {"th.vmfne.vv", THVMFNEVV, FVV, op_V, 0b0111001001, XTheadVector, 4},
         {"th.vmfne.vf", THVMFNEVF, FVF, op_V, 0b0111001101, XTheadVector, 4},
         {"th.vmflt.vv", THVMFLTVV, FVV, op_V, 0b0110111001, XTheadVector, 4},
         {"th.vmflt.vf", THVMFLTVF, FVF, op_V, 0b0110111101, XTheadVector, 4},
         {"th.vmfle.vv", THVMFLEVV, FVV, op_V, 0b0110011001, XTheadVector, 4},
         {"th.vmfle.vf", THVMFLEVF, FVF, op_V, 0b0110011101, XTheadVector, 4},
         {"th.vmfgt.vf", THVMFGTVF, FVF, op_V, 0b0111011101, XTheadVector, 4},
         {"th.vmfge.vf", THVMFGEVF, FVF, op_V, 0b0111111101, XTheadVector, 4},
         {"th.vmford.vv", THVMFORDVV, FVV, op_V, 0b0110101001, XTheadVector, 4},
         {"th.vmford.vf", THVMFORDVF, FVF, op_V, 0b0110101101, XTheadVector, 4},
         {"th.vfclass.v", THVFCLASSV, FVV, op_V, 0b0100111001, XTheadVector, 4, {0b10000}},
         {"th.vfmerge.vfm", THVFMERGEVFM, FVF, op_V, 0b0101110101, XTheadVector, 4},
         {"th.vfmv.v.f", THVFMVVF, FVF, op_V, 0b0101111101, XTheadVector, 4, {0b00000, swap_rs1_rs2}},
         {"th.vfcvt.xu.f.v", THVFCVTXUFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b00000}},
         {"th.vfcvt.x.f.v", THVFCVTXFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b00001}},
         {"th.vfcvt.f.xu.v", THVFCVTFXUV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b00010}},
         {"th.vfcvt.f.x.v", THVFCVTFXV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b00011}},
         {"th.vfwcvt.xu.f.v", THVFWCVTXUFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b01000}},
         {"th.vfwcvt.x.f.v", THVFWCVTXFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b01001}},
         {"th.vfwcvt.f.xu.v", THVFWCVTFXUV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b01010}},
         {"th.vfwcvt.f.x.v", THVFWCVTFXV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b01011}},
         {"th.vfwcvt.f.f.v", THVFWCVTFFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b01100}},
         {"th.vfncvt.xu.f.v", THVFNCVTXUFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b10000}},
         {"th.vfncvt.x.f.v", THVFNCVTXFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b10001}},
         {"th.vfncvt.f.xu.v", THVFNCVTFXUV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b10010}},
         {"th.vfncvt.f.x.v", THVFNCVTFXV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b10011}},
         {"th.vfncvt.f.f.v", THVFNCVTFFV, FVV, op_V, 0b1000101001, XTheadVector, 4, {0b10100}},
         {"th.vredsum.vs", THVREDSUMVS, MVV, op_V, 0b0000001010, XTheadVector, 4},
         {"th.vredmaxu.vs", THVREDMAXUVS, MVV, op_V, 0b0001101010, XTheadVector, 4},
         {"th.vredmax.vs", THVREDMAXVS, MVV, op_V, 0b0001111010, XTheadVector, 4},
         {"th.vredminu.vs", THVREDMINUVS, MVV, op_V, 0b0001001010, XTheadVector, 4},
         {"th.vredmin.vs", THVREDMINVS, MVV, op_V, 0b0001011010, XTheadVector, 4},
         {"th.vredand.vs", THVREDANDVS, MVV, op_V, 0b0000011010, XTheadVector, 4},
         {"th.vredor.vs", THVREDORVS, MVV, op_V, 0b0000101010, XTheadVector, 4},
         {"th.vredxor.vs", THVREDXORVS, MVV, op_V, 0b0000111010, XTheadVector, 4},
         {"th.vwredsumu.vs", THVWREDSUMUVS, IVV, op_V, 0b1100001000, XTheadVector, 4},
         {"th.vwredsum.vs", THVWREDSUMVS, IVV, op_V, 0b1100011000, XTheadVector, 4},
         {"th.vfredosum.vs", THVFREDOSUMVS, FVV, op_V, 0b0000111001, XTheadVector, 4},
         {"th.vfredsum.vs", THVFREDSUMVS, FVV, op_V, 0b0000011001, XTheadVector, 4},
         {"th.vfredmax.vs", THVFREDMAXVS, FVV, op_V, 0b0001111001, XTheadVector, 4},
         {"th.vfredmin.vs", THVFREDMINVS, FVV, op_V, 0b0001011001, XTheadVector, 4},
         {"th.vfwredosum.vs", THVFWREDOSUMVS, FVV, op_V, 0b1100111001, XTheadVector, 4},
         {"th.vfwredsum.vs", THVFWREDSUMVS, FVV, op_V, 0b1100011001, XTheadVector, 4},
         {"th.vmand.mm", THVMANDMM, MVV, op_V, 0b0110011010, XTheadVector, 4},
         {"th.vmnand.mm", THVMNANDMM, MVV, op_V, 0b0111011010, XTheadVector, 4},
         {"th.vmandnot.mm", THVMANDNOTMM, MVV, op_V, 0b0110001010, XTheadVector, 4},
         {"th.vmxor.mm", THVMXORMM, MVV, op_V, 0b0110111010, XTheadVector, 4},
         {"th.vmor.mm", THVMORMM, MVV, op_V, 0b0110101010, XTheadVector, 4},
         {"th.vmnor.mm", THVMNORMM, MVV, op_V, 0b0111101010, XTheadVector, 4},
         {"th.vmornot.mm", THVMORNOTMM, MVV, op_V, 0b0111001010, XTheadVector, 4},
         {"th.vmxnor.mm", THVMXNORMM, MVV, op_V, 0b0111111010, XTheadVector, 4},
         {"th.vmpopc.m", THVMPOPCM, MVV, op_V, 0b0101001010, XTheadVector, 4, {0b00000}},
         {"th.vmfirst.m", THVMFIRSTM, MVV, op_V, 0b0101011010, XTheadVector, 4, {0b00000}},
         {"th.vmsbf.m", THVMSBFM, MVV, op_V, 0b0101101010, XTheadVector, 4, {0b00001}},
         {"th.vmsif.m", THVMSIFM, MVV, op_V, 0b0101101010, XTheadVector, 4, {0b00011}},
         {"th.vmsof.m", THVMSOFM, MVV, op_V, 0b0101101010, XTheadVector, 4, {0b00010}},
         {"th.viota.m", THVIOTAM, MVV, op_V, 0b0101101010, XTheadVector, 4, {0b10000}},
         {"th.vid.v", THVIDV, MVV, op_V, 0b0101101010, XTheadVector, 4, {0b10001}},
         {"th.vmv.s.x", THVMVSX, MVX, op_V, 0b0011011110, XTheadVector, 4, {0b00000, swap_rs1_rs2}},
         {"th.vext.x.v", THVEXTXV, MVV, op_V, 0b0011001010, XTheadVector, 4},
         {"th.vfmv.f.s", THVFMVFS, FVV, op_V, 0b0011001001, XTheadVector, 4, {0b00000}},
         {"th.vfmv.s.f", THVFMVSF, FVF, op_V, 0b0011011101, XTheadVector, 4, {0b00000, swap_rs1_rs2}},
         {"th.vslideup.vx", THVSLIDEUPVX, IVX, op_V, 0b0011101100, XTheadVector, 4},
         {"th.vslideup.vi", THVSLIDEUPVI, IVI, op_V, 0b0011101011, XTheadVector, 4},
         {"th.vslidedown.vx", THVSLIDEDOWNVX, IVX, op_V, 0b0011111100, XTheadVector, 4},
         {"th.vslidedown.vi", THVSLIDEDOWNVI, IVI, op_V, 0b0011111011, XTheadVector, 4},
         {"th.vslide1up.vx", THVSLIDE1UPVX, MVX, op_V, 0b0011101110, XTheadVector, 4},
         {"th.vslide1down.vx", THVSLIDE1DOWNVX, MVX, op_V, 0b0011111110, XTheadVector, 4},
         {"th.vrgather.vv", THVRGATHERVV, IVV, op_V, 0b0011001000, XTheadVector, 4},
         {"th.vrgather.vx", THVRGATHERVX, IVX, op_V, 0b0011001100, XTheadVector, 4},
         {"th.vrgather.vi", THVRGATHERVI, IVI, op_V, 0b0011001011, XTheadVector, 4},
         {"th.vcompress.vm", THVCOMPRESSVM, MVV, op_V, 0b0101111010, XTheadVector, 4}}
};

} // namespace ultrassembler_internal