{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1684622729934 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 6 " "Parallel compilation is enabled for 16 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1684622729934 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "customComputer 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"customComputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684622730013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684622730060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684622730061 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1684622730165 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684622730444 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684622730520 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1684622731173 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684622731176 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684622731411 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1684622735260 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 656 global CLKCTRL_G3 " "vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 656 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1684622735466 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1684622735466 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_CLK~inputCLKENA0 12 global CLKCTRL_G2 " "PS2_CLK~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1684622735466 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1684622735466 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1684622735466 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_CLK~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_CLK~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_CLK PIN_D3 " "Refclk input I/O pad PS2_CLK is placed onto PIN_D3" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1684622735466 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1684622735466 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1684622735466 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684622735467 ""}
{ "Info" "ISTA_SDC_FOUND" "customComputer.SDC " "Reading SDC File: 'customComputer.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1684622736964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "customComputer.sdc 10 CLOCK2_50 port " "Ignored filter at customComputer.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684622736981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock customComputer.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at customComputer.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684622736981 ""}  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684622736981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "customComputer.sdc 11 CLOCK3_50 port " "Ignored filter at customComputer.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684622736981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock customComputer.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at customComputer.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684622736982 ""}  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684622736982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "customComputer.sdc 12 CLOCK4_50 port " "Ignored filter at customComputer.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684622736982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock customComputer.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at customComputer.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.0 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1684622736982 ""}  } { { "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684622736982 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1684622736983 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1684622736983 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1684622736983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1684622736984 ""}
{ "Warning" "WSTA_SCC_LOOP" "394 " "Found combinational loop of 394 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[0\]~8\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~46\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~46\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~14\|datab " "Node \"inst1\|alu_control_\|db\[0\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~14\|combout " "Node \"inst1\|alu_control_\|db\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[0\]~9\|datae " "Node \"inst1\|bus_control_\|db\[0\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[0\]~9\|combout " "Node \"inst1\|bus_control_\|db\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~14\|datac " "Node \"inst1\|alu_control_\|db\[0\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~28\|datac " "Node \"inst1\|alu_control_\|db\[0\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~28\|combout " "Node \"inst1\|alu_control_\|db\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[0\]~11\|datac " "Node \"inst1\|alu_\|db\[0\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[0\]~11\|combout " "Node \"inst1\|alu_\|db\[0\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~14\|datac " "Node \"inst1\|alu_\|db_low\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~14\|combout " "Node \"inst1\|alu_\|db_low\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~15\|datad " "Node \"inst1\|alu_\|db\[1\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~15\|combout " "Node \"inst1\|alu_\|db\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~14\|datae " "Node \"inst1\|alu_\|db_low\[1\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~17\|datab " "Node \"inst1\|alu_\|db_low\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~17\|combout " "Node \"inst1\|alu_\|db_low\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~0\|dataf " "Node \"inst1\|alu_\|db_low\[0\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~0\|combout " "Node \"inst1\|alu_\|db_low\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~19\|datac " "Node \"inst1\|alu_\|db_low\[0\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~19\|combout " "Node \"inst1\|alu_\|db_low\[0\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[0\]~11\|datab " "Node \"inst1\|alu_\|db\[0\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[1\]~26\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[1\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[1\]~26\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[1\]~27\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[1\]~27\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[1\]~27\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[1\]~28\|datad " "Node \"inst1\|reg_file_\|gdfx_temp1\[1\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[1\]~28\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[1\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~27\|dataa " "Node \"inst1\|alu_\|db\[1\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~27\|combout " "Node \"inst1\|alu_\|db\[1\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~15\|datae " "Node \"inst1\|alu_\|db\[1\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[1\]~8\|dataf " "Node \"inst1\|reg_file_\|db_hi_as\[1\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[1\]~8\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[1\]~9\|datae " "Node \"inst1\|reg_file_\|db_hi_as\[1\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[1\]~9\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[1\]~28\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[1\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~9\|datae " "Node \"inst1\|alu_\|db_low\[2\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~9\|combout " "Node \"inst1\|alu_\|db_low\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~11\|datae " "Node \"inst1\|alu_\|db_low\[2\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~11\|combout " "Node \"inst1\|alu_\|db_low\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[2\]~16\|datac " "Node \"inst1\|alu_\|db\[2\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[2\]~16\|combout " "Node \"inst1\|alu_\|db\[2\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[2\]~20\|datab " "Node \"inst1\|alu_control_\|db\[2\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[2\]~20\|combout " "Node \"inst1\|alu_control_\|db\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[2\]~21\|dataf " "Node \"inst1\|alu_control_\|db\[2\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[2\]~21\|combout " "Node \"inst1\|alu_control_\|db\[2\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[2\]~32\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[2\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[2\]~32\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[2\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[2\]~38\|datad " "Node \"inst1\|reg_file_\|gdfx_temp0\[2\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[2\]~38\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[2\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_ds\[2\]~1\|dataa " "Node \"inst1\|reg_file_\|db_lo_ds\[2\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_ds\[2\]~1\|combout " "Node \"inst1\|reg_file_\|db_lo_ds\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[2\]~21\|datae " "Node \"inst1\|alu_control_\|db\[2\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[2\]~6\|dataf " "Node \"inst1\|reg_file_\|db_lo_as\[2\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[2\]~6\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[2\]~38\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[2\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[2\]~16\|datab " "Node \"inst1\|alu_\|db\[2\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[2\]~4\|datae " "Node \"inst1\|bus_control_\|db\[2\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[2\]~4\|combout " "Node \"inst1\|bus_control_\|db\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[2\]~21\|datac " "Node \"inst1\|alu_control_\|db\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~14\|datad " "Node \"inst1\|alu_\|db_low\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~4\|datae " "Node \"inst1\|alu_\|db_low\[3\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~4\|combout " "Node \"inst1\|alu_\|db_low\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~6\|datae " "Node \"inst1\|alu_\|db_low\[3\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~6\|combout " "Node \"inst1\|alu_\|db_low\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~26\|dataa " "Node \"inst1\|alu_\|db\[3\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~26\|combout " "Node \"inst1\|alu_\|db\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~14\|dataf " "Node \"inst1\|alu_\|db\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~14\|combout " "Node \"inst1\|alu_\|db\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[3\]~13\|datac " "Node \"inst1\|alu_control_\|db\[3\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[3\]~13\|combout " "Node \"inst1\|alu_control_\|db\[3\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~25\|datae " "Node \"inst1\|alu_\|db\[3\]~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~25\|combout " "Node \"inst1\|alu_\|db\[3\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~14\|datae " "Node \"inst1\|alu_\|db\[3\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~26\|datae " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~26\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~30\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~30\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~31\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~31\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~31\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[3\]~13\|datab " "Node \"inst1\|alu_control_\|db\[3\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[3\]~4\|dataf " "Node \"inst1\|reg_file_\|db_lo_as\[3\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[3\]~4\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[3\]~5\|datae " "Node \"inst1\|reg_file_\|db_lo_as\[3\]~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[3\]~5\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~31\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[3\]~31\|datad " "Node \"inst1\|alu_control_\|db\[3\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[3\]~31\|combout " "Node \"inst1\|alu_control_\|db\[3\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[3\]~11\|datae " "Node \"inst1\|bus_control_\|db\[3\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[3\]~11\|combout " "Node \"inst1\|bus_control_\|db\[3\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[3\]~31\|datab " "Node \"inst1\|alu_control_\|db\[3\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~15\|datac " "Node \"inst1\|alu_\|db_high\[1\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~15\|combout " "Node \"inst1\|alu_\|db_high\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~13\|datac " "Node \"inst1\|alu_\|db\[5\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~13\|combout " "Node \"inst1\|alu_\|db\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~14\|datad " "Node \"inst1\|alu_\|db_high\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~14\|combout " "Node \"inst1\|alu_\|db_high\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~13\|datab " "Node \"inst1\|alu_\|db\[5\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~22\|datac " "Node \"inst1\|alu_\|db_high\[0\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~22\|combout " "Node \"inst1\|alu_\|db_high\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~30\|datab " "Node \"inst1\|alu_\|db\[4\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~30\|combout " "Node \"inst1\|alu_\|db\[4\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~4\|datac " "Node \"inst1\|alu_\|db_low\[3\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~14\|datae " "Node \"inst1\|alu_\|db_high\[1\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[4\]~10\|datac " "Node \"inst1\|alu_control_\|db\[4\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[4\]~10\|combout " "Node \"inst1\|alu_control_\|db\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~13\|dataf " "Node \"inst1\|bus_control_\|db\[4\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~13\|combout " "Node \"inst1\|bus_control_\|db\[4\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~10\|datae " "Node \"inst1\|bus_control_\|db\[4\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~10\|combout " "Node \"inst1\|bus_control_\|db\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~15\|datab " "Node \"inst1\|alu_\|db_high\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~15\|datab " "Node \"inst1\|alu_\|db_low\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~15\|combout " "Node \"inst1\|alu_\|db_low\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~28\|datac " "Node \"inst1\|alu_\|db\[1\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~28\|combout " "Node \"inst1\|alu_\|db\[1\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~15\|dataf " "Node \"inst1\|alu_\|db\[1\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~5\|datab " "Node \"inst1\|alu_\|db_low\[3\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~5\|combout " "Node \"inst1\|alu_\|db_low\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~6\|dataf " "Node \"inst1\|alu_\|db_low\[3\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~9\|datab " "Node \"inst1\|alu_\|db_high\[2\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~9\|combout " "Node \"inst1\|alu_\|db_high\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~21\|datad " "Node \"inst1\|alu_\|db\[6\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~21\|combout " "Node \"inst1\|alu_\|db\[6\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~29\|dataa " "Node \"inst1\|alu_\|db\[6\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~29\|combout " "Node \"inst1\|alu_\|db\[6\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[6\]~26\|datab " "Node \"inst1\|alu_control_\|db\[6\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[6\]~26\|combout " "Node \"inst1\|alu_control_\|db\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[6\]~27\|datae " "Node \"inst1\|alu_control_\|db\[6\]~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[6\]~27\|combout " "Node \"inst1\|alu_control_\|db\[6\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[6\]~54\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[6\]~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[6\]~54\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[6\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[6\]~56\|datae " "Node \"inst1\|reg_file_\|gdfx_temp0\[6\]~56\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[6\]~56\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[6\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[6\]~57\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp0\[6\]~57\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[6\]~57\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[6\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[6\]~26\|dataa " "Node \"inst1\|alu_control_\|db\[6\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[6\]~15\|dataf " "Node \"inst1\|reg_file_\|db_lo_as\[6\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[6\]~15\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[6\]~16\|dataf " "Node \"inst1\|reg_file_\|db_lo_as\[6\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[6\]~16\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[6\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[6\]~57\|datac " "Node \"inst1\|reg_file_\|gdfx_temp0\[6\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~19\|datab " "Node \"inst1\|alu_\|db\[6\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~19\|combout " "Node \"inst1\|alu_\|db\[6\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~20\|dataf " "Node \"inst1\|alu_\|db\[6\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~20\|combout " "Node \"inst1\|alu_\|db\[6\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~21\|datae " "Node \"inst1\|alu_\|db\[6\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[6\]~6\|datae " "Node \"inst1\|bus_control_\|db\[6\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[6\]~6\|combout " "Node \"inst1\|bus_control_\|db\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[6\]~27\|datac " "Node \"inst1\|alu_control_\|db\[6\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~10\|datad " "Node \"inst1\|alu_\|db_high\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~10\|combout " "Node \"inst1\|alu_\|db_high\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~29\|datab " "Node \"inst1\|alu_\|db\[6\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~14\|datac " "Node \"inst1\|alu_\|db_high\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~3\|datae " "Node \"inst1\|alu_\|db_high\[3\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~3\|combout " "Node \"inst1\|alu_\|db_high\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~5\|datad " "Node \"inst1\|alu_\|db_high\[3\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~5\|combout " "Node \"inst1\|alu_\|db_high\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[7\]~10\|datac " "Node \"inst1\|alu_\|db\[7\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[7\]~10\|combout " "Node \"inst1\|alu_\|db\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[7\]~23\|datab " "Node \"inst1\|alu_control_\|db\[7\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[7\]~23\|combout " "Node \"inst1\|alu_control_\|db\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[7\]~24\|datae " "Node \"inst1\|alu_control_\|db\[7\]~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[7\]~24\|combout " "Node \"inst1\|alu_control_\|db\[7\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[7\]~15\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[7\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[7\]~15\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[7\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[7\]~17\|datae " "Node \"inst1\|reg_file_\|gdfx_temp0\[7\]~17\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[7\]~17\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[7\]~18\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp0\[7\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[7\]~18\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[7\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[7\]~23\|dataa " "Node \"inst1\|alu_control_\|db\[7\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[7\]~14\|datad " "Node \"inst1\|reg_file_\|db_lo_as\[7\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[7\]~14\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[7\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[7\]~18\|datac " "Node \"inst1\|reg_file_\|gdfx_temp0\[7\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[7\]~9\|datab " "Node \"inst1\|alu_\|db\[7\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[7\]~9\|combout " "Node \"inst1\|alu_\|db\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[7\]~10\|dataf " "Node \"inst1\|alu_\|db\[7\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[7\]~5\|datae " "Node \"inst1\|bus_control_\|db\[7\]~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[7\]~5\|combout " "Node \"inst1\|bus_control_\|db\[7\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[7\]~24\|datac " "Node \"inst1\|alu_control_\|db\[7\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~10\|datab " "Node \"inst1\|alu_\|db_high\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~0\|datae " "Node \"inst1\|alu_\|db_low\[0\]~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~3\|datab " "Node \"inst1\|alu_\|db_high\[3\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|b2v_inst_shift_mux\|out~0\|datae " "Node \"inst1\|alu_control_\|b2v_inst_shift_mux\|out~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|b2v_inst_shift_mux\|out~0\|combout " "Node \"inst1\|alu_control_\|b2v_inst_shift_mux\|out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~3\|datad " "Node \"inst1\|alu_\|db_high\[3\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[7\]~46\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[7\]~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[7\]~46\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[7\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[7\]~47\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[7\]~47\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[7\]~47\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[7\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[7\]~48\|datad " "Node \"inst1\|reg_file_\|gdfx_temp1\[7\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[7\]~48\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[7\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[7\]~17\|datab " "Node \"inst1\|reg_file_\|db_hi_as\[7\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[7\]~17\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[7\]~18\|dataf " "Node \"inst1\|reg_file_\|db_hi_as\[7\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[7\]~18\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[7\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[7\]~48\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[7\]~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[7\]~9\|dataa " "Node \"inst1\|alu_\|db\[7\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[6\]~41\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[6\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[6\]~41\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[6\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[6\]~42\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[6\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[6\]~42\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[6\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[6\]~43\|datad " "Node \"inst1\|reg_file_\|gdfx_temp1\[6\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[6\]~43\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[6\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[6\]~19\|dataa " "Node \"inst1\|alu_\|db\[6\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[6\]~14\|dataf " "Node \"inst1\|reg_file_\|db_hi_as\[6\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[6\]~14\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[6\]~15\|datae " "Node \"inst1\|reg_file_\|db_hi_as\[6\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[6\]~15\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[6\]~43\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[6\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~4\|datab " "Node \"inst1\|alu_\|db_high\[3\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~4\|combout " "Node \"inst1\|alu_\|db_high\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~5\|datae " "Node \"inst1\|alu_\|db_high\[3\]~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~20\|datab " "Node \"inst1\|alu_\|db_high\[0\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~20\|combout " "Node \"inst1\|alu_\|db_high\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~18\|datae " "Node \"inst1\|alu_\|db\[4\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~18\|combout " "Node \"inst1\|alu_\|db\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~30\|dataa " "Node \"inst1\|alu_\|db\[4\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~10\|datab " "Node \"inst1\|alu_\|db_low\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~10\|combout " "Node \"inst1\|alu_\|db_low\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~11\|dataf " "Node \"inst1\|alu_\|db_low\[2\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw1_\|db_down\[4\]~0\|datae " "Node \"inst1\|sw1_\|db_down\[4\]~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw1_\|db_down\[4\]~0\|combout " "Node \"inst1\|sw1_\|db_down\[4\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[4\]~11\|datac " "Node \"inst1\|alu_control_\|db\[4\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[4\]~11\|combout " "Node \"inst1\|alu_control_\|db\[4\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[4\]~23\|datad " "Node \"inst1\|reg_file_\|gdfx_temp0\[4\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[4\]~23\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[4\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[4\]~24\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp0\[4\]~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[4\]~24\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[4\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~10\|datac " "Node \"inst1\|bus_control_\|db\[4\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[4\]~2\|dataf " "Node \"inst1\|reg_file_\|db_lo_as\[4\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[4\]~2\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[4\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[4\]~3\|dataf " "Node \"inst1\|reg_file_\|db_lo_as\[4\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[4\]~3\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[4\]~24\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[4\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[4\]~11\|dataa " "Node \"inst1\|alu_control_\|db\[4\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~17\|datad " "Node \"inst1\|alu_\|db\[4\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~17\|combout " "Node \"inst1\|alu_\|db\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~18\|dataf " "Node \"inst1\|alu_\|db\[4\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~14\|dataf " "Node \"inst1\|bus_control_\|db\[4\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~14\|combout " "Node \"inst1\|bus_control_\|db\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[4\]~10\|dataf " "Node \"inst1\|bus_control_\|db\[4\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~1\|datab " "Node \"inst1\|alu_\|db_low\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~1\|combout " "Node \"inst1\|alu_\|db_low\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~19\|datad " "Node \"inst1\|alu_\|db_low\[0\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[4\]~11\|datad " "Node \"inst1\|alu_control_\|db\[4\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~22\|datad " "Node \"inst1\|alu_\|db_high\[0\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[4\]~31\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[4\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[4\]~31\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[4\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[4\]~32\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[4\]~32\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[4\]~32\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[4\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[4\]~33\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[4\]~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[4\]~33\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[4\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[4\]~20\|datab " "Node \"inst1\|reg_file_\|db_hi_as\[4\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[4\]~20\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[4\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[4\]~33\|datac " "Node \"inst1\|reg_file_\|gdfx_temp1\[4\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[4\]~17\|dataa " "Node \"inst1\|alu_\|db\[4\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[5\]~36\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[5\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[5\]~36\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[5\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[5\]~37\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[5\]~37\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[5\]~37\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[5\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[5\]~38\|datad " "Node \"inst1\|reg_file_\|gdfx_temp1\[5\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[5\]~38\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[5\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~12\|dataa " "Node \"inst1\|alu_\|db\[5\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~12\|combout " "Node \"inst1\|alu_\|db\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~13\|datad " "Node \"inst1\|alu_\|db\[5\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[5\]~13\|datae " "Node \"inst1\|reg_file_\|db_hi_as\[5\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[5\]~13\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[5\]~38\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[5\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw2_\|db_up\[5\]~1\|datab " "Node \"inst1\|sw2_\|db_up\[5\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw2_\|db_up\[5\]~1\|combout " "Node \"inst1\|sw2_\|db_up\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~70\|datac " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~70\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~70\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~62\|datae " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~62\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~62\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~63\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~63\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~63\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[5\]~12\|dataf " "Node \"inst1\|reg_file_\|db_lo_as\[5\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[5\]~12\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~63\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_ds\[5\]~0\|dataa " "Node \"inst1\|reg_file_\|db_lo_ds\[5\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_ds\[5\]~0\|combout " "Node \"inst1\|reg_file_\|db_lo_ds\[5\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~22\|datab " "Node \"inst1\|alu_\|db\[5\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~22\|combout " "Node \"inst1\|alu_\|db\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~23\|dataf " "Node \"inst1\|alu_\|db\[5\]~23\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~23\|combout " "Node \"inst1\|alu_\|db\[5\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~13\|datae " "Node \"inst1\|alu_\|db\[5\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~70\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[5\]~18\|datad " "Node \"inst1\|alu_control_\|db\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[5\]~18\|combout " "Node \"inst1\|alu_control_\|db\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[5\]~8\|datae " "Node \"inst1\|bus_control_\|db\[5\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[5\]~8\|combout " "Node \"inst1\|bus_control_\|db\[5\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[1\]~15\|dataa " "Node \"inst1\|alu_\|db_high\[1\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~15\|dataa " "Node \"inst1\|alu_\|db_low\[1\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~5\|dataa " "Node \"inst1\|alu_\|db_low\[3\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw1_\|db_down\[5\]~1\|datae " "Node \"inst1\|sw1_\|db_down\[5\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw1_\|db_down\[5\]~1\|combout " "Node \"inst1\|sw1_\|db_down\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[5\]~18\|datab " "Node \"inst1\|alu_control_\|db\[5\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[5\]~70\|datad " "Node \"inst1\|reg_file_\|gdfx_temp0\[5\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~22\|datac " "Node \"inst1\|alu_\|db\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~1\|dataa " "Node \"inst1\|alu_\|db_low\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~9\|dataa " "Node \"inst1\|alu_\|db_high\[2\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~4\|dataa " "Node \"inst1\|alu_\|db_high\[3\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~20\|dataa " "Node \"inst1\|alu_\|db_high\[0\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~10\|dataa " "Node \"inst1\|alu_\|db_low\[2\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[5\]~17\|datae " "Node \"inst1\|alu_control_\|db\[5\]~17\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[5\]~17\|combout " "Node \"inst1\|alu_control_\|db\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[5\]~18\|datac " "Node \"inst1\|alu_control_\|db\[5\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~22\|datad " "Node \"inst1\|alu_\|db\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~10\|datae " "Node \"inst1\|alu_\|db_high\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~24\|datad " "Node \"inst1\|alu_\|db\[5\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~24\|combout " "Node \"inst1\|alu_\|db\[5\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[5\]~13\|dataf " "Node \"inst1\|alu_\|db\[5\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[1\]~15\|datac " "Node \"inst1\|alu_\|db_low\[1\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~14\|datac " "Node \"inst1\|alu_\|db\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~5\|datac " "Node \"inst1\|alu_\|db_low\[3\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[2\]~9\|datac " "Node \"inst1\|alu_\|db_high\[2\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[3\]~26\|datab " "Node \"inst1\|reg_file_\|gdfx_temp0\[3\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[3\]~4\|datac " "Node \"inst1\|alu_\|db_high\[3\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~20\|datac " "Node \"inst1\|alu_\|db_high\[0\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~10\|datac " "Node \"inst1\|alu_\|db_low\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~1\|datac " "Node \"inst1\|alu_\|db_low\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[3\]~4\|datad " "Node \"inst1\|alu_\|db_low\[3\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~9\|datac " "Node \"inst1\|alu_\|db_low\[2\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[3\]~16\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[3\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[3\]~16\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[3\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[3\]~17\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[3\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[3\]~17\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[3\]~18\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[3\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[3\]~18\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[3\]~25\|dataa " "Node \"inst1\|alu_\|db\[3\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[3\]~19\|datab " "Node \"inst1\|reg_file_\|db_hi_as\[3\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[3\]~19\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[3\]~18\|datac " "Node \"inst1\|reg_file_\|gdfx_temp1\[3\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_high\[0\]~22\|datae " "Node \"inst1\|alu_\|db_high\[0\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[2\]~11\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[2\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[2\]~11\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[2\]~12\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[2\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[2\]~12\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[2\]~13\|datad " "Node \"inst1\|reg_file_\|gdfx_temp1\[2\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[2\]~13\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[2\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[2\]~2\|datab " "Node \"inst1\|reg_file_\|db_hi_as\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[2\]~2\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[2\]~3\|dataf " "Node \"inst1\|reg_file_\|db_hi_as\[2\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[2\]~3\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[2\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[2\]~13\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[2\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[2\]~16\|dataa " "Node \"inst1\|alu_\|db\[2\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[2\]~9\|datad " "Node \"inst1\|alu_\|db_low\[2\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[1\]~29\|datab " "Node \"inst1\|alu_control_\|db\[1\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[1\]~29\|combout " "Node \"inst1\|alu_control_\|db\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[1\]~30\|dataf " "Node \"inst1\|alu_control_\|db\[1\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[1\]~30\|combout " "Node \"inst1\|alu_control_\|db\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[1\]~7\|datad " "Node \"inst1\|bus_control_\|db\[1\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[1\]~7\|combout " "Node \"inst1\|bus_control_\|db\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[1\]~30\|datac " "Node \"inst1\|alu_control_\|db\[1\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[1\]~27\|datab " "Node \"inst1\|alu_\|db\[1\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[1\]~48\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[1\]~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[1\]~48\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[1\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[1\]~50\|datae " "Node \"inst1\|reg_file_\|gdfx_temp0\[1\]~50\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[1\]~50\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[1\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_ds\[1\]~2\|dataa " "Node \"inst1\|reg_file_\|db_lo_ds\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_ds\[1\]~2\|combout " "Node \"inst1\|reg_file_\|db_lo_ds\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[1\]~30\|datae " "Node \"inst1\|alu_control_\|db\[1\]~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[1\]~10\|datad " "Node \"inst1\|reg_file_\|db_lo_as\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[1\]~10\|combout " "Node \"inst1\|reg_file_\|db_lo_as\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[1\]~50\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp0\[1\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db_low\[0\]~0\|datac " "Node \"inst1\|alu_\|db_low\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[0\]~20\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[0\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[0\]~20\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[0\]~22\|datab " "Node \"inst1\|reg_file_\|gdfx_temp1\[0\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[0\]~22\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[0\]~23\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp1\[0\]~23\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[0\]~23\|combout " "Node \"inst1\|reg_file_\|gdfx_temp1\[0\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_\|db\[0\]~11\|dataa " "Node \"inst1\|alu_\|db\[0\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[0\]~7\|datae " "Node \"inst1\|reg_file_\|db_hi_as\[0\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_hi_as\[0\]~7\|combout " "Node \"inst1\|reg_file_\|db_hi_as\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp1\[0\]~23\|dataa " "Node \"inst1\|reg_file_\|gdfx_temp1\[0\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|b2v_inst_shift_mux\|out~0\|dataf " "Node \"inst1\|alu_control_\|b2v_inst_shift_mux\|out~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw2_\|db_up\[0\]~0\|dataa " "Node \"inst1\|sw2_\|db_up\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sw2_\|db_up\[0\]~0\|combout " "Node \"inst1\|sw2_\|db_up\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|bus_control_\|db\[0\]~9\|datad " "Node \"inst1\|bus_control_\|db\[0\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~39\|datac " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~39\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~46\|datad " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~34\|datac " "Node \"inst1\|alu_control_\|db\[0\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~34\|combout " "Node \"inst1\|alu_control_\|db\[0\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~28\|dataf " "Node \"inst1\|alu_control_\|db\[0\]~28\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~64\|datad " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~64\|combout " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~39\|dataf " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~39\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|alu_control_\|db\[0\]~28\|datab " "Node \"inst1\|alu_control_\|db\[0\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|gdfx_temp0\[0\]~39\|datad " "Node \"inst1\|reg_file_\|gdfx_temp0\[0\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|reg_file_\|db_lo_as\[0\]~8\|datad " "Node \"inst1\|reg_file_\|db_lo_as\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684622737024 ""}  } { { "reg_file.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v" 100 -1 0 } } { "reg_file.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v" 103 -1 0 } } { "alu_control.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v" 109 -1 0 } } { "bus_control.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v" 41 -1 0 } } { "alu.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 113 -1 0 } } { "alu.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 120 -1 0 } } { "reg_file.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v" 104 -1 0 } } { "reg_file.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v" 98 -1 0 } } { "reg_file.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v" 101 -1 0 } } { "alu.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 119 -1 0 } } { "alu_mux_8.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_8.v" 55 -1 0 } } { "data_switch_mask.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch_mask.v" 44 -1 0 } } { "data_switch.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch.v" 43 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1684622737024 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "394 " "Design contains combinational loop of 394 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1684622737031 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "newDataClock " "Node: newDataClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2_out\[0\] newDataClock " "Register ps2_out\[0\] is being clocked by newDataClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684622737081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684622737081 "|customComputer|newDataClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register newDataClock PS2_CLK " "Register newDataClock is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684622737081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684622737081 "|customComputer|PS2_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684622737083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684622737083 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684622737083 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1684622737083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684622737177 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1684622737178 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684622737179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684622737179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.651 clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.651 clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684622737179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.720 clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  39.720 clkControl\|vga_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684622737179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684622737179 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1684622737179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684622737456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684622737460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684622737466 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684622737471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684622737473 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684622737475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684622738413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684622738417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684622738417 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[0\] " "Node \"SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[1\] " "Node \"SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[2\] " "Node \"SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DATA\[3\] " "Node \"SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684622738629 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1684622738629 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684622738632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684622740529 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1684622741700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:42 " "Fitter placement preparation operations ending: elapsed time is 00:00:42" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684622782319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684622814011 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684622823722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684622823722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684622826113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684622835757 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684622835757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684622838541 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1684622838541 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684622838541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684622838550 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.48 " "Total time spent on timing analysis during the Fitter is 10.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684622869924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684622870028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684622873084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684622873090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684622876043 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684622897241 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1684622897853 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "customComputer.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684622897884 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "customComputer.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1684622897884 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1684622897884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.fit.smsg " "Generated suppressed messages file C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684622898566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 520 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 520 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7712 " "Peak virtual memory: 7712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684622901866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 23:48:21 2023 " "Processing ended: Sat May 20 23:48:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684622901866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684622901866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:39 " "Total CPU time (on all processors): 00:08:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684622901866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684622901866 ""}
