// Seed: 2305426169
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1
);
  reg id_3;
  always @(posedge id_1) begin : LABEL_0
    if (id_1) id_3 <= 1;
  end
  wire id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6
  );
  assign id_6 = id_6;
endmodule
