
260115_Prototype_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009dfc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08009f9c  08009f9c  0000af9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a21c  0800a21c  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a21c  0800a21c  0000b21c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a224  0800a224  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a224  0800a224  0000b224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a228  0800a228  0000b228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a22c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000453c  2000006c  0800a298  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200045a8  0800a298  0000c5a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002086c  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005673  00000000  00000000  0002c908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ba8  00000000  00000000  00031f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000153e  00000000  00000000  00033b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d668  00000000  00000000  00035066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002684d  00000000  00000000  000526ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e9a7  00000000  00000000  00078f1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001178c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007780  00000000  00000000  00117908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0011f088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009f84 	.word	0x08009f84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08009f84 	.word	0x08009f84

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005c2:	2300      	movs	r3, #0
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	4b10      	ldr	r3, [pc, #64]	@ (8000608 <MX_DMA_Init+0x4c>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <MX_DMA_Init+0x4c>)
 80005cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000608 <MX_DMA_Init+0x4c>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80005de:	2200      	movs	r2, #0
 80005e0:	2105      	movs	r1, #5
 80005e2:	2038      	movs	r0, #56	@ 0x38
 80005e4:	f002 f8bc 	bl	8002760 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80005e8:	2038      	movs	r0, #56	@ 0x38
 80005ea:	f002 f8d5 	bl	8002798 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2105      	movs	r1, #5
 80005f2:	203a      	movs	r0, #58	@ 0x3a
 80005f4:	f002 f8b4 	bl	8002760 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80005f8:	203a      	movs	r0, #58	@ 0x3a
 80005fa:	f002 f8cd 	bl	8002798 <HAL_NVIC_EnableIRQ>

}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800

0800060c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4a07      	ldr	r2, [pc, #28]	@ (8000638 <vApplicationGetIdleTaskMemory+0x2c>)
 800061c:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <vApplicationGetIdleTaskMemory+0x30>)
 8000622:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2280      	movs	r2, #128	@ 0x80
 8000628:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000098 	.word	0x20000098
 800063c:	20000138 	.word	0x20000138

08000640 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	b09c      	sub	sp, #112	@ 0x70
 8000644:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	Model_TrackingInit();
 8000646:	f001 fb89 	bl	8001d5c <Model_TrackingInit>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800064a:	4b27      	ldr	r3, [pc, #156]	@ (80006e8 <MX_FREERTOS_Init+0xa8>)
 800064c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000650:	461d      	mov	r5, r3
 8000652:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000654:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000656:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800065a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800065e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000662:	2100      	movs	r1, #0
 8000664:	4618      	mov	r0, r3
 8000666:	f006 f884 	bl	8006772 <osThreadCreate>
 800066a:	4603      	mov	r3, r0
 800066c:	4a1f      	ldr	r2, [pc, #124]	@ (80006ec <MX_FREERTOS_Init+0xac>)
 800066e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ListenerTask */
  osThreadDef(ListenerTask, Listener, osPriorityNormal, 0, 128);
 8000670:	4b1f      	ldr	r3, [pc, #124]	@ (80006f0 <MX_FREERTOS_Init+0xb0>)
 8000672:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000676:	461d      	mov	r5, r3
 8000678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800067a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000680:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ListenerTaskHandle = osThreadCreate(osThread(ListenerTask), NULL);
 8000684:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f006 f871 	bl	8006772 <osThreadCreate>
 8000690:	4603      	mov	r3, r0
 8000692:	4a18      	ldr	r2, [pc, #96]	@ (80006f4 <MX_FREERTOS_Init+0xb4>)
 8000694:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControllerTask */
  osThreadDef(ControllerTask, Controller, osPriorityNormal, 0, 128);
 8000696:	4b18      	ldr	r3, [pc, #96]	@ (80006f8 <MX_FREERTOS_Init+0xb8>)
 8000698:	f107 041c 	add.w	r4, r7, #28
 800069c:	461d      	mov	r5, r3
 800069e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	2100      	movs	r1, #0
 80006b0:	4618      	mov	r0, r3
 80006b2:	f006 f85e 	bl	8006772 <osThreadCreate>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4a10      	ldr	r2, [pc, #64]	@ (80006fc <MX_FREERTOS_Init+0xbc>)
 80006ba:	6013      	str	r3, [r2, #0]

  /* definition and creation of PresenterTask */
  osThreadDef(PresenterTask, Presenter, osPriorityNormal, 0, 128);
 80006bc:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <MX_FREERTOS_Init+0xc0>)
 80006be:	463c      	mov	r4, r7
 80006c0:	461d      	mov	r5, r3
 80006c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PresenterTaskHandle = osThreadCreate(osThread(PresenterTask), NULL);
 80006ce:	463b      	mov	r3, r7
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f006 f84d 	bl	8006772 <osThreadCreate>
 80006d8:	4603      	mov	r3, r0
 80006da:	4a0a      	ldr	r2, [pc, #40]	@ (8000704 <MX_FREERTOS_Init+0xc4>)
 80006dc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006de:	bf00      	nop
 80006e0:	3770      	adds	r7, #112	@ 0x70
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bdb0      	pop	{r4, r5, r7, pc}
 80006e6:	bf00      	nop
 80006e8:	08009fa8 	.word	0x08009fa8
 80006ec:	20000088 	.word	0x20000088
 80006f0:	08009fd4 	.word	0x08009fd4
 80006f4:	2000008c 	.word	0x2000008c
 80006f8:	0800a000 	.word	0x0800a000
 80006fc:	20000090 	.word	0x20000090
 8000700:	0800a02c 	.word	0x0800a02c
 8000704:	20000094 	.word	0x20000094

08000708 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	printf("\r\n========================================\r\n");
 8000710:	4806      	ldr	r0, [pc, #24]	@ (800072c <StartDefaultTask+0x24>)
 8000712:	f008 fce1 	bl	80090d8 <puts>
	printf(" [SYSTEM] Booting Complete... Alive!\r\n");
 8000716:	4806      	ldr	r0, [pc, #24]	@ (8000730 <StartDefaultTask+0x28>)
 8000718:	f008 fcde 	bl	80090d8 <puts>
	printf("========================================\r\n");
 800071c:	4805      	ldr	r0, [pc, #20]	@ (8000734 <StartDefaultTask+0x2c>)
 800071e:	f008 fcdb 	bl	80090d8 <puts>
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000722:	2001      	movs	r0, #1
 8000724:	f006 f871 	bl	800680a <osDelay>
 8000728:	e7fb      	b.n	8000722 <StartDefaultTask+0x1a>
 800072a:	bf00      	nop
 800072c:	0800a048 	.word	0x0800a048
 8000730:	0800a074 	.word	0x0800a074
 8000734:	0800a09c 	.word	0x0800a09c

08000738 <Listener>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Listener */
void Listener(void const * argument)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Listener */
	Listener_Init();
 8000740:	f001 f9ee 	bl	8001b20 <Listener_Init>
	/* Infinite loop */
	for (;;) {
		Listener_Excute();
 8000744:	f001 f9f2 	bl	8001b2c <Listener_Excute>
		osDelay(1);
 8000748:	2001      	movs	r0, #1
 800074a:	f006 f85e 	bl	800680a <osDelay>
		Listener_Excute();
 800074e:	bf00      	nop
 8000750:	e7f8      	b.n	8000744 <Listener+0xc>

08000752 <Controller>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Controller */
void Controller(void const * argument)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b082      	sub	sp, #8
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Controller */
	Controller_Init();
 800075a:	f000 ff65 	bl	8001628 <Controller_Init>
	/* Infinite loop */
	for (;;) {
		Controller_Excute();
 800075e:	f000 ff69 	bl	8001634 <Controller_Excute>
		osDelay(1);
 8000762:	2001      	movs	r0, #1
 8000764:	f006 f851 	bl	800680a <osDelay>
		Controller_Excute();
 8000768:	bf00      	nop
 800076a:	e7f8      	b.n	800075e <Controller+0xc>

0800076c <Presenter>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Presenter */
void Presenter(void const * argument)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Presenter */
	Presenter_Init();
 8000774:	f001 fb3c 	bl	8001df0 <Presenter_Init>
	/* Infinite loop */
	for (;;) {
		Presenter_Excute();
 8000778:	f001 fb40 	bl	8001dfc <Presenter_Excute>
		osDelay(1);
 800077c:	2001      	movs	r0, #1
 800077e:	f006 f844 	bl	800680a <osDelay>
		Presenter_Excute();
 8000782:	bf00      	nop
 8000784:	e7f8      	b.n	8000778 <Presenter+0xc>
	...

08000788 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	@ 0x28
 800078c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
 800079a:	60da      	str	r2, [r3, #12]
 800079c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	4b47      	ldr	r3, [pc, #284]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a46      	ldr	r2, [pc, #280]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b44      	ldr	r3, [pc, #272]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	4b40      	ldr	r3, [pc, #256]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	4a3f      	ldr	r2, [pc, #252]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ca:	4b3d      	ldr	r3, [pc, #244]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b39      	ldr	r3, [pc, #228]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	4a38      	ldr	r2, [pc, #224]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e6:	4b36      	ldr	r3, [pc, #216]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	f003 0304 	and.w	r3, r3, #4
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b32      	ldr	r3, [pc, #200]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a31      	ldr	r2, [pc, #196]	@ (80008c0 <MX_GPIO_Init+0x138>)
 80007fc:	f043 0302 	orr.w	r3, r3, #2
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b2f      	ldr	r3, [pc, #188]	@ (80008c0 <MX_GPIO_Init+0x138>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0302 	and.w	r3, r3, #2
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	2120      	movs	r1, #32
 8000812:	482c      	ldr	r0, [pc, #176]	@ (80008c4 <MX_GPIO_Init+0x13c>)
 8000814:	f002 fcfc 	bl	8003210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000818:	2200      	movs	r2, #0
 800081a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800081e:	482a      	ldr	r0, [pc, #168]	@ (80008c8 <MX_GPIO_Init+0x140>)
 8000820:	f002 fcf6 	bl	8003210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	2108      	movs	r1, #8
 8000828:	4828      	ldr	r0, [pc, #160]	@ (80008cc <MX_GPIO_Init+0x144>)
 800082a:	f002 fcf1 	bl	8003210 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800082e:	2320      	movs	r3, #32
 8000830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	2301      	movs	r3, #1
 8000834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800083e:	f107 0314 	add.w	r3, r7, #20
 8000842:	4619      	mov	r1, r3
 8000844:	481f      	ldr	r0, [pc, #124]	@ (80008c4 <MX_GPIO_Init+0x13c>)
 8000846:	f002 fb47 	bl	8002ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800084a:	f24f 0304 	movw	r3, #61444	@ 0xf004
 800084e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000850:	2300      	movs	r3, #0
 8000852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	481b      	ldr	r0, [pc, #108]	@ (80008cc <MX_GPIO_Init+0x144>)
 8000860:	f002 fb3a 	bl	8002ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000868:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086a:	2301      	movs	r3, #1
 800086c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <MX_GPIO_Init+0x140>)
 800087e:	f002 fb2b 	bl	8002ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000882:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000888:	2300      	movs	r3, #0
 800088a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000890:	f107 0314 	add.w	r3, r7, #20
 8000894:	4619      	mov	r1, r3
 8000896:	480c      	ldr	r0, [pc, #48]	@ (80008c8 <MX_GPIO_Init+0x140>)
 8000898:	f002 fb1e 	bl	8002ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800089c:	2308      	movs	r3, #8
 800089e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	4619      	mov	r1, r3
 80008b2:	4806      	ldr	r0, [pc, #24]	@ (80008cc <MX_GPIO_Init+0x144>)
 80008b4:	f002 fb10 	bl	8002ed8 <HAL_GPIO_Init>

}
 80008b8:	bf00      	nop
 80008ba:	3728      	adds	r7, #40	@ 0x28
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020400 	.word	0x40020400

080008d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d4:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008d6:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <MX_I2C1_Init+0x54>)
 80008d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008dc:	4a12      	ldr	r2, [pc, #72]	@ (8000928 <MX_I2C1_Init+0x58>)
 80008de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_I2C1_Init+0x50>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000900:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000906:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_I2C1_Init+0x50>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090c:	4804      	ldr	r0, [pc, #16]	@ (8000920 <MX_I2C1_Init+0x50>)
 800090e:	f002 fc99 	bl	8003244 <HAL_I2C_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000918:	f000 f932 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000338 	.word	0x20000338
 8000924:	40005400 	.word	0x40005400
 8000928:	000186a0 	.word	0x000186a0

0800092c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	@ 0x28
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a19      	ldr	r2, [pc, #100]	@ (80009b0 <HAL_I2C_MspInit+0x84>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d12c      	bne.n	80009a8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	4a17      	ldr	r2, [pc, #92]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000958:	f043 0302 	orr.w	r3, r3, #2
 800095c:	6313      	str	r3, [r2, #48]	@ 0x30
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	f003 0302 	and.w	r3, r3, #2
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800096a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800096e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000970:	2312      	movs	r3, #18
 8000972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000978:	2303      	movs	r3, #3
 800097a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800097c:	2304      	movs	r3, #4
 800097e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	480c      	ldr	r0, [pc, #48]	@ (80009b8 <HAL_I2C_MspInit+0x8c>)
 8000988:	f002 faa6 	bl	8002ed8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800098c:	2300      	movs	r3, #0
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000994:	4a07      	ldr	r2, [pc, #28]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 8000996:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800099a:	6413      	str	r3, [r2, #64]	@ 0x40
 800099c:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <HAL_I2C_MspInit+0x88>)
 800099e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80009a8:	bf00      	nop
 80009aa:	3728      	adds	r7, #40	@ 0x28
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40005400 	.word	0x40005400
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020400 	.word	0x40020400

080009bc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009c8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80009cc:	f003 0301 	and.w	r3, r3, #1
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d013      	beq.n	80009fc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80009d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009d8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80009dc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d00b      	beq.n	80009fc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80009e4:	e000      	b.n	80009e8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80009e6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80009e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d0f9      	beq.n	80009e6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80009f2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	b2d2      	uxtb	r2, r2
 80009fa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80009fc:	687b      	ldr	r3, [r7, #4]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <_write>:
#include "../ap/Listener/Listener_Tracking.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *ptr, int len) {
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b086      	sub	sp, #24
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
 8000a1a:	e009      	b.n	8000a30 <_write+0x26>
        ITM_SendChar((*ptr++)); // 한 글자씩 디버거로 전송
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	1c5a      	adds	r2, r3, #1
 8000a20:	60ba      	str	r2, [r7, #8]
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ffc9 	bl	80009bc <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	697a      	ldr	r2, [r7, #20]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbf1      	blt.n	8000a1c <_write+0x12>
    }
    return len;
 8000a38:	687b      	ldr	r3, [r7, #4]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a46:	f001 fd6d 	bl	8002524 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a4a:	f000 f817 	bl	8000a7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4e:	f7ff fe9b 	bl	8000788 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a52:	f7ff fdb3 	bl	80005bc <MX_DMA_Init>
  MX_I2C1_Init();
 8000a56:	f7ff ff3b 	bl	80008d0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000a5a:	f000 fb15 	bl	8001088 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000a5e:	f000 fd3d 	bl	80014dc <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000a62:	f000 fb61 	bl	8001128 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000a66:	f000 f891 	bl	8000b8c <MX_SPI1_Init>
  MX_TIM3_Init();
 8000a6a:	f000 fbdd 	bl	8001228 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a6e:	f7ff fde7 	bl	8000640 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a72:	f005 fe77 	bl	8006764 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000a76:	bf00      	nop
 8000a78:	e7fd      	b.n	8000a76 <main+0x34>
	...

08000a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b094      	sub	sp, #80	@ 0x50
 8000a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a82:	f107 0320 	add.w	r3, r7, #32
 8000a86:	2230      	movs	r2, #48	@ 0x30
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f008 fc26 	bl	80092dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	4b27      	ldr	r3, [pc, #156]	@ (8000b44 <SystemClock_Config+0xc8>)
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa8:	4a26      	ldr	r2, [pc, #152]	@ (8000b44 <SystemClock_Config+0xc8>)
 8000aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab0:	4b24      	ldr	r3, [pc, #144]	@ (8000b44 <SystemClock_Config+0xc8>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000abc:	2300      	movs	r3, #0
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	4b21      	ldr	r3, [pc, #132]	@ (8000b48 <SystemClock_Config+0xcc>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a20      	ldr	r2, [pc, #128]	@ (8000b48 <SystemClock_Config+0xcc>)
 8000ac6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aca:	6013      	str	r3, [r2, #0]
 8000acc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <SystemClock_Config+0xcc>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000adc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ae6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000aec:	2304      	movs	r3, #4
 8000aee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000af0:	2364      	movs	r3, #100	@ 0x64
 8000af2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000af4:	2302      	movs	r3, #2
 8000af6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000af8:	2304      	movs	r3, #4
 8000afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afc:	f107 0320 	add.w	r3, r7, #32
 8000b00:	4618      	mov	r0, r3
 8000b02:	f003 f83d 	bl	8003b80 <HAL_RCC_OscConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b0c:	f000 f838 	bl	8000b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b10:	230f      	movs	r3, #15
 8000b12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b14:	2302      	movs	r3, #2
 8000b16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b26:	f107 030c 	add.w	r3, r7, #12
 8000b2a:	2103      	movs	r1, #3
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f003 fa9f 	bl	8004070 <HAL_RCC_ClockConfig>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000b38:	f000 f822 	bl	8000b80 <Error_Handler>
  }
}
 8000b3c:	bf00      	nop
 8000b3e:	3750      	adds	r7, #80	@ 0x50
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40007000 	.word	0x40007000

08000b4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a07      	ldr	r2, [pc, #28]	@ (8000b78 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d101      	bne.n	8000b62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b5e:	f001 fd03 	bl	8002568 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3) {
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a05      	ldr	r2, [pc, #20]	@ (8000b7c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d101      	bne.n	8000b70 <HAL_TIM_PeriodElapsedCallback+0x24>
		Listener_Tracking_TIM_ISR();
 8000b6c:	f001 f8da 	bl	8001d24 <Listener_Tracking_TIM_ISR>
	}
  /* USER CODE END Callback 1 */
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40014800 	.word	0x40014800
 8000b7c:	40000400 	.word	0x40000400

08000b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b84:	b672      	cpsid	i
}
 8000b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <Error_Handler+0x8>

08000b8c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b90:	4b17      	ldr	r3, [pc, #92]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000b92:	4a18      	ldr	r2, [pc, #96]	@ (8000bf4 <MX_SPI1_Init+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b96:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000b98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b9c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000baa:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bbc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bc0:	2230      	movs	r2, #48	@ 0x30
 8000bc2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bd8:	220a      	movs	r2, #10
 8000bda:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_SPI1_Init+0x64>)
 8000bde:	f003 fc99 	bl	8004514 <HAL_SPI_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000be8:	f7ff ffca 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	2000038c 	.word	0x2000038c
 8000bf4:	40013000 	.word	0x40013000

08000bf8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	@ 0x28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a4b      	ldr	r2, [pc, #300]	@ (8000d44 <HAL_SPI_MspInit+0x14c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	f040 8090 	bne.w	8000d3c <HAL_SPI_MspInit+0x144>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	4b49      	ldr	r3, [pc, #292]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c24:	4a48      	ldr	r2, [pc, #288]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c2a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2c:	4b46      	ldr	r3, [pc, #280]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4b42      	ldr	r3, [pc, #264]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c40:	4a41      	ldr	r2, [pc, #260]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c48:	4b3f      	ldr	r3, [pc, #252]	@ (8000d48 <HAL_SPI_MspInit+0x150>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c54:	23e0      	movs	r3, #224	@ 0xe0
 8000c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c60:	2303      	movs	r3, #3
 8000c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c64:	2305      	movs	r3, #5
 8000c66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4837      	ldr	r0, [pc, #220]	@ (8000d4c <HAL_SPI_MspInit+0x154>)
 8000c70:	f002 f932 	bl	8002ed8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000c74:	4b36      	ldr	r3, [pc, #216]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c76:	4a37      	ldr	r2, [pc, #220]	@ (8000d54 <HAL_SPI_MspInit+0x15c>)
 8000c78:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000c7a:	4b35      	ldr	r3, [pc, #212]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c7c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000c80:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c82:	4b33      	ldr	r3, [pc, #204]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c88:	4b31      	ldr	r3, [pc, #196]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c8e:	4b30      	ldr	r3, [pc, #192]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c94:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c96:	4b2e      	ldr	r3, [pc, #184]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000ca2:	4b2b      	ldr	r3, [pc, #172]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca8:	4b29      	ldr	r3, [pc, #164]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cae:	4b28      	ldr	r3, [pc, #160]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000cb4:	4826      	ldr	r0, [pc, #152]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000cb6:	f001 fd7d 	bl	80027b4 <HAL_DMA_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8000cc0:	f7ff ff5e 	bl	8000b80 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a22      	ldr	r2, [pc, #136]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000cc8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000cca:	4a21      	ldr	r2, [pc, #132]	@ (8000d50 <HAL_SPI_MspInit+0x158>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8000cd0:	4b21      	ldr	r3, [pc, #132]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cd2:	4a22      	ldr	r2, [pc, #136]	@ (8000d5c <HAL_SPI_MspInit+0x164>)
 8000cd4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8000cd6:	4b20      	ldr	r3, [pc, #128]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cd8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000cdc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cde:	4b1e      	ldr	r3, [pc, #120]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000ce0:	2240      	movs	r2, #64	@ 0x40
 8000ce2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cea:	4b1b      	ldr	r3, [pc, #108]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cf0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cf2:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cf8:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000cfe:	4b16      	ldr	r3, [pc, #88]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d04:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d0a:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000d10:	4811      	ldr	r0, [pc, #68]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d12:	f001 fd4f 	bl	80027b4 <HAL_DMA_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8000d1c:	f7ff ff30 	bl	8000b80 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a0d      	ldr	r2, [pc, #52]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d24:	649a      	str	r2, [r3, #72]	@ 0x48
 8000d26:	4a0c      	ldr	r2, [pc, #48]	@ (8000d58 <HAL_SPI_MspInit+0x160>)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2105      	movs	r1, #5
 8000d30:	2023      	movs	r0, #35	@ 0x23
 8000d32:	f001 fd15 	bl	8002760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000d36:	2023      	movs	r0, #35	@ 0x23
 8000d38:	f001 fd2e 	bl	8002798 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000d3c:	bf00      	nop
 8000d3e:	3728      	adds	r7, #40	@ 0x28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40013000 	.word	0x40013000
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40020000 	.word	0x40020000
 8000d50:	200003e4 	.word	0x200003e4
 8000d54:	40026410 	.word	0x40026410
 8000d58:	20000444 	.word	0x20000444
 8000d5c:	40026440 	.word	0x40026440

08000d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	4b12      	ldr	r3, [pc, #72]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d6e:	4a11      	ldr	r2, [pc, #68]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d76:	4b0f      	ldr	r3, [pc, #60]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	603b      	str	r3, [r7, #0]
 8000d86:	4b0b      	ldr	r3, [pc, #44]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d92:	4b08      	ldr	r3, [pc, #32]	@ (8000db4 <HAL_MspInit+0x54>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	603b      	str	r3, [r7, #0]
 8000d9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	210f      	movs	r1, #15
 8000da2:	f06f 0001 	mvn.w	r0, #1
 8000da6:	f001 fcdb 	bl	8002760 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023800 	.word	0x40023800

08000db8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08c      	sub	sp, #48	@ 0x30
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60bb      	str	r3, [r7, #8]
 8000dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8000e88 <HAL_InitTick+0xd0>)
 8000dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd0:	4a2d      	ldr	r2, [pc, #180]	@ (8000e88 <HAL_InitTick+0xd0>)
 8000dd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000dd6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e88 <HAL_InitTick+0xd0>)
 8000dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ddc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000de4:	f107 020c 	add.w	r2, r7, #12
 8000de8:	f107 0310 	add.w	r3, r7, #16
 8000dec:	4611      	mov	r1, r2
 8000dee:	4618      	mov	r0, r3
 8000df0:	f003 fb5e 	bl	80044b0 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000df4:	f003 fb48 	bl	8004488 <HAL_RCC_GetPCLK2Freq>
 8000df8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dfc:	4a23      	ldr	r2, [pc, #140]	@ (8000e8c <HAL_InitTick+0xd4>)
 8000dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8000e02:	0c9b      	lsrs	r3, r3, #18
 8000e04:	3b01      	subs	r3, #1
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000e08:	4b21      	ldr	r3, [pc, #132]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e0a:	4a22      	ldr	r2, [pc, #136]	@ (8000e94 <HAL_InitTick+0xdc>)
 8000e0c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000e0e:	4b20      	ldr	r3, [pc, #128]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e14:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000e16:	4a1e      	ldr	r2, [pc, #120]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e1a:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e22:	4b1b      	ldr	r3, [pc, #108]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e28:	4b19      	ldr	r3, [pc, #100]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000e2e:	4818      	ldr	r0, [pc, #96]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e30:	f004 f84c 	bl	8004ecc <HAL_TIM_Base_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d11b      	bne.n	8000e7a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000e42:	4813      	ldr	r0, [pc, #76]	@ (8000e90 <HAL_InitTick+0xd8>)
 8000e44:	f004 f892 	bl	8004f6c <HAL_TIM_Base_Start_IT>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d111      	bne.n	8000e7a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000e56:	201a      	movs	r0, #26
 8000e58:	f001 fc9e 	bl	8002798 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b0f      	cmp	r3, #15
 8000e60:	d808      	bhi.n	8000e74 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000e62:	2200      	movs	r2, #0
 8000e64:	6879      	ldr	r1, [r7, #4]
 8000e66:	201a      	movs	r0, #26
 8000e68:	f001 fc7a 	bl	8002760 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e98 <HAL_InitTick+0xe0>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6013      	str	r3, [r2, #0]
 8000e72:	e002      	b.n	8000e7a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3730      	adds	r7, #48	@ 0x30
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	431bde83 	.word	0x431bde83
 8000e90:	200004a4 	.word	0x200004a4
 8000e94:	40014800 	.word	0x40014800
 8000e98:	20000004 	.word	0x20000004

08000e9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <NMI_Handler+0x4>

08000ea4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <HardFault_Handler+0x4>

08000eac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <MemManage_Handler+0x4>

08000eb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <BusFault_Handler+0x4>

08000ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <UsageFault_Handler+0x4>

08000ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
	...

08000ed4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ed8:	4802      	ldr	r0, [pc, #8]	@ (8000ee4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000eda:	f004 fa17 	bl	800530c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200004f0 	.word	0x200004f0

08000ee8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000eec:	4803      	ldr	r0, [pc, #12]	@ (8000efc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000eee:	f004 fa0d 	bl	800530c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8000ef2:	4803      	ldr	r0, [pc, #12]	@ (8000f00 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8000ef4:	f004 fa0a 	bl	800530c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	200004f0 	.word	0x200004f0
 8000f00:	200004a4 	.word	0x200004a4

08000f04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <TIM3_IRQHandler+0x10>)
 8000f0a:	f004 f9ff 	bl	800530c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000580 	.word	0x20000580

08000f18 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000f1c:	4802      	ldr	r0, [pc, #8]	@ (8000f28 <SPI1_IRQHandler+0x10>)
 8000f1e:	f003 fc7f 	bl	8004820 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	2000038c 	.word	0x2000038c

08000f2c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000f30:	4802      	ldr	r0, [pc, #8]	@ (8000f3c <DMA2_Stream0_IRQHandler+0x10>)
 8000f32:	f001 fd67 	bl	8002a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	200003e4 	.word	0x200003e4

08000f40 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000f44:	4802      	ldr	r0, [pc, #8]	@ (8000f50 <DMA2_Stream2_IRQHandler+0x10>)
 8000f46:	f001 fd5d 	bl	8002a04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000444 	.word	0x20000444

08000f54 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	e00a      	b.n	8000f7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f66:	f3af 8000 	nop.w
 8000f6a:	4601      	mov	r1, r0
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	1c5a      	adds	r2, r3, #1
 8000f70:	60ba      	str	r2, [r7, #8]
 8000f72:	b2ca      	uxtb	r2, r1
 8000f74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	617b      	str	r3, [r7, #20]
 8000f7c:	697a      	ldr	r2, [r7, #20]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	dbf0      	blt.n	8000f66 <_read+0x12>
  }

  return len;
 8000f84:	687b      	ldr	r3, [r7, #4]
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fb6:	605a      	str	r2, [r3, #4]
  return 0;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <_isatty>:

int _isatty(int file)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fce:	2301      	movs	r3, #1
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	60f8      	str	r0, [r7, #12]
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
	...

08000ff8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001000:	4a14      	ldr	r2, [pc, #80]	@ (8001054 <_sbrk+0x5c>)
 8001002:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <_sbrk+0x60>)
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800100c:	4b13      	ldr	r3, [pc, #76]	@ (800105c <_sbrk+0x64>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d102      	bne.n	800101a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001014:	4b11      	ldr	r3, [pc, #68]	@ (800105c <_sbrk+0x64>)
 8001016:	4a12      	ldr	r2, [pc, #72]	@ (8001060 <_sbrk+0x68>)
 8001018:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <_sbrk+0x64>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4413      	add	r3, r2
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	429a      	cmp	r2, r3
 8001026:	d207      	bcs.n	8001038 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001028:	f008 fa04 	bl	8009434 <__errno>
 800102c:	4603      	mov	r3, r0
 800102e:	220c      	movs	r2, #12
 8001030:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	e009      	b.n	800104c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001038:	4b08      	ldr	r3, [pc, #32]	@ (800105c <_sbrk+0x64>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800103e:	4b07      	ldr	r3, [pc, #28]	@ (800105c <_sbrk+0x64>)
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	4a05      	ldr	r2, [pc, #20]	@ (800105c <_sbrk+0x64>)
 8001048:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800104a:	68fb      	ldr	r3, [r7, #12]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20020000 	.word	0x20020000
 8001058:	00000400 	.word	0x00000400
 800105c:	200004ec 	.word	0x200004ec
 8001060:	200045a8 	.word	0x200045a8

08001064 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <SystemInit+0x20>)
 800106a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800106e:	4a05      	ldr	r2, [pc, #20]	@ (8001084 <SystemInit+0x20>)
 8001070:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001074:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108e:	f107 0308 	add.w	r3, r7, #8
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800109c:	463b      	mov	r3, r7
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001124 <MX_TIM1_Init+0x9c>)
 80010a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 80010aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010ac:	2263      	movs	r2, #99	@ 0x63
 80010ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80010b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010d0:	4813      	ldr	r0, [pc, #76]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010d2:	f003 fefb 	bl	8004ecc <HAL_TIM_Base_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80010dc:	f7ff fd50 	bl	8000b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010e6:	f107 0308 	add.w	r3, r7, #8
 80010ea:	4619      	mov	r1, r3
 80010ec:	480c      	ldr	r0, [pc, #48]	@ (8001120 <MX_TIM1_Init+0x98>)
 80010ee:	f004 fabf 	bl	8005670 <HAL_TIM_ConfigClockSource>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80010f8:	f7ff fd42 	bl	8000b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010fc:	2300      	movs	r3, #0
 80010fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001104:	463b      	mov	r3, r7
 8001106:	4619      	mov	r1, r3
 8001108:	4805      	ldr	r0, [pc, #20]	@ (8001120 <MX_TIM1_Init+0x98>)
 800110a:	f004 fe73 	bl	8005df4 <HAL_TIMEx_MasterConfigSynchronization>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001114:	f7ff fd34 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001118:	bf00      	nop
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200004f0 	.word	0x200004f0
 8001124:	40010000 	.word	0x40010000

08001128 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08e      	sub	sp, #56	@ 0x38
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800112e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800113c:	f107 0320 	add.w	r3, r7, #32
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
 8001154:	615a      	str	r2, [r3, #20]
 8001156:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001158:	4b32      	ldr	r3, [pc, #200]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800115a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800115e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001160:	4b30      	ldr	r3, [pc, #192]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001162:	2200      	movs	r2, #0
 8001164:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001166:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800116c:	4b2d      	ldr	r3, [pc, #180]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800116e:	f04f 32ff 	mov.w	r2, #4294967295
 8001172:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001174:	4b2b      	ldr	r3, [pc, #172]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800117a:	4b2a      	ldr	r3, [pc, #168]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001180:	4828      	ldr	r0, [pc, #160]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001182:	f003 fea3 	bl	8004ecc <HAL_TIM_Base_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800118c:	f7ff fcf8 	bl	8000b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001190:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001194:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001196:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800119a:	4619      	mov	r1, r3
 800119c:	4821      	ldr	r0, [pc, #132]	@ (8001224 <MX_TIM2_Init+0xfc>)
 800119e:	f004 fa67 	bl	8005670 <HAL_TIM_ConfigClockSource>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80011a8:	f7ff fcea 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011ac:	481d      	ldr	r0, [pc, #116]	@ (8001224 <MX_TIM2_Init+0xfc>)
 80011ae:	f003 ff3f 	bl	8005030 <HAL_TIM_PWM_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80011b8:	f7ff fce2 	bl	8000b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011c4:	f107 0320 	add.w	r3, r7, #32
 80011c8:	4619      	mov	r1, r3
 80011ca:	4816      	ldr	r0, [pc, #88]	@ (8001224 <MX_TIM2_Init+0xfc>)
 80011cc:	f004 fe12 	bl	8005df4 <HAL_TIMEx_MasterConfigSynchronization>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80011d6:	f7ff fcd3 	bl	8000b80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011da:	2360      	movs	r3, #96	@ 0x60
 80011dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	2200      	movs	r2, #0
 80011ee:	4619      	mov	r1, r3
 80011f0:	480c      	ldr	r0, [pc, #48]	@ (8001224 <MX_TIM2_Init+0xfc>)
 80011f2:	f004 f97b 	bl	80054ec <HAL_TIM_PWM_ConfigChannel>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80011fc:	f7ff fcc0 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2204      	movs	r2, #4
 8001204:	4619      	mov	r1, r3
 8001206:	4807      	ldr	r0, [pc, #28]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001208:	f004 f970 	bl	80054ec <HAL_TIM_PWM_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001212:	f7ff fcb5 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001216:	4803      	ldr	r0, [pc, #12]	@ (8001224 <MX_TIM2_Init+0xfc>)
 8001218:	f000 f900 	bl	800141c <HAL_TIM_MspPostInit>

}
 800121c:	bf00      	nop
 800121e:	3738      	adds	r7, #56	@ 0x38
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000538 	.word	0x20000538

08001228 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08e      	sub	sp, #56	@ 0x38
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	605a      	str	r2, [r3, #4]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
 8001254:	615a      	str	r2, [r3, #20]
 8001256:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001258:	4b3d      	ldr	r3, [pc, #244]	@ (8001350 <MX_TIM3_Init+0x128>)
 800125a:	4a3e      	ldr	r2, [pc, #248]	@ (8001354 <MX_TIM3_Init+0x12c>)
 800125c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 800125e:	4b3c      	ldr	r3, [pc, #240]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001260:	2263      	movs	r2, #99	@ 0x63
 8001262:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001264:	4b3a      	ldr	r3, [pc, #232]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800126a:	4b39      	ldr	r3, [pc, #228]	@ (8001350 <MX_TIM3_Init+0x128>)
 800126c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001270:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001272:	4b37      	ldr	r3, [pc, #220]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001278:	4b35      	ldr	r3, [pc, #212]	@ (8001350 <MX_TIM3_Init+0x128>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800127e:	4834      	ldr	r0, [pc, #208]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001280:	f003 fe24 	bl	8004ecc <HAL_TIM_Base_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800128a:	f7ff fc79 	bl	8000b80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001294:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001298:	4619      	mov	r1, r3
 800129a:	482d      	ldr	r0, [pc, #180]	@ (8001350 <MX_TIM3_Init+0x128>)
 800129c:	f004 f9e8 	bl	8005670 <HAL_TIM_ConfigClockSource>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80012a6:	f7ff fc6b 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012aa:	4829      	ldr	r0, [pc, #164]	@ (8001350 <MX_TIM3_Init+0x128>)
 80012ac:	f003 fec0 	bl	8005030 <HAL_TIM_PWM_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012b6:	f7ff fc63 	bl	8000b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ba:	2300      	movs	r3, #0
 80012bc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012be:	2300      	movs	r3, #0
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012c2:	f107 0320 	add.w	r3, r7, #32
 80012c6:	4619      	mov	r1, r3
 80012c8:	4821      	ldr	r0, [pc, #132]	@ (8001350 <MX_TIM3_Init+0x128>)
 80012ca:	f004 fd93 	bl	8005df4 <HAL_TIMEx_MasterConfigSynchronization>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80012d4:	f7ff fc54 	bl	8000b80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012d8:	2360      	movs	r3, #96	@ 0x60
 80012da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	2200      	movs	r2, #0
 80012ec:	4619      	mov	r1, r3
 80012ee:	4818      	ldr	r0, [pc, #96]	@ (8001350 <MX_TIM3_Init+0x128>)
 80012f0:	f004 f8fc 	bl	80054ec <HAL_TIM_PWM_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80012fa:	f7ff fc41 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	2204      	movs	r2, #4
 8001302:	4619      	mov	r1, r3
 8001304:	4812      	ldr	r0, [pc, #72]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001306:	f004 f8f1 	bl	80054ec <HAL_TIM_PWM_ConfigChannel>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001310:	f7ff fc36 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	2208      	movs	r2, #8
 8001318:	4619      	mov	r1, r3
 800131a:	480d      	ldr	r0, [pc, #52]	@ (8001350 <MX_TIM3_Init+0x128>)
 800131c:	f004 f8e6 	bl	80054ec <HAL_TIM_PWM_ConfigChannel>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001326:	f7ff fc2b 	bl	8000b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	220c      	movs	r2, #12
 800132e:	4619      	mov	r1, r3
 8001330:	4807      	ldr	r0, [pc, #28]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001332:	f004 f8db 	bl	80054ec <HAL_TIM_PWM_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800133c:	f7ff fc20 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001340:	4803      	ldr	r0, [pc, #12]	@ (8001350 <MX_TIM3_Init+0x128>)
 8001342:	f000 f86b 	bl	800141c <HAL_TIM_MspPostInit>

}
 8001346:	bf00      	nop
 8001348:	3738      	adds	r7, #56	@ 0x38
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000580 	.word	0x20000580
 8001354:	40000400 	.word	0x40000400

08001358 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a2a      	ldr	r2, [pc, #168]	@ (8001410 <HAL_TIM_Base_MspInit+0xb8>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d11e      	bne.n	80013a8 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
 800136e:	4b29      	ldr	r3, [pc, #164]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001372:	4a28      	ldr	r2, [pc, #160]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6453      	str	r3, [r2, #68]	@ 0x44
 800137a:	4b26      	ldr	r3, [pc, #152]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2105      	movs	r1, #5
 800138a:	2019      	movs	r0, #25
 800138c:	f001 f9e8 	bl	8002760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001390:	2019      	movs	r0, #25
 8001392:	f001 fa01 	bl	8002798 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	210f      	movs	r1, #15
 800139a:	201a      	movs	r0, #26
 800139c:	f001 f9e0 	bl	8002760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80013a0:	201a      	movs	r0, #26
 80013a2:	f001 f9f9 	bl	8002798 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80013a6:	e02e      	b.n	8001406 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM2)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013b0:	d10e      	bne.n	80013d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	4a16      	ldr	r2, [pc, #88]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c2:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	693b      	ldr	r3, [r7, #16]
}
 80013ce:	e01a      	b.n	8001406 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM3)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a10      	ldr	r2, [pc, #64]	@ (8001418 <HAL_TIM_Base_MspInit+0xc0>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d115      	bne.n	8001406 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b0d      	ldr	r3, [pc, #52]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <HAL_TIM_Base_MspInit+0xbc>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2105      	movs	r1, #5
 80013fa:	201d      	movs	r0, #29
 80013fc:	f001 f9b0 	bl	8002760 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001400:	201d      	movs	r0, #29
 8001402:	f001 f9c9 	bl	8002798 <HAL_NVIC_EnableIRQ>
}
 8001406:	bf00      	nop
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40010000 	.word	0x40010000
 8001414:	40023800 	.word	0x40023800
 8001418:	40000400 	.word	0x40000400

0800141c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	@ 0x28
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800143c:	d11e      	bne.n	800147c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	4b22      	ldr	r3, [pc, #136]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	4a21      	ldr	r2, [pc, #132]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6313      	str	r3, [r2, #48]	@ 0x30
 800144e:	4b1f      	ldr	r3, [pc, #124]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800145a:	2303      	movs	r3, #3
 800145c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145e:	2302      	movs	r3, #2
 8001460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800146a:	2301      	movs	r3, #1
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	4816      	ldr	r0, [pc, #88]	@ (80014d0 <HAL_TIM_MspPostInit+0xb4>)
 8001476:	f001 fd2f 	bl	8002ed8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800147a:	e022      	b.n	80014c2 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a14      	ldr	r2, [pc, #80]	@ (80014d4 <HAL_TIM_MspPostInit+0xb8>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d11d      	bne.n	80014c2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a0f      	ldr	r2, [pc, #60]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30
 8001496:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <HAL_TIM_MspPostInit+0xb0>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80014a2:	2333      	movs	r3, #51	@ 0x33
 80014a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a6:	2302      	movs	r3, #2
 80014a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014b2:	2302      	movs	r3, #2
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	4806      	ldr	r0, [pc, #24]	@ (80014d8 <HAL_TIM_MspPostInit+0xbc>)
 80014be:	f001 fd0b 	bl	8002ed8 <HAL_GPIO_Init>
}
 80014c2:	bf00      	nop
 80014c4:	3728      	adds	r7, #40	@ 0x28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020000 	.word	0x40020000
 80014d4:	40000400 	.word	0x40000400
 80014d8:	40020400 	.word	0x40020400

080014dc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e0:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	@ (800152c <MX_USART2_UART_Init+0x50>)
 80014e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014e6:	4b10      	ldr	r3, [pc, #64]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001514:	f004 fcf0 	bl	8005ef8 <HAL_UART_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800151e:	f7ff fb2f 	bl	8000b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200005c8 	.word	0x200005c8
 800152c:	40004400 	.word	0x40004400

08001530 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08a      	sub	sp, #40	@ 0x28
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a19      	ldr	r2, [pc, #100]	@ (80015b4 <HAL_UART_MspInit+0x84>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d12b      	bne.n	80015aa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	4b18      	ldr	r3, [pc, #96]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	4a17      	ldr	r2, [pc, #92]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 800155c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001560:	6413      	str	r3, [r2, #64]	@ 0x40
 8001562:	4b15      	ldr	r3, [pc, #84]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	4a10      	ldr	r2, [pc, #64]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	@ 0x30
 800157e:	4b0e      	ldr	r3, [pc, #56]	@ (80015b8 <HAL_UART_MspInit+0x88>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800158a:	230c      	movs	r3, #12
 800158c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001596:	2303      	movs	r3, #3
 8001598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800159a:	2307      	movs	r3, #7
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	f107 0314 	add.w	r3, r7, #20
 80015a2:	4619      	mov	r1, r3
 80015a4:	4805      	ldr	r0, [pc, #20]	@ (80015bc <HAL_UART_MspInit+0x8c>)
 80015a6:	f001 fc97 	bl	8002ed8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015aa:	bf00      	nop
 80015ac:	3728      	adds	r7, #40	@ 0x28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40004400 	.word	0x40004400
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40020000 	.word	0x40020000

080015c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80015c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015f8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015c4:	f7ff fd4e 	bl	8001064 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015c8:	480c      	ldr	r0, [pc, #48]	@ (80015fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015ca:	490d      	ldr	r1, [pc, #52]	@ (8001600 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001604 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d0:	e002      	b.n	80015d8 <LoopCopyDataInit>

080015d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d6:	3304      	adds	r3, #4

080015d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015dc:	d3f9      	bcc.n	80015d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015de:	4a0a      	ldr	r2, [pc, #40]	@ (8001608 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015e0:	4c0a      	ldr	r4, [pc, #40]	@ (800160c <LoopFillZerobss+0x22>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e4:	e001      	b.n	80015ea <LoopFillZerobss>

080015e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e8:	3204      	adds	r2, #4

080015ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015ec:	d3fb      	bcc.n	80015e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ee:	f007 ff27 	bl	8009440 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015f2:	f7ff fa26 	bl	8000a42 <main>
  bx  lr    
 80015f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001600:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001604:	0800a22c 	.word	0x0800a22c
  ldr r2, =_sbss
 8001608:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800160c:	200045a8 	.word	0x200045a8

08001610 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001610:	e7fe      	b.n	8001610 <ADC_IRQHandler>
	...

08001614 <Common_StartTIMInterrupt>:
 *      Author: kccistc
 */

#include "Common.h"

void Common_StartTIMInterrupt() {
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8001618:	4802      	ldr	r0, [pc, #8]	@ (8001624 <Common_StartTIMInterrupt+0x10>)
 800161a:	f003 fca7 	bl	8004f6c <HAL_TIM_Base_Start_IT>
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000580 	.word	0x20000580

08001628 <Controller_Init>:
 *      Author: kccistc
 */

#include "Controller.h"

void Controller_Init() {
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	Controller_Tracking_Init();
 800162c:	f000 f808 	bl	8001640 <Controller_Tracking_Init>
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}

08001634 <Controller_Excute>:

void Controller_Excute() {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	Controller_Tracking_Excute();
 8001638:	f000 f80a 	bl	8001650 <Controller_Tracking_Excute>
}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}

08001640 <Controller_Tracking_Init>:
tracking_t trackingData;

/**
 * @brief Initialize tracking controller and reset data
 */
void Controller_Tracking_Init() {
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	Common_StartTIMInterrupt();
 8001644:	f7ff ffe6 	bl	8001614 <Common_StartTIMInterrupt>
	Controller_Tracking_ResetData();
 8001648:	f000 f9a8 	bl	800199c <Controller_Tracking_ResetData>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <Controller_Tracking_Excute>:

/**
 * @brief Main execution loop (Scheduler)
 */
void Controller_Tracking_Excute() {
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
	// 1. Fetch event from message queue
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 8001656:	4b25      	ldr	r3, [pc, #148]	@ (80016ec <Controller_Tracking_Excute+0x9c>)
 8001658:	6819      	ldr	r1, [r3, #0]
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	2200      	movs	r2, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f005 fa50 	bl	8006b04 <osMessageGet>
	uint16_t currEvent;
	if (evt.status != osEventMessage)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b10      	cmp	r3, #16
 8001668:	d13b      	bne.n	80016e2 <Controller_Tracking_Excute+0x92>
		return;
	currEvent = evt.value.v;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	82fb      	strh	r3, [r7, #22]
	trackingState_t prevState = Model_GetTrackingState();
 800166e:	f000 fbb3 	bl	8001dd8 <Model_GetTrackingState>
 8001672:	4603      	mov	r3, r0
 8001674:	757b      	strb	r3, [r7, #21]

	// 2. Data Parsing: Update trackingData only when not in IDLE
	if (currEvent == EVENT_FPGA_DATA_RECEIVED && prevState != TRACKING_IDLE) {
 8001676:	8afb      	ldrh	r3, [r7, #22]
 8001678:	2b05      	cmp	r3, #5
 800167a:	d104      	bne.n	8001686 <Controller_Tracking_Excute+0x36>
 800167c:	7d7b      	ldrb	r3, [r7, #21]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <Controller_Tracking_Excute+0x36>
		Controller_Tracking_Unpack();
 8001682:	f000 f947 	bl	8001914 <Controller_Tracking_Unpack>
	}

	// 3. State Management: Directly transition based on trackingData flags
	Controller_Tracking_UpdateState(prevState, currEvent);
 8001686:	8afa      	ldrh	r2, [r7, #22]
 8001688:	7d7b      	ldrb	r3, [r7, #21]
 800168a:	4611      	mov	r1, r2
 800168c:	4618      	mov	r0, r3
 800168e:	f000 f82f 	bl	80016f0 <Controller_Tracking_UpdateState>

	// 4. Synchronization: Notify Presenter on state change or periodic tick
	trackingState_t currState = Model_GetTrackingState();
 8001692:	f000 fba1 	bl	8001dd8 <Model_GetTrackingState>
 8001696:	4603      	mov	r3, r0
 8001698:	753b      	strb	r3, [r7, #20]
	Controller_Tracking_LogStateChange(currEvent, prevState, currState);
 800169a:	7d3a      	ldrb	r2, [r7, #20]
 800169c:	7d79      	ldrb	r1, [r7, #21]
 800169e:	8afb      	ldrh	r3, [r7, #22]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f000 f8f5 	bl	8001890 <Controller_Tracking_LogStateChange>

	bool isStateChanged = (prevState != currState);
 80016a6:	7d7a      	ldrb	r2, [r7, #21]
 80016a8:	7d3b      	ldrb	r3, [r7, #20]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	bf14      	ite	ne
 80016ae:	2301      	movne	r3, #1
 80016b0:	2300      	moveq	r3, #0
 80016b2:	74fb      	strb	r3, [r7, #19]
	bool isPeriodicTick = (currEvent == EVENT_SERVO_TICK
			&& currState != TRACKING_IDLE);
 80016b4:	8afb      	ldrh	r3, [r7, #22]
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	d104      	bne.n	80016c4 <Controller_Tracking_Excute+0x74>
 80016ba:	7d3b      	ldrb	r3, [r7, #20]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <Controller_Tracking_Excute+0x74>
 80016c0:	2301      	movs	r3, #1
 80016c2:	e000      	b.n	80016c6 <Controller_Tracking_Excute+0x76>
 80016c4:	2300      	movs	r3, #0
	bool isPeriodicTick = (currEvent == EVENT_SERVO_TICK
 80016c6:	74bb      	strb	r3, [r7, #18]
 80016c8:	7cbb      	ldrb	r3, [r7, #18]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	74bb      	strb	r3, [r7, #18]
	if (isStateChanged || isPeriodicTick) {
 80016d0:	7cfb      	ldrb	r3, [r7, #19]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d102      	bne.n	80016dc <Controller_Tracking_Excute+0x8c>
 80016d6:	7cbb      	ldrb	r3, [r7, #18]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <Controller_Tracking_Excute+0x94>
		Controller_Tracking_PushData();
 80016dc:	f000 f978 	bl	80019d0 <Controller_Tracking_PushData>
 80016e0:	e000      	b.n	80016e4 <Controller_Tracking_Excute+0x94>
		return;
 80016e2:	bf00      	nop
	}
}
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000694 	.word	0x20000694

080016f0 <Controller_Tracking_UpdateState>:

/**
 * @brief Routes the event to the appropriate state handler
 */
void Controller_Tracking_UpdateState(trackingState_t prevState,
		uint16_t currEvent) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	460a      	mov	r2, r1
 80016fa:	71fb      	strb	r3, [r7, #7]
 80016fc:	4613      	mov	r3, r2
 80016fe:	80bb      	strh	r3, [r7, #4]
	switch (prevState) {
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	2b04      	cmp	r3, #4
 8001704:	d825      	bhi.n	8001752 <Controller_Tracking_UpdateState+0x62>
 8001706:	a201      	add	r2, pc, #4	@ (adr r2, 800170c <Controller_Tracking_UpdateState+0x1c>)
 8001708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170c:	08001721 	.word	0x08001721
 8001710:	0800172b 	.word	0x0800172b
 8001714:	08001735 	.word	0x08001735
 8001718:	0800173f 	.word	0x0800173f
 800171c:	08001749 	.word	0x08001749
	case TRACKING_IDLE:
		Controller_Tracking_Idle(currEvent);
 8001720:	88bb      	ldrh	r3, [r7, #4]
 8001722:	4618      	mov	r0, r3
 8001724:	f000 f81a 	bl	800175c <Controller_Tracking_Idle>
		break;
 8001728:	e013      	b.n	8001752 <Controller_Tracking_UpdateState+0x62>
	case TRACKING_SEARCH:
		Controller_Tracking_Search(currEvent);
 800172a:	88bb      	ldrh	r3, [r7, #4]
 800172c:	4618      	mov	r0, r3
 800172e:	f000 f827 	bl	8001780 <Controller_Tracking_Search>
		break;
 8001732:	e00e      	b.n	8001752 <Controller_Tracking_UpdateState+0x62>
	case TRACKING_FOLLOW:
		Controller_Tracking_Follow(currEvent);
 8001734:	88bb      	ldrh	r3, [r7, #4]
 8001736:	4618      	mov	r0, r3
 8001738:	f000 f83e 	bl	80017b8 <Controller_Tracking_Follow>
		break;
 800173c:	e009      	b.n	8001752 <Controller_Tracking_UpdateState+0x62>
	case TRACKING_LOST:
		Controller_Tracking_Lost(currEvent);
 800173e:	88bb      	ldrh	r3, [r7, #4]
 8001740:	4618      	mov	r0, r3
 8001742:	f000 f865 	bl	8001810 <Controller_Tracking_Lost>
		break;
 8001746:	e004      	b.n	8001752 <Controller_Tracking_UpdateState+0x62>
	case TRACKING_AIMED:
		Controller_Tracking_Aimed(currEvent);
 8001748:	88bb      	ldrh	r3, [r7, #4]
 800174a:	4618      	mov	r0, r3
 800174c:	f000 f87c 	bl	8001848 <Controller_Tracking_Aimed>
		break;
 8001750:	bf00      	nop
	}
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop

0800175c <Controller_Tracking_Idle>:

/* --- State Handlers --- */
void Controller_Tracking_Idle(uint16_t currEvent) {
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_START) {
 8001766:	88fb      	ldrh	r3, [r7, #6]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d104      	bne.n	8001776 <Controller_Tracking_Idle+0x1a>
		Controller_Tracking_ResetData();
 800176c:	f000 f916 	bl	800199c <Controller_Tracking_ResetData>
		Model_SetTrackingState(TRACKING_SEARCH);
 8001770:	2001      	movs	r0, #1
 8001772:	f000 fb21 	bl	8001db8 <Model_SetTrackingState>
	}
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <Controller_Tracking_Search>:

void Controller_Tracking_Search(uint16_t currEvent) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_STOP) {
 800178a:	88fb      	ldrh	r3, [r7, #6]
 800178c:	2b02      	cmp	r3, #2
 800178e:	d105      	bne.n	800179c <Controller_Tracking_Search+0x1c>
		Controller_Tracking_ResetData();
 8001790:	f000 f904 	bl	800199c <Controller_Tracking_ResetData>
		Model_SetTrackingState(TRACKING_IDLE);
 8001794:	2000      	movs	r0, #0
 8001796:	f000 fb0f 	bl	8001db8 <Model_SetTrackingState>
	} else if (trackingData.isDetected) {
		Model_SetTrackingState(TRACKING_FOLLOW);
	}
}
 800179a:	e006      	b.n	80017aa <Controller_Tracking_Search+0x2a>
	} else if (trackingData.isDetected) {
 800179c:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <Controller_Tracking_Search+0x34>)
 800179e:	7c1b      	ldrb	r3, [r3, #16]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d002      	beq.n	80017aa <Controller_Tracking_Search+0x2a>
		Model_SetTrackingState(TRACKING_FOLLOW);
 80017a4:	2002      	movs	r0, #2
 80017a6:	f000 fb07 	bl	8001db8 <Model_SetTrackingState>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000610 	.word	0x20000610

080017b8 <Controller_Tracking_Follow>:

void Controller_Tracking_Follow(uint16_t currEvent) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_STOP) {
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d105      	bne.n	80017d4 <Controller_Tracking_Follow+0x1c>
		Controller_Tracking_ResetData();
 80017c8:	f000 f8e8 	bl	800199c <Controller_Tracking_ResetData>
		Model_SetTrackingState(TRACKING_IDLE);
 80017cc:	2000      	movs	r0, #0
 80017ce:	f000 faf3 	bl	8001db8 <Model_SetTrackingState>
	} else if (trackingData.isAimed) {
		Model_SetTrackingState(TRACKING_AIMED);
	} else if (currEvent == EVENT_FPGA_DATA_RECEIVED) {
		Controller_Tracking_ComputeServoAngle();
	}
}
 80017d2:	e017      	b.n	8001804 <Controller_Tracking_Follow+0x4c>
	} else if (!trackingData.isDetected) {
 80017d4:	4b0d      	ldr	r3, [pc, #52]	@ (800180c <Controller_Tracking_Follow+0x54>)
 80017d6:	7c1b      	ldrb	r3, [r3, #16]
 80017d8:	f083 0301 	eor.w	r3, r3, #1
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d003      	beq.n	80017ea <Controller_Tracking_Follow+0x32>
		Model_SetTrackingState(TRACKING_LOST);
 80017e2:	2003      	movs	r0, #3
 80017e4:	f000 fae8 	bl	8001db8 <Model_SetTrackingState>
}
 80017e8:	e00c      	b.n	8001804 <Controller_Tracking_Follow+0x4c>
	} else if (trackingData.isAimed) {
 80017ea:	4b08      	ldr	r3, [pc, #32]	@ (800180c <Controller_Tracking_Follow+0x54>)
 80017ec:	7c5b      	ldrb	r3, [r3, #17]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <Controller_Tracking_Follow+0x42>
		Model_SetTrackingState(TRACKING_AIMED);
 80017f2:	2004      	movs	r0, #4
 80017f4:	f000 fae0 	bl	8001db8 <Model_SetTrackingState>
}
 80017f8:	e004      	b.n	8001804 <Controller_Tracking_Follow+0x4c>
	} else if (currEvent == EVENT_FPGA_DATA_RECEIVED) {
 80017fa:	88fb      	ldrh	r3, [r7, #6]
 80017fc:	2b05      	cmp	r3, #5
 80017fe:	d101      	bne.n	8001804 <Controller_Tracking_Follow+0x4c>
		Controller_Tracking_ComputeServoAngle();
 8001800:	f000 f908 	bl	8001a14 <Controller_Tracking_ComputeServoAngle>
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000610 	.word	0x20000610

08001810 <Controller_Tracking_Lost>:

void Controller_Tracking_Lost(uint16_t currEvent) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_STOP) {
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	2b02      	cmp	r3, #2
 800181e:	d105      	bne.n	800182c <Controller_Tracking_Lost+0x1c>
		Controller_Tracking_ResetData();
 8001820:	f000 f8bc 	bl	800199c <Controller_Tracking_ResetData>
		Model_SetTrackingState(TRACKING_IDLE);
 8001824:	2000      	movs	r0, #0
 8001826:	f000 fac7 	bl	8001db8 <Model_SetTrackingState>
	} else if (trackingData.isDetected) {
		Model_SetTrackingState(TRACKING_FOLLOW);
	}
}
 800182a:	e006      	b.n	800183a <Controller_Tracking_Lost+0x2a>
	} else if (trackingData.isDetected) {
 800182c:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <Controller_Tracking_Lost+0x34>)
 800182e:	7c1b      	ldrb	r3, [r3, #16]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <Controller_Tracking_Lost+0x2a>
		Model_SetTrackingState(TRACKING_FOLLOW);
 8001834:	2002      	movs	r0, #2
 8001836:	f000 fabf 	bl	8001db8 <Model_SetTrackingState>
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000610 	.word	0x20000610

08001848 <Controller_Tracking_Aimed>:

void Controller_Tracking_Aimed(uint16_t currEvent) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_STOP) {
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	2b02      	cmp	r3, #2
 8001856:	d105      	bne.n	8001864 <Controller_Tracking_Aimed+0x1c>
		Controller_Tracking_ResetData();
 8001858:	f000 f8a0 	bl	800199c <Controller_Tracking_ResetData>
		Model_SetTrackingState(TRACKING_IDLE);
 800185c:	2000      	movs	r0, #0
 800185e:	f000 faab 	bl	8001db8 <Model_SetTrackingState>
	} else if (!trackingData.isAimed) {
		Model_SetTrackingState(TRACKING_FOLLOW);
	} else if (currEvent == EVENT_FPGA_DATA_RECEIVED) {
		Controller_Tracking_ComputeServoAngle();
	}
}
 8001862:	e00f      	b.n	8001884 <Controller_Tracking_Aimed+0x3c>
	} else if (!trackingData.isAimed) {
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <Controller_Tracking_Aimed+0x44>)
 8001866:	7c5b      	ldrb	r3, [r3, #17]
 8001868:	f083 0301 	eor.w	r3, r3, #1
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <Controller_Tracking_Aimed+0x32>
		Model_SetTrackingState(TRACKING_FOLLOW);
 8001872:	2002      	movs	r0, #2
 8001874:	f000 faa0 	bl	8001db8 <Model_SetTrackingState>
}
 8001878:	e004      	b.n	8001884 <Controller_Tracking_Aimed+0x3c>
	} else if (currEvent == EVENT_FPGA_DATA_RECEIVED) {
 800187a:	88fb      	ldrh	r3, [r7, #6]
 800187c:	2b05      	cmp	r3, #5
 800187e:	d101      	bne.n	8001884 <Controller_Tracking_Aimed+0x3c>
		Controller_Tracking_ComputeServoAngle();
 8001880:	f000 f8c8 	bl	8001a14 <Controller_Tracking_ComputeServoAngle>
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000610 	.word	0x20000610

08001890 <Controller_Tracking_LogStateChange>:

/* --- Helper Functions --- */
void Controller_Tracking_LogStateChange(uint16_t currEvent,
		trackingState_t prevState, trackingState_t currState) {
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b0a2      	sub	sp, #136	@ 0x88
 8001894:	af02      	add	r7, sp, #8
 8001896:	4603      	mov	r3, r0
 8001898:	80fb      	strh	r3, [r7, #6]
 800189a:	460b      	mov	r3, r1
 800189c:	717b      	strb	r3, [r7, #5]
 800189e:	4613      	mov	r3, r2
 80018a0:	713b      	strb	r3, [r7, #4]
	if (prevState == currState)
 80018a2:	797a      	ldrb	r2, [r7, #5]
 80018a4:	793b      	ldrb	r3, [r7, #4]
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d029      	beq.n	80018fe <Controller_Tracking_LogStateChange+0x6e>
		return; // No change, no log

	const char *stateNames[] = { "IDLE", "SEARCH", "FOLLOW", "LOST", "AIMED" };
 80018aa:	4b17      	ldr	r3, [pc, #92]	@ (8001908 <Controller_Tracking_LogStateChange+0x78>)
 80018ac:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 80018b0:	461d      	mov	r5, r3
 80018b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018b6:	682b      	ldr	r3, [r5, #0]
 80018b8:	6023      	str	r3, [r4, #0]
	char str[100];
	sprintf(str, "\n[EVENT: %d] STATE CHANGE: %s -> %s\n", currEvent,
 80018ba:	88fa      	ldrh	r2, [r7, #6]
 80018bc:	797b      	ldrb	r3, [r7, #5]
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	3380      	adds	r3, #128	@ 0x80
 80018c2:	443b      	add	r3, r7
 80018c4:	f853 1c14 	ldr.w	r1, [r3, #-20]
 80018c8:	793b      	ldrb	r3, [r7, #4]
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	3380      	adds	r3, #128	@ 0x80
 80018ce:	443b      	add	r3, r7
 80018d0:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80018d4:	f107 0008 	add.w	r0, r7, #8
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	460b      	mov	r3, r1
 80018dc:	490b      	ldr	r1, [pc, #44]	@ (800190c <Controller_Tracking_LogStateChange+0x7c>)
 80018de:	f007 fc03 	bl	80090e8 <siprintf>
			stateNames[prevState], stateNames[currState]);
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 10);
 80018e2:	f107 0308 	add.w	r3, r7, #8
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fc7a 	bl	80001e0 <strlen>
 80018ec:	4603      	mov	r3, r0
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	f107 0108 	add.w	r1, r7, #8
 80018f4:	230a      	movs	r3, #10
 80018f6:	4806      	ldr	r0, [pc, #24]	@ (8001910 <Controller_Tracking_LogStateChange+0x80>)
 80018f8:	f004 fb4e 	bl	8005f98 <HAL_UART_Transmit>
 80018fc:	e000      	b.n	8001900 <Controller_Tracking_LogStateChange+0x70>
		return; // No change, no log
 80018fe:	bf00      	nop
}
 8001900:	3780      	adds	r7, #128	@ 0x80
 8001902:	46bd      	mov	sp, r7
 8001904:	bdb0      	pop	{r4, r5, r7, pc}
 8001906:	bf00      	nop
 8001908:	0800a118 	.word	0x0800a118
 800190c:	0800a0c8 	.word	0x0800a0c8
 8001910:	200005c8 	.word	0x200005c8

08001914 <Controller_Tracking_Unpack>:

void Controller_Tracking_Unpack() {
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
	RxPacket_t rx;
	rx.raw = SPI_GetRxData();
 800191a:	f000 fbbb 	bl	8002094 <SPI_GetRxData>
 800191e:	4603      	mov	r3, r0
 8001920:	607b      	str	r3, [r7, #4]

//	char debugStr[30];
//	sprintf(debugStr, "raw : %08lx\r\n", rx.raw);
//	HAL_UART_Transmit(&huart2, (uint8_t*) debugStr, strlen(debugStr), 10);

	int x_pos = rx.fields.x_pos;
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	f3c3 1389 	ubfx	r3, r3, #6, #10
 8001928:	b29b      	uxth	r3, r3
 800192a:	60fb      	str	r3, [r7, #12]
	int y_pos = rx.fields.y_pos;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f3c3 3348 	ubfx	r3, r3, #13, #9
 8001932:	b29b      	uxth	r3, r3
 8001934:	60bb      	str	r3, [r7, #8]

	if (x_pos >= MAX_X || x_pos == MIN_X || y_pos >= MAX_Y || y_pos == MIN_Y)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	f240 227e 	movw	r2, #638	@ 0x27e
 800193c:	4293      	cmp	r3, r2
 800193e:	dc26      	bgt.n	800198e <Controller_Tracking_Unpack+0x7a>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d023      	beq.n	800198e <Controller_Tracking_Unpack+0x7a>
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800194c:	dc1f      	bgt.n	800198e <Controller_Tracking_Unpack+0x7a>
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d01c      	beq.n	800198e <Controller_Tracking_Unpack+0x7a>
		return;

	trackingData.x_pos = x_pos;
 8001954:	4a10      	ldr	r2, [pc, #64]	@ (8001998 <Controller_Tracking_Unpack+0x84>)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6093      	str	r3, [r2, #8]
	trackingData.y_pos = y_pos;
 800195a:	4a0f      	ldr	r2, [pc, #60]	@ (8001998 <Controller_Tracking_Unpack+0x84>)
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	60d3      	str	r3, [r2, #12]
	trackingData.isDetected = rx.fields.red_detect;
 8001960:	797b      	ldrb	r3, [r7, #5]
 8001962:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	bf14      	ite	ne
 800196c:	2301      	movne	r3, #1
 800196e:	2300      	moveq	r3, #0
 8001970:	b2da      	uxtb	r2, r3
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <Controller_Tracking_Unpack+0x84>)
 8001974:	741a      	strb	r2, [r3, #16]
	trackingData.isAimed = rx.fields.target_on_box_fpga;
 8001976:	797b      	ldrb	r3, [r7, #5]
 8001978:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	bf14      	ite	ne
 8001982:	2301      	movne	r3, #1
 8001984:	2300      	moveq	r3, #0
 8001986:	b2da      	uxtb	r2, r3
 8001988:	4b03      	ldr	r3, [pc, #12]	@ (8001998 <Controller_Tracking_Unpack+0x84>)
 800198a:	745a      	strb	r2, [r3, #17]
 800198c:	e000      	b.n	8001990 <Controller_Tracking_Unpack+0x7c>
		return;
 800198e:	bf00      	nop
}
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000610 	.word	0x20000610

0800199c <Controller_Tracking_ResetData>:

void Controller_Tracking_ResetData() {
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
	memset(&trackingData, 0, sizeof(tracking_t));
 80019a0:	2214      	movs	r2, #20
 80019a2:	2100      	movs	r1, #0
 80019a4:	4808      	ldr	r0, [pc, #32]	@ (80019c8 <Controller_Tracking_ResetData+0x2c>)
 80019a6:	f007 fc99 	bl	80092dc <memset>
	trackingData.x_pos = CENTER_X;
 80019aa:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <Controller_Tracking_ResetData+0x2c>)
 80019ac:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80019b0:	609a      	str	r2, [r3, #8]
	trackingData.y_pos = CENTER_Y;
 80019b2:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <Controller_Tracking_ResetData+0x2c>)
 80019b4:	22f0      	movs	r2, #240	@ 0xf0
 80019b6:	60da      	str	r2, [r3, #12]
	trackingData.angle_pan = CENTER_PAN;
 80019b8:	4b03      	ldr	r3, [pc, #12]	@ (80019c8 <Controller_Tracking_ResetData+0x2c>)
 80019ba:	4a04      	ldr	r2, [pc, #16]	@ (80019cc <Controller_Tracking_ResetData+0x30>)
 80019bc:	601a      	str	r2, [r3, #0]
	trackingData.angle_tilt = CENTER_TILT;
 80019be:	4b02      	ldr	r3, [pc, #8]	@ (80019c8 <Controller_Tracking_ResetData+0x2c>)
 80019c0:	4a02      	ldr	r2, [pc, #8]	@ (80019cc <Controller_Tracking_ResetData+0x30>)
 80019c2:	605a      	str	r2, [r3, #4]
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20000610 	.word	0x20000610
 80019cc:	42b40000 	.word	0x42b40000

080019d0 <Controller_Tracking_PushData>:

void Controller_Tracking_PushData() {
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
	tracking_t *pTrackingData = osPoolAlloc(poolTrackingData);
 80019d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <Controller_Tracking_PushData+0x38>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f004 ff86 	bl	80068ec <osPoolAlloc>
 80019e0:	6078      	str	r0, [r7, #4]
	if (pTrackingData != NULL) {
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d00b      	beq.n	8001a00 <Controller_Tracking_PushData+0x30>
		memcpy(pTrackingData, &trackingData, sizeof(tracking_t));
 80019e8:	2214      	movs	r2, #20
 80019ea:	4908      	ldr	r1, [pc, #32]	@ (8001a0c <Controller_Tracking_PushData+0x3c>)
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f007 fd4e 	bl	800948e <memcpy>
		osMessagePut(trackingDataMsgBox, (uint32_t) pTrackingData, 0);
 80019f2:	4b07      	ldr	r3, [pc, #28]	@ (8001a10 <Controller_Tracking_PushData+0x40>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6879      	ldr	r1, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f005 f842 	bl	8006a84 <osMessagePut>
	}
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	200006a0 	.word	0x200006a0
 8001a0c:	20000610 	.word	0x20000610
 8001a10:	20000698 	.word	0x20000698

08001a14 <Controller_Tracking_ComputeServoAngle>:

void Controller_Tracking_ComputeServoAngle() {
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
	int diff_x = trackingData.x_pos - CENTER_X;
 8001a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001a22:	607b      	str	r3, [r7, #4]
	int diff_y = trackingData.y_pos - CENTER_Y;
 8001a24:	4b38      	ldr	r3, [pc, #224]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	3bf0      	subs	r3, #240	@ 0xf0
 8001a2a:	603b      	str	r3, [r7, #0]

	// 1.  Apply Deadzone  (Protect from vibration)
	if (abs(diff_x) < 20)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f113 0f13 	cmn.w	r3, #19
 8001a32:	db04      	blt.n	8001a3e <Controller_Tracking_ComputeServoAngle+0x2a>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b13      	cmp	r3, #19
 8001a38:	dc01      	bgt.n	8001a3e <Controller_Tracking_ComputeServoAngle+0x2a>
		diff_x = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	607b      	str	r3, [r7, #4]
	if (abs(diff_y) < 20)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f113 0f13 	cmn.w	r3, #19
 8001a44:	db04      	blt.n	8001a50 <Controller_Tracking_ComputeServoAngle+0x3c>
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	2b13      	cmp	r3, #19
 8001a4a:	dc01      	bgt.n	8001a50 <Controller_Tracking_ComputeServoAngle+0x3c>
		diff_y = 0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	603b      	str	r3, [r7, #0]

	trackingData.angle_pan += (float) diff_x * GAIN_X;
 8001a50:	4b2d      	ldr	r3, [pc, #180]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001a52:	ed93 7a00 	vldr	s14, [r3]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	ee07 3a90 	vmov	s15, r3
 8001a5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a60:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001b0c <Controller_Tracking_ComputeServoAngle+0xf8>
 8001a64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6c:	4b26      	ldr	r3, [pc, #152]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
	trackingData.angle_tilt += (float) diff_y * GAIN_Y;
 8001a72:	4b25      	ldr	r3, [pc, #148]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001a74:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	ee07 3a90 	vmov	s15, r3
 8001a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a82:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001b0c <Controller_Tracking_ComputeServoAngle+0xf8>
 8001a86:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001a90:	edc3 7a01 	vstr	s15, [r3, #4]

	// 3. Clamping (Crucial for hardware protection)
	if (trackingData.angle_pan > PAN_MAX)
 8001a94:	4b1c      	ldr	r3, [pc, #112]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001a96:	edd3 7a00 	vldr	s15, [r3]
 8001a9a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001b10 <Controller_Tracking_ComputeServoAngle+0xfc>
 8001a9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa6:	dd02      	ble.n	8001aae <Controller_Tracking_ComputeServoAngle+0x9a>
		trackingData.angle_pan = PAN_MAX;
 8001aa8:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001aaa:	4a1a      	ldr	r2, [pc, #104]	@ (8001b14 <Controller_Tracking_ComputeServoAngle+0x100>)
 8001aac:	601a      	str	r2, [r3, #0]
	if (trackingData.angle_pan < PAN_MIN)
 8001aae:	4b16      	ldr	r3, [pc, #88]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001ab0:	edd3 7a00 	vldr	s15, [r3]
 8001ab4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abc:	d503      	bpl.n	8001ac6 <Controller_Tracking_ComputeServoAngle+0xb2>
		trackingData.angle_pan = PAN_MIN;
 8001abe:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001ac0:	f04f 0200 	mov.w	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
	if (trackingData.angle_tilt > TILT_MAX)
 8001ac6:	4b10      	ldr	r3, [pc, #64]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001ac8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001acc:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001b18 <Controller_Tracking_ComputeServoAngle+0x104>
 8001ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad8:	dd02      	ble.n	8001ae0 <Controller_Tracking_ComputeServoAngle+0xcc>
		trackingData.angle_tilt = TILT_MAX;
 8001ada:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001adc:	4a0f      	ldr	r2, [pc, #60]	@ (8001b1c <Controller_Tracking_ComputeServoAngle+0x108>)
 8001ade:	605a      	str	r2, [r3, #4]
	if (trackingData.angle_tilt < TILT_MIN)
 8001ae0:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001ae2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ae6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aee:	d400      	bmi.n	8001af2 <Controller_Tracking_ComputeServoAngle+0xde>
		trackingData.angle_tilt = TILT_MIN;
}
 8001af0:	e003      	b.n	8001afa <Controller_Tracking_ComputeServoAngle+0xe6>
		trackingData.angle_tilt = TILT_MIN;
 8001af2:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <Controller_Tracking_ComputeServoAngle+0xf4>)
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	605a      	str	r2, [r3, #4]
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20000610 	.word	0x20000610
 8001b0c:	3ba3d70a 	.word	0x3ba3d70a
 8001b10:	43340000 	.word	0x43340000
 8001b14:	43340000 	.word	0x43340000
 8001b18:	42b40000 	.word	0x42b40000
 8001b1c:	42b40000 	.word	0x42b40000

08001b20 <Listener_Init>:
 *      Author: kccistc
 */

#include "Listener.h"

void Listener_Init() {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	Listener_Tracking_Init();
 8001b24:	f000 f808 	bl	8001b38 <Listener_Tracking_Init>
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <Listener_Excute>:

void Listener_Excute() {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	Listener_Tracking_Excute();
 8001b30:	f000 f85c 	bl	8001bec <Listener_Tracking_Excute>
}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <Listener_Tracking_Init>:
hBtn hbtnTargetAimed;
hBtn hbtnDebug;
hBtn hbtnDebugPanPlus;
hBtn hbtnDebugPanMinus;

void Listener_Tracking_Init() {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
	Button_Init(&hbtnStart, BTN_START_GPIO, BTN_START_PIN);
 8001b3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b40:	491c      	ldr	r1, [pc, #112]	@ (8001bb4 <Listener_Tracking_Init+0x7c>)
 8001b42:	481d      	ldr	r0, [pc, #116]	@ (8001bb8 <Listener_Tracking_Init+0x80>)
 8001b44:	f000 fbca 	bl	80022dc <Button_Init>
	Button_Init(&hbtnStop, BTN_STOP_GPIO, BTN_STOP_PIN);
 8001b48:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b4c:	4919      	ldr	r1, [pc, #100]	@ (8001bb4 <Listener_Tracking_Init+0x7c>)
 8001b4e:	481b      	ldr	r0, [pc, #108]	@ (8001bbc <Listener_Tracking_Init+0x84>)
 8001b50:	f000 fbc4 	bl	80022dc <Button_Init>
	Button_Init(&hbtnClear, BTN_CLEAR_GPIO, BTN_CLEAR_PIN);
 8001b54:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b58:	4916      	ldr	r1, [pc, #88]	@ (8001bb4 <Listener_Tracking_Init+0x7c>)
 8001b5a:	4819      	ldr	r0, [pc, #100]	@ (8001bc0 <Listener_Tracking_Init+0x88>)
 8001b5c:	f000 fbbe 	bl	80022dc <Button_Init>
	Button_Init(&hbtnTargetOn, BTN_TARGET_ON_GPIO, BTN_TARGET_ON_PIN);
 8001b60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b64:	4917      	ldr	r1, [pc, #92]	@ (8001bc4 <Listener_Tracking_Init+0x8c>)
 8001b66:	4818      	ldr	r0, [pc, #96]	@ (8001bc8 <Listener_Tracking_Init+0x90>)
 8001b68:	f000 fbb8 	bl	80022dc <Button_Init>
	Button_Init(&hbtnTargetLost, BTN_TARGET_LOST_GPIO, BTN_TARGET_LOST_PIN);
 8001b6c:	2240      	movs	r2, #64	@ 0x40
 8001b6e:	4915      	ldr	r1, [pc, #84]	@ (8001bc4 <Listener_Tracking_Init+0x8c>)
 8001b70:	4816      	ldr	r0, [pc, #88]	@ (8001bcc <Listener_Tracking_Init+0x94>)
 8001b72:	f000 fbb3 	bl	80022dc <Button_Init>
	Button_Init(&hbtnTargetAimed, BTN_TARGET_AIMED_GPIO, BTN_TARGET_AIMED_PIN);
 8001b76:	2220      	movs	r2, #32
 8001b78:	4912      	ldr	r1, [pc, #72]	@ (8001bc4 <Listener_Tracking_Init+0x8c>)
 8001b7a:	4815      	ldr	r0, [pc, #84]	@ (8001bd0 <Listener_Tracking_Init+0x98>)
 8001b7c:	f000 fbae 	bl	80022dc <Button_Init>
	Button_Init(&hbtnDebug, BTN_DEBUG_GPIO, BTN_DEBUG_PIN);
 8001b80:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b84:	4913      	ldr	r1, [pc, #76]	@ (8001bd4 <Listener_Tracking_Init+0x9c>)
 8001b86:	4814      	ldr	r0, [pc, #80]	@ (8001bd8 <Listener_Tracking_Init+0xa0>)
 8001b88:	f000 fba8 	bl	80022dc <Button_Init>
	Button_Init(&hbtnDebugPanPlus, BTN_DEBUG_PAN_PLUS_GPIO,
 8001b8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b90:	4910      	ldr	r1, [pc, #64]	@ (8001bd4 <Listener_Tracking_Init+0x9c>)
 8001b92:	4812      	ldr	r0, [pc, #72]	@ (8001bdc <Listener_Tracking_Init+0xa4>)
 8001b94:	f000 fba2 	bl	80022dc <Button_Init>
			BTN_DEBUG_PAN_PLUS_PIN);
	Button_Init(&hbtnDebugPanMinus, BTN_DEBUG_PAN_MINUS_GPIO,
 8001b98:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b9c:	4905      	ldr	r1, [pc, #20]	@ (8001bb4 <Listener_Tracking_Init+0x7c>)
 8001b9e:	4810      	ldr	r0, [pc, #64]	@ (8001be0 <Listener_Tracking_Init+0xa8>)
 8001ba0:	f000 fb9c 	bl	80022dc <Button_Init>
			BTN_DEBUG_PAN_MINUS_PIN);
	SPI_Init(&hspi1);
 8001ba4:	480f      	ldr	r0, [pc, #60]	@ (8001be4 <Listener_Tracking_Init+0xac>)
 8001ba6:	f000 fa51 	bl	800204c <SPI_Init>
	SPI_RegisterCallback(Listener_OnComplete);
 8001baa:	480f      	ldr	r0, [pc, #60]	@ (8001be8 <Listener_Tracking_Init+0xb0>)
 8001bac:	f000 fa62 	bl	8002074 <SPI_RegisterCallback>
}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40020400 	.word	0x40020400
 8001bb8:	20000624 	.word	0x20000624
 8001bbc:	20000630 	.word	0x20000630
 8001bc0:	2000063c 	.word	0x2000063c
 8001bc4:	40020800 	.word	0x40020800
 8001bc8:	20000648 	.word	0x20000648
 8001bcc:	20000654 	.word	0x20000654
 8001bd0:	20000660 	.word	0x20000660
 8001bd4:	40020000 	.word	0x40020000
 8001bd8:	2000066c 	.word	0x2000066c
 8001bdc:	20000678 	.word	0x20000678
 8001be0:	20000684 	.word	0x20000684
 8001be4:	2000038c 	.word	0x2000038c
 8001be8:	08001d41 	.word	0x08001d41

08001bec <Listener_Tracking_Excute>:

void Listener_Tracking_Excute() {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	Listener_Tracking_CheckButton();
 8001bf0:	f000 f802 	bl	8001bf8 <Listener_Tracking_CheckButton>
}
 8001bf4:	bf00      	nop
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <Listener_Tracking_CheckButton>:

void Listener_Tracking_CheckButton() {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
	if (Button_GetState(&hbtnStart) == ACT_PUSHED) {
 8001bfc:	483f      	ldr	r0, [pc, #252]	@ (8001cfc <Listener_Tracking_CheckButton+0x104>)
 8001bfe:	f000 fb82 	bl	8002306 <Button_GetState>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d107      	bne.n	8001c18 <Listener_Tracking_CheckButton+0x20>
//		char *msg = "[DEBUG] Button: START Pushed!\r\n";
//		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
		osMessagePut(trackingEventMsgBox, EVENT_START, 0);
 8001c08:	4b3d      	ldr	r3, [pc, #244]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2101      	movs	r1, #1
 8001c10:	4618      	mov	r0, r3
 8001c12:	f004 ff37 	bl	8006a84 <osMessagePut>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_PLUS, 0);
	} else if (Button_GetState(&hbtnDebugPanMinus) == ACT_PUSHED) {
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_MINUS, 0);
	}

}
 8001c16:	e06e      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnStop) == ACT_PUSHED) {
 8001c18:	483a      	ldr	r0, [pc, #232]	@ (8001d04 <Listener_Tracking_CheckButton+0x10c>)
 8001c1a:	f000 fb74 	bl	8002306 <Button_GetState>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d107      	bne.n	8001c34 <Listener_Tracking_CheckButton+0x3c>
		osMessagePut(trackingEventMsgBox, EVENT_STOP, 0);
 8001c24:	4b36      	ldr	r3, [pc, #216]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2102      	movs	r1, #2
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f004 ff29 	bl	8006a84 <osMessagePut>
}
 8001c32:	e060      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnClear) == ACT_PUSHED) {
 8001c34:	4834      	ldr	r0, [pc, #208]	@ (8001d08 <Listener_Tracking_CheckButton+0x110>)
 8001c36:	f000 fb66 	bl	8002306 <Button_GetState>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d107      	bne.n	8001c50 <Listener_Tracking_CheckButton+0x58>
		osMessagePut(trackingEventMsgBox, EVENT_CLEAR, 0);
 8001c40:	4b2f      	ldr	r3, [pc, #188]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2200      	movs	r2, #0
 8001c46:	2103      	movs	r1, #3
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f004 ff1b 	bl	8006a84 <osMessagePut>
}
 8001c4e:	e052      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetOn) == ACT_PUSHED) {
 8001c50:	482e      	ldr	r0, [pc, #184]	@ (8001d0c <Listener_Tracking_CheckButton+0x114>)
 8001c52:	f000 fb58 	bl	8002306 <Button_GetState>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d107      	bne.n	8001c6c <Listener_Tracking_CheckButton+0x74>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_ON, 0);
 8001c5c:	4b28      	ldr	r3, [pc, #160]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2200      	movs	r2, #0
 8001c62:	2106      	movs	r1, #6
 8001c64:	4618      	mov	r0, r3
 8001c66:	f004 ff0d 	bl	8006a84 <osMessagePut>
}
 8001c6a:	e044      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetLost) == ACT_PUSHED) {
 8001c6c:	4828      	ldr	r0, [pc, #160]	@ (8001d10 <Listener_Tracking_CheckButton+0x118>)
 8001c6e:	f000 fb4a 	bl	8002306 <Button_GetState>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d107      	bne.n	8001c88 <Listener_Tracking_CheckButton+0x90>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_LOST, 0);
 8001c78:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2108      	movs	r1, #8
 8001c80:	4618      	mov	r0, r3
 8001c82:	f004 feff 	bl	8006a84 <osMessagePut>
}
 8001c86:	e036      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnTargetAimed) == ACT_PUSHED) {
 8001c88:	4822      	ldr	r0, [pc, #136]	@ (8001d14 <Listener_Tracking_CheckButton+0x11c>)
 8001c8a:	f000 fb3c 	bl	8002306 <Button_GetState>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d107      	bne.n	8001ca4 <Listener_Tracking_CheckButton+0xac>
		osMessagePut(trackingEventMsgBox, EVENT_TARGET_AIMED, 0);
 8001c94:	4b1a      	ldr	r3, [pc, #104]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2107      	movs	r1, #7
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f004 fef1 	bl	8006a84 <osMessagePut>
}
 8001ca2:	e028      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebug) == ACT_PUSHED) {
 8001ca4:	481c      	ldr	r0, [pc, #112]	@ (8001d18 <Listener_Tracking_CheckButton+0x120>)
 8001ca6:	f000 fb2e 	bl	8002306 <Button_GetState>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d107      	bne.n	8001cc0 <Listener_Tracking_CheckButton+0xc8>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG, 0);
 8001cb0:	4b13      	ldr	r3, [pc, #76]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f004 fee3 	bl	8006a84 <osMessagePut>
}
 8001cbe:	e01a      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebugPanPlus) == ACT_PUSHED) {
 8001cc0:	4816      	ldr	r0, [pc, #88]	@ (8001d1c <Listener_Tracking_CheckButton+0x124>)
 8001cc2:	f000 fb20 	bl	8002306 <Button_GetState>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d107      	bne.n	8001cdc <Listener_Tracking_CheckButton+0xe4>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_PLUS, 0);
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2109      	movs	r1, #9
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f004 fed5 	bl	8006a84 <osMessagePut>
}
 8001cda:	e00c      	b.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
	} else if (Button_GetState(&hbtnDebugPanMinus) == ACT_PUSHED) {
 8001cdc:	4810      	ldr	r0, [pc, #64]	@ (8001d20 <Listener_Tracking_CheckButton+0x128>)
 8001cde:	f000 fb12 	bl	8002306 <Button_GetState>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d106      	bne.n	8001cf6 <Listener_Tracking_CheckButton+0xfe>
		osMessagePut(trackingEventMsgBox, EVENT_DEBUG_PAN_MINUS, 0);
 8001ce8:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <Listener_Tracking_CheckButton+0x108>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2200      	movs	r2, #0
 8001cee:	210a      	movs	r1, #10
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f004 fec7 	bl	8006a84 <osMessagePut>
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000624 	.word	0x20000624
 8001d00:	20000694 	.word	0x20000694
 8001d04:	20000630 	.word	0x20000630
 8001d08:	2000063c 	.word	0x2000063c
 8001d0c:	20000648 	.word	0x20000648
 8001d10:	20000654 	.word	0x20000654
 8001d14:	20000660 	.word	0x20000660
 8001d18:	2000066c 	.word	0x2000066c
 8001d1c:	20000678 	.word	0x20000678
 8001d20:	20000684 	.word	0x20000684

08001d24 <Listener_Tracking_TIM_ISR>:

void Listener_Tracking_TIM_ISR() {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	osMessagePut(trackingEventMsgBox, EVENT_SERVO_TICK, 0);
 8001d28:	4b04      	ldr	r3, [pc, #16]	@ (8001d3c <Listener_Tracking_TIM_ISR+0x18>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	2104      	movs	r1, #4
 8001d30:	4618      	mov	r0, r3
 8001d32:	f004 fea7 	bl	8006a84 <osMessagePut>
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000694 	.word	0x20000694

08001d40 <Listener_OnComplete>:

void Listener_OnComplete() {
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
	osMessagePut(trackingEventMsgBox, EVENT_FPGA_DATA_RECEIVED, 0);
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <Listener_OnComplete+0x18>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	2105      	movs	r1, #5
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f004 fe99 	bl	8006a84 <osMessagePut>
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000694 	.word	0x20000694

08001d5c <Model_TrackingInit>:
osPoolDef(poolTrackingEvent, 16, trackingEvent_t);
osPoolId poolTrackingEvent;
osPoolDef(poolTrackingData, 32, tracking_t);
osPoolId poolTrackingData;

void Model_TrackingInit() {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
	poolTrackingEvent = osPoolCreate(osPool(poolTrackingEvent));
 8001d60:	480d      	ldr	r0, [pc, #52]	@ (8001d98 <Model_TrackingInit+0x3c>)
 8001d62:	f004 fd66 	bl	8006832 <osPoolCreate>
 8001d66:	4603      	mov	r3, r0
 8001d68:	4a0c      	ldr	r2, [pc, #48]	@ (8001d9c <Model_TrackingInit+0x40>)
 8001d6a:	6013      	str	r3, [r2, #0]
	poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 8001d6c:	480c      	ldr	r0, [pc, #48]	@ (8001da0 <Model_TrackingInit+0x44>)
 8001d6e:	f004 fd60 	bl	8006832 <osPoolCreate>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4a0b      	ldr	r2, [pc, #44]	@ (8001da4 <Model_TrackingInit+0x48>)
 8001d76:	6013      	str	r3, [r2, #0]
	trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 8001d78:	2100      	movs	r1, #0
 8001d7a:	480b      	ldr	r0, [pc, #44]	@ (8001da8 <Model_TrackingInit+0x4c>)
 8001d7c:	f004 fe59 	bl	8006a32 <osMessageCreate>
 8001d80:	4603      	mov	r3, r0
 8001d82:	4a0a      	ldr	r2, [pc, #40]	@ (8001dac <Model_TrackingInit+0x50>)
 8001d84:	6013      	str	r3, [r2, #0]
	trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 8001d86:	2100      	movs	r1, #0
 8001d88:	4809      	ldr	r0, [pc, #36]	@ (8001db0 <Model_TrackingInit+0x54>)
 8001d8a:	f004 fe52 	bl	8006a32 <osMessageCreate>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	4a08      	ldr	r2, [pc, #32]	@ (8001db4 <Model_TrackingInit+0x58>)
 8001d92:	6013      	str	r3, [r2, #0]
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	0800a1c8 	.word	0x0800a1c8
 8001d9c:	2000069c 	.word	0x2000069c
 8001da0:	0800a1d4 	.word	0x0800a1d4
 8001da4:	200006a0 	.word	0x200006a0
 8001da8:	0800a1a8 	.word	0x0800a1a8
 8001dac:	20000694 	.word	0x20000694
 8001db0:	0800a1b8 	.word	0x0800a1b8
 8001db4:	20000698 	.word	0x20000698

08001db8 <Model_SetTrackingState>:

void Model_SetTrackingState(trackingState_t state) {
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	trackingState = state;
 8001dc2:	4a04      	ldr	r2, [pc, #16]	@ (8001dd4 <Model_SetTrackingState+0x1c>)
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	7013      	strb	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	20000690 	.word	0x20000690

08001dd8 <Model_GetTrackingState>:

trackingState_t Model_GetTrackingState() {
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
	return trackingState;
 8001ddc:	4b03      	ldr	r3, [pc, #12]	@ (8001dec <Model_GetTrackingState+0x14>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20000690 	.word	0x20000690

08001df0 <Presenter_Init>:
 *      Author: kccistc
 */

#include "Presenter.h"

void Presenter_Init() {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	Presenter_Tracking_Init();
 8001df4:	f000 f808 	bl	8001e08 <Presenter_Tracking_Init>
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <Presenter_Excute>:

void Presenter_Excute() {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
	Presenter_Tracking_Excute();
 8001e00:	f000 f82e 	bl	8001e60 <Presenter_Tracking_Excute>
}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <Presenter_Tracking_Init>:
#include "Presenter_Tracking.h"

Servo_t hServoPan;
Servo_t hServoTilt;

void Presenter_Tracking_Init() {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001e0c:	480f      	ldr	r0, [pc, #60]	@ (8001e4c <Presenter_Tracking_Init+0x44>)
 8001e0e:	f000 fb51 	bl	80024b4 <LCD_Init>
	Servo_Init(&hServoPan, &htim3, TIM_CHANNEL_1);
 8001e12:	2200      	movs	r2, #0
 8001e14:	490e      	ldr	r1, [pc, #56]	@ (8001e50 <Presenter_Tracking_Init+0x48>)
 8001e16:	480f      	ldr	r0, [pc, #60]	@ (8001e54 <Presenter_Tracking_Init+0x4c>)
 8001e18:	f000 f9a0 	bl	800215c <Servo_Init>
	Servo_SetAngle(&hServoPan, CENTER_PAN);
 8001e1c:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001e58 <Presenter_Tracking_Init+0x50>
 8001e20:	480c      	ldr	r0, [pc, #48]	@ (8001e54 <Presenter_Tracking_Init+0x4c>)
 8001e22:	f000 f9c3 	bl	80021ac <Servo_SetAngle>
	Servo_Disable(&hServoPan);
 8001e26:	480b      	ldr	r0, [pc, #44]	@ (8001e54 <Presenter_Tracking_Init+0x4c>)
 8001e28:	f000 fa48 	bl	80022bc <Servo_Disable>

	Servo_Init(&hServoTilt, &htim3, TIM_CHANNEL_2);
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	4908      	ldr	r1, [pc, #32]	@ (8001e50 <Presenter_Tracking_Init+0x48>)
 8001e30:	480a      	ldr	r0, [pc, #40]	@ (8001e5c <Presenter_Tracking_Init+0x54>)
 8001e32:	f000 f993 	bl	800215c <Servo_Init>
	Servo_SetAngle(&hServoTilt, CENTER_TILT);
 8001e36:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001e58 <Presenter_Tracking_Init+0x50>
 8001e3a:	4808      	ldr	r0, [pc, #32]	@ (8001e5c <Presenter_Tracking_Init+0x54>)
 8001e3c:	f000 f9b6 	bl	80021ac <Servo_SetAngle>
	Servo_Disable(&hServoTilt);
 8001e40:	4806      	ldr	r0, [pc, #24]	@ (8001e5c <Presenter_Tracking_Init+0x54>)
 8001e42:	f000 fa3b 	bl	80022bc <Servo_Disable>
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000338 	.word	0x20000338
 8001e50:	20000580 	.word	0x20000580
 8001e54:	200006a4 	.word	0x200006a4
 8001e58:	42b40000 	.word	0x42b40000
 8001e5c:	200006c4 	.word	0x200006c4

08001e60 <Presenter_Tracking_Excute>:

void Presenter_Tracking_Excute() {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08a      	sub	sp, #40	@ 0x28
 8001e64:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(trackingDataMsgBox, osWaitForever);
 8001e66:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <Presenter_Tracking_Excute+0x90>)
 8001e68:	6819      	ldr	r1, [r3, #0]
 8001e6a:	f107 0318 	add.w	r3, r7, #24
 8001e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e72:	4618      	mov	r0, r3
 8001e74:	f004 fe46 	bl	8006b04 <osMessageGet>
	tracking_t *pTrackingData;
	if (evt.status != osEventMessage)
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	2b10      	cmp	r3, #16
 8001e7c:	d134      	bne.n	8001ee8 <Presenter_Tracking_Excute+0x88>
		return;

	pTrackingData = (tracking_t*) evt.value.p;
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
	Presenter_Tracking_UpdateState(pTrackingData);
 8001e82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001e84:	f000 f840 	bl	8001f08 <Presenter_Tracking_UpdateState>

	static int freeCount = 0;
	if (osPoolFree(poolTrackingData, pTrackingData) == osOK) {
 8001e88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef4 <Presenter_Tracking_Excute+0x94>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f004 fd8e 	bl	80069b0 <osPoolFree>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d127      	bne.n	8001eea <Presenter_Tracking_Excute+0x8a>
		freeCount++;
 8001e9a:	4b17      	ldr	r3, [pc, #92]	@ (8001ef8 <Presenter_Tracking_Excute+0x98>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	4a15      	ldr	r2, [pc, #84]	@ (8001ef8 <Presenter_Tracking_Excute+0x98>)
 8001ea2:	6013      	str	r3, [r2, #0]
		if (freeCount % 10 == 0) {
 8001ea4:	4b14      	ldr	r3, [pc, #80]	@ (8001ef8 <Presenter_Tracking_Excute+0x98>)
 8001ea6:	6819      	ldr	r1, [r3, #0]
 8001ea8:	4b14      	ldr	r3, [pc, #80]	@ (8001efc <Presenter_Tracking_Excute+0x9c>)
 8001eaa:	fb83 2301 	smull	r2, r3, r3, r1
 8001eae:	109a      	asrs	r2, r3, #2
 8001eb0:	17cb      	asrs	r3, r1, #31
 8001eb2:	1ad2      	subs	r2, r2, r3
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	1aca      	subs	r2, r1, r3
 8001ebe:	2a00      	cmp	r2, #0
 8001ec0:	d113      	bne.n	8001eea <Presenter_Tracking_Excute+0x8a>
			char buf[20];
			sprintf(buf, "Free OK: %d\r\n", freeCount);
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef8 <Presenter_Tracking_Excute+0x98>)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	1d3b      	adds	r3, r7, #4
 8001ec8:	490d      	ldr	r1, [pc, #52]	@ (8001f00 <Presenter_Tracking_Excute+0xa0>)
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f007 f90c 	bl	80090e8 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 10);
 8001ed0:	1d3b      	adds	r3, r7, #4
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe f984 	bl	80001e0 <strlen>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	1d39      	adds	r1, r7, #4
 8001ede:	230a      	movs	r3, #10
 8001ee0:	4808      	ldr	r0, [pc, #32]	@ (8001f04 <Presenter_Tracking_Excute+0xa4>)
 8001ee2:	f004 f859 	bl	8005f98 <HAL_UART_Transmit>
 8001ee6:	e000      	b.n	8001eea <Presenter_Tracking_Excute+0x8a>
		return;
 8001ee8:	bf00      	nop
		}
	}
}
 8001eea:	3728      	adds	r7, #40	@ 0x28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000698 	.word	0x20000698
 8001ef4:	200006a0 	.word	0x200006a0
 8001ef8:	200006e4 	.word	0x200006e4
 8001efc:	66666667 	.word	0x66666667
 8001f00:	0800a168 	.word	0x0800a168
 8001f04:	200005c8 	.word	0x200005c8

08001f08 <Presenter_Tracking_UpdateState>:

void Presenter_Tracking_UpdateState(tracking_t *pTrackingData) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	trackingState_t state = Model_GetTrackingState();
 8001f10:	f7ff ff62 	bl	8001dd8 <Model_GetTrackingState>
 8001f14:	4603      	mov	r3, r0
 8001f16:	77fb      	strb	r3, [r7, #31]

	Presenter_Tracking_ManageServoPower(state);
 8001f18:	7ffb      	ldrb	r3, [r7, #31]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 f852 	bl	8001fc4 <Presenter_Tracking_ManageServoPower>
	if (state != TRACKING_IDLE) {
 8001f20:	7ffb      	ldrb	r3, [r7, #31]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d03e      	beq.n	8001fa4 <Presenter_Tracking_UpdateState+0x9c>
		Servo_SetAngle(&hServoPan, pTrackingData->angle_pan);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	edd3 7a00 	vldr	s15, [r3]
 8001f2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f30:	481e      	ldr	r0, [pc, #120]	@ (8001fac <Presenter_Tracking_UpdateState+0xa4>)
 8001f32:	f000 f93b 	bl	80021ac <Servo_SetAngle>
		Servo_SetAngle(&hServoTilt, pTrackingData->angle_tilt);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f40:	481b      	ldr	r0, [pc, #108]	@ (8001fb0 <Presenter_Tracking_UpdateState+0xa8>)
 8001f42:	f000 f933 	bl	80021ac <Servo_SetAngle>
		char buf[20];
		sprintf(buf, "x: %d\n", pTrackingData->x_pos);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689a      	ldr	r2, [r3, #8]
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	4919      	ldr	r1, [pc, #100]	@ (8001fb4 <Presenter_Tracking_UpdateState+0xac>)
 8001f50:	4618      	mov	r0, r3
 8001f52:	f007 f8c9 	bl	80090e8 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 10);
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7fe f940 	bl	80001e0 <strlen>
 8001f60:	4603      	mov	r3, r0
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f107 0108 	add.w	r1, r7, #8
 8001f68:	230a      	movs	r3, #10
 8001f6a:	4813      	ldr	r0, [pc, #76]	@ (8001fb8 <Presenter_Tracking_UpdateState+0xb0>)
 8001f6c:	f004 f814 	bl	8005f98 <HAL_UART_Transmit>
		sprintf(buf, "y: %d\n", pTrackingData->y_pos);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68da      	ldr	r2, [r3, #12]
 8001f74:	f107 0308 	add.w	r3, r7, #8
 8001f78:	4910      	ldr	r1, [pc, #64]	@ (8001fbc <Presenter_Tracking_UpdateState+0xb4>)
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f007 f8b4 	bl	80090e8 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 10);
 8001f80:	f107 0308 	add.w	r3, r7, #8
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe f92b 	bl	80001e0 <strlen>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	f107 0108 	add.w	r1, r7, #8
 8001f92:	230a      	movs	r3, #10
 8001f94:	4808      	ldr	r0, [pc, #32]	@ (8001fb8 <Presenter_Tracking_UpdateState+0xb0>)
 8001f96:	f003 ffff 	bl	8005f98 <HAL_UART_Transmit>

		SPI_SetTxData(0xAAAA5555);
 8001f9a:	4809      	ldr	r0, [pc, #36]	@ (8001fc0 <Presenter_Tracking_UpdateState+0xb8>)
 8001f9c:	f000 f88c 	bl	80020b8 <SPI_SetTxData>
		SPI_StartTransfer_DMA();
 8001fa0:	f000 f89a 	bl	80020d8 <SPI_StartTransfer_DMA>
	}
}
 8001fa4:	bf00      	nop
 8001fa6:	3720      	adds	r7, #32
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	200006a4 	.word	0x200006a4
 8001fb0:	200006c4 	.word	0x200006c4
 8001fb4:	0800a178 	.word	0x0800a178
 8001fb8:	200005c8 	.word	0x200005c8
 8001fbc:	0800a180 	.word	0x0800a180
 8001fc0:	aaaa5555 	.word	0xaaaa5555

08001fc4 <Presenter_Tracking_ManageServoPower>:

void Presenter_Tracking_ManageServoPower(trackingState_t currState) {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
	static trackingState_t prevState = TRACKING_IDLE;
	if (currState == prevState)
 8001fce:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	79fa      	ldrb	r2, [r7, #7]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d017      	beq.n	8002008 <Presenter_Tracking_ManageServoPower+0x44>
		return;

	if (currState == TRACKING_IDLE) {
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d106      	bne.n	8001fec <Presenter_Tracking_ManageServoPower+0x28>
		Servo_Disable(&hServoPan);
 8001fde:	480d      	ldr	r0, [pc, #52]	@ (8002014 <Presenter_Tracking_ManageServoPower+0x50>)
 8001fe0:	f000 f96c 	bl	80022bc <Servo_Disable>
		Servo_Disable(&hServoTilt);
 8001fe4:	480c      	ldr	r0, [pc, #48]	@ (8002018 <Presenter_Tracking_ManageServoPower+0x54>)
 8001fe6:	f000 f969 	bl	80022bc <Servo_Disable>
 8001fea:	e009      	b.n	8002000 <Presenter_Tracking_ManageServoPower+0x3c>
	} else if (prevState == TRACKING_IDLE) {
 8001fec:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <Presenter_Tracking_ManageServoPower+0x4c>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d105      	bne.n	8002000 <Presenter_Tracking_ManageServoPower+0x3c>
		Servo_Enable(&hServoPan);
 8001ff4:	4807      	ldr	r0, [pc, #28]	@ (8002014 <Presenter_Tracking_ManageServoPower+0x50>)
 8001ff6:	f000 f951 	bl	800229c <Servo_Enable>
		Servo_Enable(&hServoTilt);
 8001ffa:	4807      	ldr	r0, [pc, #28]	@ (8002018 <Presenter_Tracking_ManageServoPower+0x54>)
 8001ffc:	f000 f94e 	bl	800229c <Servo_Enable>
	}
	prevState = currState;
 8002000:	4a03      	ldr	r2, [pc, #12]	@ (8002010 <Presenter_Tracking_ManageServoPower+0x4c>)
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	7013      	strb	r3, [r2, #0]
 8002006:	e000      	b.n	800200a <Presenter_Tracking_ManageServoPower+0x46>
		return;
 8002008:	bf00      	nop
}
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	200006e8 	.word	0x200006e8
 8002014:	200006a4 	.word	0x200006a4
 8002018:	200006c4 	.word	0x200006c4

0800201c <SPI_CS_Low>:
void SPI_RegisterCallback(SPICallback cb);
void SPI_StartTransfer_DMA(void);
uint32_t SPI_GetRxData(void);
void SPI_SetTxData(uint32_t data);

static inline void SPI_CS_Low() {
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_RESET);
 8002020:	2200      	movs	r2, #0
 8002022:	2120      	movs	r1, #32
 8002024:	4802      	ldr	r0, [pc, #8]	@ (8002030 <SPI_CS_Low+0x14>)
 8002026:	f001 f8f3 	bl	8003210 <HAL_GPIO_WritePin>
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40020800 	.word	0x40020800

08002034 <SPI_CS_High>:
static inline void SPI_CS_High() {
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_SET);
 8002038:	2201      	movs	r2, #1
 800203a:	2120      	movs	r1, #32
 800203c:	4802      	ldr	r0, [pc, #8]	@ (8002048 <SPI_CS_High+0x14>)
 800203e:	f001 f8e7 	bl	8003210 <HAL_GPIO_WritePin>
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40020800 	.word	0x40020800

0800204c <SPI_Init>:

#include "SPI.h"

static hSpi32_t hSpi32;

void SPI_Init(SPI_HandleTypeDef *phspi) {
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
    memset(&hSpi32, 0, sizeof(hSpi32));
 8002054:	2210      	movs	r2, #16
 8002056:	2100      	movs	r1, #0
 8002058:	4805      	ldr	r0, [pc, #20]	@ (8002070 <SPI_Init+0x24>)
 800205a:	f007 f93f 	bl	80092dc <memset>
    hSpi32.phspi = phspi;
 800205e:	4a04      	ldr	r2, [pc, #16]	@ (8002070 <SPI_Init+0x24>)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6013      	str	r3, [r2, #0]
    SPI_CS_High();
 8002064:	f7ff ffe6 	bl	8002034 <SPI_CS_High>
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	200006ec 	.word	0x200006ec

08002074 <SPI_RegisterCallback>:

void SPI_RegisterCallback(SPICallback cb) {
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
    hSpi32.onComplete = cb;
 800207c:	4a04      	ldr	r2, [pc, #16]	@ (8002090 <SPI_RegisterCallback+0x1c>)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	60d3      	str	r3, [r2, #12]
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	200006ec 	.word	0x200006ec

08002094 <SPI_GetRxData>:

uint32_t SPI_GetRxData(void) {
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
	uint32_t raw_data = hSpi32.rx.all;
 800209a:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <SPI_GetRxData+0x20>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	603b      	str	r3, [r7, #0]
  return __builtin_bswap32(value);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	ba1b      	rev	r3, r3
	return __REV(raw_data);
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	200006ec 	.word	0x200006ec

080020b8 <SPI_SetTxData>:

void SPI_SetTxData(uint32_t data) {
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
    hSpi32.tx.all = data;
 80020c0:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <SPI_SetTxData+0x1c>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6093      	str	r3, [r2, #8]
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	200006ec 	.word	0x200006ec

080020d8 <SPI_StartTransfer_DMA>:

void SPI_StartTransfer_DMA(void) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
    if (hSpi32.phspi == NULL) return;
 80020de:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <SPI_StartTransfer_DMA+0x3c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d012      	beq.n	800210c <SPI_StartTransfer_DMA+0x34>
    SPI_CS_Low();
 80020e6:	f7ff ff99 	bl	800201c <SPI_CS_Low>
    for(volatile int i=0; i<200; i++);
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
 80020ee:	e002      	b.n	80020f6 <SPI_StartTransfer_DMA+0x1e>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3301      	adds	r3, #1
 80020f4:	607b      	str	r3, [r7, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80020fa:	ddf9      	ble.n	80020f0 <SPI_StartTransfer_DMA+0x18>
    HAL_SPI_TransmitReceive_DMA(hSpi32.phspi, hSpi32.tx.bytes, hSpi32.rx.bytes, 4);
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <SPI_StartTransfer_DMA+0x3c>)
 80020fe:	6818      	ldr	r0, [r3, #0]
 8002100:	2304      	movs	r3, #4
 8002102:	4a05      	ldr	r2, [pc, #20]	@ (8002118 <SPI_StartTransfer_DMA+0x40>)
 8002104:	4905      	ldr	r1, [pc, #20]	@ (800211c <SPI_StartTransfer_DMA+0x44>)
 8002106:	f002 fa8f 	bl	8004628 <HAL_SPI_TransmitReceive_DMA>
 800210a:	e000      	b.n	800210e <SPI_StartTransfer_DMA+0x36>
    if (hSpi32.phspi == NULL) return;
 800210c:	bf00      	nop
}
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200006ec 	.word	0x200006ec
 8002118:	200006f0 	.word	0x200006f0
 800211c:	200006f4 	.word	0x200006f4

08002120 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
    if (hSpi32.phspi != NULL && hspi->Instance == hSpi32.phspi->Instance) {
 8002128:	4b0b      	ldr	r3, [pc, #44]	@ (8002158 <HAL_SPI_TxRxCpltCallback+0x38>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00f      	beq.n	8002150 <HAL_SPI_TxRxCpltCallback+0x30>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4b08      	ldr	r3, [pc, #32]	@ (8002158 <HAL_SPI_TxRxCpltCallback+0x38>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	429a      	cmp	r2, r3
 800213c:	d108      	bne.n	8002150 <HAL_SPI_TxRxCpltCallback+0x30>
        SPI_CS_High();
 800213e:	f7ff ff79 	bl	8002034 <SPI_CS_High>
        if (hSpi32.onComplete != NULL) {
 8002142:	4b05      	ldr	r3, [pc, #20]	@ (8002158 <HAL_SPI_TxRxCpltCallback+0x38>)
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d002      	beq.n	8002150 <HAL_SPI_TxRxCpltCallback+0x30>
            hSpi32.onComplete();
 800214a:	4b03      	ldr	r3, [pc, #12]	@ (8002158 <HAL_SPI_TxRxCpltCallback+0x38>)
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	4798      	blx	r3
        }
    }
}
 8002150:	bf00      	nop
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	200006ec 	.word	0x200006ec

0800215c <Servo_Init>:
 *      Author: kccistc
 */

#include "ServoMotor.h"

void Servo_Init(Servo_t *servo, TIM_HandleTypeDef *htim, uint32_t channel) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
	servo->htim = htim;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	605a      	str	r2, [r3, #4]

	servo->min_angle = 0.0f;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
	servo->max_angle = 180.0f;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4a09      	ldr	r2, [pc, #36]	@ (80021a4 <Servo_Init+0x48>)
 8002180:	615a      	str	r2, [r3, #20]
	servo->min_pulse = 600;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002188:	609a      	str	r2, [r3, #8]
	servo->max_pulse = 2400;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002190:	60da      	str	r2, [r3, #12]

	Servo_SetAngle(servo, 90.0f);
 8002192:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 80021a8 <Servo_Init+0x4c>
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f000 f808 	bl	80021ac <Servo_SetAngle>
}
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	43340000 	.word	0x43340000
 80021a8:	42b40000 	.word	0x42b40000

080021ac <Servo_SetAngle>:

void Servo_SetAngle(Servo_t *servo, float angle) {
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	ed87 0a00 	vstr	s0, [r7]
	if (angle < servo->min_angle)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	edd3 7a04 	vldr	s15, [r3, #16]
 80021be:	ed97 7a00 	vldr	s14, [r7]
 80021c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ca:	d502      	bpl.n	80021d2 <Servo_SetAngle+0x26>
		angle = servo->min_angle;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	691b      	ldr	r3, [r3, #16]
 80021d0:	603b      	str	r3, [r7, #0]
	if (angle > servo->max_angle)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	edd3 7a05 	vldr	s15, [r3, #20]
 80021d8:	ed97 7a00 	vldr	s14, [r7]
 80021dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e4:	dd02      	ble.n	80021ec <Servo_SetAngle+0x40>
		angle = servo->max_angle;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	603b      	str	r3, [r7, #0]
	servo->cur_angle = angle;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	61da      	str	r2, [r3, #28]

	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	edd3 7a04 	vldr	s15, [r3, #16]
 80021f8:	ed97 7a00 	vldr	s14, [r7]
 80021fc:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (servo->max_pulse - servo->min_pulse)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	ee07 3a90 	vmov	s15, r3
 800220e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002212:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ (servo->max_angle - servo->min_angle) + servo->min_pulse);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	ed93 7a05 	vldr	s14, [r3, #20]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002222:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	ee07 3a90 	vmov	s15, r3
 8002232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002236:	ee77 7a27 	vadd.f32	s15, s14, s15
	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 800223a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800223e:	ee17 3a90 	vmov	r3, s15
 8002242:	60fb      	str	r3, [r7, #12]
	servo->cur_pulse = pulse;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	619a      	str	r2, [r3, #24]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d105      	bne.n	800225e <Servo_SetAngle+0xb2>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800225c:	e018      	b.n	8002290 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b04      	cmp	r3, #4
 8002264:	d105      	bne.n	8002272 <Servo_SetAngle+0xc6>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002270:	e00e      	b.n	8002290 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b08      	cmp	r3, #8
 8002278:	d105      	bne.n	8002286 <Servo_SetAngle+0xda>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002284:	e004      	b.n	8002290 <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002290:	bf00      	nop
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <Servo_Enable>:

void Servo_Enable(Servo_t *servo) {
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(servo->htim, servo->channel);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	4619      	mov	r1, r3
 80022ae:	4610      	mov	r0, r2
 80022b0:	f002 ff18 	bl	80050e4 <HAL_TIM_PWM_Start>
}
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <Servo_Disable>:

void Servo_Disable(Servo_t *servo) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop(servo->htim, servo->channel);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	4619      	mov	r1, r3
 80022ce:	4610      	mov	r0, r2
 80022d0:	f002 ffb8 	bl	8005244 <HAL_TIM_PWM_Stop>
}
 80022d4:	bf00      	nop
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <Button_Init>:
 *  Created on: Dec 16, 2025
 *      Author: rhoblack
 */
#include "button.h"

void Button_Init(hBtn *btn, GPIO_TypeDef *GPIOx, uint32_t pinNum) {
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
	btn->GPIOx = GPIOx;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	601a      	str	r2, [r3, #0]
	btn->pinNum = pinNum;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	605a      	str	r2, [r3, #4]
	btn->prevState = RELEASED;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2201      	movs	r2, #1
 80022f8:	609a      	str	r2, [r3, #8]
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <Button_GetState>:

button_state_t Button_GetState(hBtn *btn) {
 8002306:	b580      	push	{r7, lr}
 8002308:	b084      	sub	sp, #16
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(btn->GPIOx, btn->pinNum);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	b29b      	uxth	r3, r3
 8002318:	4619      	mov	r1, r3
 800231a:	4610      	mov	r0, r2
 800231c:	f000 ff60 	bl	80031e0 <HAL_GPIO_ReadPin>
 8002320:	4603      	mov	r3, r0
 8002322:	60fb      	str	r3, [r7, #12]

	if ((btn->prevState == RELEASED) && (curState == PUSHED)) {
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d10a      	bne.n	8002342 <Button_GetState+0x3c>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d107      	bne.n	8002342 <Button_GetState+0x3c>
		HAL_Delay(2); // debounce
 8002332:	2002      	movs	r0, #2
 8002334:	f000 f938 	bl	80025a8 <HAL_Delay>
		btn->prevState = PUSHED;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 800233e:	2301      	movs	r3, #1
 8002340:	e00f      	b.n	8002362 <Button_GetState+0x5c>
	} else if ((btn->prevState == PUSHED) && (curState == RELEASED)) {
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10a      	bne.n	8002360 <Button_GetState+0x5a>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d107      	bne.n	8002360 <Button_GetState+0x5a>
		HAL_Delay(2); // debounce
 8002350:	2002      	movs	r0, #2
 8002352:	f000 f929 	bl	80025a8 <HAL_Delay>
		btn->prevState = RELEASED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 800235c:	2302      	movs	r3, #2
 800235e:	e000      	b.n	8002362 <Button_GetState+0x5c>
	}
	return NO_ACT;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 8002370:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <LCD_CmdMode+0x1c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	f023 0301 	bic.w	r3, r3, #1
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4b03      	ldr	r3, [pc, #12]	@ (8002388 <LCD_CmdMode+0x1c>)
 800237c:	701a      	strb	r2, [r3, #0]
}
 800237e:	bf00      	nop
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	200006fc 	.word	0x200006fc

0800238c <LCD_WriteMode>:
{
	lcdData |= (1<<LCD_RS);
}

void LCD_WriteMode()
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 8002390:	4b05      	ldr	r3, [pc, #20]	@ (80023a8 <LCD_WriteMode+0x1c>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	f023 0302 	bic.w	r3, r3, #2
 8002398:	b2da      	uxtb	r2, r3
 800239a:	4b03      	ldr	r3, [pc, #12]	@ (80023a8 <LCD_WriteMode+0x1c>)
 800239c:	701a      	strb	r2, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	200006fc 	.word	0x200006fc

080023ac <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af02      	add	r7, sp, #8
 80023b2:	4603      	mov	r3, r0
 80023b4:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 80023b6:	4b07      	ldr	r3, [pc, #28]	@ (80023d4 <LCD_SendData+0x28>)
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	1dfa      	adds	r2, r7, #7
 80023bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2301      	movs	r3, #1
 80023c4:	214e      	movs	r1, #78	@ 0x4e
 80023c6:	f001 f881 	bl	80034cc <HAL_I2C_Master_Transmit>
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000700 	.word	0x20000700

080023d8 <LCD_E_High>:

void LCD_E_High()
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 80023dc:	4b06      	ldr	r3, [pc, #24]	@ (80023f8 <LCD_E_High+0x20>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	f043 0304 	orr.w	r3, r3, #4
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b04      	ldr	r3, [pc, #16]	@ (80023f8 <LCD_E_High+0x20>)
 80023e8:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80023ea:	4b03      	ldr	r3, [pc, #12]	@ (80023f8 <LCD_E_High+0x20>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ffdc 	bl	80023ac <LCD_SendData>
	//HAL_Delay(1);
}
 80023f4:	bf00      	nop
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	200006fc 	.word	0x200006fc

080023fc <LCD_E_Low>:

void LCD_E_Low()
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8002400:	4b06      	ldr	r3, [pc, #24]	@ (800241c <LCD_E_Low+0x20>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	f023 0304 	bic.w	r3, r3, #4
 8002408:	b2da      	uxtb	r2, r3
 800240a:	4b04      	ldr	r3, [pc, #16]	@ (800241c <LCD_E_Low+0x20>)
 800240c:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800240e:	4b03      	ldr	r3, [pc, #12]	@ (800241c <LCD_E_Low+0x20>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff ffca 	bl	80023ac <LCD_SendData>
	//HAL_Delay(1);
}
 8002418:	bf00      	nop
 800241a:	bd80      	pop	{r7, pc}
 800241c:	200006fc 	.word	0x200006fc

08002420 <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 800242a:	f7ff ffd5 	bl	80023d8 <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 800242e:	4b0d      	ldr	r3, [pc, #52]	@ (8002464 <LCD_WriteNibble+0x44>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b25b      	sxtb	r3, r3
 8002434:	f003 030f 	and.w	r3, r3, #15
 8002438:	b25a      	sxtb	r2, r3
 800243a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243e:	f023 030f 	bic.w	r3, r3, #15
 8002442:	b25b      	sxtb	r3, r3
 8002444:	4313      	orrs	r3, r2
 8002446:	b25b      	sxtb	r3, r3
 8002448:	b2da      	uxtb	r2, r3
 800244a:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <LCD_WriteNibble+0x44>)
 800244c:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 800244e:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <LCD_WriteNibble+0x44>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff ffaa 	bl	80023ac <LCD_SendData>
	LCD_E_Low();
 8002458:	f7ff ffd0 	bl	80023fc <LCD_E_Low>
}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	200006fc 	.word	0x200006fc

08002468 <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff ffd3 	bl	8002420 <LCD_WriteNibble>
	data <<= 4;
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff ffcc 	bl	8002420 <LCD_WriteNibble>
}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <LCD_BackLightOn>:
	LCD_WriteMode();
	LCD_WriteByte(data);
}

void LCD_BackLightOn()
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <LCD_BackLightOn+0x20>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	f043 0308 	orr.w	r3, r3, #8
 800249c:	b2da      	uxtb	r2, r3
 800249e:	4b04      	ldr	r3, [pc, #16]	@ (80024b0 <LCD_BackLightOn+0x20>)
 80024a0:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 80024a2:	4b03      	ldr	r3, [pc, #12]	@ (80024b0 <LCD_BackLightOn+0x20>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff ffde 	bl	8002468 <LCD_WriteByte>
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	200006fc 	.word	0x200006fc

080024b4 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 80024bc:	4a18      	ldr	r2, [pc, #96]	@ (8002520 <LCD_Init+0x6c>)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 80024c2:	2028      	movs	r0, #40	@ 0x28
 80024c4:	f000 f870 	bl	80025a8 <HAL_Delay>
	LCD_CmdMode();
 80024c8:	f7ff ff50 	bl	800236c <LCD_CmdMode>
	LCD_WriteMode();
 80024cc:	f7ff ff5e 	bl	800238c <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 80024d0:	2030      	movs	r0, #48	@ 0x30
 80024d2:	f7ff ffa5 	bl	8002420 <LCD_WriteNibble>
	HAL_Delay(5);
 80024d6:	2005      	movs	r0, #5
 80024d8:	f000 f866 	bl	80025a8 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80024dc:	2030      	movs	r0, #48	@ 0x30
 80024de:	f7ff ff9f 	bl	8002420 <LCD_WriteNibble>
	HAL_Delay(1);
 80024e2:	2001      	movs	r0, #1
 80024e4:	f000 f860 	bl	80025a8 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80024e8:	2030      	movs	r0, #48	@ 0x30
 80024ea:	f7ff ff99 	bl	8002420 <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 80024ee:	2020      	movs	r0, #32
 80024f0:	f7ff ff96 	bl	8002420 <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 80024f4:	2028      	movs	r0, #40	@ 0x28
 80024f6:	f7ff ffb7 	bl	8002468 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 80024fa:	2008      	movs	r0, #8
 80024fc:	f7ff ffb4 	bl	8002468 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 8002500:	2001      	movs	r0, #1
 8002502:	f7ff ffb1 	bl	8002468 <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 8002506:	2006      	movs	r0, #6
 8002508:	f7ff ffae 	bl	8002468 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 800250c:	200c      	movs	r0, #12
 800250e:	f7ff ffab 	bl	8002468 <LCD_WriteByte>
	LCD_BackLightOn();
 8002512:	f7ff ffbd 	bl	8002490 <LCD_BackLightOn>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000700 	.word	0x20000700

08002524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002528:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <HAL_Init+0x40>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a0d      	ldr	r2, [pc, #52]	@ (8002564 <HAL_Init+0x40>)
 800252e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002532:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002534:	4b0b      	ldr	r3, [pc, #44]	@ (8002564 <HAL_Init+0x40>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <HAL_Init+0x40>)
 800253a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800253e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002540:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <HAL_Init+0x40>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a07      	ldr	r2, [pc, #28]	@ (8002564 <HAL_Init+0x40>)
 8002546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800254a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800254c:	2003      	movs	r0, #3
 800254e:	f000 f8fc 	bl	800274a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002552:	200f      	movs	r0, #15
 8002554:	f7fe fc30 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002558:	f7fe fc02 	bl	8000d60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40023c00 	.word	0x40023c00

08002568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <HAL_IncTick+0x20>)
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	461a      	mov	r2, r3
 8002572:	4b06      	ldr	r3, [pc, #24]	@ (800258c <HAL_IncTick+0x24>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4413      	add	r3, r2
 8002578:	4a04      	ldr	r2, [pc, #16]	@ (800258c <HAL_IncTick+0x24>)
 800257a:	6013      	str	r3, [r2, #0]
}
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	20000008 	.word	0x20000008
 800258c:	20000704 	.word	0x20000704

08002590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return uwTick;
 8002594:	4b03      	ldr	r3, [pc, #12]	@ (80025a4 <HAL_GetTick+0x14>)
 8002596:	681b      	ldr	r3, [r3, #0]
}
 8002598:	4618      	mov	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	20000704 	.word	0x20000704

080025a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025b0:	f7ff ffee 	bl	8002590 <HAL_GetTick>
 80025b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c0:	d005      	beq.n	80025ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025c2:	4b0a      	ldr	r3, [pc, #40]	@ (80025ec <HAL_Delay+0x44>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4413      	add	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025ce:	bf00      	nop
 80025d0:	f7ff ffde 	bl	8002590 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d8f7      	bhi.n	80025d0 <HAL_Delay+0x28>
  {
  }
}
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000008 	.word	0x20000008

080025f0 <__NVIC_SetPriorityGrouping>:
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f003 0307 	and.w	r3, r3, #7
 80025fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002600:	4b0c      	ldr	r3, [pc, #48]	@ (8002634 <__NVIC_SetPriorityGrouping+0x44>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800260c:	4013      	ands	r3, r2
 800260e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002618:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800261c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002622:	4a04      	ldr	r2, [pc, #16]	@ (8002634 <__NVIC_SetPriorityGrouping+0x44>)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	60d3      	str	r3, [r2, #12]
}
 8002628:	bf00      	nop
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <__NVIC_GetPriorityGrouping>:
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800263c:	4b04      	ldr	r3, [pc, #16]	@ (8002650 <__NVIC_GetPriorityGrouping+0x18>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	0a1b      	lsrs	r3, r3, #8
 8002642:	f003 0307 	and.w	r3, r3, #7
}
 8002646:	4618      	mov	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <__NVIC_EnableIRQ>:
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	2b00      	cmp	r3, #0
 8002664:	db0b      	blt.n	800267e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002666:	79fb      	ldrb	r3, [r7, #7]
 8002668:	f003 021f 	and.w	r2, r3, #31
 800266c:	4907      	ldr	r1, [pc, #28]	@ (800268c <__NVIC_EnableIRQ+0x38>)
 800266e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002672:	095b      	lsrs	r3, r3, #5
 8002674:	2001      	movs	r0, #1
 8002676:	fa00 f202 	lsl.w	r2, r0, r2
 800267a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	e000e100 	.word	0xe000e100

08002690 <__NVIC_SetPriority>:
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	6039      	str	r1, [r7, #0]
 800269a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	db0a      	blt.n	80026ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	490c      	ldr	r1, [pc, #48]	@ (80026dc <__NVIC_SetPriority+0x4c>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	0112      	lsls	r2, r2, #4
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	440b      	add	r3, r1
 80026b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80026b8:	e00a      	b.n	80026d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4908      	ldr	r1, [pc, #32]	@ (80026e0 <__NVIC_SetPriority+0x50>)
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	3b04      	subs	r3, #4
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	440b      	add	r3, r1
 80026ce:	761a      	strb	r2, [r3, #24]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000e100 	.word	0xe000e100
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <NVIC_EncodePriority>:
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	@ 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 0307 	and.w	r3, r3, #7
 80026f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	f1c3 0307 	rsb	r3, r3, #7
 80026fe:	2b04      	cmp	r3, #4
 8002700:	bf28      	it	cs
 8002702:	2304      	movcs	r3, #4
 8002704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3304      	adds	r3, #4
 800270a:	2b06      	cmp	r3, #6
 800270c:	d902      	bls.n	8002714 <NVIC_EncodePriority+0x30>
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3b03      	subs	r3, #3
 8002712:	e000      	b.n	8002716 <NVIC_EncodePriority+0x32>
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002718:	f04f 32ff 	mov.w	r2, #4294967295
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43da      	mvns	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	401a      	ands	r2, r3
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800272c:	f04f 31ff 	mov.w	r1, #4294967295
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa01 f303 	lsl.w	r3, r1, r3
 8002736:	43d9      	mvns	r1, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273c:	4313      	orrs	r3, r2
}
 800273e:	4618      	mov	r0, r3
 8002740:	3724      	adds	r7, #36	@ 0x24
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7ff ff4c 	bl	80025f0 <__NVIC_SetPriorityGrouping>
}
 8002758:	bf00      	nop
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800276e:	2300      	movs	r3, #0
 8002770:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002772:	f7ff ff61 	bl	8002638 <__NVIC_GetPriorityGrouping>
 8002776:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	68b9      	ldr	r1, [r7, #8]
 800277c:	6978      	ldr	r0, [r7, #20]
 800277e:	f7ff ffb1 	bl	80026e4 <NVIC_EncodePriority>
 8002782:	4602      	mov	r2, r0
 8002784:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002788:	4611      	mov	r1, r2
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff ff80 	bl	8002690 <__NVIC_SetPriority>
}
 8002790:	bf00      	nop
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff ff54 	bl	8002654 <__NVIC_EnableIRQ>
}
 80027ac:	bf00      	nop
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027c0:	f7ff fee6 	bl	8002590 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e099      	b.n	8002904 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2202      	movs	r2, #2
 80027d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 0201 	bic.w	r2, r2, #1
 80027ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027f0:	e00f      	b.n	8002812 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027f2:	f7ff fecd 	bl	8002590 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b05      	cmp	r3, #5
 80027fe:	d908      	bls.n	8002812 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2203      	movs	r2, #3
 800280a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e078      	b.n	8002904 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1e8      	bne.n	80027f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	4b38      	ldr	r3, [pc, #224]	@ (800290c <HAL_DMA_Init+0x158>)
 800282c:	4013      	ands	r3, r2
 800282e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800283e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800284a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002856:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800285e:	697a      	ldr	r2, [r7, #20]
 8002860:	4313      	orrs	r3, r2
 8002862:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	2b04      	cmp	r3, #4
 800286a:	d107      	bne.n	800287c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002874:	4313      	orrs	r3, r2
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	4313      	orrs	r3, r2
 800287a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f023 0307 	bic.w	r3, r3, #7
 8002892:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	4313      	orrs	r3, r2
 800289c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d117      	bne.n	80028d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00e      	beq.n	80028d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 fa91 	bl	8002de0 <DMA_CheckFifoParam>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2240      	movs	r2, #64	@ 0x40
 80028c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028d2:	2301      	movs	r3, #1
 80028d4:	e016      	b.n	8002904 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 fa48 	bl	8002d74 <DMA_CalcBaseAndBitshift>
 80028e4:	4603      	mov	r3, r0
 80028e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ec:	223f      	movs	r2, #63	@ 0x3f
 80028ee:	409a      	lsls	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	f010803f 	.word	0xf010803f

08002910 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
 800291c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002926:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_DMA_Start_IT+0x26>
 8002932:	2302      	movs	r3, #2
 8002934:	e040      	b.n	80029b8 <HAL_DMA_Start_IT+0xa8>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d12f      	bne.n	80029aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2202      	movs	r2, #2
 800294e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	68b9      	ldr	r1, [r7, #8]
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 f9da 	bl	8002d18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002968:	223f      	movs	r2, #63	@ 0x3f
 800296a:	409a      	lsls	r2, r3
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0216 	orr.w	r2, r2, #22
 800297e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	2b00      	cmp	r3, #0
 8002986:	d007      	beq.n	8002998 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f042 0208 	orr.w	r2, r2, #8
 8002996:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0201 	orr.w	r2, r2, #1
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	e005      	b.n	80029b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029b2:	2302      	movs	r3, #2
 80029b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d004      	beq.n	80029de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2280      	movs	r2, #128	@ 0x80
 80029d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e00c      	b.n	80029f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2205      	movs	r2, #5
 80029e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0201 	bic.w	r2, r2, #1
 80029f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a10:	4b8e      	ldr	r3, [pc, #568]	@ (8002c4c <HAL_DMA_IRQHandler+0x248>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a8e      	ldr	r2, [pc, #568]	@ (8002c50 <HAL_DMA_IRQHandler+0x24c>)
 8002a16:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1a:	0a9b      	lsrs	r3, r3, #10
 8002a1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2e:	2208      	movs	r2, #8
 8002a30:	409a      	lsls	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d01a      	beq.n	8002a70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d013      	beq.n	8002a70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0204 	bic.w	r2, r2, #4
 8002a56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5c:	2208      	movs	r2, #8
 8002a5e:	409a      	lsls	r2, r3
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a68:	f043 0201 	orr.w	r2, r3, #1
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a74:	2201      	movs	r2, #1
 8002a76:	409a      	lsls	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d012      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00b      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a92:	2201      	movs	r2, #1
 8002a94:	409a      	lsls	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a9e:	f043 0202 	orr.w	r2, r3, #2
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aaa:	2204      	movs	r2, #4
 8002aac:	409a      	lsls	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d012      	beq.n	8002adc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00b      	beq.n	8002adc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac8:	2204      	movs	r2, #4
 8002aca:	409a      	lsls	r2, r3
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad4:	f043 0204 	orr.w	r2, r3, #4
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae0:	2210      	movs	r2, #16
 8002ae2:	409a      	lsls	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d043      	beq.n	8002b74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d03c      	beq.n	8002b74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afe:	2210      	movs	r2, #16
 8002b00:	409a      	lsls	r2, r3
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d018      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d108      	bne.n	8002b34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d024      	beq.n	8002b74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	4798      	blx	r3
 8002b32:	e01f      	b.n	8002b74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d01b      	beq.n	8002b74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	4798      	blx	r3
 8002b44:	e016      	b.n	8002b74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d107      	bne.n	8002b64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f022 0208 	bic.w	r2, r2, #8
 8002b62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d003      	beq.n	8002b74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b78:	2220      	movs	r2, #32
 8002b7a:	409a      	lsls	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 808f 	beq.w	8002ca4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0310 	and.w	r3, r3, #16
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 8087 	beq.w	8002ca4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	409a      	lsls	r2, r3
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b05      	cmp	r3, #5
 8002bac:	d136      	bne.n	8002c1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0216 	bic.w	r2, r2, #22
 8002bbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	695a      	ldr	r2, [r3, #20]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bcc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d103      	bne.n	8002bde <HAL_DMA_IRQHandler+0x1da>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d007      	beq.n	8002bee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0208 	bic.w	r2, r2, #8
 8002bec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf2:	223f      	movs	r2, #63	@ 0x3f
 8002bf4:	409a      	lsls	r2, r3
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d07e      	beq.n	8002d10 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	4798      	blx	r3
        }
        return;
 8002c1a:	e079      	b.n	8002d10 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d01d      	beq.n	8002c66 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10d      	bne.n	8002c54 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d031      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	4798      	blx	r3
 8002c48:	e02c      	b.n	8002ca4 <HAL_DMA_IRQHandler+0x2a0>
 8002c4a:	bf00      	nop
 8002c4c:	20000000 	.word	0x20000000
 8002c50:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d023      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
 8002c64:	e01e      	b.n	8002ca4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10f      	bne.n	8002c94 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f022 0210 	bic.w	r2, r2, #16
 8002c82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d003      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d032      	beq.n	8002d12 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d022      	beq.n	8002cfe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2205      	movs	r2, #5
 8002cbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d307      	bcc.n	8002cec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1f2      	bne.n	8002cd0 <HAL_DMA_IRQHandler+0x2cc>
 8002cea:	e000      	b.n	8002cee <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d005      	beq.n	8002d12 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	4798      	blx	r3
 8002d0e:	e000      	b.n	8002d12 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d10:	bf00      	nop
    }
  }
}
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
 8002d24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	2b40      	cmp	r3, #64	@ 0x40
 8002d44:	d108      	bne.n	8002d58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d56:	e007      	b.n	8002d68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68ba      	ldr	r2, [r7, #8]
 8002d5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	60da      	str	r2, [r3, #12]
}
 8002d68:	bf00      	nop
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	3b10      	subs	r3, #16
 8002d84:	4a14      	ldr	r2, [pc, #80]	@ (8002dd8 <DMA_CalcBaseAndBitshift+0x64>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	091b      	lsrs	r3, r3, #4
 8002d8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d8e:	4a13      	ldr	r2, [pc, #76]	@ (8002ddc <DMA_CalcBaseAndBitshift+0x68>)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	4413      	add	r3, r2
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	461a      	mov	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b03      	cmp	r3, #3
 8002da0:	d909      	bls.n	8002db6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002daa:	f023 0303 	bic.w	r3, r3, #3
 8002dae:	1d1a      	adds	r2, r3, #4
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	659a      	str	r2, [r3, #88]	@ 0x58
 8002db4:	e007      	b.n	8002dc6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dbe:	f023 0303 	bic.w	r3, r3, #3
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3714      	adds	r7, #20
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	aaaaaaab 	.word	0xaaaaaaab
 8002ddc:	0800a1e0 	.word	0x0800a1e0

08002de0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de8:	2300      	movs	r3, #0
 8002dea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d11f      	bne.n	8002e3a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d856      	bhi.n	8002eae <DMA_CheckFifoParam+0xce>
 8002e00:	a201      	add	r2, pc, #4	@ (adr r2, 8002e08 <DMA_CheckFifoParam+0x28>)
 8002e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e06:	bf00      	nop
 8002e08:	08002e19 	.word	0x08002e19
 8002e0c:	08002e2b 	.word	0x08002e2b
 8002e10:	08002e19 	.word	0x08002e19
 8002e14:	08002eaf 	.word	0x08002eaf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d046      	beq.n	8002eb2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e28:	e043      	b.n	8002eb2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e2e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e32:	d140      	bne.n	8002eb6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e38:	e03d      	b.n	8002eb6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e42:	d121      	bne.n	8002e88 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d837      	bhi.n	8002eba <DMA_CheckFifoParam+0xda>
 8002e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e50 <DMA_CheckFifoParam+0x70>)
 8002e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e50:	08002e61 	.word	0x08002e61
 8002e54:	08002e67 	.word	0x08002e67
 8002e58:	08002e61 	.word	0x08002e61
 8002e5c:	08002e79 	.word	0x08002e79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
      break;
 8002e64:	e030      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d025      	beq.n	8002ebe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e76:	e022      	b.n	8002ebe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e80:	d11f      	bne.n	8002ec2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e86:	e01c      	b.n	8002ec2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d903      	bls.n	8002e96 <DMA_CheckFifoParam+0xb6>
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	2b03      	cmp	r3, #3
 8002e92:	d003      	beq.n	8002e9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e94:	e018      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	73fb      	strb	r3, [r7, #15]
      break;
 8002e9a:	e015      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00e      	beq.n	8002ec6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8002eac:	e00b      	b.n	8002ec6 <DMA_CheckFifoParam+0xe6>
      break;
 8002eae:	bf00      	nop
 8002eb0:	e00a      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb2:	bf00      	nop
 8002eb4:	e008      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb6:	bf00      	nop
 8002eb8:	e006      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8002eba:	bf00      	nop
 8002ebc:	e004      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ebe:	bf00      	nop
 8002ec0:	e002      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ec2:	bf00      	nop
 8002ec4:	e000      	b.n	8002ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ec6:	bf00      	nop
    }
  } 
  
  return status; 
 8002ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop

08002ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b089      	sub	sp, #36	@ 0x24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eee:	2300      	movs	r3, #0
 8002ef0:	61fb      	str	r3, [r7, #28]
 8002ef2:	e159      	b.n	80031a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4013      	ands	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	f040 8148 	bne.w	80031a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f003 0303 	and.w	r3, r3, #3
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d005      	beq.n	8002f2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d130      	bne.n	8002f8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	2203      	movs	r2, #3
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	43db      	mvns	r3, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4013      	ands	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f60:	2201      	movs	r2, #1
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	091b      	lsrs	r3, r3, #4
 8002f76:	f003 0201 	and.w	r2, r3, #1
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 0303 	and.w	r3, r3, #3
 8002f94:	2b03      	cmp	r3, #3
 8002f96:	d017      	beq.n	8002fc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	2203      	movs	r2, #3
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d123      	bne.n	800301c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	08da      	lsrs	r2, r3, #3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3208      	adds	r2, #8
 8002fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	f003 0307 	and.w	r3, r3, #7
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	220f      	movs	r2, #15
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	691a      	ldr	r2, [r3, #16]
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	08da      	lsrs	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	3208      	adds	r2, #8
 8003016:	69b9      	ldr	r1, [r7, #24]
 8003018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	2203      	movs	r2, #3
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	4013      	ands	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 0203 	and.w	r2, r3, #3
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4313      	orrs	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80a2 	beq.w	80031a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	4b57      	ldr	r3, [pc, #348]	@ (80031c0 <HAL_GPIO_Init+0x2e8>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003066:	4a56      	ldr	r2, [pc, #344]	@ (80031c0 <HAL_GPIO_Init+0x2e8>)
 8003068:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800306c:	6453      	str	r3, [r2, #68]	@ 0x44
 800306e:	4b54      	ldr	r3, [pc, #336]	@ (80031c0 <HAL_GPIO_Init+0x2e8>)
 8003070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003072:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800307a:	4a52      	ldr	r2, [pc, #328]	@ (80031c4 <HAL_GPIO_Init+0x2ec>)
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	089b      	lsrs	r3, r3, #2
 8003080:	3302      	adds	r3, #2
 8003082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003086:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	220f      	movs	r2, #15
 8003092:	fa02 f303 	lsl.w	r3, r2, r3
 8003096:	43db      	mvns	r3, r3
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	4013      	ands	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a49      	ldr	r2, [pc, #292]	@ (80031c8 <HAL_GPIO_Init+0x2f0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d019      	beq.n	80030da <HAL_GPIO_Init+0x202>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a48      	ldr	r2, [pc, #288]	@ (80031cc <HAL_GPIO_Init+0x2f4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d013      	beq.n	80030d6 <HAL_GPIO_Init+0x1fe>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a47      	ldr	r2, [pc, #284]	@ (80031d0 <HAL_GPIO_Init+0x2f8>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d00d      	beq.n	80030d2 <HAL_GPIO_Init+0x1fa>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a46      	ldr	r2, [pc, #280]	@ (80031d4 <HAL_GPIO_Init+0x2fc>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d007      	beq.n	80030ce <HAL_GPIO_Init+0x1f6>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a45      	ldr	r2, [pc, #276]	@ (80031d8 <HAL_GPIO_Init+0x300>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d101      	bne.n	80030ca <HAL_GPIO_Init+0x1f2>
 80030c6:	2304      	movs	r3, #4
 80030c8:	e008      	b.n	80030dc <HAL_GPIO_Init+0x204>
 80030ca:	2307      	movs	r3, #7
 80030cc:	e006      	b.n	80030dc <HAL_GPIO_Init+0x204>
 80030ce:	2303      	movs	r3, #3
 80030d0:	e004      	b.n	80030dc <HAL_GPIO_Init+0x204>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e002      	b.n	80030dc <HAL_GPIO_Init+0x204>
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <HAL_GPIO_Init+0x204>
 80030da:	2300      	movs	r3, #0
 80030dc:	69fa      	ldr	r2, [r7, #28]
 80030de:	f002 0203 	and.w	r2, r2, #3
 80030e2:	0092      	lsls	r2, r2, #2
 80030e4:	4093      	lsls	r3, r2
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030ec:	4935      	ldr	r1, [pc, #212]	@ (80031c4 <HAL_GPIO_Init+0x2ec>)
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	089b      	lsrs	r3, r3, #2
 80030f2:	3302      	adds	r3, #2
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030fa:	4b38      	ldr	r3, [pc, #224]	@ (80031dc <HAL_GPIO_Init+0x304>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	43db      	mvns	r3, r3
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	4013      	ands	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800311e:	4a2f      	ldr	r2, [pc, #188]	@ (80031dc <HAL_GPIO_Init+0x304>)
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003124:	4b2d      	ldr	r3, [pc, #180]	@ (80031dc <HAL_GPIO_Init+0x304>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	43db      	mvns	r3, r3
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4013      	ands	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	4313      	orrs	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003148:	4a24      	ldr	r2, [pc, #144]	@ (80031dc <HAL_GPIO_Init+0x304>)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800314e:	4b23      	ldr	r3, [pc, #140]	@ (80031dc <HAL_GPIO_Init+0x304>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	43db      	mvns	r3, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4013      	ands	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003172:	4a1a      	ldr	r2, [pc, #104]	@ (80031dc <HAL_GPIO_Init+0x304>)
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003178:	4b18      	ldr	r3, [pc, #96]	@ (80031dc <HAL_GPIO_Init+0x304>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	43db      	mvns	r3, r3
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4013      	ands	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	4313      	orrs	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800319c:	4a0f      	ldr	r2, [pc, #60]	@ (80031dc <HAL_GPIO_Init+0x304>)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	3301      	adds	r3, #1
 80031a6:	61fb      	str	r3, [r7, #28]
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	2b0f      	cmp	r3, #15
 80031ac:	f67f aea2 	bls.w	8002ef4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031b0:	bf00      	nop
 80031b2:	bf00      	nop
 80031b4:	3724      	adds	r7, #36	@ 0x24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	40023800 	.word	0x40023800
 80031c4:	40013800 	.word	0x40013800
 80031c8:	40020000 	.word	0x40020000
 80031cc:	40020400 	.word	0x40020400
 80031d0:	40020800 	.word	0x40020800
 80031d4:	40020c00 	.word	0x40020c00
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40013c00 	.word	0x40013c00

080031e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	887b      	ldrh	r3, [r7, #2]
 80031f2:	4013      	ands	r3, r2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d002      	beq.n	80031fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031f8:	2301      	movs	r3, #1
 80031fa:	73fb      	strb	r3, [r7, #15]
 80031fc:	e001      	b.n	8003202 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031fe:	2300      	movs	r3, #0
 8003200:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003202:	7bfb      	ldrb	r3, [r7, #15]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	460b      	mov	r3, r1
 800321a:	807b      	strh	r3, [r7, #2]
 800321c:	4613      	mov	r3, r2
 800321e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003220:	787b      	ldrb	r3, [r7, #1]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003226:	887a      	ldrh	r2, [r7, #2]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800322c:	e003      	b.n	8003236 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800322e:	887b      	ldrh	r3, [r7, #2]
 8003230:	041a      	lsls	r2, r3, #16
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	619a      	str	r2, [r3, #24]
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
	...

08003244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e12b      	b.n	80034ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d106      	bne.n	8003270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7fd fb5e 	bl	800092c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2224      	movs	r2, #36	@ 0x24
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003296:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032a8:	f001 f8da 	bl	8004460 <HAL_RCC_GetPCLK1Freq>
 80032ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	4a81      	ldr	r2, [pc, #516]	@ (80034b8 <HAL_I2C_Init+0x274>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d807      	bhi.n	80032c8 <HAL_I2C_Init+0x84>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4a80      	ldr	r2, [pc, #512]	@ (80034bc <HAL_I2C_Init+0x278>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	bf94      	ite	ls
 80032c0:	2301      	movls	r3, #1
 80032c2:	2300      	movhi	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	e006      	b.n	80032d6 <HAL_I2C_Init+0x92>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4a7d      	ldr	r2, [pc, #500]	@ (80034c0 <HAL_I2C_Init+0x27c>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	bf94      	ite	ls
 80032d0:	2301      	movls	r3, #1
 80032d2:	2300      	movhi	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e0e7      	b.n	80034ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	4a78      	ldr	r2, [pc, #480]	@ (80034c4 <HAL_I2C_Init+0x280>)
 80032e2:	fba2 2303 	umull	r2, r3, r2, r3
 80032e6:	0c9b      	lsrs	r3, r3, #18
 80032e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	4a6a      	ldr	r2, [pc, #424]	@ (80034b8 <HAL_I2C_Init+0x274>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d802      	bhi.n	8003318 <HAL_I2C_Init+0xd4>
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	3301      	adds	r3, #1
 8003316:	e009      	b.n	800332c <HAL_I2C_Init+0xe8>
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800331e:	fb02 f303 	mul.w	r3, r2, r3
 8003322:	4a69      	ldr	r2, [pc, #420]	@ (80034c8 <HAL_I2C_Init+0x284>)
 8003324:	fba2 2303 	umull	r2, r3, r2, r3
 8003328:	099b      	lsrs	r3, r3, #6
 800332a:	3301      	adds	r3, #1
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6812      	ldr	r2, [r2, #0]
 8003330:	430b      	orrs	r3, r1
 8003332:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800333e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	495c      	ldr	r1, [pc, #368]	@ (80034b8 <HAL_I2C_Init+0x274>)
 8003348:	428b      	cmp	r3, r1
 800334a:	d819      	bhi.n	8003380 <HAL_I2C_Init+0x13c>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	1e59      	subs	r1, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	fbb1 f3f3 	udiv	r3, r1, r3
 800335a:	1c59      	adds	r1, r3, #1
 800335c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003360:	400b      	ands	r3, r1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00a      	beq.n	800337c <HAL_I2C_Init+0x138>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1e59      	subs	r1, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fbb1 f3f3 	udiv	r3, r1, r3
 8003374:	3301      	adds	r3, #1
 8003376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337a:	e051      	b.n	8003420 <HAL_I2C_Init+0x1dc>
 800337c:	2304      	movs	r3, #4
 800337e:	e04f      	b.n	8003420 <HAL_I2C_Init+0x1dc>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d111      	bne.n	80033ac <HAL_I2C_Init+0x168>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	1e58      	subs	r0, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6859      	ldr	r1, [r3, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	440b      	add	r3, r1
 8003396:	fbb0 f3f3 	udiv	r3, r0, r3
 800339a:	3301      	adds	r3, #1
 800339c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	bf0c      	ite	eq
 80033a4:	2301      	moveq	r3, #1
 80033a6:	2300      	movne	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	e012      	b.n	80033d2 <HAL_I2C_Init+0x18e>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1e58      	subs	r0, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	0099      	lsls	r1, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	fbb0 f3f3 	udiv	r3, r0, r3
 80033c2:	3301      	adds	r3, #1
 80033c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bf0c      	ite	eq
 80033cc:	2301      	moveq	r3, #1
 80033ce:	2300      	movne	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <HAL_I2C_Init+0x196>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e022      	b.n	8003420 <HAL_I2C_Init+0x1dc>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10e      	bne.n	8003400 <HAL_I2C_Init+0x1bc>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	1e58      	subs	r0, r3, #1
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6859      	ldr	r1, [r3, #4]
 80033ea:	460b      	mov	r3, r1
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	440b      	add	r3, r1
 80033f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f4:	3301      	adds	r3, #1
 80033f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033fe:	e00f      	b.n	8003420 <HAL_I2C_Init+0x1dc>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	1e58      	subs	r0, r3, #1
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6859      	ldr	r1, [r3, #4]
 8003408:	460b      	mov	r3, r1
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	0099      	lsls	r1, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	fbb0 f3f3 	udiv	r3, r0, r3
 8003416:	3301      	adds	r3, #1
 8003418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800341c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	6809      	ldr	r1, [r1, #0]
 8003424:	4313      	orrs	r3, r2
 8003426:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69da      	ldr	r2, [r3, #28]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	431a      	orrs	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800344e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	6911      	ldr	r1, [r2, #16]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	68d2      	ldr	r2, [r2, #12]
 800345a:	4311      	orrs	r1, r2
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	430b      	orrs	r3, r1
 8003462:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	695a      	ldr	r2, [r3, #20]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f042 0201 	orr.w	r2, r2, #1
 800348e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2220      	movs	r2, #32
 800349a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	000186a0 	.word	0x000186a0
 80034bc:	001e847f 	.word	0x001e847f
 80034c0:	003d08ff 	.word	0x003d08ff
 80034c4:	431bde83 	.word	0x431bde83
 80034c8:	10624dd3 	.word	0x10624dd3

080034cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af02      	add	r7, sp, #8
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	607a      	str	r2, [r7, #4]
 80034d6:	461a      	mov	r2, r3
 80034d8:	460b      	mov	r3, r1
 80034da:	817b      	strh	r3, [r7, #10]
 80034dc:	4613      	mov	r3, r2
 80034de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034e0:	f7ff f856 	bl	8002590 <HAL_GetTick>
 80034e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b20      	cmp	r3, #32
 80034f0:	f040 80e0 	bne.w	80036b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	2319      	movs	r3, #25
 80034fa:	2201      	movs	r2, #1
 80034fc:	4970      	ldr	r1, [pc, #448]	@ (80036c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 f964 	bl	80037cc <I2C_WaitOnFlagUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800350a:	2302      	movs	r3, #2
 800350c:	e0d3      	b.n	80036b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003514:	2b01      	cmp	r3, #1
 8003516:	d101      	bne.n	800351c <HAL_I2C_Master_Transmit+0x50>
 8003518:	2302      	movs	r3, #2
 800351a:	e0cc      	b.n	80036b6 <HAL_I2C_Master_Transmit+0x1ea>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b01      	cmp	r3, #1
 8003530:	d007      	beq.n	8003542 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f042 0201 	orr.w	r2, r2, #1
 8003540:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003550:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2221      	movs	r2, #33	@ 0x21
 8003556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2210      	movs	r2, #16
 800355e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	893a      	ldrh	r2, [r7, #8]
 8003572:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4a50      	ldr	r2, [pc, #320]	@ (80036c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003582:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003584:	8979      	ldrh	r1, [r7, #10]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	6a3a      	ldr	r2, [r7, #32]
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f89c 	bl	80036c8 <I2C_MasterRequestWrite>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e08d      	b.n	80036b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800359a:	2300      	movs	r3, #0
 800359c:	613b      	str	r3, [r7, #16]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80035b0:	e066      	b.n	8003680 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	6a39      	ldr	r1, [r7, #32]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 fa22 	bl	8003a00 <I2C_WaitOnTXEFlagUntilTimeout>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00d      	beq.n	80035de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d107      	bne.n	80035da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e06b      	b.n	80036b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e2:	781a      	ldrb	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	1c5a      	adds	r2, r3, #1
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003606:	3b01      	subs	r3, #1
 8003608:	b29a      	uxth	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b04      	cmp	r3, #4
 800361a:	d11b      	bne.n	8003654 <HAL_I2C_Master_Transmit+0x188>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003620:	2b00      	cmp	r3, #0
 8003622:	d017      	beq.n	8003654 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003628:	781a      	ldrb	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003634:	1c5a      	adds	r2, r3, #1
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800363e:	b29b      	uxth	r3, r3
 8003640:	3b01      	subs	r3, #1
 8003642:	b29a      	uxth	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364c:	3b01      	subs	r3, #1
 800364e:	b29a      	uxth	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	6a39      	ldr	r1, [r7, #32]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 fa19 	bl	8003a90 <I2C_WaitOnBTFFlagUntilTimeout>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d00d      	beq.n	8003680 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	2b04      	cmp	r3, #4
 800366a:	d107      	bne.n	800367c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800367a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e01a      	b.n	80036b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003684:	2b00      	cmp	r3, #0
 8003686:	d194      	bne.n	80035b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003696:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2220      	movs	r2, #32
 800369c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036b0:	2300      	movs	r3, #0
 80036b2:	e000      	b.n	80036b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80036b4:	2302      	movs	r3, #2
  }
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3718      	adds	r7, #24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	00100002 	.word	0x00100002
 80036c4:	ffff0000 	.word	0xffff0000

080036c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b088      	sub	sp, #32
 80036cc:	af02      	add	r7, sp, #8
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	607a      	str	r2, [r7, #4]
 80036d2:	603b      	str	r3, [r7, #0]
 80036d4:	460b      	mov	r3, r1
 80036d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	2b08      	cmp	r3, #8
 80036e2:	d006      	beq.n	80036f2 <I2C_MasterRequestWrite+0x2a>
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d003      	beq.n	80036f2 <I2C_MasterRequestWrite+0x2a>
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036f0:	d108      	bne.n	8003704 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	e00b      	b.n	800371c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003708:	2b12      	cmp	r3, #18
 800370a:	d107      	bne.n	800371c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800371a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f000 f84f 	bl	80037cc <I2C_WaitOnFlagUntilTimeout>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00d      	beq.n	8003750 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800373e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003742:	d103      	bne.n	800374c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800374a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e035      	b.n	80037bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003758:	d108      	bne.n	800376c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800375a:	897b      	ldrh	r3, [r7, #10]
 800375c:	b2db      	uxtb	r3, r3
 800375e:	461a      	mov	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003768:	611a      	str	r2, [r3, #16]
 800376a:	e01b      	b.n	80037a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800376c:	897b      	ldrh	r3, [r7, #10]
 800376e:	11db      	asrs	r3, r3, #7
 8003770:	b2db      	uxtb	r3, r3
 8003772:	f003 0306 	and.w	r3, r3, #6
 8003776:	b2db      	uxtb	r3, r3
 8003778:	f063 030f 	orn	r3, r3, #15
 800377c:	b2da      	uxtb	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	490e      	ldr	r1, [pc, #56]	@ (80037c4 <I2C_MasterRequestWrite+0xfc>)
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 f898 	bl	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e010      	b.n	80037bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800379a:	897b      	ldrh	r3, [r7, #10]
 800379c:	b2da      	uxtb	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	4907      	ldr	r1, [pc, #28]	@ (80037c8 <I2C_MasterRequestWrite+0x100>)
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 f888 	bl	80038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e000      	b.n	80037bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3718      	adds	r7, #24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	00010008 	.word	0x00010008
 80037c8:	00010002 	.word	0x00010002

080037cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	4613      	mov	r3, r2
 80037da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037dc:	e048      	b.n	8003870 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e4:	d044      	beq.n	8003870 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e6:	f7fe fed3 	bl	8002590 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d302      	bcc.n	80037fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d139      	bne.n	8003870 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	0c1b      	lsrs	r3, r3, #16
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b01      	cmp	r3, #1
 8003804:	d10d      	bne.n	8003822 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	43da      	mvns	r2, r3
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	4013      	ands	r3, r2
 8003812:	b29b      	uxth	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf0c      	ite	eq
 8003818:	2301      	moveq	r3, #1
 800381a:	2300      	movne	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	461a      	mov	r2, r3
 8003820:	e00c      	b.n	800383c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	43da      	mvns	r2, r3
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	4013      	ands	r3, r2
 800382e:	b29b      	uxth	r3, r3
 8003830:	2b00      	cmp	r3, #0
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	429a      	cmp	r2, r3
 8003840:	d116      	bne.n	8003870 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2220      	movs	r2, #32
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385c:	f043 0220 	orr.w	r2, r3, #32
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e023      	b.n	80038b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	0c1b      	lsrs	r3, r3, #16
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d10d      	bne.n	8003896 <I2C_WaitOnFlagUntilTimeout+0xca>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	43da      	mvns	r2, r3
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	4013      	ands	r3, r2
 8003886:	b29b      	uxth	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	bf0c      	ite	eq
 800388c:	2301      	moveq	r3, #1
 800388e:	2300      	movne	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	461a      	mov	r2, r3
 8003894:	e00c      	b.n	80038b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	43da      	mvns	r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	4013      	ands	r3, r2
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	bf0c      	ite	eq
 80038a8:	2301      	moveq	r3, #1
 80038aa:	2300      	movne	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	461a      	mov	r2, r3
 80038b0:	79fb      	ldrb	r3, [r7, #7]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d093      	beq.n	80037de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
 80038cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038ce:	e071      	b.n	80039b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038de:	d123      	bne.n	8003928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003914:	f043 0204 	orr.w	r2, r3, #4
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e067      	b.n	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392e:	d041      	beq.n	80039b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003930:	f7fe fe2e 	bl	8002590 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	429a      	cmp	r2, r3
 800393e:	d302      	bcc.n	8003946 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d136      	bne.n	80039b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	0c1b      	lsrs	r3, r3, #16
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b01      	cmp	r3, #1
 800394e:	d10c      	bne.n	800396a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	43da      	mvns	r2, r3
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4013      	ands	r3, r2
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	bf14      	ite	ne
 8003962:	2301      	movne	r3, #1
 8003964:	2300      	moveq	r3, #0
 8003966:	b2db      	uxtb	r3, r3
 8003968:	e00b      	b.n	8003982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	43da      	mvns	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4013      	ands	r3, r2
 8003976:	b29b      	uxth	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	bf14      	ite	ne
 800397c:	2301      	movne	r3, #1
 800397e:	2300      	moveq	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d016      	beq.n	80039b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	f043 0220 	orr.w	r2, r3, #32
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e021      	b.n	80039f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	0c1b      	lsrs	r3, r3, #16
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d10c      	bne.n	80039d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	695b      	ldr	r3, [r3, #20]
 80039c4:	43da      	mvns	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	4013      	ands	r3, r2
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	bf14      	ite	ne
 80039d0:	2301      	movne	r3, #1
 80039d2:	2300      	moveq	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	e00b      	b.n	80039f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	43da      	mvns	r2, r3
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	4013      	ands	r3, r2
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	bf14      	ite	ne
 80039ea:	2301      	movne	r3, #1
 80039ec:	2300      	moveq	r3, #0
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f47f af6d 	bne.w	80038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a0c:	e034      	b.n	8003a78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f000 f886 	bl	8003b20 <I2C_IsAcknowledgeFailed>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e034      	b.n	8003a88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a24:	d028      	beq.n	8003a78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a26:	f7fe fdb3 	bl	8002590 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d302      	bcc.n	8003a3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d11d      	bne.n	8003a78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a46:	2b80      	cmp	r3, #128	@ 0x80
 8003a48:	d016      	beq.n	8003a78 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2220      	movs	r2, #32
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a64:	f043 0220 	orr.w	r2, r3, #32
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e007      	b.n	8003a88 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a82:	2b80      	cmp	r3, #128	@ 0x80
 8003a84:	d1c3      	bne.n	8003a0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a9c:	e034      	b.n	8003b08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 f83e 	bl	8003b20 <I2C_IsAcknowledgeFailed>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e034      	b.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab4:	d028      	beq.n	8003b08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ab6:	f7fe fd6b 	bl	8002590 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d302      	bcc.n	8003acc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d11d      	bne.n	8003b08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	2b04      	cmp	r3, #4
 8003ad8:	d016      	beq.n	8003b08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af4:	f043 0220 	orr.w	r2, r3, #32
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e007      	b.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695b      	ldr	r3, [r3, #20]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d1c3      	bne.n	8003a9e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b36:	d11b      	bne.n	8003b70 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b40:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2220      	movs	r2, #32
 8003b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5c:	f043 0204 	orr.w	r2, r3, #4
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e000      	b.n	8003b72 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
	...

08003b80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e267      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d075      	beq.n	8003c8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b9e:	4b88      	ldr	r3, [pc, #544]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f003 030c 	and.w	r3, r3, #12
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d00c      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003baa:	4b85      	ldr	r3, [pc, #532]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003bb2:	2b08      	cmp	r3, #8
 8003bb4:	d112      	bne.n	8003bdc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bb6:	4b82      	ldr	r3, [pc, #520]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bc2:	d10b      	bne.n	8003bdc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc4:	4b7e      	ldr	r3, [pc, #504]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d05b      	beq.n	8003c88 <HAL_RCC_OscConfig+0x108>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d157      	bne.n	8003c88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e242      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003be4:	d106      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x74>
 8003be6:	4b76      	ldr	r3, [pc, #472]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a75      	ldr	r2, [pc, #468]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003bec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	e01d      	b.n	8003c30 <HAL_RCC_OscConfig+0xb0>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bfc:	d10c      	bne.n	8003c18 <HAL_RCC_OscConfig+0x98>
 8003bfe:	4b70      	ldr	r3, [pc, #448]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a6f      	ldr	r2, [pc, #444]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a6c      	ldr	r2, [pc, #432]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	e00b      	b.n	8003c30 <HAL_RCC_OscConfig+0xb0>
 8003c18:	4b69      	ldr	r3, [pc, #420]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a68      	ldr	r2, [pc, #416]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c22:	6013      	str	r3, [r2, #0]
 8003c24:	4b66      	ldr	r3, [pc, #408]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a65      	ldr	r2, [pc, #404]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d013      	beq.n	8003c60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c38:	f7fe fcaa 	bl	8002590 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c40:	f7fe fca6 	bl	8002590 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b64      	cmp	r3, #100	@ 0x64
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e207      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c52:	4b5b      	ldr	r3, [pc, #364]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d0f0      	beq.n	8003c40 <HAL_RCC_OscConfig+0xc0>
 8003c5e:	e014      	b.n	8003c8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c60:	f7fe fc96 	bl	8002590 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c68:	f7fe fc92 	bl	8002590 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b64      	cmp	r3, #100	@ 0x64
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e1f3      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c7a:	4b51      	ldr	r3, [pc, #324]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1f0      	bne.n	8003c68 <HAL_RCC_OscConfig+0xe8>
 8003c86:	e000      	b.n	8003c8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d063      	beq.n	8003d5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c96:	4b4a      	ldr	r3, [pc, #296]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 030c 	and.w	r3, r3, #12
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00b      	beq.n	8003cba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ca2:	4b47      	ldr	r3, [pc, #284]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d11c      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cae:	4b44      	ldr	r3, [pc, #272]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d116      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cba:	4b41      	ldr	r3, [pc, #260]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d005      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x152>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d001      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e1c7      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	4937      	ldr	r1, [pc, #220]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce6:	e03a      	b.n	8003d5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d020      	beq.n	8003d32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cf0:	4b34      	ldr	r3, [pc, #208]	@ (8003dc4 <HAL_RCC_OscConfig+0x244>)
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf6:	f7fe fc4b 	bl	8002590 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cfc:	e008      	b.n	8003d10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cfe:	f7fe fc47 	bl	8002590 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e1a8      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d10:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0f0      	beq.n	8003cfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d1c:	4b28      	ldr	r3, [pc, #160]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	00db      	lsls	r3, r3, #3
 8003d2a:	4925      	ldr	r1, [pc, #148]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	600b      	str	r3, [r1, #0]
 8003d30:	e015      	b.n	8003d5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d32:	4b24      	ldr	r3, [pc, #144]	@ (8003dc4 <HAL_RCC_OscConfig+0x244>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d38:	f7fe fc2a 	bl	8002590 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d40:	f7fe fc26 	bl	8002590 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e187      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d52:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d036      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d016      	beq.n	8003da0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d72:	4b15      	ldr	r3, [pc, #84]	@ (8003dc8 <HAL_RCC_OscConfig+0x248>)
 8003d74:	2201      	movs	r2, #1
 8003d76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d78:	f7fe fc0a 	bl	8002590 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d80:	f7fe fc06 	bl	8002590 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e167      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d92:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc0 <HAL_RCC_OscConfig+0x240>)
 8003d94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0f0      	beq.n	8003d80 <HAL_RCC_OscConfig+0x200>
 8003d9e:	e01b      	b.n	8003dd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003da0:	4b09      	ldr	r3, [pc, #36]	@ (8003dc8 <HAL_RCC_OscConfig+0x248>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da6:	f7fe fbf3 	bl	8002590 <HAL_GetTick>
 8003daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dac:	e00e      	b.n	8003dcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dae:	f7fe fbef 	bl	8002590 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d907      	bls.n	8003dcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e150      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	42470000 	.word	0x42470000
 8003dc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dcc:	4b88      	ldr	r3, [pc, #544]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003dce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1ea      	bne.n	8003dae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 8097 	beq.w	8003f14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dea:	4b81      	ldr	r3, [pc, #516]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10f      	bne.n	8003e16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	60bb      	str	r3, [r7, #8]
 8003dfa:	4b7d      	ldr	r3, [pc, #500]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	4a7c      	ldr	r2, [pc, #496]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e06:	4b7a      	ldr	r3, [pc, #488]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0e:	60bb      	str	r3, [r7, #8]
 8003e10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e12:	2301      	movs	r3, #1
 8003e14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e16:	4b77      	ldr	r3, [pc, #476]	@ (8003ff4 <HAL_RCC_OscConfig+0x474>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d118      	bne.n	8003e54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e22:	4b74      	ldr	r3, [pc, #464]	@ (8003ff4 <HAL_RCC_OscConfig+0x474>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a73      	ldr	r2, [pc, #460]	@ (8003ff4 <HAL_RCC_OscConfig+0x474>)
 8003e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2e:	f7fe fbaf 	bl	8002590 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e36:	f7fe fbab 	bl	8002590 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e10c      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e48:	4b6a      	ldr	r3, [pc, #424]	@ (8003ff4 <HAL_RCC_OscConfig+0x474>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d106      	bne.n	8003e6a <HAL_RCC_OscConfig+0x2ea>
 8003e5c:	4b64      	ldr	r3, [pc, #400]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e60:	4a63      	ldr	r2, [pc, #396]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e62:	f043 0301 	orr.w	r3, r3, #1
 8003e66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e68:	e01c      	b.n	8003ea4 <HAL_RCC_OscConfig+0x324>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	2b05      	cmp	r3, #5
 8003e70:	d10c      	bne.n	8003e8c <HAL_RCC_OscConfig+0x30c>
 8003e72:	4b5f      	ldr	r3, [pc, #380]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e76:	4a5e      	ldr	r2, [pc, #376]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e78:	f043 0304 	orr.w	r3, r3, #4
 8003e7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e7e:	4b5c      	ldr	r3, [pc, #368]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e82:	4a5b      	ldr	r2, [pc, #364]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e84:	f043 0301 	orr.w	r3, r3, #1
 8003e88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e8a:	e00b      	b.n	8003ea4 <HAL_RCC_OscConfig+0x324>
 8003e8c:	4b58      	ldr	r3, [pc, #352]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e90:	4a57      	ldr	r2, [pc, #348]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e92:	f023 0301 	bic.w	r3, r3, #1
 8003e96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e98:	4b55      	ldr	r3, [pc, #340]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e9c:	4a54      	ldr	r2, [pc, #336]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003e9e:	f023 0304 	bic.w	r3, r3, #4
 8003ea2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d015      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eac:	f7fe fb70 	bl	8002590 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb2:	e00a      	b.n	8003eca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eb4:	f7fe fb6c 	bl	8002590 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e0cb      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eca:	4b49      	ldr	r3, [pc, #292]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0ee      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x334>
 8003ed6:	e014      	b.n	8003f02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed8:	f7fe fb5a 	bl	8002590 <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ede:	e00a      	b.n	8003ef6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee0:	f7fe fb56 	bl	8002590 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e0b5      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1ee      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f02:	7dfb      	ldrb	r3, [r7, #23]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d105      	bne.n	8003f14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f08:	4b39      	ldr	r3, [pc, #228]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0c:	4a38      	ldr	r2, [pc, #224]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003f0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 80a1 	beq.w	8004060 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f1e:	4b34      	ldr	r3, [pc, #208]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 030c 	and.w	r3, r3, #12
 8003f26:	2b08      	cmp	r3, #8
 8003f28:	d05c      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d141      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f32:	4b31      	ldr	r3, [pc, #196]	@ (8003ff8 <HAL_RCC_OscConfig+0x478>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f38:	f7fe fb2a 	bl	8002590 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f40:	f7fe fb26 	bl	8002590 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e087      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f52:	4b27      	ldr	r3, [pc, #156]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69da      	ldr	r2, [r3, #28]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6c:	019b      	lsls	r3, r3, #6
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f74:	085b      	lsrs	r3, r3, #1
 8003f76:	3b01      	subs	r3, #1
 8003f78:	041b      	lsls	r3, r3, #16
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f80:	061b      	lsls	r3, r3, #24
 8003f82:	491b      	ldr	r1, [pc, #108]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f88:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff8 <HAL_RCC_OscConfig+0x478>)
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f8e:	f7fe faff 	bl	8002590 <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f96:	f7fe fafb 	bl	8002590 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e05c      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa8:	4b11      	ldr	r3, [pc, #68]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0f0      	beq.n	8003f96 <HAL_RCC_OscConfig+0x416>
 8003fb4:	e054      	b.n	8004060 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb6:	4b10      	ldr	r3, [pc, #64]	@ (8003ff8 <HAL_RCC_OscConfig+0x478>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbc:	f7fe fae8 	bl	8002590 <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc2:	e008      	b.n	8003fd6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fc4:	f7fe fae4 	bl	8002590 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d901      	bls.n	8003fd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e045      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd6:	4b06      	ldr	r3, [pc, #24]	@ (8003ff0 <HAL_RCC_OscConfig+0x470>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d1f0      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x444>
 8003fe2:	e03d      	b.n	8004060 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d107      	bne.n	8003ffc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e038      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
 8003ff0:	40023800 	.word	0x40023800
 8003ff4:	40007000 	.word	0x40007000
 8003ff8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800406c <HAL_RCC_OscConfig+0x4ec>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d028      	beq.n	800405c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004014:	429a      	cmp	r2, r3
 8004016:	d121      	bne.n	800405c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004022:	429a      	cmp	r2, r3
 8004024:	d11a      	bne.n	800405c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800402c:	4013      	ands	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004032:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004034:	4293      	cmp	r3, r2
 8004036:	d111      	bne.n	800405c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004042:	085b      	lsrs	r3, r3, #1
 8004044:	3b01      	subs	r3, #1
 8004046:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004048:	429a      	cmp	r2, r3
 800404a:	d107      	bne.n	800405c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004056:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004058:	429a      	cmp	r2, r3
 800405a:	d001      	beq.n	8004060 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e000      	b.n	8004062 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3718      	adds	r7, #24
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40023800 	.word	0x40023800

08004070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0cc      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004084:	4b68      	ldr	r3, [pc, #416]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0307 	and.w	r3, r3, #7
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d90c      	bls.n	80040ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004092:	4b65      	ldr	r3, [pc, #404]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800409a:	4b63      	ldr	r3, [pc, #396]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0307 	and.w	r3, r3, #7
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d001      	beq.n	80040ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e0b8      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d020      	beq.n	80040fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d005      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040c4:	4b59      	ldr	r3, [pc, #356]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	4a58      	ldr	r2, [pc, #352]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80040ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0308 	and.w	r3, r3, #8
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040dc:	4b53      	ldr	r3, [pc, #332]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	4a52      	ldr	r2, [pc, #328]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e8:	4b50      	ldr	r3, [pc, #320]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	494d      	ldr	r1, [pc, #308]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d044      	beq.n	8004190 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	2b01      	cmp	r3, #1
 800410c:	d107      	bne.n	800411e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410e:	4b47      	ldr	r3, [pc, #284]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d119      	bne.n	800414e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e07f      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d003      	beq.n	800412e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800412a:	2b03      	cmp	r3, #3
 800412c:	d107      	bne.n	800413e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800412e:	4b3f      	ldr	r3, [pc, #252]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d109      	bne.n	800414e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e06f      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800413e:	4b3b      	ldr	r3, [pc, #236]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e067      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800414e:	4b37      	ldr	r3, [pc, #220]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f023 0203 	bic.w	r2, r3, #3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	4934      	ldr	r1, [pc, #208]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 800415c:	4313      	orrs	r3, r2
 800415e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004160:	f7fe fa16 	bl	8002590 <HAL_GetTick>
 8004164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004166:	e00a      	b.n	800417e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004168:	f7fe fa12 	bl	8002590 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004176:	4293      	cmp	r3, r2
 8004178:	d901      	bls.n	800417e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e04f      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800417e:	4b2b      	ldr	r3, [pc, #172]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 020c 	and.w	r2, r3, #12
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	429a      	cmp	r2, r3
 800418e:	d1eb      	bne.n	8004168 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004190:	4b25      	ldr	r3, [pc, #148]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0307 	and.w	r3, r3, #7
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	429a      	cmp	r2, r3
 800419c:	d20c      	bcs.n	80041b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800419e:	4b22      	ldr	r3, [pc, #136]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041a6:	4b20      	ldr	r3, [pc, #128]	@ (8004228 <HAL_RCC_ClockConfig+0x1b8>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0307 	and.w	r3, r3, #7
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d001      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e032      	b.n	800421e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d008      	beq.n	80041d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041c4:	4b19      	ldr	r3, [pc, #100]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	4916      	ldr	r1, [pc, #88]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d009      	beq.n	80041f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041e2:	4b12      	ldr	r3, [pc, #72]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	00db      	lsls	r3, r3, #3
 80041f0:	490e      	ldr	r1, [pc, #56]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041f6:	f000 f821 	bl	800423c <HAL_RCC_GetSysClockFreq>
 80041fa:	4602      	mov	r2, r0
 80041fc:	4b0b      	ldr	r3, [pc, #44]	@ (800422c <HAL_RCC_ClockConfig+0x1bc>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	091b      	lsrs	r3, r3, #4
 8004202:	f003 030f 	and.w	r3, r3, #15
 8004206:	490a      	ldr	r1, [pc, #40]	@ (8004230 <HAL_RCC_ClockConfig+0x1c0>)
 8004208:	5ccb      	ldrb	r3, [r1, r3]
 800420a:	fa22 f303 	lsr.w	r3, r2, r3
 800420e:	4a09      	ldr	r2, [pc, #36]	@ (8004234 <HAL_RCC_ClockConfig+0x1c4>)
 8004210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004212:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <HAL_RCC_ClockConfig+0x1c8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f7fc fdce 	bl	8000db8 <HAL_InitTick>

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40023c00 	.word	0x40023c00
 800422c:	40023800 	.word	0x40023800
 8004230:	0800a190 	.word	0x0800a190
 8004234:	20000000 	.word	0x20000000
 8004238:	20000004 	.word	0x20000004

0800423c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800423c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004240:	b094      	sub	sp, #80	@ 0x50
 8004242:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004244:	2300      	movs	r3, #0
 8004246:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800424c:	2300      	movs	r3, #0
 800424e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004254:	4b79      	ldr	r3, [pc, #484]	@ (800443c <HAL_RCC_GetSysClockFreq+0x200>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 030c 	and.w	r3, r3, #12
 800425c:	2b08      	cmp	r3, #8
 800425e:	d00d      	beq.n	800427c <HAL_RCC_GetSysClockFreq+0x40>
 8004260:	2b08      	cmp	r3, #8
 8004262:	f200 80e1 	bhi.w	8004428 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <HAL_RCC_GetSysClockFreq+0x34>
 800426a:	2b04      	cmp	r3, #4
 800426c:	d003      	beq.n	8004276 <HAL_RCC_GetSysClockFreq+0x3a>
 800426e:	e0db      	b.n	8004428 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004270:	4b73      	ldr	r3, [pc, #460]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x204>)
 8004272:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004274:	e0db      	b.n	800442e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004276:	4b73      	ldr	r3, [pc, #460]	@ (8004444 <HAL_RCC_GetSysClockFreq+0x208>)
 8004278:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800427a:	e0d8      	b.n	800442e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800427c:	4b6f      	ldr	r3, [pc, #444]	@ (800443c <HAL_RCC_GetSysClockFreq+0x200>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004284:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004286:	4b6d      	ldr	r3, [pc, #436]	@ (800443c <HAL_RCC_GetSysClockFreq+0x200>)
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d063      	beq.n	800435a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004292:	4b6a      	ldr	r3, [pc, #424]	@ (800443c <HAL_RCC_GetSysClockFreq+0x200>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	099b      	lsrs	r3, r3, #6
 8004298:	2200      	movs	r2, #0
 800429a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800429c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800429e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80042a6:	2300      	movs	r3, #0
 80042a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80042aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80042ae:	4622      	mov	r2, r4
 80042b0:	462b      	mov	r3, r5
 80042b2:	f04f 0000 	mov.w	r0, #0
 80042b6:	f04f 0100 	mov.w	r1, #0
 80042ba:	0159      	lsls	r1, r3, #5
 80042bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042c0:	0150      	lsls	r0, r2, #5
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4621      	mov	r1, r4
 80042c8:	1a51      	subs	r1, r2, r1
 80042ca:	6139      	str	r1, [r7, #16]
 80042cc:	4629      	mov	r1, r5
 80042ce:	eb63 0301 	sbc.w	r3, r3, r1
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042e0:	4659      	mov	r1, fp
 80042e2:	018b      	lsls	r3, r1, #6
 80042e4:	4651      	mov	r1, sl
 80042e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042ea:	4651      	mov	r1, sl
 80042ec:	018a      	lsls	r2, r1, #6
 80042ee:	4651      	mov	r1, sl
 80042f0:	ebb2 0801 	subs.w	r8, r2, r1
 80042f4:	4659      	mov	r1, fp
 80042f6:	eb63 0901 	sbc.w	r9, r3, r1
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	f04f 0300 	mov.w	r3, #0
 8004302:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004306:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800430a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800430e:	4690      	mov	r8, r2
 8004310:	4699      	mov	r9, r3
 8004312:	4623      	mov	r3, r4
 8004314:	eb18 0303 	adds.w	r3, r8, r3
 8004318:	60bb      	str	r3, [r7, #8]
 800431a:	462b      	mov	r3, r5
 800431c:	eb49 0303 	adc.w	r3, r9, r3
 8004320:	60fb      	str	r3, [r7, #12]
 8004322:	f04f 0200 	mov.w	r2, #0
 8004326:	f04f 0300 	mov.w	r3, #0
 800432a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800432e:	4629      	mov	r1, r5
 8004330:	024b      	lsls	r3, r1, #9
 8004332:	4621      	mov	r1, r4
 8004334:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004338:	4621      	mov	r1, r4
 800433a:	024a      	lsls	r2, r1, #9
 800433c:	4610      	mov	r0, r2
 800433e:	4619      	mov	r1, r3
 8004340:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004342:	2200      	movs	r2, #0
 8004344:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004346:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004348:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800434c:	f7fb ffa0 	bl	8000290 <__aeabi_uldivmod>
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4613      	mov	r3, r2
 8004356:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004358:	e058      	b.n	800440c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800435a:	4b38      	ldr	r3, [pc, #224]	@ (800443c <HAL_RCC_GetSysClockFreq+0x200>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	099b      	lsrs	r3, r3, #6
 8004360:	2200      	movs	r2, #0
 8004362:	4618      	mov	r0, r3
 8004364:	4611      	mov	r1, r2
 8004366:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800436a:	623b      	str	r3, [r7, #32]
 800436c:	2300      	movs	r3, #0
 800436e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004370:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004374:	4642      	mov	r2, r8
 8004376:	464b      	mov	r3, r9
 8004378:	f04f 0000 	mov.w	r0, #0
 800437c:	f04f 0100 	mov.w	r1, #0
 8004380:	0159      	lsls	r1, r3, #5
 8004382:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004386:	0150      	lsls	r0, r2, #5
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4641      	mov	r1, r8
 800438e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004392:	4649      	mov	r1, r9
 8004394:	eb63 0b01 	sbc.w	fp, r3, r1
 8004398:	f04f 0200 	mov.w	r2, #0
 800439c:	f04f 0300 	mov.w	r3, #0
 80043a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80043a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80043a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80043ac:	ebb2 040a 	subs.w	r4, r2, sl
 80043b0:	eb63 050b 	sbc.w	r5, r3, fp
 80043b4:	f04f 0200 	mov.w	r2, #0
 80043b8:	f04f 0300 	mov.w	r3, #0
 80043bc:	00eb      	lsls	r3, r5, #3
 80043be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043c2:	00e2      	lsls	r2, r4, #3
 80043c4:	4614      	mov	r4, r2
 80043c6:	461d      	mov	r5, r3
 80043c8:	4643      	mov	r3, r8
 80043ca:	18e3      	adds	r3, r4, r3
 80043cc:	603b      	str	r3, [r7, #0]
 80043ce:	464b      	mov	r3, r9
 80043d0:	eb45 0303 	adc.w	r3, r5, r3
 80043d4:	607b      	str	r3, [r7, #4]
 80043d6:	f04f 0200 	mov.w	r2, #0
 80043da:	f04f 0300 	mov.w	r3, #0
 80043de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80043e2:	4629      	mov	r1, r5
 80043e4:	028b      	lsls	r3, r1, #10
 80043e6:	4621      	mov	r1, r4
 80043e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043ec:	4621      	mov	r1, r4
 80043ee:	028a      	lsls	r2, r1, #10
 80043f0:	4610      	mov	r0, r2
 80043f2:	4619      	mov	r1, r3
 80043f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043f6:	2200      	movs	r2, #0
 80043f8:	61bb      	str	r3, [r7, #24]
 80043fa:	61fa      	str	r2, [r7, #28]
 80043fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004400:	f7fb ff46 	bl	8000290 <__aeabi_uldivmod>
 8004404:	4602      	mov	r2, r0
 8004406:	460b      	mov	r3, r1
 8004408:	4613      	mov	r3, r2
 800440a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800440c:	4b0b      	ldr	r3, [pc, #44]	@ (800443c <HAL_RCC_GetSysClockFreq+0x200>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	0c1b      	lsrs	r3, r3, #16
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	3301      	adds	r3, #1
 8004418:	005b      	lsls	r3, r3, #1
 800441a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800441c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800441e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004420:	fbb2 f3f3 	udiv	r3, r2, r3
 8004424:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004426:	e002      	b.n	800442e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004428:	4b05      	ldr	r3, [pc, #20]	@ (8004440 <HAL_RCC_GetSysClockFreq+0x204>)
 800442a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800442c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800442e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004430:	4618      	mov	r0, r3
 8004432:	3750      	adds	r7, #80	@ 0x50
 8004434:	46bd      	mov	sp, r7
 8004436:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800443a:	bf00      	nop
 800443c:	40023800 	.word	0x40023800
 8004440:	00f42400 	.word	0x00f42400
 8004444:	007a1200 	.word	0x007a1200

08004448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800444c:	4b03      	ldr	r3, [pc, #12]	@ (800445c <HAL_RCC_GetHCLKFreq+0x14>)
 800444e:	681b      	ldr	r3, [r3, #0]
}
 8004450:	4618      	mov	r0, r3
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	20000000 	.word	0x20000000

08004460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004464:	f7ff fff0 	bl	8004448 <HAL_RCC_GetHCLKFreq>
 8004468:	4602      	mov	r2, r0
 800446a:	4b05      	ldr	r3, [pc, #20]	@ (8004480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	0a9b      	lsrs	r3, r3, #10
 8004470:	f003 0307 	and.w	r3, r3, #7
 8004474:	4903      	ldr	r1, [pc, #12]	@ (8004484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004476:	5ccb      	ldrb	r3, [r1, r3]
 8004478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800447c:	4618      	mov	r0, r3
 800447e:	bd80      	pop	{r7, pc}
 8004480:	40023800 	.word	0x40023800
 8004484:	0800a1a0 	.word	0x0800a1a0

08004488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800448c:	f7ff ffdc 	bl	8004448 <HAL_RCC_GetHCLKFreq>
 8004490:	4602      	mov	r2, r0
 8004492:	4b05      	ldr	r3, [pc, #20]	@ (80044a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	0b5b      	lsrs	r3, r3, #13
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	4903      	ldr	r1, [pc, #12]	@ (80044ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800449e:	5ccb      	ldrb	r3, [r1, r3]
 80044a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40023800 	.word	0x40023800
 80044ac:	0800a1a0 	.word	0x0800a1a0

080044b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	220f      	movs	r2, #15
 80044be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80044c0:	4b12      	ldr	r3, [pc, #72]	@ (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 0203 	and.w	r2, r3, #3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80044cc:	4b0f      	ldr	r3, [pc, #60]	@ (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80044d8:	4b0c      	ldr	r3, [pc, #48]	@ (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80044e4:	4b09      	ldr	r3, [pc, #36]	@ (800450c <HAL_RCC_GetClockConfig+0x5c>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	08db      	lsrs	r3, r3, #3
 80044ea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80044f2:	4b07      	ldr	r3, [pc, #28]	@ (8004510 <HAL_RCC_GetClockConfig+0x60>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0207 	and.w	r2, r3, #7
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	601a      	str	r2, [r3, #0]
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40023800 	.word	0x40023800
 8004510:	40023c00 	.word	0x40023c00

08004514 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e07b      	b.n	800461e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452a:	2b00      	cmp	r3, #0
 800452c:	d108      	bne.n	8004540 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004536:	d009      	beq.n	800454c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	61da      	str	r2, [r3, #28]
 800453e:	e005      	b.n	800454c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004558:	b2db      	uxtb	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d106      	bne.n	800456c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fc fb46 	bl	8000bf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004582:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004594:	431a      	orrs	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800459e:	431a      	orrs	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	431a      	orrs	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	431a      	orrs	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045bc:	431a      	orrs	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045c6:	431a      	orrs	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d0:	ea42 0103 	orr.w	r1, r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	0c1b      	lsrs	r3, r3, #16
 80045ea:	f003 0104 	and.w	r1, r3, #4
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f2:	f003 0210 	and.w	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	69da      	ldr	r2, [r3, #28]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800460c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
	...

08004628 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
 8004634:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800463c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004644:	7dfb      	ldrb	r3, [r7, #23]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d00c      	beq.n	8004664 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004650:	d106      	bne.n	8004660 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d102      	bne.n	8004660 <HAL_SPI_TransmitReceive_DMA+0x38>
 800465a:	7dfb      	ldrb	r3, [r7, #23]
 800465c:	2b04      	cmp	r3, #4
 800465e:	d001      	beq.n	8004664 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004660:	2302      	movs	r3, #2
 8004662:	e0cf      	b.n	8004804 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d005      	beq.n	8004676 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004670:	887b      	ldrh	r3, [r7, #2]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e0c4      	b.n	8004804 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004680:	2b01      	cmp	r3, #1
 8004682:	d101      	bne.n	8004688 <HAL_SPI_TransmitReceive_DMA+0x60>
 8004684:	2302      	movs	r3, #2
 8004686:	e0bd      	b.n	8004804 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b04      	cmp	r3, #4
 800469a:	d003      	beq.n	80046a4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2205      	movs	r2, #5
 80046a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	887a      	ldrh	r2, [r7, #2]
 80046b4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	887a      	ldrh	r2, [r7, #2]
 80046ba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	887a      	ldrh	r2, [r7, #2]
 80046c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	887a      	ldrh	r2, [r7, #2]
 80046cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d108      	bne.n	80046f8 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ea:	4a48      	ldr	r2, [pc, #288]	@ (800480c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80046ec:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f2:	4a47      	ldr	r2, [pc, #284]	@ (8004810 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80046f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80046f6:	e007      	b.n	8004708 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046fc:	4a45      	ldr	r2, [pc, #276]	@ (8004814 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80046fe:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004704:	4a44      	ldr	r2, [pc, #272]	@ (8004818 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8004706:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800470c:	4a43      	ldr	r2, [pc, #268]	@ (800481c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800470e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004714:	2200      	movs	r2, #0
 8004716:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	330c      	adds	r3, #12
 8004722:	4619      	mov	r1, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004728:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800472e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004730:	f7fe f8ee 	bl	8002910 <HAL_DMA_Start_IT>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00b      	beq.n	8004752 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473e:	f043 0210 	orr.w	r2, r3, #16
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e058      	b.n	8004804 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0201 	orr.w	r2, r2, #1
 8004760:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004766:	2200      	movs	r2, #0
 8004768:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800476e:	2200      	movs	r2, #0
 8004770:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004776:	2200      	movs	r2, #0
 8004778:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800477e:	2200      	movs	r2, #0
 8004780:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478a:	4619      	mov	r1, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	330c      	adds	r3, #12
 8004792:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004798:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800479a:	f7fe f8b9 	bl	8002910 <HAL_DMA_Start_IT>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00b      	beq.n	80047bc <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047a8:	f043 0210 	orr.w	r2, r3, #16
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e023      	b.n	8004804 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c6:	2b40      	cmp	r3, #64	@ 0x40
 80047c8:	d007      	beq.n	80047da <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047d8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f042 0220 	orr.w	r2, r2, #32
 80047f0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0202 	orr.w	r2, r2, #2
 8004800:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	08004ba9 	.word	0x08004ba9
 8004810:	08004a71 	.word	0x08004a71
 8004814:	08004bc5 	.word	0x08004bc5
 8004818:	08004b19 	.word	0x08004b19
 800481c:	08004be1 	.word	0x08004be1

08004820 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	099b      	lsrs	r3, r3, #6
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10f      	bne.n	8004864 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	099b      	lsrs	r3, r3, #6
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d004      	beq.n	8004864 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	4798      	blx	r3
    return;
 8004862:	e0d7      	b.n	8004a14 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	085b      	lsrs	r3, r3, #1
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <HAL_SPI_IRQHandler+0x66>
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	09db      	lsrs	r3, r3, #7
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b00      	cmp	r3, #0
 800487a:	d004      	beq.n	8004886 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	4798      	blx	r3
    return;
 8004884:	e0c6      	b.n	8004a14 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	095b      	lsrs	r3, r3, #5
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10c      	bne.n	80048ac <HAL_SPI_IRQHandler+0x8c>
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	099b      	lsrs	r3, r3, #6
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	2b00      	cmp	r3, #0
 800489c:	d106      	bne.n	80048ac <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	0a1b      	lsrs	r3, r3, #8
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 80b4 	beq.w	8004a14 <HAL_SPI_IRQHandler+0x1f4>
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	095b      	lsrs	r3, r3, #5
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 80ad 	beq.w	8004a14 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	099b      	lsrs	r3, r3, #6
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d023      	beq.n	800490e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b03      	cmp	r3, #3
 80048d0:	d011      	beq.n	80048f6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048d6:	f043 0204 	orr.w	r2, r3, #4
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048de:	2300      	movs	r3, #0
 80048e0:	617b      	str	r3, [r7, #20]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	617b      	str	r3, [r7, #20]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	617b      	str	r3, [r7, #20]
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	e00b      	b.n	800490e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048f6:	2300      	movs	r3, #0
 80048f8:	613b      	str	r3, [r7, #16]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	613b      	str	r3, [r7, #16]
 800490a:	693b      	ldr	r3, [r7, #16]
        return;
 800490c:	e082      	b.n	8004a14 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	095b      	lsrs	r3, r3, #5
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b00      	cmp	r3, #0
 8004918:	d014      	beq.n	8004944 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800491e:	f043 0201 	orr.w	r2, r3, #1
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	60fb      	str	r3, [r7, #12]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	0a1b      	lsrs	r3, r3, #8
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00c      	beq.n	800496a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004954:	f043 0208 	orr.w	r2, r3, #8
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800495c:	2300      	movs	r3, #0
 800495e:	60bb      	str	r3, [r7, #8]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	60bb      	str	r3, [r7, #8]
 8004968:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800496e:	2b00      	cmp	r3, #0
 8004970:	d04f      	beq.n	8004a12 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004980:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d104      	bne.n	800499e <HAL_SPI_IRQHandler+0x17e>
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b00      	cmp	r3, #0
 800499c:	d034      	beq.n	8004a08 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0203 	bic.w	r2, r2, #3
 80049ac:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d011      	beq.n	80049da <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ba:	4a18      	ldr	r2, [pc, #96]	@ (8004a1c <HAL_SPI_IRQHandler+0x1fc>)
 80049bc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fd fffc 	bl	80029c0 <HAL_DMA_Abort_IT>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d005      	beq.n	80049da <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d016      	beq.n	8004a10 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e6:	4a0d      	ldr	r2, [pc, #52]	@ (8004a1c <HAL_SPI_IRQHandler+0x1fc>)
 80049e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049ee:	4618      	mov	r0, r3
 80049f0:	f7fd ffe6 	bl	80029c0 <HAL_DMA_Abort_IT>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00a      	beq.n	8004a10 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8004a06:	e003      	b.n	8004a10 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 f827 	bl	8004a5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004a0e:	e000      	b.n	8004a12 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004a10:	bf00      	nop
    return;
 8004a12:	bf00      	nop
  }
}
 8004a14:	3720      	adds	r7, #32
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	08004c21 	.word	0x08004c21

08004a20 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a7c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a7e:	f7fd fd87 	bl	8002590 <HAL_GetTick>
 8004a82:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a92:	d03b      	beq.n	8004b0c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0220 	bic.w	r2, r2, #32
 8004aa2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d10d      	bne.n	8004ac8 <SPI_DMAReceiveCplt+0x58>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ab4:	d108      	bne.n	8004ac8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0203 	bic.w	r2, r2, #3
 8004ac4:	605a      	str	r2, [r3, #4]
 8004ac6:	e007      	b.n	8004ad8 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 0201 	bic.w	r2, r2, #1
 8004ad6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	2164      	movs	r1, #100	@ 0x64
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f000 f93b 	bl	8004d58 <SPI_EndRxTransaction>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2220      	movs	r2, #32
 8004aec:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f7ff ffa9 	bl	8004a5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b0a:	e002      	b.n	8004b12 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f7ff ff87 	bl	8004a20 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b24:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b26:	f7fd fd33 	bl	8002590 <HAL_GetTick>
 8004b2a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b3a:	d02f      	beq.n	8004b9c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0220 	bic.w	r2, r2, #32
 8004b4a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	2164      	movs	r1, #100	@ 0x64
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 f967 	bl	8004e24 <SPI_EndRxTxTransaction>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b60:	f043 0220 	orr.w	r2, r3, #32
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0203 	bic.w	r2, r2, #3
 8004b76:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f7ff ff61 	bl	8004a5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b9a:	e002      	b.n	8004ba2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f7fd fabf 	bl	8002120 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f7ff ff3c 	bl	8004a34 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bbc:	bf00      	nop
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f7ff ff38 	bl	8004a48 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bd8:	bf00      	nop
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bec:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 0203 	bic.w	r2, r2, #3
 8004bfc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c02:	f043 0210 	orr.w	r2, r3, #16
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f7ff ff22 	bl	8004a5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c18:	bf00      	nop
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004c3a:	68f8      	ldr	r0, [r7, #12]
 8004c3c:	f7ff ff0e 	bl	8004a5c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004c40:	bf00      	nop
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b088      	sub	sp, #32
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	4613      	mov	r3, r2
 8004c56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c58:	f7fd fc9a 	bl	8002590 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c60:	1a9b      	subs	r3, r3, r2
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	4413      	add	r3, r2
 8004c66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c68:	f7fd fc92 	bl	8002590 <HAL_GetTick>
 8004c6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c6e:	4b39      	ldr	r3, [pc, #228]	@ (8004d54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	015b      	lsls	r3, r3, #5
 8004c74:	0d1b      	lsrs	r3, r3, #20
 8004c76:	69fa      	ldr	r2, [r7, #28]
 8004c78:	fb02 f303 	mul.w	r3, r2, r3
 8004c7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c7e:	e055      	b.n	8004d2c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c86:	d051      	beq.n	8004d2c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c88:	f7fd fc82 	bl	8002590 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	69fa      	ldr	r2, [r7, #28]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d902      	bls.n	8004c9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d13d      	bne.n	8004d1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004cac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cb6:	d111      	bne.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cc0:	d004      	beq.n	8004ccc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cca:	d107      	bne.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ce4:	d10f      	bne.n	8004d06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cf4:	601a      	str	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e018      	b.n	8004d4c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d102      	bne.n	8004d26 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	61fb      	str	r3, [r7, #28]
 8004d24:	e002      	b.n	8004d2c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	4013      	ands	r3, r2
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	bf0c      	ite	eq
 8004d3c:	2301      	moveq	r3, #1
 8004d3e:	2300      	movne	r3, #0
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	461a      	mov	r2, r3
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d19a      	bne.n	8004c80 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3720      	adds	r7, #32
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	20000000 	.word	0x20000000

08004d58 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af02      	add	r7, sp, #8
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d6c:	d111      	bne.n	8004d92 <SPI_EndRxTransaction+0x3a>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d76:	d004      	beq.n	8004d82 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d80:	d107      	bne.n	8004d92 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d90:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d9a:	d12a      	bne.n	8004df2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da4:	d012      	beq.n	8004dcc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	2200      	movs	r2, #0
 8004dae:	2180      	movs	r1, #128	@ 0x80
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f7ff ff49 	bl	8004c48 <SPI_WaitFlagStateUntilTimeout>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d02d      	beq.n	8004e18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc0:	f043 0220 	orr.w	r2, r3, #32
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e026      	b.n	8004e1a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	9300      	str	r3, [sp, #0]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	2101      	movs	r1, #1
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f7ff ff36 	bl	8004c48 <SPI_WaitFlagStateUntilTimeout>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01a      	beq.n	8004e18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de6:	f043 0220 	orr.w	r2, r3, #32
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e013      	b.n	8004e1a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f7ff ff23 	bl	8004c48 <SPI_WaitFlagStateUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d007      	beq.n	8004e18 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0c:	f043 0220 	orr.w	r2, r3, #32
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e000      	b.n	8004e1a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
	...

08004e24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b088      	sub	sp, #32
 8004e28:	af02      	add	r7, sp, #8
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2201      	movs	r2, #1
 8004e38:	2102      	movs	r1, #2
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f7ff ff04 	bl	8004c48 <SPI_WaitFlagStateUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d007      	beq.n	8004e56 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e4a:	f043 0220 	orr.w	r2, r3, #32
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e032      	b.n	8004ebc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e56:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec4 <SPI_EndRxTxTransaction+0xa0>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ec8 <SPI_EndRxTxTransaction+0xa4>)
 8004e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e60:	0d5b      	lsrs	r3, r3, #21
 8004e62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004e66:	fb02 f303 	mul.w	r3, r2, r3
 8004e6a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e74:	d112      	bne.n	8004e9c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2180      	movs	r1, #128	@ 0x80
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f7ff fee1 	bl	8004c48 <SPI_WaitFlagStateUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d016      	beq.n	8004eba <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e90:	f043 0220 	orr.w	r2, r3, #32
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e00f      	b.n	8004ebc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb2:	2b80      	cmp	r3, #128	@ 0x80
 8004eb4:	d0f2      	beq.n	8004e9c <SPI_EndRxTxTransaction+0x78>
 8004eb6:	e000      	b.n	8004eba <SPI_EndRxTxTransaction+0x96>
        break;
 8004eb8:	bf00      	nop
  }

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	20000000 	.word	0x20000000
 8004ec8:	165e9f81 	.word	0x165e9f81

08004ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e041      	b.n	8004f62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d106      	bne.n	8004ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f7fc fa30 	bl	8001358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	3304      	adds	r3, #4
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	f000 fca0 	bl	8005850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3708      	adds	r7, #8
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d001      	beq.n	8004f84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e044      	b.n	800500e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a1e      	ldr	r2, [pc, #120]	@ (800501c <HAL_TIM_Base_Start_IT+0xb0>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d018      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fae:	d013      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a1a      	ldr	r2, [pc, #104]	@ (8005020 <HAL_TIM_Base_Start_IT+0xb4>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00e      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a19      	ldr	r2, [pc, #100]	@ (8005024 <HAL_TIM_Base_Start_IT+0xb8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d009      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a17      	ldr	r2, [pc, #92]	@ (8005028 <HAL_TIM_Base_Start_IT+0xbc>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d004      	beq.n	8004fd8 <HAL_TIM_Base_Start_IT+0x6c>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a16      	ldr	r2, [pc, #88]	@ (800502c <HAL_TIM_Base_Start_IT+0xc0>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d111      	bne.n	8004ffc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f003 0307 	and.w	r3, r3, #7
 8004fe2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2b06      	cmp	r3, #6
 8004fe8:	d010      	beq.n	800500c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f042 0201 	orr.w	r2, r2, #1
 8004ff8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ffa:	e007      	b.n	800500c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40010000 	.word	0x40010000
 8005020:	40000400 	.word	0x40000400
 8005024:	40000800 	.word	0x40000800
 8005028:	40000c00 	.word	0x40000c00
 800502c:	40014000 	.word	0x40014000

08005030 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e041      	b.n	80050c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005048:	b2db      	uxtb	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d106      	bne.n	800505c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f839 	bl	80050ce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	3304      	adds	r3, #4
 800506c:	4619      	mov	r1, r3
 800506e:	4610      	mov	r0, r2
 8005070:	f000 fbee 	bl	8005850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3708      	adds	r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b083      	sub	sp, #12
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050d6:	bf00      	nop
 80050d8:	370c      	adds	r7, #12
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
	...

080050e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d109      	bne.n	8005108 <HAL_TIM_PWM_Start+0x24>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	bf14      	ite	ne
 8005100:	2301      	movne	r3, #1
 8005102:	2300      	moveq	r3, #0
 8005104:	b2db      	uxtb	r3, r3
 8005106:	e022      	b.n	800514e <HAL_TIM_PWM_Start+0x6a>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	2b04      	cmp	r3, #4
 800510c:	d109      	bne.n	8005122 <HAL_TIM_PWM_Start+0x3e>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b01      	cmp	r3, #1
 8005118:	bf14      	ite	ne
 800511a:	2301      	movne	r3, #1
 800511c:	2300      	moveq	r3, #0
 800511e:	b2db      	uxtb	r3, r3
 8005120:	e015      	b.n	800514e <HAL_TIM_PWM_Start+0x6a>
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b08      	cmp	r3, #8
 8005126:	d109      	bne.n	800513c <HAL_TIM_PWM_Start+0x58>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b01      	cmp	r3, #1
 8005132:	bf14      	ite	ne
 8005134:	2301      	movne	r3, #1
 8005136:	2300      	moveq	r3, #0
 8005138:	b2db      	uxtb	r3, r3
 800513a:	e008      	b.n	800514e <HAL_TIM_PWM_Start+0x6a>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b01      	cmp	r3, #1
 8005146:	bf14      	ite	ne
 8005148:	2301      	movne	r3, #1
 800514a:	2300      	moveq	r3, #0
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d001      	beq.n	8005156 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e068      	b.n	8005228 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d104      	bne.n	8005166 <HAL_TIM_PWM_Start+0x82>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005164:	e013      	b.n	800518e <HAL_TIM_PWM_Start+0xaa>
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	2b04      	cmp	r3, #4
 800516a:	d104      	bne.n	8005176 <HAL_TIM_PWM_Start+0x92>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2202      	movs	r2, #2
 8005170:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005174:	e00b      	b.n	800518e <HAL_TIM_PWM_Start+0xaa>
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	2b08      	cmp	r3, #8
 800517a:	d104      	bne.n	8005186 <HAL_TIM_PWM_Start+0xa2>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005184:	e003      	b.n	800518e <HAL_TIM_PWM_Start+0xaa>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2202      	movs	r2, #2
 800518a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2201      	movs	r2, #1
 8005194:	6839      	ldr	r1, [r7, #0]
 8005196:	4618      	mov	r0, r3
 8005198:	f000 fe06 	bl	8005da8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a23      	ldr	r2, [pc, #140]	@ (8005230 <HAL_TIM_PWM_Start+0x14c>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d107      	bne.n	80051b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a1d      	ldr	r2, [pc, #116]	@ (8005230 <HAL_TIM_PWM_Start+0x14c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d018      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x10e>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051c8:	d013      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x10e>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a19      	ldr	r2, [pc, #100]	@ (8005234 <HAL_TIM_PWM_Start+0x150>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d00e      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x10e>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a17      	ldr	r2, [pc, #92]	@ (8005238 <HAL_TIM_PWM_Start+0x154>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d009      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x10e>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a16      	ldr	r2, [pc, #88]	@ (800523c <HAL_TIM_PWM_Start+0x158>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d004      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x10e>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a14      	ldr	r2, [pc, #80]	@ (8005240 <HAL_TIM_PWM_Start+0x15c>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d111      	bne.n	8005216 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f003 0307 	and.w	r3, r3, #7
 80051fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2b06      	cmp	r3, #6
 8005202:	d010      	beq.n	8005226 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005214:	e007      	b.n	8005226 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f042 0201 	orr.w	r2, r2, #1
 8005224:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40010000 	.word	0x40010000
 8005234:	40000400 	.word	0x40000400
 8005238:	40000800 	.word	0x40000800
 800523c:	40000c00 	.word	0x40000c00
 8005240:	40014000 	.word	0x40014000

08005244 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2200      	movs	r2, #0
 8005254:	6839      	ldr	r1, [r7, #0]
 8005256:	4618      	mov	r0, r3
 8005258:	f000 fda6 	bl	8005da8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a29      	ldr	r2, [pc, #164]	@ (8005308 <HAL_TIM_PWM_Stop+0xc4>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d117      	bne.n	8005296 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	6a1a      	ldr	r2, [r3, #32]
 800526c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005270:	4013      	ands	r3, r2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10f      	bne.n	8005296 <HAL_TIM_PWM_Stop+0x52>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	6a1a      	ldr	r2, [r3, #32]
 800527c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005280:	4013      	ands	r3, r2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d107      	bne.n	8005296 <HAL_TIM_PWM_Stop+0x52>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6a1a      	ldr	r2, [r3, #32]
 800529c:	f241 1311 	movw	r3, #4369	@ 0x1111
 80052a0:	4013      	ands	r3, r2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10f      	bne.n	80052c6 <HAL_TIM_PWM_Stop+0x82>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	6a1a      	ldr	r2, [r3, #32]
 80052ac:	f240 4344 	movw	r3, #1092	@ 0x444
 80052b0:	4013      	ands	r3, r2
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d107      	bne.n	80052c6 <HAL_TIM_PWM_Stop+0x82>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 0201 	bic.w	r2, r2, #1
 80052c4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d104      	bne.n	80052d6 <HAL_TIM_PWM_Stop+0x92>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052d4:	e013      	b.n	80052fe <HAL_TIM_PWM_Stop+0xba>
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b04      	cmp	r3, #4
 80052da:	d104      	bne.n	80052e6 <HAL_TIM_PWM_Stop+0xa2>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052e4:	e00b      	b.n	80052fe <HAL_TIM_PWM_Stop+0xba>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b08      	cmp	r3, #8
 80052ea:	d104      	bne.n	80052f6 <HAL_TIM_PWM_Stop+0xb2>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052f4:	e003      	b.n	80052fe <HAL_TIM_PWM_Stop+0xba>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	40010000 	.word	0x40010000

0800530c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d020      	beq.n	8005370 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d01b      	beq.n	8005370 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f06f 0202 	mvn.w	r2, #2
 8005340:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 fa5b 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 800535c:	e005      	b.n	800536a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fa4d 	bl	80057fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 fa5e 	bl	8005826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f003 0304 	and.w	r3, r3, #4
 8005376:	2b00      	cmp	r3, #0
 8005378:	d020      	beq.n	80053bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	d01b      	beq.n	80053bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f06f 0204 	mvn.w	r2, #4
 800538c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2202      	movs	r2, #2
 8005392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 fa35 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 80053a8:	e005      	b.n	80053b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 fa27 	bl	80057fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 fa38 	bl	8005826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f003 0308 	and.w	r3, r3, #8
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d020      	beq.n	8005408 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f003 0308 	and.w	r3, r3, #8
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d01b      	beq.n	8005408 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f06f 0208 	mvn.w	r2, #8
 80053d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2204      	movs	r2, #4
 80053de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	f003 0303 	and.w	r3, r3, #3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d003      	beq.n	80053f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 fa0f 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 80053f4:	e005      	b.n	8005402 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 fa01 	bl	80057fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 fa12 	bl	8005826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	2b00      	cmp	r3, #0
 8005410:	d020      	beq.n	8005454 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b00      	cmp	r3, #0
 800541a:	d01b      	beq.n	8005454 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f06f 0210 	mvn.w	r2, #16
 8005424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2208      	movs	r2, #8
 800542a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 f9e9 	bl	8005812 <HAL_TIM_IC_CaptureCallback>
 8005440:	e005      	b.n	800544e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f9db 	bl	80057fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f9ec 	bl	8005826 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00c      	beq.n	8005478 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f003 0301 	and.w	r3, r3, #1
 8005464:	2b00      	cmp	r3, #0
 8005466:	d007      	beq.n	8005478 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0201 	mvn.w	r2, #1
 8005470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7fb fb6a 	bl	8000b4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00c      	beq.n	800549c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fd24 	bl	8005ee4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00c      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d007      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f9bd 	bl	800583a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f003 0320 	and.w	r3, r3, #32
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00c      	beq.n	80054e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d007      	beq.n	80054e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f06f 0220 	mvn.w	r2, #32
 80054dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 fcf6 	bl	8005ed0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054e4:	bf00      	nop
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054f8:	2300      	movs	r3, #0
 80054fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005502:	2b01      	cmp	r3, #1
 8005504:	d101      	bne.n	800550a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005506:	2302      	movs	r3, #2
 8005508:	e0ae      	b.n	8005668 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b0c      	cmp	r3, #12
 8005516:	f200 809f 	bhi.w	8005658 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800551a:	a201      	add	r2, pc, #4	@ (adr r2, 8005520 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800551c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005520:	08005555 	.word	0x08005555
 8005524:	08005659 	.word	0x08005659
 8005528:	08005659 	.word	0x08005659
 800552c:	08005659 	.word	0x08005659
 8005530:	08005595 	.word	0x08005595
 8005534:	08005659 	.word	0x08005659
 8005538:	08005659 	.word	0x08005659
 800553c:	08005659 	.word	0x08005659
 8005540:	080055d7 	.word	0x080055d7
 8005544:	08005659 	.word	0x08005659
 8005548:	08005659 	.word	0x08005659
 800554c:	08005659 	.word	0x08005659
 8005550:	08005617 	.word	0x08005617
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68b9      	ldr	r1, [r7, #8]
 800555a:	4618      	mov	r0, r3
 800555c:	f000 f9fe 	bl	800595c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699a      	ldr	r2, [r3, #24]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0208 	orr.w	r2, r2, #8
 800556e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699a      	ldr	r2, [r3, #24]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f022 0204 	bic.w	r2, r2, #4
 800557e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6999      	ldr	r1, [r3, #24]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	691a      	ldr	r2, [r3, #16]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	619a      	str	r2, [r3, #24]
      break;
 8005592:	e064      	b.n	800565e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fa44 	bl	8005a28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699a      	ldr	r2, [r3, #24]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	699a      	ldr	r2, [r3, #24]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6999      	ldr	r1, [r3, #24]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	021a      	lsls	r2, r3, #8
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	430a      	orrs	r2, r1
 80055d2:	619a      	str	r2, [r3, #24]
      break;
 80055d4:	e043      	b.n	800565e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68b9      	ldr	r1, [r7, #8]
 80055dc:	4618      	mov	r0, r3
 80055de:	f000 fa8f 	bl	8005b00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	69da      	ldr	r2, [r3, #28]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f042 0208 	orr.w	r2, r2, #8
 80055f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	69da      	ldr	r2, [r3, #28]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f022 0204 	bic.w	r2, r2, #4
 8005600:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	69d9      	ldr	r1, [r3, #28]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	430a      	orrs	r2, r1
 8005612:	61da      	str	r2, [r3, #28]
      break;
 8005614:	e023      	b.n	800565e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68b9      	ldr	r1, [r7, #8]
 800561c:	4618      	mov	r0, r3
 800561e:	f000 fad9 	bl	8005bd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	69da      	ldr	r2, [r3, #28]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005630:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	69da      	ldr	r2, [r3, #28]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005640:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	69d9      	ldr	r1, [r3, #28]
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	691b      	ldr	r3, [r3, #16]
 800564c:	021a      	lsls	r2, r3, #8
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	61da      	str	r2, [r3, #28]
      break;
 8005656:	e002      	b.n	800565e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	75fb      	strb	r3, [r7, #23]
      break;
 800565c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005666:	7dfb      	ldrb	r3, [r7, #23]
}
 8005668:	4618      	mov	r0, r3
 800566a:	3718      	adds	r7, #24
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_TIM_ConfigClockSource+0x1c>
 8005688:	2302      	movs	r3, #2
 800568a:	e0b4      	b.n	80057f6 <HAL_TIM_ConfigClockSource+0x186>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80056aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68ba      	ldr	r2, [r7, #8]
 80056ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056c4:	d03e      	beq.n	8005744 <HAL_TIM_ConfigClockSource+0xd4>
 80056c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056ca:	f200 8087 	bhi.w	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 80056ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056d2:	f000 8086 	beq.w	80057e2 <HAL_TIM_ConfigClockSource+0x172>
 80056d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056da:	d87f      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 80056dc:	2b70      	cmp	r3, #112	@ 0x70
 80056de:	d01a      	beq.n	8005716 <HAL_TIM_ConfigClockSource+0xa6>
 80056e0:	2b70      	cmp	r3, #112	@ 0x70
 80056e2:	d87b      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 80056e4:	2b60      	cmp	r3, #96	@ 0x60
 80056e6:	d050      	beq.n	800578a <HAL_TIM_ConfigClockSource+0x11a>
 80056e8:	2b60      	cmp	r3, #96	@ 0x60
 80056ea:	d877      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 80056ec:	2b50      	cmp	r3, #80	@ 0x50
 80056ee:	d03c      	beq.n	800576a <HAL_TIM_ConfigClockSource+0xfa>
 80056f0:	2b50      	cmp	r3, #80	@ 0x50
 80056f2:	d873      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 80056f4:	2b40      	cmp	r3, #64	@ 0x40
 80056f6:	d058      	beq.n	80057aa <HAL_TIM_ConfigClockSource+0x13a>
 80056f8:	2b40      	cmp	r3, #64	@ 0x40
 80056fa:	d86f      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 80056fc:	2b30      	cmp	r3, #48	@ 0x30
 80056fe:	d064      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x15a>
 8005700:	2b30      	cmp	r3, #48	@ 0x30
 8005702:	d86b      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 8005704:	2b20      	cmp	r3, #32
 8005706:	d060      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x15a>
 8005708:	2b20      	cmp	r3, #32
 800570a:	d867      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
 800570c:	2b00      	cmp	r3, #0
 800570e:	d05c      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x15a>
 8005710:	2b10      	cmp	r3, #16
 8005712:	d05a      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x15a>
 8005714:	e062      	b.n	80057dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005726:	f000 fb1f 	bl	8005d68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005738:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	609a      	str	r2, [r3, #8]
      break;
 8005742:	e04f      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005754:	f000 fb08 	bl	8005d68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689a      	ldr	r2, [r3, #8]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005766:	609a      	str	r2, [r3, #8]
      break;
 8005768:	e03c      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005776:	461a      	mov	r2, r3
 8005778:	f000 fa7c 	bl	8005c74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2150      	movs	r1, #80	@ 0x50
 8005782:	4618      	mov	r0, r3
 8005784:	f000 fad5 	bl	8005d32 <TIM_ITRx_SetConfig>
      break;
 8005788:	e02c      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005796:	461a      	mov	r2, r3
 8005798:	f000 fa9b 	bl	8005cd2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2160      	movs	r1, #96	@ 0x60
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fac5 	bl	8005d32 <TIM_ITRx_SetConfig>
      break;
 80057a8:	e01c      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057b6:	461a      	mov	r2, r3
 80057b8:	f000 fa5c 	bl	8005c74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2140      	movs	r1, #64	@ 0x40
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fab5 	bl	8005d32 <TIM_ITRx_SetConfig>
      break;
 80057c8:	e00c      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4619      	mov	r1, r3
 80057d4:	4610      	mov	r0, r2
 80057d6:	f000 faac 	bl	8005d32 <TIM_ITRx_SetConfig>
      break;
 80057da:	e003      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	73fb      	strb	r3, [r7, #15]
      break;
 80057e0:	e000      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80057e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3710      	adds	r7, #16
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057fe:	b480      	push	{r7}
 8005800:	b083      	sub	sp, #12
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005806:	bf00      	nop
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005812:	b480      	push	{r7}
 8005814:	b083      	sub	sp, #12
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800581a:	bf00      	nop
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005826:	b480      	push	{r7}
 8005828:	b083      	sub	sp, #12
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800582e:	bf00      	nop
 8005830:	370c      	adds	r7, #12
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800583a:	b480      	push	{r7}
 800583c:	b083      	sub	sp, #12
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005842:	bf00      	nop
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
	...

08005850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a37      	ldr	r2, [pc, #220]	@ (8005940 <TIM_Base_SetConfig+0xf0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d00f      	beq.n	8005888 <TIM_Base_SetConfig+0x38>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800586e:	d00b      	beq.n	8005888 <TIM_Base_SetConfig+0x38>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a34      	ldr	r2, [pc, #208]	@ (8005944 <TIM_Base_SetConfig+0xf4>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d007      	beq.n	8005888 <TIM_Base_SetConfig+0x38>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a33      	ldr	r2, [pc, #204]	@ (8005948 <TIM_Base_SetConfig+0xf8>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d003      	beq.n	8005888 <TIM_Base_SetConfig+0x38>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a32      	ldr	r2, [pc, #200]	@ (800594c <TIM_Base_SetConfig+0xfc>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d108      	bne.n	800589a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800588e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	4313      	orrs	r3, r2
 8005898:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a28      	ldr	r2, [pc, #160]	@ (8005940 <TIM_Base_SetConfig+0xf0>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d01b      	beq.n	80058da <TIM_Base_SetConfig+0x8a>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058a8:	d017      	beq.n	80058da <TIM_Base_SetConfig+0x8a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a25      	ldr	r2, [pc, #148]	@ (8005944 <TIM_Base_SetConfig+0xf4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d013      	beq.n	80058da <TIM_Base_SetConfig+0x8a>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a24      	ldr	r2, [pc, #144]	@ (8005948 <TIM_Base_SetConfig+0xf8>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d00f      	beq.n	80058da <TIM_Base_SetConfig+0x8a>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a23      	ldr	r2, [pc, #140]	@ (800594c <TIM_Base_SetConfig+0xfc>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d00b      	beq.n	80058da <TIM_Base_SetConfig+0x8a>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a22      	ldr	r2, [pc, #136]	@ (8005950 <TIM_Base_SetConfig+0x100>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d007      	beq.n	80058da <TIM_Base_SetConfig+0x8a>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a21      	ldr	r2, [pc, #132]	@ (8005954 <TIM_Base_SetConfig+0x104>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d003      	beq.n	80058da <TIM_Base_SetConfig+0x8a>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a20      	ldr	r2, [pc, #128]	@ (8005958 <TIM_Base_SetConfig+0x108>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d108      	bne.n	80058ec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	689a      	ldr	r2, [r3, #8]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a0c      	ldr	r2, [pc, #48]	@ (8005940 <TIM_Base_SetConfig+0xf0>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d103      	bne.n	800591a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	691a      	ldr	r2, [r3, #16]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f043 0204 	orr.w	r2, r3, #4
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	601a      	str	r2, [r3, #0]
}
 8005932:	bf00      	nop
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	40010000 	.word	0x40010000
 8005944:	40000400 	.word	0x40000400
 8005948:	40000800 	.word	0x40000800
 800594c:	40000c00 	.word	0x40000c00
 8005950:	40014000 	.word	0x40014000
 8005954:	40014400 	.word	0x40014400
 8005958:	40014800 	.word	0x40014800

0800595c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800595c:	b480      	push	{r7}
 800595e:	b087      	sub	sp, #28
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	f023 0201 	bic.w	r2, r3, #1
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800598a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f023 0303 	bic.w	r3, r3, #3
 8005992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	4313      	orrs	r3, r2
 800599c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f023 0302 	bic.w	r3, r3, #2
 80059a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a24 <TIM_OC1_SetConfig+0xc8>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d10c      	bne.n	80059d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f023 0308 	bic.w	r3, r3, #8
 80059be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f023 0304 	bic.w	r3, r3, #4
 80059d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a13      	ldr	r2, [pc, #76]	@ (8005a24 <TIM_OC1_SetConfig+0xc8>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d111      	bne.n	80059fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80059e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	621a      	str	r2, [r3, #32]
}
 8005a18:	bf00      	nop
 8005a1a:	371c      	adds	r7, #28
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	40010000 	.word	0x40010000

08005a28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b087      	sub	sp, #28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a1b      	ldr	r3, [r3, #32]
 8005a3c:	f023 0210 	bic.w	r2, r3, #16
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	021b      	lsls	r3, r3, #8
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f023 0320 	bic.w	r3, r3, #32
 8005a72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	011b      	lsls	r3, r3, #4
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a1e      	ldr	r2, [pc, #120]	@ (8005afc <TIM_OC2_SetConfig+0xd4>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d10d      	bne.n	8005aa4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	011b      	lsls	r3, r3, #4
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aa2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a15      	ldr	r2, [pc, #84]	@ (8005afc <TIM_OC2_SetConfig+0xd4>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d113      	bne.n	8005ad4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ab2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005aba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	693a      	ldr	r2, [r7, #16]
 8005ad8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	621a      	str	r2, [r3, #32]
}
 8005aee:	bf00      	nop
 8005af0:	371c      	adds	r7, #28
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	40010000 	.word	0x40010000

08005b00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	69db      	ldr	r3, [r3, #28]
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f023 0303 	bic.w	r3, r3, #3
 8005b36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	021b      	lsls	r3, r3, #8
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a1d      	ldr	r2, [pc, #116]	@ (8005bd0 <TIM_OC3_SetConfig+0xd0>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d10d      	bne.n	8005b7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	021b      	lsls	r3, r3, #8
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a14      	ldr	r2, [pc, #80]	@ (8005bd0 <TIM_OC3_SetConfig+0xd0>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d113      	bne.n	8005baa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	011b      	lsls	r3, r3, #4
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	011b      	lsls	r3, r3, #4
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	621a      	str	r2, [r3, #32]
}
 8005bc4:	bf00      	nop
 8005bc6:	371c      	adds	r7, #28
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr
 8005bd0:	40010000 	.word	0x40010000

08005bd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a1b      	ldr	r3, [r3, #32]
 8005be8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	69db      	ldr	r3, [r3, #28]
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	021b      	lsls	r3, r3, #8
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	031b      	lsls	r3, r3, #12
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a10      	ldr	r2, [pc, #64]	@ (8005c70 <TIM_OC4_SetConfig+0x9c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d109      	bne.n	8005c48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	019b      	lsls	r3, r3, #6
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	693a      	ldr	r2, [r7, #16]
 8005c60:	621a      	str	r2, [r3, #32]
}
 8005c62:	bf00      	nop
 8005c64:	371c      	adds	r7, #28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop
 8005c70:	40010000 	.word	0x40010000

08005c74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	f023 0201 	bic.w	r2, r3, #1
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	699b      	ldr	r3, [r3, #24]
 8005c96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	011b      	lsls	r3, r3, #4
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f023 030a 	bic.w	r3, r3, #10
 8005cb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	621a      	str	r2, [r3, #32]
}
 8005cc6:	bf00      	nop
 8005cc8:	371c      	adds	r7, #28
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b087      	sub	sp, #28
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	f023 0210 	bic.w	r2, r3, #16
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005cfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	031b      	lsls	r3, r3, #12
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	011b      	lsls	r3, r3, #4
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	621a      	str	r2, [r3, #32]
}
 8005d26:	bf00      	nop
 8005d28:	371c      	adds	r7, #28
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr

08005d32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b085      	sub	sp, #20
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
 8005d3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d4a:	683a      	ldr	r2, [r7, #0]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	f043 0307 	orr.w	r3, r3, #7
 8005d54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	609a      	str	r2, [r3, #8]
}
 8005d5c:	bf00      	nop
 8005d5e:	3714      	adds	r7, #20
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
 8005d74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	021a      	lsls	r2, r3, #8
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	697a      	ldr	r2, [r7, #20]
 8005d9a:	609a      	str	r2, [r3, #8]
}
 8005d9c:	bf00      	nop
 8005d9e:	371c      	adds	r7, #28
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	f003 031f 	and.w	r3, r3, #31
 8005dba:	2201      	movs	r2, #1
 8005dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a1a      	ldr	r2, [r3, #32]
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	43db      	mvns	r3, r3
 8005dca:	401a      	ands	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6a1a      	ldr	r2, [r3, #32]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	f003 031f 	and.w	r3, r3, #31
 8005dda:	6879      	ldr	r1, [r7, #4]
 8005ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8005de0:	431a      	orrs	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	621a      	str	r2, [r3, #32]
}
 8005de6:	bf00      	nop
 8005de8:	371c      	adds	r7, #28
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
	...

08005df4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d101      	bne.n	8005e0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e08:	2302      	movs	r3, #2
 8005e0a:	e050      	b.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2202      	movs	r2, #2
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8005ebc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d018      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e58:	d013      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a18      	ldr	r2, [pc, #96]	@ (8005ec0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d00e      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a16      	ldr	r2, [pc, #88]	@ (8005ec4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d009      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a15      	ldr	r2, [pc, #84]	@ (8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d004      	beq.n	8005e82 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a13      	ldr	r2, [pc, #76]	@ (8005ecc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d10c      	bne.n	8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	40010000 	.word	0x40010000
 8005ec0:	40000400 	.word	0x40000400
 8005ec4:	40000800 	.word	0x40000800
 8005ec8:	40000c00 	.word	0x40000c00
 8005ecc:	40014000 	.word	0x40014000

08005ed0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d101      	bne.n	8005f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e042      	b.n	8005f90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d106      	bne.n	8005f24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f7fb fb06 	bl	8001530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2224      	movs	r2, #36	@ 0x24
 8005f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 f973 	bl	8006228 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	691a      	ldr	r2, [r3, #16]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	695a      	ldr	r2, [r3, #20]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68da      	ldr	r2, [r3, #12]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3708      	adds	r7, #8
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b08a      	sub	sp, #40	@ 0x28
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	4613      	mov	r3, r2
 8005fa6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b20      	cmp	r3, #32
 8005fb6:	d175      	bne.n	80060a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d002      	beq.n	8005fc4 <HAL_UART_Transmit+0x2c>
 8005fbe:	88fb      	ldrh	r3, [r7, #6]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e06e      	b.n	80060a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2221      	movs	r2, #33	@ 0x21
 8005fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fd6:	f7fc fadb 	bl	8002590 <HAL_GetTick>
 8005fda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	88fa      	ldrh	r2, [r7, #6]
 8005fe0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	88fa      	ldrh	r2, [r7, #6]
 8005fe6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff0:	d108      	bne.n	8006004 <HAL_UART_Transmit+0x6c>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d104      	bne.n	8006004 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	61bb      	str	r3, [r7, #24]
 8006002:	e003      	b.n	800600c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006008:	2300      	movs	r3, #0
 800600a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800600c:	e02e      	b.n	800606c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2200      	movs	r2, #0
 8006016:	2180      	movs	r1, #128	@ 0x80
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 f848 	bl	80060ae <UART_WaitOnFlagUntilTimeout>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d005      	beq.n	8006030 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2220      	movs	r2, #32
 8006028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e03a      	b.n	80060a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10b      	bne.n	800604e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	881b      	ldrh	r3, [r3, #0]
 800603a:	461a      	mov	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006044:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	3302      	adds	r3, #2
 800604a:	61bb      	str	r3, [r7, #24]
 800604c:	e007      	b.n	800605e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	781a      	ldrb	r2, [r3, #0]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	3301      	adds	r3, #1
 800605c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006062:	b29b      	uxth	r3, r3
 8006064:	3b01      	subs	r3, #1
 8006066:	b29a      	uxth	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006070:	b29b      	uxth	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1cb      	bne.n	800600e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	9300      	str	r3, [sp, #0]
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	2200      	movs	r2, #0
 800607e:	2140      	movs	r1, #64	@ 0x40
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f000 f814 	bl	80060ae <UART_WaitOnFlagUntilTimeout>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d005      	beq.n	8006098 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2220      	movs	r2, #32
 8006090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e006      	b.n	80060a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2220      	movs	r2, #32
 800609c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80060a0:	2300      	movs	r3, #0
 80060a2:	e000      	b.n	80060a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80060a4:	2302      	movs	r3, #2
  }
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3720      	adds	r7, #32
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b086      	sub	sp, #24
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	603b      	str	r3, [r7, #0]
 80060ba:	4613      	mov	r3, r2
 80060bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060be:	e03b      	b.n	8006138 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c6:	d037      	beq.n	8006138 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060c8:	f7fc fa62 	bl	8002590 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	6a3a      	ldr	r2, [r7, #32]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d302      	bcc.n	80060de <UART_WaitOnFlagUntilTimeout+0x30>
 80060d8:	6a3b      	ldr	r3, [r7, #32]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e03a      	b.n	8006158 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d023      	beq.n	8006138 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2b80      	cmp	r3, #128	@ 0x80
 80060f4:	d020      	beq.n	8006138 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2b40      	cmp	r3, #64	@ 0x40
 80060fa:	d01d      	beq.n	8006138 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0308 	and.w	r3, r3, #8
 8006106:	2b08      	cmp	r3, #8
 8006108:	d116      	bne.n	8006138 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800610a:	2300      	movs	r3, #0
 800610c:	617b      	str	r3, [r7, #20]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	617b      	str	r3, [r7, #20]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	617b      	str	r3, [r7, #20]
 800611e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 f81d 	bl	8006160 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2208      	movs	r2, #8
 800612a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e00f      	b.n	8006158 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	4013      	ands	r3, r2
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	429a      	cmp	r2, r3
 8006146:	bf0c      	ite	eq
 8006148:	2301      	moveq	r3, #1
 800614a:	2300      	movne	r3, #0
 800614c:	b2db      	uxtb	r3, r3
 800614e:	461a      	mov	r2, r3
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	429a      	cmp	r2, r3
 8006154:	d0b4      	beq.n	80060c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3718      	adds	r7, #24
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006160:	b480      	push	{r7}
 8006162:	b095      	sub	sp, #84	@ 0x54
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	330c      	adds	r3, #12
 800616e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006172:	e853 3f00 	ldrex	r3, [r3]
 8006176:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800617a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800617e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	330c      	adds	r3, #12
 8006186:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006188:	643a      	str	r2, [r7, #64]	@ 0x40
 800618a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800618e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006190:	e841 2300 	strex	r3, r2, [r1]
 8006194:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1e5      	bne.n	8006168 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	3314      	adds	r3, #20
 80061a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a4:	6a3b      	ldr	r3, [r7, #32]
 80061a6:	e853 3f00 	ldrex	r3, [r3]
 80061aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	f023 0301 	bic.w	r3, r3, #1
 80061b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3314      	adds	r3, #20
 80061ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061c4:	e841 2300 	strex	r3, r2, [r1]
 80061c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1e5      	bne.n	800619c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d119      	bne.n	800620c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	330c      	adds	r3, #12
 80061de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	e853 3f00 	ldrex	r3, [r3]
 80061e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	f023 0310 	bic.w	r3, r3, #16
 80061ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	330c      	adds	r3, #12
 80061f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061f8:	61ba      	str	r2, [r7, #24]
 80061fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fc:	6979      	ldr	r1, [r7, #20]
 80061fe:	69ba      	ldr	r2, [r7, #24]
 8006200:	e841 2300 	strex	r3, r2, [r1]
 8006204:	613b      	str	r3, [r7, #16]
   return(result);
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d1e5      	bne.n	80061d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2220      	movs	r2, #32
 8006210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800621a:	bf00      	nop
 800621c:	3754      	adds	r7, #84	@ 0x54
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
	...

08006228 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800622c:	b0c0      	sub	sp, #256	@ 0x100
 800622e:	af00      	add	r7, sp, #0
 8006230:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006244:	68d9      	ldr	r1, [r3, #12]
 8006246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	ea40 0301 	orr.w	r3, r0, r1
 8006250:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	431a      	orrs	r2, r3
 8006260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	431a      	orrs	r2, r3
 8006268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	4313      	orrs	r3, r2
 8006270:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006280:	f021 010c 	bic.w	r1, r1, #12
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800628e:	430b      	orrs	r3, r1
 8006290:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800629e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a2:	6999      	ldr	r1, [r3, #24]
 80062a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	ea40 0301 	orr.w	r3, r0, r1
 80062ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	4b8f      	ldr	r3, [pc, #572]	@ (80064f4 <UART_SetConfig+0x2cc>)
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d005      	beq.n	80062c8 <UART_SetConfig+0xa0>
 80062bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	4b8d      	ldr	r3, [pc, #564]	@ (80064f8 <UART_SetConfig+0x2d0>)
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d104      	bne.n	80062d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062c8:	f7fe f8de 	bl	8004488 <HAL_RCC_GetPCLK2Freq>
 80062cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80062d0:	e003      	b.n	80062da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062d2:	f7fe f8c5 	bl	8004460 <HAL_RCC_GetPCLK1Freq>
 80062d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062de:	69db      	ldr	r3, [r3, #28]
 80062e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062e4:	f040 810c 	bne.w	8006500 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ec:	2200      	movs	r2, #0
 80062ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062fa:	4622      	mov	r2, r4
 80062fc:	462b      	mov	r3, r5
 80062fe:	1891      	adds	r1, r2, r2
 8006300:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006302:	415b      	adcs	r3, r3
 8006304:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006306:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800630a:	4621      	mov	r1, r4
 800630c:	eb12 0801 	adds.w	r8, r2, r1
 8006310:	4629      	mov	r1, r5
 8006312:	eb43 0901 	adc.w	r9, r3, r1
 8006316:	f04f 0200 	mov.w	r2, #0
 800631a:	f04f 0300 	mov.w	r3, #0
 800631e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006322:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006326:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800632a:	4690      	mov	r8, r2
 800632c:	4699      	mov	r9, r3
 800632e:	4623      	mov	r3, r4
 8006330:	eb18 0303 	adds.w	r3, r8, r3
 8006334:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006338:	462b      	mov	r3, r5
 800633a:	eb49 0303 	adc.w	r3, r9, r3
 800633e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800634e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006352:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006356:	460b      	mov	r3, r1
 8006358:	18db      	adds	r3, r3, r3
 800635a:	653b      	str	r3, [r7, #80]	@ 0x50
 800635c:	4613      	mov	r3, r2
 800635e:	eb42 0303 	adc.w	r3, r2, r3
 8006362:	657b      	str	r3, [r7, #84]	@ 0x54
 8006364:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006368:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800636c:	f7f9 ff90 	bl	8000290 <__aeabi_uldivmod>
 8006370:	4602      	mov	r2, r0
 8006372:	460b      	mov	r3, r1
 8006374:	4b61      	ldr	r3, [pc, #388]	@ (80064fc <UART_SetConfig+0x2d4>)
 8006376:	fba3 2302 	umull	r2, r3, r3, r2
 800637a:	095b      	lsrs	r3, r3, #5
 800637c:	011c      	lsls	r4, r3, #4
 800637e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006382:	2200      	movs	r2, #0
 8006384:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006388:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800638c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006390:	4642      	mov	r2, r8
 8006392:	464b      	mov	r3, r9
 8006394:	1891      	adds	r1, r2, r2
 8006396:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006398:	415b      	adcs	r3, r3
 800639a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800639c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80063a0:	4641      	mov	r1, r8
 80063a2:	eb12 0a01 	adds.w	sl, r2, r1
 80063a6:	4649      	mov	r1, r9
 80063a8:	eb43 0b01 	adc.w	fp, r3, r1
 80063ac:	f04f 0200 	mov.w	r2, #0
 80063b0:	f04f 0300 	mov.w	r3, #0
 80063b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80063b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80063bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063c0:	4692      	mov	sl, r2
 80063c2:	469b      	mov	fp, r3
 80063c4:	4643      	mov	r3, r8
 80063c6:	eb1a 0303 	adds.w	r3, sl, r3
 80063ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063ce:	464b      	mov	r3, r9
 80063d0:	eb4b 0303 	adc.w	r3, fp, r3
 80063d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80063d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063ec:	460b      	mov	r3, r1
 80063ee:	18db      	adds	r3, r3, r3
 80063f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80063f2:	4613      	mov	r3, r2
 80063f4:	eb42 0303 	adc.w	r3, r2, r3
 80063f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80063fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006402:	f7f9 ff45 	bl	8000290 <__aeabi_uldivmod>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	4611      	mov	r1, r2
 800640c:	4b3b      	ldr	r3, [pc, #236]	@ (80064fc <UART_SetConfig+0x2d4>)
 800640e:	fba3 2301 	umull	r2, r3, r3, r1
 8006412:	095b      	lsrs	r3, r3, #5
 8006414:	2264      	movs	r2, #100	@ 0x64
 8006416:	fb02 f303 	mul.w	r3, r2, r3
 800641a:	1acb      	subs	r3, r1, r3
 800641c:	00db      	lsls	r3, r3, #3
 800641e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006422:	4b36      	ldr	r3, [pc, #216]	@ (80064fc <UART_SetConfig+0x2d4>)
 8006424:	fba3 2302 	umull	r2, r3, r3, r2
 8006428:	095b      	lsrs	r3, r3, #5
 800642a:	005b      	lsls	r3, r3, #1
 800642c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006430:	441c      	add	r4, r3
 8006432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006436:	2200      	movs	r2, #0
 8006438:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800643c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006440:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006444:	4642      	mov	r2, r8
 8006446:	464b      	mov	r3, r9
 8006448:	1891      	adds	r1, r2, r2
 800644a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800644c:	415b      	adcs	r3, r3
 800644e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006450:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006454:	4641      	mov	r1, r8
 8006456:	1851      	adds	r1, r2, r1
 8006458:	6339      	str	r1, [r7, #48]	@ 0x30
 800645a:	4649      	mov	r1, r9
 800645c:	414b      	adcs	r3, r1
 800645e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006460:	f04f 0200 	mov.w	r2, #0
 8006464:	f04f 0300 	mov.w	r3, #0
 8006468:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800646c:	4659      	mov	r1, fp
 800646e:	00cb      	lsls	r3, r1, #3
 8006470:	4651      	mov	r1, sl
 8006472:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006476:	4651      	mov	r1, sl
 8006478:	00ca      	lsls	r2, r1, #3
 800647a:	4610      	mov	r0, r2
 800647c:	4619      	mov	r1, r3
 800647e:	4603      	mov	r3, r0
 8006480:	4642      	mov	r2, r8
 8006482:	189b      	adds	r3, r3, r2
 8006484:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006488:	464b      	mov	r3, r9
 800648a:	460a      	mov	r2, r1
 800648c:	eb42 0303 	adc.w	r3, r2, r3
 8006490:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80064a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80064a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80064a8:	460b      	mov	r3, r1
 80064aa:	18db      	adds	r3, r3, r3
 80064ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064ae:	4613      	mov	r3, r2
 80064b0:	eb42 0303 	adc.w	r3, r2, r3
 80064b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80064ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80064be:	f7f9 fee7 	bl	8000290 <__aeabi_uldivmod>
 80064c2:	4602      	mov	r2, r0
 80064c4:	460b      	mov	r3, r1
 80064c6:	4b0d      	ldr	r3, [pc, #52]	@ (80064fc <UART_SetConfig+0x2d4>)
 80064c8:	fba3 1302 	umull	r1, r3, r3, r2
 80064cc:	095b      	lsrs	r3, r3, #5
 80064ce:	2164      	movs	r1, #100	@ 0x64
 80064d0:	fb01 f303 	mul.w	r3, r1, r3
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	00db      	lsls	r3, r3, #3
 80064d8:	3332      	adds	r3, #50	@ 0x32
 80064da:	4a08      	ldr	r2, [pc, #32]	@ (80064fc <UART_SetConfig+0x2d4>)
 80064dc:	fba2 2303 	umull	r2, r3, r2, r3
 80064e0:	095b      	lsrs	r3, r3, #5
 80064e2:	f003 0207 	and.w	r2, r3, #7
 80064e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4422      	add	r2, r4
 80064ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064f0:	e106      	b.n	8006700 <UART_SetConfig+0x4d8>
 80064f2:	bf00      	nop
 80064f4:	40011000 	.word	0x40011000
 80064f8:	40011400 	.word	0x40011400
 80064fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006500:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006504:	2200      	movs	r2, #0
 8006506:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800650a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800650e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006512:	4642      	mov	r2, r8
 8006514:	464b      	mov	r3, r9
 8006516:	1891      	adds	r1, r2, r2
 8006518:	6239      	str	r1, [r7, #32]
 800651a:	415b      	adcs	r3, r3
 800651c:	627b      	str	r3, [r7, #36]	@ 0x24
 800651e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006522:	4641      	mov	r1, r8
 8006524:	1854      	adds	r4, r2, r1
 8006526:	4649      	mov	r1, r9
 8006528:	eb43 0501 	adc.w	r5, r3, r1
 800652c:	f04f 0200 	mov.w	r2, #0
 8006530:	f04f 0300 	mov.w	r3, #0
 8006534:	00eb      	lsls	r3, r5, #3
 8006536:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800653a:	00e2      	lsls	r2, r4, #3
 800653c:	4614      	mov	r4, r2
 800653e:	461d      	mov	r5, r3
 8006540:	4643      	mov	r3, r8
 8006542:	18e3      	adds	r3, r4, r3
 8006544:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006548:	464b      	mov	r3, r9
 800654a:	eb45 0303 	adc.w	r3, r5, r3
 800654e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800655e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006562:	f04f 0200 	mov.w	r2, #0
 8006566:	f04f 0300 	mov.w	r3, #0
 800656a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800656e:	4629      	mov	r1, r5
 8006570:	008b      	lsls	r3, r1, #2
 8006572:	4621      	mov	r1, r4
 8006574:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006578:	4621      	mov	r1, r4
 800657a:	008a      	lsls	r2, r1, #2
 800657c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006580:	f7f9 fe86 	bl	8000290 <__aeabi_uldivmod>
 8006584:	4602      	mov	r2, r0
 8006586:	460b      	mov	r3, r1
 8006588:	4b60      	ldr	r3, [pc, #384]	@ (800670c <UART_SetConfig+0x4e4>)
 800658a:	fba3 2302 	umull	r2, r3, r3, r2
 800658e:	095b      	lsrs	r3, r3, #5
 8006590:	011c      	lsls	r4, r3, #4
 8006592:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006596:	2200      	movs	r2, #0
 8006598:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800659c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80065a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80065a4:	4642      	mov	r2, r8
 80065a6:	464b      	mov	r3, r9
 80065a8:	1891      	adds	r1, r2, r2
 80065aa:	61b9      	str	r1, [r7, #24]
 80065ac:	415b      	adcs	r3, r3
 80065ae:	61fb      	str	r3, [r7, #28]
 80065b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065b4:	4641      	mov	r1, r8
 80065b6:	1851      	adds	r1, r2, r1
 80065b8:	6139      	str	r1, [r7, #16]
 80065ba:	4649      	mov	r1, r9
 80065bc:	414b      	adcs	r3, r1
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	f04f 0200 	mov.w	r2, #0
 80065c4:	f04f 0300 	mov.w	r3, #0
 80065c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065cc:	4659      	mov	r1, fp
 80065ce:	00cb      	lsls	r3, r1, #3
 80065d0:	4651      	mov	r1, sl
 80065d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065d6:	4651      	mov	r1, sl
 80065d8:	00ca      	lsls	r2, r1, #3
 80065da:	4610      	mov	r0, r2
 80065dc:	4619      	mov	r1, r3
 80065de:	4603      	mov	r3, r0
 80065e0:	4642      	mov	r2, r8
 80065e2:	189b      	adds	r3, r3, r2
 80065e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065e8:	464b      	mov	r3, r9
 80065ea:	460a      	mov	r2, r1
 80065ec:	eb42 0303 	adc.w	r3, r2, r3
 80065f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006600:	f04f 0200 	mov.w	r2, #0
 8006604:	f04f 0300 	mov.w	r3, #0
 8006608:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800660c:	4649      	mov	r1, r9
 800660e:	008b      	lsls	r3, r1, #2
 8006610:	4641      	mov	r1, r8
 8006612:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006616:	4641      	mov	r1, r8
 8006618:	008a      	lsls	r2, r1, #2
 800661a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800661e:	f7f9 fe37 	bl	8000290 <__aeabi_uldivmod>
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	4611      	mov	r1, r2
 8006628:	4b38      	ldr	r3, [pc, #224]	@ (800670c <UART_SetConfig+0x4e4>)
 800662a:	fba3 2301 	umull	r2, r3, r3, r1
 800662e:	095b      	lsrs	r3, r3, #5
 8006630:	2264      	movs	r2, #100	@ 0x64
 8006632:	fb02 f303 	mul.w	r3, r2, r3
 8006636:	1acb      	subs	r3, r1, r3
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	3332      	adds	r3, #50	@ 0x32
 800663c:	4a33      	ldr	r2, [pc, #204]	@ (800670c <UART_SetConfig+0x4e4>)
 800663e:	fba2 2303 	umull	r2, r3, r2, r3
 8006642:	095b      	lsrs	r3, r3, #5
 8006644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006648:	441c      	add	r4, r3
 800664a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800664e:	2200      	movs	r2, #0
 8006650:	673b      	str	r3, [r7, #112]	@ 0x70
 8006652:	677a      	str	r2, [r7, #116]	@ 0x74
 8006654:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006658:	4642      	mov	r2, r8
 800665a:	464b      	mov	r3, r9
 800665c:	1891      	adds	r1, r2, r2
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	415b      	adcs	r3, r3
 8006662:	60fb      	str	r3, [r7, #12]
 8006664:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006668:	4641      	mov	r1, r8
 800666a:	1851      	adds	r1, r2, r1
 800666c:	6039      	str	r1, [r7, #0]
 800666e:	4649      	mov	r1, r9
 8006670:	414b      	adcs	r3, r1
 8006672:	607b      	str	r3, [r7, #4]
 8006674:	f04f 0200 	mov.w	r2, #0
 8006678:	f04f 0300 	mov.w	r3, #0
 800667c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006680:	4659      	mov	r1, fp
 8006682:	00cb      	lsls	r3, r1, #3
 8006684:	4651      	mov	r1, sl
 8006686:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800668a:	4651      	mov	r1, sl
 800668c:	00ca      	lsls	r2, r1, #3
 800668e:	4610      	mov	r0, r2
 8006690:	4619      	mov	r1, r3
 8006692:	4603      	mov	r3, r0
 8006694:	4642      	mov	r2, r8
 8006696:	189b      	adds	r3, r3, r2
 8006698:	66bb      	str	r3, [r7, #104]	@ 0x68
 800669a:	464b      	mov	r3, r9
 800669c:	460a      	mov	r2, r1
 800669e:	eb42 0303 	adc.w	r3, r2, r3
 80066a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80066ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80066b0:	f04f 0200 	mov.w	r2, #0
 80066b4:	f04f 0300 	mov.w	r3, #0
 80066b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80066bc:	4649      	mov	r1, r9
 80066be:	008b      	lsls	r3, r1, #2
 80066c0:	4641      	mov	r1, r8
 80066c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066c6:	4641      	mov	r1, r8
 80066c8:	008a      	lsls	r2, r1, #2
 80066ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80066ce:	f7f9 fddf 	bl	8000290 <__aeabi_uldivmod>
 80066d2:	4602      	mov	r2, r0
 80066d4:	460b      	mov	r3, r1
 80066d6:	4b0d      	ldr	r3, [pc, #52]	@ (800670c <UART_SetConfig+0x4e4>)
 80066d8:	fba3 1302 	umull	r1, r3, r3, r2
 80066dc:	095b      	lsrs	r3, r3, #5
 80066de:	2164      	movs	r1, #100	@ 0x64
 80066e0:	fb01 f303 	mul.w	r3, r1, r3
 80066e4:	1ad3      	subs	r3, r2, r3
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	3332      	adds	r3, #50	@ 0x32
 80066ea:	4a08      	ldr	r2, [pc, #32]	@ (800670c <UART_SetConfig+0x4e4>)
 80066ec:	fba2 2303 	umull	r2, r3, r2, r3
 80066f0:	095b      	lsrs	r3, r3, #5
 80066f2:	f003 020f 	and.w	r2, r3, #15
 80066f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4422      	add	r2, r4
 80066fe:	609a      	str	r2, [r3, #8]
}
 8006700:	bf00      	nop
 8006702:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006706:	46bd      	mov	sp, r7
 8006708:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800670c:	51eb851f 	.word	0x51eb851f

08006710 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	4603      	mov	r3, r0
 8006718:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800671a:	2300      	movs	r3, #0
 800671c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800671e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006722:	2b84      	cmp	r3, #132	@ 0x84
 8006724:	d005      	beq.n	8006732 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006726:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	4413      	add	r3, r2
 800672e:	3303      	adds	r3, #3
 8006730:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006732:	68fb      	ldr	r3, [r7, #12]
}
 8006734:	4618      	mov	r0, r3
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006746:	f3ef 8305 	mrs	r3, IPSR
 800674a:	607b      	str	r3, [r7, #4]
  return(result);
 800674c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800674e:	2b00      	cmp	r3, #0
 8006750:	bf14      	ite	ne
 8006752:	2301      	movne	r3, #1
 8006754:	2300      	moveq	r3, #0
 8006756:	b2db      	uxtb	r3, r3
}
 8006758:	4618      	mov	r0, r3
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006768:	f001 fa30 	bl	8007bcc <vTaskStartScheduler>
  
  return osOK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	bd80      	pop	{r7, pc}

08006772 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006772:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006774:	b089      	sub	sp, #36	@ 0x24
 8006776:	af04      	add	r7, sp, #16
 8006778:	6078      	str	r0, [r7, #4]
 800677a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	695b      	ldr	r3, [r3, #20]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d020      	beq.n	80067c6 <osThreadCreate+0x54>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	699b      	ldr	r3, [r3, #24]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d01c      	beq.n	80067c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685c      	ldr	r4, [r3, #4]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	691e      	ldr	r6, [r3, #16]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800679e:	4618      	mov	r0, r3
 80067a0:	f7ff ffb6 	bl	8006710 <makeFreeRtosPriority>
 80067a4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067ae:	9202      	str	r2, [sp, #8]
 80067b0:	9301      	str	r3, [sp, #4]
 80067b2:	9100      	str	r1, [sp, #0]
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	4632      	mov	r2, r6
 80067b8:	4629      	mov	r1, r5
 80067ba:	4620      	mov	r0, r4
 80067bc:	f001 f820 	bl	8007800 <xTaskCreateStatic>
 80067c0:	4603      	mov	r3, r0
 80067c2:	60fb      	str	r3, [r7, #12]
 80067c4:	e01c      	b.n	8006800 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	685c      	ldr	r4, [r3, #4]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067d2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067da:	4618      	mov	r0, r3
 80067dc:	f7ff ff98 	bl	8006710 <makeFreeRtosPriority>
 80067e0:	4602      	mov	r2, r0
 80067e2:	f107 030c 	add.w	r3, r7, #12
 80067e6:	9301      	str	r3, [sp, #4]
 80067e8:	9200      	str	r2, [sp, #0]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	4632      	mov	r2, r6
 80067ee:	4629      	mov	r1, r5
 80067f0:	4620      	mov	r0, r4
 80067f2:	f001 f865 	bl	80078c0 <xTaskCreate>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d001      	beq.n	8006800 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80067fc:	2300      	movs	r3, #0
 80067fe:	e000      	b.n	8006802 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006800:	68fb      	ldr	r3, [r7, #12]
}
 8006802:	4618      	mov	r0, r3
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800680a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b084      	sub	sp, #16
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d001      	beq.n	8006820 <osDelay+0x16>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	e000      	b.n	8006822 <osDelay+0x18>
 8006820:	2301      	movs	r3, #1
 8006822:	4618      	mov	r0, r3
 8006824:	f001 f99c 	bl	8007b60 <vTaskDelay>
  
  return osOK;
 8006828:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b086      	sub	sp, #24
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	3303      	adds	r3, #3
 8006840:	f023 0303 	bic.w	r3, r3, #3
 8006844:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8006846:	2014      	movs	r0, #20
 8006848:	f002 f940 	bl	8008acc <pvPortMalloc>
 800684c:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d046      	beq.n	80068e2 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	2200      	movs	r2, #0
 8006866:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4618      	mov	r0, r3
 800686e:	f002 f92d 	bl	8008acc <pvPortMalloc>
 8006872:	4602      	mov	r2, r0
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d02b      	beq.n	80068d8 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	fb02 f303 	mul.w	r3, r2, r3
 800688a:	4618      	mov	r0, r3
 800688c:	f002 f91e 	bl	8008acc <pvPortMalloc>
 8006890:	4602      	mov	r2, r0
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d011      	beq.n	80068c2 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800689e:	2300      	movs	r3, #0
 80068a0:	613b      	str	r3, [r7, #16]
 80068a2:	e008      	b.n	80068b6 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	4413      	add	r3, r2
 80068ac:	2200      	movs	r2, #0
 80068ae:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	3301      	adds	r3, #1
 80068b4:	613b      	str	r3, [r7, #16]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d3f1      	bcc.n	80068a4 <osPoolCreate+0x72>
 80068c0:	e00f      	b.n	80068e2 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f002 f9ce 	bl	8008c68 <vPortFree>
        vPortFree(thePool);
 80068cc:	6978      	ldr	r0, [r7, #20]
 80068ce:	f002 f9cb 	bl	8008c68 <vPortFree>
        thePool = NULL;
 80068d2:	2300      	movs	r3, #0
 80068d4:	617b      	str	r3, [r7, #20]
 80068d6:	e004      	b.n	80068e2 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80068d8:	6978      	ldr	r0, [r7, #20]
 80068da:	f002 f9c5 	bl	8008c68 <vPortFree>
      thePool = NULL;
 80068de:	2300      	movs	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80068e2:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b08a      	sub	sp, #40	@ 0x28
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 80068f4:	2300      	movs	r3, #0
 80068f6:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 80068f8:	2300      	movs	r3, #0
 80068fa:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 80068fc:	f7ff ff20 	bl	8006740 <inHandlerMode>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d00e      	beq.n	8006924 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006906:	f3ef 8211 	mrs	r2, BASEPRI
 800690a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	617a      	str	r2, [r7, #20]
 800691c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800691e:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8006920:	627b      	str	r3, [r7, #36]	@ 0x24
 8006922:	e001      	b.n	8006928 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8006924:	f001 ffb0 	bl	8008888 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8006928:	2300      	movs	r3, #0
 800692a:	61fb      	str	r3, [r7, #28]
 800692c:	e029      	b.n	8006982 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	691a      	ldr	r2, [r3, #16]
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	4413      	add	r3, r2
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6892      	ldr	r2, [r2, #8]
 800693a:	fbb3 f1f2 	udiv	r1, r3, r2
 800693e:	fb01 f202 	mul.w	r2, r1, r2
 8006942:	1a9b      	subs	r3, r3, r2
 8006944:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685a      	ldr	r2, [r3, #4]
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	4413      	add	r3, r2
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d113      	bne.n	800697c <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	4413      	add	r3, r2
 800695c:	2201      	movs	r2, #1
 800695e:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4619      	mov	r1, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	69ba      	ldr	r2, [r7, #24]
 800696c:	fb02 f303 	mul.w	r3, r2, r3
 8006970:	440b      	add	r3, r1
 8006972:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	69ba      	ldr	r2, [r7, #24]
 8006978:	611a      	str	r2, [r3, #16]
      break;
 800697a:	e007      	b.n	800698c <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	3301      	adds	r3, #1
 8006980:	61fb      	str	r3, [r7, #28]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	69fa      	ldr	r2, [r7, #28]
 8006988:	429a      	cmp	r2, r3
 800698a:	d3d0      	bcc.n	800692e <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800698c:	f7ff fed8 	bl	8006740 <inHandlerMode>
 8006990:	4603      	mov	r3, r0
 8006992:	2b00      	cmp	r3, #0
 8006994:	d005      	beq.n	80069a2 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8006996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006998:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80069a0:	e001      	b.n	80069a6 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 80069a2:	f001 ffa3 	bl	80088ec <vPortExitCritical>
  }
  
  return p;
 80069a6:	6a3b      	ldr	r3, [r7, #32]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3728      	adds	r7, #40	@ 0x28
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d101      	bne.n	80069c4 <osPoolFree+0x14>
    return osErrorParameter;
 80069c0:	2380      	movs	r3, #128	@ 0x80
 80069c2:	e030      	b.n	8006a26 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d101      	bne.n	80069ce <osPoolFree+0x1e>
    return osErrorParameter;
 80069ca:	2380      	movs	r3, #128	@ 0x80
 80069cc:	e02b      	b.n	8006a26 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	683a      	ldr	r2, [r7, #0]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d201      	bcs.n	80069dc <osPoolFree+0x2c>
    return osErrorParameter;
 80069d8:	2380      	movs	r3, #128	@ 0x80
 80069da:	e024      	b.n	8006a26 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	6812      	ldr	r2, [r2, #0]
 80069e2:	1a9b      	subs	r3, r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	68da      	ldr	r2, [r3, #12]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	fbb3 f1f2 	udiv	r1, r3, r2
 80069f0:	fb01 f202 	mul.w	r2, r1, r2
 80069f4:	1a9b      	subs	r3, r3, r2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <osPoolFree+0x4e>
    return osErrorParameter;
 80069fa:	2380      	movs	r3, #128	@ 0x80
 80069fc:	e013      	b.n	8006a26 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a08:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d301      	bcc.n	8006a18 <osPoolFree+0x68>
    return osErrorParameter;
 8006a14:	2380      	movs	r3, #128	@ 0x80
 8006a16:	e006      	b.n	8006a26 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	4413      	add	r3, r2
 8006a20:	2200      	movs	r2, #0
 8006a22:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8006a24:	2300      	movs	r3, #0
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006a32:	b590      	push	{r4, r7, lr}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af02      	add	r7, sp, #8
 8006a38:	6078      	str	r0, [r7, #4]
 8006a3a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d011      	beq.n	8006a68 <osMessageCreate+0x36>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00d      	beq.n	8006a68 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6818      	ldr	r0, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6859      	ldr	r1, [r3, #4]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689a      	ldr	r2, [r3, #8]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	2400      	movs	r4, #0
 8006a5e:	9400      	str	r4, [sp, #0]
 8006a60:	f000 f9e2 	bl	8006e28 <xQueueGenericCreateStatic>
 8006a64:	4603      	mov	r3, r0
 8006a66:	e008      	b.n	8006a7a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6818      	ldr	r0, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	4619      	mov	r1, r3
 8006a74:	f000 fa55 	bl	8006f22 <xQueueGenericCreate>
 8006a78:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd90      	pop	{r4, r7, pc}
	...

08006a84 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006a90:	2300      	movs	r3, #0
 8006a92:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <osMessagePut+0x1e>
    ticks = 1;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8006aa2:	f7ff fe4d 	bl	8006740 <inHandlerMode>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d018      	beq.n	8006ade <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006aac:	f107 0210 	add.w	r2, r7, #16
 8006ab0:	f107 0108 	add.w	r1, r7, #8
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 fb90 	bl	80071dc <xQueueGenericSendFromISR>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d001      	beq.n	8006ac6 <osMessagePut+0x42>
      return osErrorOS;
 8006ac2:	23ff      	movs	r3, #255	@ 0xff
 8006ac4:	e018      	b.n	8006af8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d014      	beq.n	8006af6 <osMessagePut+0x72>
 8006acc:	4b0c      	ldr	r3, [pc, #48]	@ (8006b00 <osMessagePut+0x7c>)
 8006ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ad2:	601a      	str	r2, [r3, #0]
 8006ad4:	f3bf 8f4f 	dsb	sy
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	e00b      	b.n	8006af6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006ade:	f107 0108 	add.w	r1, r7, #8
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	68f8      	ldr	r0, [r7, #12]
 8006ae8:	f000 fa76 	bl	8006fd8 <xQueueGenericSend>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d001      	beq.n	8006af6 <osMessagePut+0x72>
      return osErrorOS;
 8006af2:	23ff      	movs	r3, #255	@ 0xff
 8006af4:	e000      	b.n	8006af8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	e000ed04 	.word	0xe000ed04

08006b04 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8006b04:	b590      	push	{r4, r7, lr}
 8006b06:	b08b      	sub	sp, #44	@ 0x2c
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10a      	bne.n	8006b34 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8006b1e:	2380      	movs	r3, #128	@ 0x80
 8006b20:	617b      	str	r3, [r7, #20]
    return event;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	461c      	mov	r4, r3
 8006b26:	f107 0314 	add.w	r3, r7, #20
 8006b2a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006b2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006b32:	e054      	b.n	8006bde <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8006b34:	2300      	movs	r3, #0
 8006b36:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b42:	d103      	bne.n	8006b4c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8006b44:	f04f 33ff 	mov.w	r3, #4294967295
 8006b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b4a:	e009      	b.n	8006b60 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d006      	beq.n	8006b60 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d101      	bne.n	8006b60 <osMessageGet+0x5c>
      ticks = 1;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006b60:	f7ff fdee 	bl	8006740 <inHandlerMode>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01c      	beq.n	8006ba4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006b6a:	f107 0220 	add.w	r2, r7, #32
 8006b6e:	f107 0314 	add.w	r3, r7, #20
 8006b72:	3304      	adds	r3, #4
 8006b74:	4619      	mov	r1, r3
 8006b76:	68b8      	ldr	r0, [r7, #8]
 8006b78:	f000 fcb0 	bl	80074dc <xQueueReceiveFromISR>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d102      	bne.n	8006b88 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8006b82:	2310      	movs	r3, #16
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	e001      	b.n	8006b8c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d01d      	beq.n	8006bce <osMessageGet+0xca>
 8006b92:	4b15      	ldr	r3, [pc, #84]	@ (8006be8 <osMessageGet+0xe4>)
 8006b94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	e014      	b.n	8006bce <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8006ba4:	f107 0314 	add.w	r3, r7, #20
 8006ba8:	3304      	adds	r3, #4
 8006baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bac:	4619      	mov	r1, r3
 8006bae:	68b8      	ldr	r0, [r7, #8]
 8006bb0:	f000 fbb2 	bl	8007318 <xQueueReceive>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d102      	bne.n	8006bc0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8006bba:	2310      	movs	r3, #16
 8006bbc:	617b      	str	r3, [r7, #20]
 8006bbe:	e006      	b.n	8006bce <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d101      	bne.n	8006bca <osMessageGet+0xc6>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	e000      	b.n	8006bcc <osMessageGet+0xc8>
 8006bca:	2340      	movs	r3, #64	@ 0x40
 8006bcc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	461c      	mov	r4, r3
 8006bd2:	f107 0314 	add.w	r3, r7, #20
 8006bd6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006bda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	372c      	adds	r7, #44	@ 0x2c
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd90      	pop	{r4, r7, pc}
 8006be6:	bf00      	nop
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f103 0208 	add.w	r2, r3, #8
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f04f 32ff 	mov.w	r2, #4294967295
 8006c04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f103 0208 	add.w	r2, r3, #8
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f103 0208 	add.w	r2, r3, #8
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006c3a:	bf00      	nop
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr

08006c46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c46:	b480      	push	{r7}
 8006c48:	b085      	sub	sp, #20
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	68fa      	ldr	r2, [r7, #12]
 8006c5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	683a      	ldr	r2, [r7, #0]
 8006c6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	601a      	str	r2, [r3, #0]
}
 8006c82:	bf00      	nop
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b085      	sub	sp, #20
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca4:	d103      	bne.n	8006cae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	60fb      	str	r3, [r7, #12]
 8006cac:	e00c      	b.n	8006cc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	3308      	adds	r3, #8
 8006cb2:	60fb      	str	r3, [r7, #12]
 8006cb4:	e002      	b.n	8006cbc <vListInsert+0x2e>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	60fb      	str	r3, [r7, #12]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68ba      	ldr	r2, [r7, #8]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d2f6      	bcs.n	8006cb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	685a      	ldr	r2, [r3, #4]
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	683a      	ldr	r2, [r7, #0]
 8006ce2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	1c5a      	adds	r2, r3, #1
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	601a      	str	r2, [r3, #0]
}
 8006cf4:	bf00      	nop
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006d00:	b480      	push	{r7}
 8006d02:	b085      	sub	sp, #20
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	6892      	ldr	r2, [r2, #8]
 8006d16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	6852      	ldr	r2, [r2, #4]
 8006d20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d103      	bne.n	8006d34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	689a      	ldr	r2, [r3, #8]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	1e5a      	subs	r2, r3, #1
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10b      	bne.n	8006d80 <xQueueGenericReset+0x2c>
	__asm volatile
 8006d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6c:	f383 8811 	msr	BASEPRI, r3
 8006d70:	f3bf 8f6f 	isb	sy
 8006d74:	f3bf 8f4f 	dsb	sy
 8006d78:	60bb      	str	r3, [r7, #8]
}
 8006d7a:	bf00      	nop
 8006d7c:	bf00      	nop
 8006d7e:	e7fd      	b.n	8006d7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006d80:	f001 fd82 	bl	8008888 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d8c:	68f9      	ldr	r1, [r7, #12]
 8006d8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d90:	fb01 f303 	mul.w	r3, r1, r3
 8006d94:	441a      	add	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006db0:	3b01      	subs	r3, #1
 8006db2:	68f9      	ldr	r1, [r7, #12]
 8006db4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006db6:	fb01 f303 	mul.w	r3, r1, r3
 8006dba:	441a      	add	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	22ff      	movs	r2, #255	@ 0xff
 8006dc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	22ff      	movs	r2, #255	@ 0xff
 8006dcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d114      	bne.n	8006e00 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d01a      	beq.n	8006e14 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	3310      	adds	r3, #16
 8006de2:	4618      	mov	r0, r3
 8006de4:	f001 f94c 	bl	8008080 <xTaskRemoveFromEventList>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d012      	beq.n	8006e14 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006dee:	4b0d      	ldr	r3, [pc, #52]	@ (8006e24 <xQueueGenericReset+0xd0>)
 8006df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	e009      	b.n	8006e14 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	3310      	adds	r3, #16
 8006e04:	4618      	mov	r0, r3
 8006e06:	f7ff fef1 	bl	8006bec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	3324      	adds	r3, #36	@ 0x24
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f7ff feec 	bl	8006bec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006e14:	f001 fd6a 	bl	80088ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006e18:	2301      	movs	r3, #1
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3710      	adds	r7, #16
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop
 8006e24:	e000ed04 	.word	0xe000ed04

08006e28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08e      	sub	sp, #56	@ 0x38
 8006e2c:	af02      	add	r7, sp, #8
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	607a      	str	r2, [r7, #4]
 8006e34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10b      	bne.n	8006e54 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e40:	f383 8811 	msr	BASEPRI, r3
 8006e44:	f3bf 8f6f 	isb	sy
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006e4e:	bf00      	nop
 8006e50:	bf00      	nop
 8006e52:	e7fd      	b.n	8006e50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10b      	bne.n	8006e72 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006e6c:	bf00      	nop
 8006e6e:	bf00      	nop
 8006e70:	e7fd      	b.n	8006e6e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d002      	beq.n	8006e7e <xQueueGenericCreateStatic+0x56>
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d001      	beq.n	8006e82 <xQueueGenericCreateStatic+0x5a>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e000      	b.n	8006e84 <xQueueGenericCreateStatic+0x5c>
 8006e82:	2300      	movs	r3, #0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d10b      	bne.n	8006ea0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e8c:	f383 8811 	msr	BASEPRI, r3
 8006e90:	f3bf 8f6f 	isb	sy
 8006e94:	f3bf 8f4f 	dsb	sy
 8006e98:	623b      	str	r3, [r7, #32]
}
 8006e9a:	bf00      	nop
 8006e9c:	bf00      	nop
 8006e9e:	e7fd      	b.n	8006e9c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d102      	bne.n	8006eac <xQueueGenericCreateStatic+0x84>
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <xQueueGenericCreateStatic+0x88>
 8006eac:	2301      	movs	r3, #1
 8006eae:	e000      	b.n	8006eb2 <xQueueGenericCreateStatic+0x8a>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d10b      	bne.n	8006ece <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eba:	f383 8811 	msr	BASEPRI, r3
 8006ebe:	f3bf 8f6f 	isb	sy
 8006ec2:	f3bf 8f4f 	dsb	sy
 8006ec6:	61fb      	str	r3, [r7, #28]
}
 8006ec8:	bf00      	nop
 8006eca:	bf00      	nop
 8006ecc:	e7fd      	b.n	8006eca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006ece:	2348      	movs	r3, #72	@ 0x48
 8006ed0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2b48      	cmp	r3, #72	@ 0x48
 8006ed6:	d00b      	beq.n	8006ef0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006edc:	f383 8811 	msr	BASEPRI, r3
 8006ee0:	f3bf 8f6f 	isb	sy
 8006ee4:	f3bf 8f4f 	dsb	sy
 8006ee8:	61bb      	str	r3, [r7, #24]
}
 8006eea:	bf00      	nop
 8006eec:	bf00      	nop
 8006eee:	e7fd      	b.n	8006eec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006ef0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00d      	beq.n	8006f18 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f04:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	68b9      	ldr	r1, [r7, #8]
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f000 f840 	bl	8006f98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3730      	adds	r7, #48	@ 0x30
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b08a      	sub	sp, #40	@ 0x28
 8006f26:	af02      	add	r7, sp, #8
 8006f28:	60f8      	str	r0, [r7, #12]
 8006f2a:	60b9      	str	r1, [r7, #8]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d10b      	bne.n	8006f4e <xQueueGenericCreate+0x2c>
	__asm volatile
 8006f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3a:	f383 8811 	msr	BASEPRI, r3
 8006f3e:	f3bf 8f6f 	isb	sy
 8006f42:	f3bf 8f4f 	dsb	sy
 8006f46:	613b      	str	r3, [r7, #16]
}
 8006f48:	bf00      	nop
 8006f4a:	bf00      	nop
 8006f4c:	e7fd      	b.n	8006f4a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	68ba      	ldr	r2, [r7, #8]
 8006f52:	fb02 f303 	mul.w	r3, r2, r3
 8006f56:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	3348      	adds	r3, #72	@ 0x48
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f001 fdb5 	bl	8008acc <pvPortMalloc>
 8006f62:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d011      	beq.n	8006f8e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	3348      	adds	r3, #72	@ 0x48
 8006f72:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f7c:	79fa      	ldrb	r2, [r7, #7]
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	4613      	mov	r3, r2
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	68b9      	ldr	r1, [r7, #8]
 8006f88:	68f8      	ldr	r0, [r7, #12]
 8006f8a:	f000 f805 	bl	8006f98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f8e:	69bb      	ldr	r3, [r7, #24]
	}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3720      	adds	r7, #32
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}

08006f98 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
 8006fa4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d103      	bne.n	8006fb4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	e002      	b.n	8006fba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	68ba      	ldr	r2, [r7, #8]
 8006fc4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006fc6:	2101      	movs	r1, #1
 8006fc8:	69b8      	ldr	r0, [r7, #24]
 8006fca:	f7ff fec3 	bl	8006d54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006fce:	bf00      	nop
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
	...

08006fd8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08e      	sub	sp, #56	@ 0x38
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10b      	bne.n	800700c <xQueueGenericSend+0x34>
	__asm volatile
 8006ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff8:	f383 8811 	msr	BASEPRI, r3
 8006ffc:	f3bf 8f6f 	isb	sy
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007006:	bf00      	nop
 8007008:	bf00      	nop
 800700a:	e7fd      	b.n	8007008 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d103      	bne.n	800701a <xQueueGenericSend+0x42>
 8007012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007016:	2b00      	cmp	r3, #0
 8007018:	d101      	bne.n	800701e <xQueueGenericSend+0x46>
 800701a:	2301      	movs	r3, #1
 800701c:	e000      	b.n	8007020 <xQueueGenericSend+0x48>
 800701e:	2300      	movs	r3, #0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d10b      	bne.n	800703c <xQueueGenericSend+0x64>
	__asm volatile
 8007024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007028:	f383 8811 	msr	BASEPRI, r3
 800702c:	f3bf 8f6f 	isb	sy
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007036:	bf00      	nop
 8007038:	bf00      	nop
 800703a:	e7fd      	b.n	8007038 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2b02      	cmp	r3, #2
 8007040:	d103      	bne.n	800704a <xQueueGenericSend+0x72>
 8007042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007046:	2b01      	cmp	r3, #1
 8007048:	d101      	bne.n	800704e <xQueueGenericSend+0x76>
 800704a:	2301      	movs	r3, #1
 800704c:	e000      	b.n	8007050 <xQueueGenericSend+0x78>
 800704e:	2300      	movs	r3, #0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d10b      	bne.n	800706c <xQueueGenericSend+0x94>
	__asm volatile
 8007054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007058:	f383 8811 	msr	BASEPRI, r3
 800705c:	f3bf 8f6f 	isb	sy
 8007060:	f3bf 8f4f 	dsb	sy
 8007064:	623b      	str	r3, [r7, #32]
}
 8007066:	bf00      	nop
 8007068:	bf00      	nop
 800706a:	e7fd      	b.n	8007068 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800706c:	f001 f9ce 	bl	800840c <xTaskGetSchedulerState>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d102      	bne.n	800707c <xQueueGenericSend+0xa4>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d101      	bne.n	8007080 <xQueueGenericSend+0xa8>
 800707c:	2301      	movs	r3, #1
 800707e:	e000      	b.n	8007082 <xQueueGenericSend+0xaa>
 8007080:	2300      	movs	r3, #0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10b      	bne.n	800709e <xQueueGenericSend+0xc6>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	61fb      	str	r3, [r7, #28]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800709e:	f001 fbf3 	bl	8008888 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d302      	bcc.n	80070b4 <xQueueGenericSend+0xdc>
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	d129      	bne.n	8007108 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070b4:	683a      	ldr	r2, [r7, #0]
 80070b6:	68b9      	ldr	r1, [r7, #8]
 80070b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80070ba:	f000 fa91 	bl	80075e0 <prvCopyDataToQueue>
 80070be:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d010      	beq.n	80070ea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ca:	3324      	adds	r3, #36	@ 0x24
 80070cc:	4618      	mov	r0, r3
 80070ce:	f000 ffd7 	bl	8008080 <xTaskRemoveFromEventList>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d013      	beq.n	8007100 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80070d8:	4b3f      	ldr	r3, [pc, #252]	@ (80071d8 <xQueueGenericSend+0x200>)
 80070da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	f3bf 8f4f 	dsb	sy
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	e00a      	b.n	8007100 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80070ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d007      	beq.n	8007100 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80070f0:	4b39      	ldr	r3, [pc, #228]	@ (80071d8 <xQueueGenericSend+0x200>)
 80070f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070f6:	601a      	str	r2, [r3, #0]
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007100:	f001 fbf4 	bl	80088ec <vPortExitCritical>
				return pdPASS;
 8007104:	2301      	movs	r3, #1
 8007106:	e063      	b.n	80071d0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d103      	bne.n	8007116 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800710e:	f001 fbed 	bl	80088ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007112:	2300      	movs	r3, #0
 8007114:	e05c      	b.n	80071d0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007118:	2b00      	cmp	r3, #0
 800711a:	d106      	bne.n	800712a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800711c:	f107 0314 	add.w	r3, r7, #20
 8007120:	4618      	mov	r0, r3
 8007122:	f001 f811 	bl	8008148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007126:	2301      	movs	r3, #1
 8007128:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800712a:	f001 fbdf 	bl	80088ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800712e:	f000 fdb7 	bl	8007ca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007132:	f001 fba9 	bl	8008888 <vPortEnterCritical>
 8007136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007138:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800713c:	b25b      	sxtb	r3, r3
 800713e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007142:	d103      	bne.n	800714c <xQueueGenericSend+0x174>
 8007144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007146:	2200      	movs	r2, #0
 8007148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800714c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007152:	b25b      	sxtb	r3, r3
 8007154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007158:	d103      	bne.n	8007162 <xQueueGenericSend+0x18a>
 800715a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715c:	2200      	movs	r2, #0
 800715e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007162:	f001 fbc3 	bl	80088ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007166:	1d3a      	adds	r2, r7, #4
 8007168:	f107 0314 	add.w	r3, r7, #20
 800716c:	4611      	mov	r1, r2
 800716e:	4618      	mov	r0, r3
 8007170:	f001 f800 	bl	8008174 <xTaskCheckForTimeOut>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d124      	bne.n	80071c4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800717a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800717c:	f000 fb28 	bl	80077d0 <prvIsQueueFull>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d018      	beq.n	80071b8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007188:	3310      	adds	r3, #16
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	4611      	mov	r1, r2
 800718e:	4618      	mov	r0, r3
 8007190:	f000 ff50 	bl	8008034 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007194:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007196:	f000 fab3 	bl	8007700 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800719a:	f000 fd8f 	bl	8007cbc <xTaskResumeAll>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f47f af7c 	bne.w	800709e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80071a6:	4b0c      	ldr	r3, [pc, #48]	@ (80071d8 <xQueueGenericSend+0x200>)
 80071a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071ac:	601a      	str	r2, [r3, #0]
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	f3bf 8f6f 	isb	sy
 80071b6:	e772      	b.n	800709e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80071b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071ba:	f000 faa1 	bl	8007700 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071be:	f000 fd7d 	bl	8007cbc <xTaskResumeAll>
 80071c2:	e76c      	b.n	800709e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80071c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80071c6:	f000 fa9b 	bl	8007700 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80071ca:	f000 fd77 	bl	8007cbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80071ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3738      	adds	r7, #56	@ 0x38
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	e000ed04 	.word	0xe000ed04

080071dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b090      	sub	sp, #64	@ 0x40
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
 80071e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80071ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10b      	bne.n	800720c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80071f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f8:	f383 8811 	msr	BASEPRI, r3
 80071fc:	f3bf 8f6f 	isb	sy
 8007200:	f3bf 8f4f 	dsb	sy
 8007204:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007206:	bf00      	nop
 8007208:	bf00      	nop
 800720a:	e7fd      	b.n	8007208 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d103      	bne.n	800721a <xQueueGenericSendFromISR+0x3e>
 8007212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007216:	2b00      	cmp	r3, #0
 8007218:	d101      	bne.n	800721e <xQueueGenericSendFromISR+0x42>
 800721a:	2301      	movs	r3, #1
 800721c:	e000      	b.n	8007220 <xQueueGenericSendFromISR+0x44>
 800721e:	2300      	movs	r3, #0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10b      	bne.n	800723c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007236:	bf00      	nop
 8007238:	bf00      	nop
 800723a:	e7fd      	b.n	8007238 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	2b02      	cmp	r3, #2
 8007240:	d103      	bne.n	800724a <xQueueGenericSendFromISR+0x6e>
 8007242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007246:	2b01      	cmp	r3, #1
 8007248:	d101      	bne.n	800724e <xQueueGenericSendFromISR+0x72>
 800724a:	2301      	movs	r3, #1
 800724c:	e000      	b.n	8007250 <xQueueGenericSendFromISR+0x74>
 800724e:	2300      	movs	r3, #0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d10b      	bne.n	800726c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007258:	f383 8811 	msr	BASEPRI, r3
 800725c:	f3bf 8f6f 	isb	sy
 8007260:	f3bf 8f4f 	dsb	sy
 8007264:	623b      	str	r3, [r7, #32]
}
 8007266:	bf00      	nop
 8007268:	bf00      	nop
 800726a:	e7fd      	b.n	8007268 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800726c:	f001 fbec 	bl	8008a48 <vPortValidateInterruptPriority>
	__asm volatile
 8007270:	f3ef 8211 	mrs	r2, BASEPRI
 8007274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007278:	f383 8811 	msr	BASEPRI, r3
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f3bf 8f4f 	dsb	sy
 8007284:	61fa      	str	r2, [r7, #28]
 8007286:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007288:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800728a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800728c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007294:	429a      	cmp	r2, r3
 8007296:	d302      	bcc.n	800729e <xQueueGenericSendFromISR+0xc2>
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	2b02      	cmp	r3, #2
 800729c:	d12f      	bne.n	80072fe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800729e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072ae:	683a      	ldr	r2, [r7, #0]
 80072b0:	68b9      	ldr	r1, [r7, #8]
 80072b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80072b4:	f000 f994 	bl	80075e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80072b8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80072bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c0:	d112      	bne.n	80072e8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d016      	beq.n	80072f8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072cc:	3324      	adds	r3, #36	@ 0x24
 80072ce:	4618      	mov	r0, r3
 80072d0:	f000 fed6 	bl	8008080 <xTaskRemoveFromEventList>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00e      	beq.n	80072f8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00b      	beq.n	80072f8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	e007      	b.n	80072f8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80072e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80072ec:	3301      	adds	r3, #1
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	b25a      	sxtb	r2, r3
 80072f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80072f8:	2301      	movs	r3, #1
 80072fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80072fc:	e001      	b.n	8007302 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80072fe:	2300      	movs	r3, #0
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007304:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f383 8811 	msr	BASEPRI, r3
}
 800730c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800730e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007310:	4618      	mov	r0, r3
 8007312:	3740      	adds	r7, #64	@ 0x40
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b08c      	sub	sp, #48	@ 0x30
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007324:	2300      	movs	r3, #0
 8007326:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800732c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10b      	bne.n	800734a <xQueueReceive+0x32>
	__asm volatile
 8007332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	623b      	str	r3, [r7, #32]
}
 8007344:	bf00      	nop
 8007346:	bf00      	nop
 8007348:	e7fd      	b.n	8007346 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d103      	bne.n	8007358 <xQueueReceive+0x40>
 8007350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007354:	2b00      	cmp	r3, #0
 8007356:	d101      	bne.n	800735c <xQueueReceive+0x44>
 8007358:	2301      	movs	r3, #1
 800735a:	e000      	b.n	800735e <xQueueReceive+0x46>
 800735c:	2300      	movs	r3, #0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d10b      	bne.n	800737a <xQueueReceive+0x62>
	__asm volatile
 8007362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007366:	f383 8811 	msr	BASEPRI, r3
 800736a:	f3bf 8f6f 	isb	sy
 800736e:	f3bf 8f4f 	dsb	sy
 8007372:	61fb      	str	r3, [r7, #28]
}
 8007374:	bf00      	nop
 8007376:	bf00      	nop
 8007378:	e7fd      	b.n	8007376 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800737a:	f001 f847 	bl	800840c <xTaskGetSchedulerState>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d102      	bne.n	800738a <xQueueReceive+0x72>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d101      	bne.n	800738e <xQueueReceive+0x76>
 800738a:	2301      	movs	r3, #1
 800738c:	e000      	b.n	8007390 <xQueueReceive+0x78>
 800738e:	2300      	movs	r3, #0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d10b      	bne.n	80073ac <xQueueReceive+0x94>
	__asm volatile
 8007394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007398:	f383 8811 	msr	BASEPRI, r3
 800739c:	f3bf 8f6f 	isb	sy
 80073a0:	f3bf 8f4f 	dsb	sy
 80073a4:	61bb      	str	r3, [r7, #24]
}
 80073a6:	bf00      	nop
 80073a8:	bf00      	nop
 80073aa:	e7fd      	b.n	80073a8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073ac:	f001 fa6c 	bl	8008888 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d01f      	beq.n	80073fc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80073bc:	68b9      	ldr	r1, [r7, #8]
 80073be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073c0:	f000 f978 	bl	80076b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80073c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c6:	1e5a      	subs	r2, r3, #1
 80073c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d00f      	beq.n	80073f4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d6:	3310      	adds	r3, #16
 80073d8:	4618      	mov	r0, r3
 80073da:	f000 fe51 	bl	8008080 <xTaskRemoveFromEventList>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d007      	beq.n	80073f4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80073e4:	4b3c      	ldr	r3, [pc, #240]	@ (80074d8 <xQueueReceive+0x1c0>)
 80073e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073ea:	601a      	str	r2, [r3, #0]
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80073f4:	f001 fa7a 	bl	80088ec <vPortExitCritical>
				return pdPASS;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e069      	b.n	80074d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d103      	bne.n	800740a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007402:	f001 fa73 	bl	80088ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007406:	2300      	movs	r3, #0
 8007408:	e062      	b.n	80074d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800740a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800740c:	2b00      	cmp	r3, #0
 800740e:	d106      	bne.n	800741e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007410:	f107 0310 	add.w	r3, r7, #16
 8007414:	4618      	mov	r0, r3
 8007416:	f000 fe97 	bl	8008148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800741a:	2301      	movs	r3, #1
 800741c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800741e:	f001 fa65 	bl	80088ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007422:	f000 fc3d 	bl	8007ca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007426:	f001 fa2f 	bl	8008888 <vPortEnterCritical>
 800742a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007430:	b25b      	sxtb	r3, r3
 8007432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007436:	d103      	bne.n	8007440 <xQueueReceive+0x128>
 8007438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743a:	2200      	movs	r2, #0
 800743c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007442:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007446:	b25b      	sxtb	r3, r3
 8007448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800744c:	d103      	bne.n	8007456 <xQueueReceive+0x13e>
 800744e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007450:	2200      	movs	r2, #0
 8007452:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007456:	f001 fa49 	bl	80088ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800745a:	1d3a      	adds	r2, r7, #4
 800745c:	f107 0310 	add.w	r3, r7, #16
 8007460:	4611      	mov	r1, r2
 8007462:	4618      	mov	r0, r3
 8007464:	f000 fe86 	bl	8008174 <xTaskCheckForTimeOut>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d123      	bne.n	80074b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800746e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007470:	f000 f998 	bl	80077a4 <prvIsQueueEmpty>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d017      	beq.n	80074aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800747a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800747c:	3324      	adds	r3, #36	@ 0x24
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	4611      	mov	r1, r2
 8007482:	4618      	mov	r0, r3
 8007484:	f000 fdd6 	bl	8008034 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007488:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800748a:	f000 f939 	bl	8007700 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800748e:	f000 fc15 	bl	8007cbc <xTaskResumeAll>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d189      	bne.n	80073ac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007498:	4b0f      	ldr	r3, [pc, #60]	@ (80074d8 <xQueueReceive+0x1c0>)
 800749a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800749e:	601a      	str	r2, [r3, #0]
 80074a0:	f3bf 8f4f 	dsb	sy
 80074a4:	f3bf 8f6f 	isb	sy
 80074a8:	e780      	b.n	80073ac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80074aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074ac:	f000 f928 	bl	8007700 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074b0:	f000 fc04 	bl	8007cbc <xTaskResumeAll>
 80074b4:	e77a      	b.n	80073ac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80074b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074b8:	f000 f922 	bl	8007700 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074bc:	f000 fbfe 	bl	8007cbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074c2:	f000 f96f 	bl	80077a4 <prvIsQueueEmpty>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	f43f af6f 	beq.w	80073ac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80074ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3730      	adds	r7, #48	@ 0x30
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	e000ed04 	.word	0xe000ed04

080074dc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b08e      	sub	sp, #56	@ 0x38
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80074ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10b      	bne.n	800750a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	623b      	str	r3, [r7, #32]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d103      	bne.n	8007518 <xQueueReceiveFromISR+0x3c>
 8007510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007514:	2b00      	cmp	r3, #0
 8007516:	d101      	bne.n	800751c <xQueueReceiveFromISR+0x40>
 8007518:	2301      	movs	r3, #1
 800751a:	e000      	b.n	800751e <xQueueReceiveFromISR+0x42>
 800751c:	2300      	movs	r3, #0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10b      	bne.n	800753a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007526:	f383 8811 	msr	BASEPRI, r3
 800752a:	f3bf 8f6f 	isb	sy
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	61fb      	str	r3, [r7, #28]
}
 8007534:	bf00      	nop
 8007536:	bf00      	nop
 8007538:	e7fd      	b.n	8007536 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800753a:	f001 fa85 	bl	8008a48 <vPortValidateInterruptPriority>
	__asm volatile
 800753e:	f3ef 8211 	mrs	r2, BASEPRI
 8007542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007546:	f383 8811 	msr	BASEPRI, r3
 800754a:	f3bf 8f6f 	isb	sy
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	61ba      	str	r2, [r7, #24]
 8007554:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007556:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007558:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800755a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800755c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800755e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007562:	2b00      	cmp	r3, #0
 8007564:	d02f      	beq.n	80075c6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007568:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800756c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007570:	68b9      	ldr	r1, [r7, #8]
 8007572:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007574:	f000 f89e 	bl	80076b4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800757a:	1e5a      	subs	r2, r3, #1
 800757c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007580:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007588:	d112      	bne.n	80075b0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800758a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d016      	beq.n	80075c0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007594:	3310      	adds	r3, #16
 8007596:	4618      	mov	r0, r3
 8007598:	f000 fd72 	bl	8008080 <xTaskRemoveFromEventList>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00e      	beq.n	80075c0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00b      	beq.n	80075c0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	601a      	str	r2, [r3, #0]
 80075ae:	e007      	b.n	80075c0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80075b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075b4:	3301      	adds	r3, #1
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	b25a      	sxtb	r2, r3
 80075ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80075c0:	2301      	movs	r3, #1
 80075c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075c4:	e001      	b.n	80075ca <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80075c6:	2300      	movs	r3, #0
 80075c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075cc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	f383 8811 	msr	BASEPRI, r3
}
 80075d4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80075d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3738      	adds	r7, #56	@ 0x38
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b086      	sub	sp, #24
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	60f8      	str	r0, [r7, #12]
 80075e8:	60b9      	str	r1, [r7, #8]
 80075ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80075ec:	2300      	movs	r3, #0
 80075ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10d      	bne.n	800761a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d14d      	bne.n	80076a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	4618      	mov	r0, r3
 800760c:	f000 ff1c 	bl	8008448 <xTaskPriorityDisinherit>
 8007610:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	609a      	str	r2, [r3, #8]
 8007618:	e043      	b.n	80076a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d119      	bne.n	8007654 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6858      	ldr	r0, [r3, #4]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007628:	461a      	mov	r2, r3
 800762a:	68b9      	ldr	r1, [r7, #8]
 800762c:	f001 ff2f 	bl	800948e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	685a      	ldr	r2, [r3, #4]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007638:	441a      	add	r2, r3
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	429a      	cmp	r2, r3
 8007648:	d32b      	bcc.n	80076a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	605a      	str	r2, [r3, #4]
 8007652:	e026      	b.n	80076a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	68d8      	ldr	r0, [r3, #12]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765c:	461a      	mov	r2, r3
 800765e:	68b9      	ldr	r1, [r7, #8]
 8007660:	f001 ff15 	bl	800948e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	68da      	ldr	r2, [r3, #12]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800766c:	425b      	negs	r3, r3
 800766e:	441a      	add	r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	68da      	ldr	r2, [r3, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	429a      	cmp	r2, r3
 800767e:	d207      	bcs.n	8007690 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	689a      	ldr	r2, [r3, #8]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007688:	425b      	negs	r3, r3
 800768a:	441a      	add	r2, r3
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b02      	cmp	r3, #2
 8007694:	d105      	bne.n	80076a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d002      	beq.n	80076a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	3b01      	subs	r3, #1
 80076a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	1c5a      	adds	r2, r3, #1
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80076aa:	697b      	ldr	r3, [r7, #20]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3718      	adds	r7, #24
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d018      	beq.n	80076f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	68da      	ldr	r2, [r3, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ce:	441a      	add	r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	68da      	ldr	r2, [r3, #12]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d303      	bcc.n	80076e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	68d9      	ldr	r1, [r3, #12]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f0:	461a      	mov	r2, r3
 80076f2:	6838      	ldr	r0, [r7, #0]
 80076f4:	f001 fecb 	bl	800948e <memcpy>
	}
}
 80076f8:	bf00      	nop
 80076fa:	3708      	adds	r7, #8
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007708:	f001 f8be 	bl	8008888 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007712:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007714:	e011      	b.n	800773a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800771a:	2b00      	cmp	r3, #0
 800771c:	d012      	beq.n	8007744 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	3324      	adds	r3, #36	@ 0x24
 8007722:	4618      	mov	r0, r3
 8007724:	f000 fcac 	bl	8008080 <xTaskRemoveFromEventList>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800772e:	f000 fd85 	bl	800823c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007732:	7bfb      	ldrb	r3, [r7, #15]
 8007734:	3b01      	subs	r3, #1
 8007736:	b2db      	uxtb	r3, r3
 8007738:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800773a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800773e:	2b00      	cmp	r3, #0
 8007740:	dce9      	bgt.n	8007716 <prvUnlockQueue+0x16>
 8007742:	e000      	b.n	8007746 <prvUnlockQueue+0x46>
					break;
 8007744:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	22ff      	movs	r2, #255	@ 0xff
 800774a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800774e:	f001 f8cd 	bl	80088ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007752:	f001 f899 	bl	8008888 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800775c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800775e:	e011      	b.n	8007784 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	691b      	ldr	r3, [r3, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d012      	beq.n	800778e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	3310      	adds	r3, #16
 800776c:	4618      	mov	r0, r3
 800776e:	f000 fc87 	bl	8008080 <xTaskRemoveFromEventList>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007778:	f000 fd60 	bl	800823c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800777c:	7bbb      	ldrb	r3, [r7, #14]
 800777e:	3b01      	subs	r3, #1
 8007780:	b2db      	uxtb	r3, r3
 8007782:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007788:	2b00      	cmp	r3, #0
 800778a:	dce9      	bgt.n	8007760 <prvUnlockQueue+0x60>
 800778c:	e000      	b.n	8007790 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800778e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	22ff      	movs	r2, #255	@ 0xff
 8007794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007798:	f001 f8a8 	bl	80088ec <vPortExitCritical>
}
 800779c:	bf00      	nop
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077ac:	f001 f86c 	bl	8008888 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d102      	bne.n	80077be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80077b8:	2301      	movs	r3, #1
 80077ba:	60fb      	str	r3, [r7, #12]
 80077bc:	e001      	b.n	80077c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80077be:	2300      	movs	r3, #0
 80077c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077c2:	f001 f893 	bl	80088ec <vPortExitCritical>

	return xReturn;
 80077c6:	68fb      	ldr	r3, [r7, #12]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077d8:	f001 f856 	bl	8008888 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d102      	bne.n	80077ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80077e8:	2301      	movs	r3, #1
 80077ea:	60fb      	str	r3, [r7, #12]
 80077ec:	e001      	b.n	80077f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80077ee:	2300      	movs	r3, #0
 80077f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077f2:	f001 f87b 	bl	80088ec <vPortExitCritical>

	return xReturn;
 80077f6:	68fb      	ldr	r3, [r7, #12]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007800:	b580      	push	{r7, lr}
 8007802:	b08e      	sub	sp, #56	@ 0x38
 8007804:	af04      	add	r7, sp, #16
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	607a      	str	r2, [r7, #4]
 800780c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800780e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10b      	bne.n	800782c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007818:	f383 8811 	msr	BASEPRI, r3
 800781c:	f3bf 8f6f 	isb	sy
 8007820:	f3bf 8f4f 	dsb	sy
 8007824:	623b      	str	r3, [r7, #32]
}
 8007826:	bf00      	nop
 8007828:	bf00      	nop
 800782a:	e7fd      	b.n	8007828 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800782c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10b      	bne.n	800784a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007836:	f383 8811 	msr	BASEPRI, r3
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	61fb      	str	r3, [r7, #28]
}
 8007844:	bf00      	nop
 8007846:	bf00      	nop
 8007848:	e7fd      	b.n	8007846 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800784a:	23a0      	movs	r3, #160	@ 0xa0
 800784c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2ba0      	cmp	r3, #160	@ 0xa0
 8007852:	d00b      	beq.n	800786c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007858:	f383 8811 	msr	BASEPRI, r3
 800785c:	f3bf 8f6f 	isb	sy
 8007860:	f3bf 8f4f 	dsb	sy
 8007864:	61bb      	str	r3, [r7, #24]
}
 8007866:	bf00      	nop
 8007868:	bf00      	nop
 800786a:	e7fd      	b.n	8007868 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800786c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800786e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007870:	2b00      	cmp	r3, #0
 8007872:	d01e      	beq.n	80078b2 <xTaskCreateStatic+0xb2>
 8007874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007876:	2b00      	cmp	r3, #0
 8007878:	d01b      	beq.n	80078b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800787a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800787c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800787e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007880:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007882:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007886:	2202      	movs	r2, #2
 8007888:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800788c:	2300      	movs	r3, #0
 800788e:	9303      	str	r3, [sp, #12]
 8007890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007892:	9302      	str	r3, [sp, #8]
 8007894:	f107 0314 	add.w	r3, r7, #20
 8007898:	9301      	str	r3, [sp, #4]
 800789a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	68b9      	ldr	r1, [r7, #8]
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 f851 	bl	800794c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80078ac:	f000 f8ee 	bl	8007a8c <prvAddNewTaskToReadyList>
 80078b0:	e001      	b.n	80078b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80078b2:	2300      	movs	r3, #0
 80078b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80078b6:	697b      	ldr	r3, [r7, #20]
	}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3728      	adds	r7, #40	@ 0x28
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b08c      	sub	sp, #48	@ 0x30
 80078c4:	af04      	add	r7, sp, #16
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	603b      	str	r3, [r7, #0]
 80078cc:	4613      	mov	r3, r2
 80078ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80078d0:	88fb      	ldrh	r3, [r7, #6]
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	4618      	mov	r0, r3
 80078d6:	f001 f8f9 	bl	8008acc <pvPortMalloc>
 80078da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00e      	beq.n	8007900 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80078e2:	20a0      	movs	r0, #160	@ 0xa0
 80078e4:	f001 f8f2 	bl	8008acc <pvPortMalloc>
 80078e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d003      	beq.n	80078f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80078f6:	e005      	b.n	8007904 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80078f8:	6978      	ldr	r0, [r7, #20]
 80078fa:	f001 f9b5 	bl	8008c68 <vPortFree>
 80078fe:	e001      	b.n	8007904 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007900:	2300      	movs	r3, #0
 8007902:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d017      	beq.n	800793a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	2200      	movs	r2, #0
 800790e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007912:	88fa      	ldrh	r2, [r7, #6]
 8007914:	2300      	movs	r3, #0
 8007916:	9303      	str	r3, [sp, #12]
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	9302      	str	r3, [sp, #8]
 800791c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800791e:	9301      	str	r3, [sp, #4]
 8007920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007922:	9300      	str	r3, [sp, #0]
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	68b9      	ldr	r1, [r7, #8]
 8007928:	68f8      	ldr	r0, [r7, #12]
 800792a:	f000 f80f 	bl	800794c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800792e:	69f8      	ldr	r0, [r7, #28]
 8007930:	f000 f8ac 	bl	8007a8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007934:	2301      	movs	r3, #1
 8007936:	61bb      	str	r3, [r7, #24]
 8007938:	e002      	b.n	8007940 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800793a:	f04f 33ff 	mov.w	r3, #4294967295
 800793e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007940:	69bb      	ldr	r3, [r7, #24]
	}
 8007942:	4618      	mov	r0, r3
 8007944:	3720      	adds	r7, #32
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
	...

0800794c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b088      	sub	sp, #32
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
 8007958:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800795a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007964:	3b01      	subs	r3, #1
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4413      	add	r3, r2
 800796a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	f023 0307 	bic.w	r3, r3, #7
 8007972:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	f003 0307 	and.w	r3, r3, #7
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00b      	beq.n	8007996 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800797e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007982:	f383 8811 	msr	BASEPRI, r3
 8007986:	f3bf 8f6f 	isb	sy
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	617b      	str	r3, [r7, #20]
}
 8007990:	bf00      	nop
 8007992:	bf00      	nop
 8007994:	e7fd      	b.n	8007992 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d01f      	beq.n	80079dc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800799c:	2300      	movs	r3, #0
 800799e:	61fb      	str	r3, [r7, #28]
 80079a0:	e012      	b.n	80079c8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	4413      	add	r3, r2
 80079a8:	7819      	ldrb	r1, [r3, #0]
 80079aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	4413      	add	r3, r2
 80079b0:	3334      	adds	r3, #52	@ 0x34
 80079b2:	460a      	mov	r2, r1
 80079b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	4413      	add	r3, r2
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d006      	beq.n	80079d0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	3301      	adds	r3, #1
 80079c6:	61fb      	str	r3, [r7, #28]
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	2b0f      	cmp	r3, #15
 80079cc:	d9e9      	bls.n	80079a2 <prvInitialiseNewTask+0x56>
 80079ce:	e000      	b.n	80079d2 <prvInitialiseNewTask+0x86>
			{
				break;
 80079d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80079d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d4:	2200      	movs	r2, #0
 80079d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80079da:	e003      	b.n	80079e4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80079dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	2b06      	cmp	r3, #6
 80079e8:	d901      	bls.n	80079ee <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80079ea:	2306      	movs	r3, #6
 80079ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80079ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80079f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079f8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	2200      	movs	r2, #0
 80079fe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a02:	3304      	adds	r3, #4
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7ff f911 	bl	8006c2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0c:	3318      	adds	r3, #24
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7ff f90c 	bl	8006c2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1c:	f1c3 0207 	rsb	r2, r3, #7
 8007a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a28:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a34:	2200      	movs	r2, #0
 8007a36:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3c:	334c      	adds	r3, #76	@ 0x4c
 8007a3e:	224c      	movs	r2, #76	@ 0x4c
 8007a40:	2100      	movs	r1, #0
 8007a42:	4618      	mov	r0, r3
 8007a44:	f001 fc4a 	bl	80092dc <memset>
 8007a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8007a80 <prvInitialiseNewTask+0x134>)
 8007a4c:	651a      	str	r2, [r3, #80]	@ 0x50
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a50:	4a0c      	ldr	r2, [pc, #48]	@ (8007a84 <prvInitialiseNewTask+0x138>)
 8007a52:	655a      	str	r2, [r3, #84]	@ 0x54
 8007a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a56:	4a0c      	ldr	r2, [pc, #48]	@ (8007a88 <prvInitialiseNewTask+0x13c>)
 8007a58:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	68f9      	ldr	r1, [r7, #12]
 8007a5e:	69b8      	ldr	r0, [r7, #24]
 8007a60:	f000 fde0 	bl	8008624 <pxPortInitialiseStack>
 8007a64:	4602      	mov	r2, r0
 8007a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d002      	beq.n	8007a76 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a76:	bf00      	nop
 8007a78:	3720      	adds	r7, #32
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	2000445c 	.word	0x2000445c
 8007a84:	200044c4 	.word	0x200044c4
 8007a88:	2000452c 	.word	0x2000452c

08007a8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a94:	f000 fef8 	bl	8008888 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a98:	4b2a      	ldr	r3, [pc, #168]	@ (8007b44 <prvAddNewTaskToReadyList+0xb8>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	4a29      	ldr	r2, [pc, #164]	@ (8007b44 <prvAddNewTaskToReadyList+0xb8>)
 8007aa0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007aa2:	4b29      	ldr	r3, [pc, #164]	@ (8007b48 <prvAddNewTaskToReadyList+0xbc>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d109      	bne.n	8007abe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007aaa:	4a27      	ldr	r2, [pc, #156]	@ (8007b48 <prvAddNewTaskToReadyList+0xbc>)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ab0:	4b24      	ldr	r3, [pc, #144]	@ (8007b44 <prvAddNewTaskToReadyList+0xb8>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d110      	bne.n	8007ada <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ab8:	f000 fbe4 	bl	8008284 <prvInitialiseTaskLists>
 8007abc:	e00d      	b.n	8007ada <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007abe:	4b23      	ldr	r3, [pc, #140]	@ (8007b4c <prvAddNewTaskToReadyList+0xc0>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d109      	bne.n	8007ada <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007ac6:	4b20      	ldr	r3, [pc, #128]	@ (8007b48 <prvAddNewTaskToReadyList+0xbc>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d802      	bhi.n	8007ada <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8007b48 <prvAddNewTaskToReadyList+0xbc>)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ada:	4b1d      	ldr	r3, [pc, #116]	@ (8007b50 <prvAddNewTaskToReadyList+0xc4>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8007b50 <prvAddNewTaskToReadyList+0xc4>)
 8007ae2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae8:	2201      	movs	r2, #1
 8007aea:	409a      	lsls	r2, r3
 8007aec:	4b19      	ldr	r3, [pc, #100]	@ (8007b54 <prvAddNewTaskToReadyList+0xc8>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	4a18      	ldr	r2, [pc, #96]	@ (8007b54 <prvAddNewTaskToReadyList+0xc8>)
 8007af4:	6013      	str	r3, [r2, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007afa:	4613      	mov	r3, r2
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	4413      	add	r3, r2
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	4a15      	ldr	r2, [pc, #84]	@ (8007b58 <prvAddNewTaskToReadyList+0xcc>)
 8007b04:	441a      	add	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	3304      	adds	r3, #4
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	4610      	mov	r0, r2
 8007b0e:	f7ff f89a 	bl	8006c46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007b12:	f000 feeb 	bl	80088ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007b16:	4b0d      	ldr	r3, [pc, #52]	@ (8007b4c <prvAddNewTaskToReadyList+0xc0>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00e      	beq.n	8007b3c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8007b48 <prvAddNewTaskToReadyList+0xbc>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d207      	bcs.n	8007b3c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b5c <prvAddNewTaskToReadyList+0xd0>)
 8007b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b32:	601a      	str	r2, [r3, #0]
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b3c:	bf00      	nop
 8007b3e:	3708      	adds	r7, #8
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}
 8007b44:	20000808 	.word	0x20000808
 8007b48:	20000708 	.word	0x20000708
 8007b4c:	20000814 	.word	0x20000814
 8007b50:	20000824 	.word	0x20000824
 8007b54:	20000810 	.word	0x20000810
 8007b58:	2000070c 	.word	0x2000070c
 8007b5c:	e000ed04 	.word	0xe000ed04

08007b60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b084      	sub	sp, #16
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d018      	beq.n	8007ba4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007b72:	4b14      	ldr	r3, [pc, #80]	@ (8007bc4 <vTaskDelay+0x64>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d00b      	beq.n	8007b92 <vTaskDelay+0x32>
	__asm volatile
 8007b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7e:	f383 8811 	msr	BASEPRI, r3
 8007b82:	f3bf 8f6f 	isb	sy
 8007b86:	f3bf 8f4f 	dsb	sy
 8007b8a:	60bb      	str	r3, [r7, #8]
}
 8007b8c:	bf00      	nop
 8007b8e:	bf00      	nop
 8007b90:	e7fd      	b.n	8007b8e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007b92:	f000 f885 	bl	8007ca0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007b96:	2100      	movs	r1, #0
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 fcdd 	bl	8008558 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007b9e:	f000 f88d 	bl	8007cbc <xTaskResumeAll>
 8007ba2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d107      	bne.n	8007bba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007baa:	4b07      	ldr	r3, [pc, #28]	@ (8007bc8 <vTaskDelay+0x68>)
 8007bac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bb0:	601a      	str	r2, [r3, #0]
 8007bb2:	f3bf 8f4f 	dsb	sy
 8007bb6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007bba:	bf00      	nop
 8007bbc:	3710      	adds	r7, #16
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	20000830 	.word	0x20000830
 8007bc8:	e000ed04 	.word	0xe000ed04

08007bcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b08a      	sub	sp, #40	@ 0x28
 8007bd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007bda:	463a      	mov	r2, r7
 8007bdc:	1d39      	adds	r1, r7, #4
 8007bde:	f107 0308 	add.w	r3, r7, #8
 8007be2:	4618      	mov	r0, r3
 8007be4:	f7f8 fd12 	bl	800060c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007be8:	6839      	ldr	r1, [r7, #0]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	9202      	str	r2, [sp, #8]
 8007bf0:	9301      	str	r3, [sp, #4]
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	9300      	str	r3, [sp, #0]
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	460a      	mov	r2, r1
 8007bfa:	4921      	ldr	r1, [pc, #132]	@ (8007c80 <vTaskStartScheduler+0xb4>)
 8007bfc:	4821      	ldr	r0, [pc, #132]	@ (8007c84 <vTaskStartScheduler+0xb8>)
 8007bfe:	f7ff fdff 	bl	8007800 <xTaskCreateStatic>
 8007c02:	4603      	mov	r3, r0
 8007c04:	4a20      	ldr	r2, [pc, #128]	@ (8007c88 <vTaskStartScheduler+0xbc>)
 8007c06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007c08:	4b1f      	ldr	r3, [pc, #124]	@ (8007c88 <vTaskStartScheduler+0xbc>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d002      	beq.n	8007c16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007c10:	2301      	movs	r3, #1
 8007c12:	617b      	str	r3, [r7, #20]
 8007c14:	e001      	b.n	8007c1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007c16:	2300      	movs	r3, #0
 8007c18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d11b      	bne.n	8007c58 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c24:	f383 8811 	msr	BASEPRI, r3
 8007c28:	f3bf 8f6f 	isb	sy
 8007c2c:	f3bf 8f4f 	dsb	sy
 8007c30:	613b      	str	r3, [r7, #16]
}
 8007c32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007c34:	4b15      	ldr	r3, [pc, #84]	@ (8007c8c <vTaskStartScheduler+0xc0>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	334c      	adds	r3, #76	@ 0x4c
 8007c3a:	4a15      	ldr	r2, [pc, #84]	@ (8007c90 <vTaskStartScheduler+0xc4>)
 8007c3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007c3e:	4b15      	ldr	r3, [pc, #84]	@ (8007c94 <vTaskStartScheduler+0xc8>)
 8007c40:	f04f 32ff 	mov.w	r2, #4294967295
 8007c44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007c46:	4b14      	ldr	r3, [pc, #80]	@ (8007c98 <vTaskStartScheduler+0xcc>)
 8007c48:	2201      	movs	r2, #1
 8007c4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007c4c:	4b13      	ldr	r3, [pc, #76]	@ (8007c9c <vTaskStartScheduler+0xd0>)
 8007c4e:	2200      	movs	r2, #0
 8007c50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007c52:	f000 fd75 	bl	8008740 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007c56:	e00f      	b.n	8007c78 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c5e:	d10b      	bne.n	8007c78 <vTaskStartScheduler+0xac>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	60fb      	str	r3, [r7, #12]
}
 8007c72:	bf00      	nop
 8007c74:	bf00      	nop
 8007c76:	e7fd      	b.n	8007c74 <vTaskStartScheduler+0xa8>
}
 8007c78:	bf00      	nop
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	0800a188 	.word	0x0800a188
 8007c84:	08008255 	.word	0x08008255
 8007c88:	2000082c 	.word	0x2000082c
 8007c8c:	20000708 	.word	0x20000708
 8007c90:	2000001c 	.word	0x2000001c
 8007c94:	20000828 	.word	0x20000828
 8007c98:	20000814 	.word	0x20000814
 8007c9c:	2000080c 	.word	0x2000080c

08007ca0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007ca4:	4b04      	ldr	r3, [pc, #16]	@ (8007cb8 <vTaskSuspendAll+0x18>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	4a03      	ldr	r2, [pc, #12]	@ (8007cb8 <vTaskSuspendAll+0x18>)
 8007cac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007cae:	bf00      	nop
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr
 8007cb8:	20000830 	.word	0x20000830

08007cbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007cca:	4b42      	ldr	r3, [pc, #264]	@ (8007dd4 <xTaskResumeAll+0x118>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d10b      	bne.n	8007cea <xTaskResumeAll+0x2e>
	__asm volatile
 8007cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd6:	f383 8811 	msr	BASEPRI, r3
 8007cda:	f3bf 8f6f 	isb	sy
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	603b      	str	r3, [r7, #0]
}
 8007ce4:	bf00      	nop
 8007ce6:	bf00      	nop
 8007ce8:	e7fd      	b.n	8007ce6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007cea:	f000 fdcd 	bl	8008888 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007cee:	4b39      	ldr	r3, [pc, #228]	@ (8007dd4 <xTaskResumeAll+0x118>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	4a37      	ldr	r2, [pc, #220]	@ (8007dd4 <xTaskResumeAll+0x118>)
 8007cf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cf8:	4b36      	ldr	r3, [pc, #216]	@ (8007dd4 <xTaskResumeAll+0x118>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d161      	bne.n	8007dc4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d00:	4b35      	ldr	r3, [pc, #212]	@ (8007dd8 <xTaskResumeAll+0x11c>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d05d      	beq.n	8007dc4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d08:	e02e      	b.n	8007d68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d0a:	4b34      	ldr	r3, [pc, #208]	@ (8007ddc <xTaskResumeAll+0x120>)
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	3318      	adds	r3, #24
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fe fff2 	bl	8006d00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	3304      	adds	r3, #4
 8007d20:	4618      	mov	r0, r3
 8007d22:	f7fe ffed 	bl	8006d00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	409a      	lsls	r2, r3
 8007d2e:	4b2c      	ldr	r3, [pc, #176]	@ (8007de0 <xTaskResumeAll+0x124>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	4a2a      	ldr	r2, [pc, #168]	@ (8007de0 <xTaskResumeAll+0x124>)
 8007d36:	6013      	str	r3, [r2, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	4413      	add	r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	4a27      	ldr	r2, [pc, #156]	@ (8007de4 <xTaskResumeAll+0x128>)
 8007d46:	441a      	add	r2, r3
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	3304      	adds	r3, #4
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	4610      	mov	r0, r2
 8007d50:	f7fe ff79 	bl	8006c46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d58:	4b23      	ldr	r3, [pc, #140]	@ (8007de8 <xTaskResumeAll+0x12c>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d302      	bcc.n	8007d68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007d62:	4b22      	ldr	r3, [pc, #136]	@ (8007dec <xTaskResumeAll+0x130>)
 8007d64:	2201      	movs	r2, #1
 8007d66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d68:	4b1c      	ldr	r3, [pc, #112]	@ (8007ddc <xTaskResumeAll+0x120>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1cc      	bne.n	8007d0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d001      	beq.n	8007d7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007d76:	f000 fb29 	bl	80083cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8007df0 <xTaskResumeAll+0x134>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d010      	beq.n	8007da8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007d86:	f000 f837 	bl	8007df8 <xTaskIncrementTick>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d002      	beq.n	8007d96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007d90:	4b16      	ldr	r3, [pc, #88]	@ (8007dec <xTaskResumeAll+0x130>)
 8007d92:	2201      	movs	r2, #1
 8007d94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d1f1      	bne.n	8007d86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007da2:	4b13      	ldr	r3, [pc, #76]	@ (8007df0 <xTaskResumeAll+0x134>)
 8007da4:	2200      	movs	r2, #0
 8007da6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007da8:	4b10      	ldr	r3, [pc, #64]	@ (8007dec <xTaskResumeAll+0x130>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d009      	beq.n	8007dc4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007db0:	2301      	movs	r3, #1
 8007db2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007db4:	4b0f      	ldr	r3, [pc, #60]	@ (8007df4 <xTaskResumeAll+0x138>)
 8007db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007dc4:	f000 fd92 	bl	80088ec <vPortExitCritical>

	return xAlreadyYielded;
 8007dc8:	68bb      	ldr	r3, [r7, #8]
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3710      	adds	r7, #16
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	20000830 	.word	0x20000830
 8007dd8:	20000808 	.word	0x20000808
 8007ddc:	200007c8 	.word	0x200007c8
 8007de0:	20000810 	.word	0x20000810
 8007de4:	2000070c 	.word	0x2000070c
 8007de8:	20000708 	.word	0x20000708
 8007dec:	2000081c 	.word	0x2000081c
 8007df0:	20000818 	.word	0x20000818
 8007df4:	e000ed04 	.word	0xe000ed04

08007df8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b086      	sub	sp, #24
 8007dfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e02:	4b4f      	ldr	r3, [pc, #316]	@ (8007f40 <xTaskIncrementTick+0x148>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	f040 808f 	bne.w	8007f2a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e0c:	4b4d      	ldr	r3, [pc, #308]	@ (8007f44 <xTaskIncrementTick+0x14c>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	3301      	adds	r3, #1
 8007e12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007e14:	4a4b      	ldr	r2, [pc, #300]	@ (8007f44 <xTaskIncrementTick+0x14c>)
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d121      	bne.n	8007e64 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007e20:	4b49      	ldr	r3, [pc, #292]	@ (8007f48 <xTaskIncrementTick+0x150>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00b      	beq.n	8007e42 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2e:	f383 8811 	msr	BASEPRI, r3
 8007e32:	f3bf 8f6f 	isb	sy
 8007e36:	f3bf 8f4f 	dsb	sy
 8007e3a:	603b      	str	r3, [r7, #0]
}
 8007e3c:	bf00      	nop
 8007e3e:	bf00      	nop
 8007e40:	e7fd      	b.n	8007e3e <xTaskIncrementTick+0x46>
 8007e42:	4b41      	ldr	r3, [pc, #260]	@ (8007f48 <xTaskIncrementTick+0x150>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	4b40      	ldr	r3, [pc, #256]	@ (8007f4c <xTaskIncrementTick+0x154>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a3e      	ldr	r2, [pc, #248]	@ (8007f48 <xTaskIncrementTick+0x150>)
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	4a3e      	ldr	r2, [pc, #248]	@ (8007f4c <xTaskIncrementTick+0x154>)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	6013      	str	r3, [r2, #0]
 8007e56:	4b3e      	ldr	r3, [pc, #248]	@ (8007f50 <xTaskIncrementTick+0x158>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	4a3c      	ldr	r2, [pc, #240]	@ (8007f50 <xTaskIncrementTick+0x158>)
 8007e5e:	6013      	str	r3, [r2, #0]
 8007e60:	f000 fab4 	bl	80083cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007e64:	4b3b      	ldr	r3, [pc, #236]	@ (8007f54 <xTaskIncrementTick+0x15c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	693a      	ldr	r2, [r7, #16]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d348      	bcc.n	8007f00 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e6e:	4b36      	ldr	r3, [pc, #216]	@ (8007f48 <xTaskIncrementTick+0x150>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d104      	bne.n	8007e82 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e78:	4b36      	ldr	r3, [pc, #216]	@ (8007f54 <xTaskIncrementTick+0x15c>)
 8007e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e7e:	601a      	str	r2, [r3, #0]
					break;
 8007e80:	e03e      	b.n	8007f00 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e82:	4b31      	ldr	r3, [pc, #196]	@ (8007f48 <xTaskIncrementTick+0x150>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d203      	bcs.n	8007ea2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007e9a:	4a2e      	ldr	r2, [pc, #184]	@ (8007f54 <xTaskIncrementTick+0x15c>)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007ea0:	e02e      	b.n	8007f00 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7fe ff2a 	bl	8006d00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d004      	beq.n	8007ebe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	3318      	adds	r3, #24
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f7fe ff21 	bl	8006d00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	409a      	lsls	r2, r3
 8007ec6:	4b24      	ldr	r3, [pc, #144]	@ (8007f58 <xTaskIncrementTick+0x160>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	4a22      	ldr	r2, [pc, #136]	@ (8007f58 <xTaskIncrementTick+0x160>)
 8007ece:	6013      	str	r3, [r2, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ed4:	4613      	mov	r3, r2
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	4413      	add	r3, r2
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	4a1f      	ldr	r2, [pc, #124]	@ (8007f5c <xTaskIncrementTick+0x164>)
 8007ede:	441a      	add	r2, r3
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	3304      	adds	r3, #4
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	4610      	mov	r0, r2
 8007ee8:	f7fe fead 	bl	8006c46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8007f60 <xTaskIncrementTick+0x168>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d3b9      	bcc.n	8007e6e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007efa:	2301      	movs	r3, #1
 8007efc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007efe:	e7b6      	b.n	8007e6e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f00:	4b17      	ldr	r3, [pc, #92]	@ (8007f60 <xTaskIncrementTick+0x168>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f06:	4915      	ldr	r1, [pc, #84]	@ (8007f5c <xTaskIncrementTick+0x164>)
 8007f08:	4613      	mov	r3, r2
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4413      	add	r3, r2
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	440b      	add	r3, r1
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d901      	bls.n	8007f1c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007f1c:	4b11      	ldr	r3, [pc, #68]	@ (8007f64 <xTaskIncrementTick+0x16c>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d007      	beq.n	8007f34 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007f24:	2301      	movs	r3, #1
 8007f26:	617b      	str	r3, [r7, #20]
 8007f28:	e004      	b.n	8007f34 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8007f68 <xTaskIncrementTick+0x170>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	4a0d      	ldr	r2, [pc, #52]	@ (8007f68 <xTaskIncrementTick+0x170>)
 8007f32:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007f34:	697b      	ldr	r3, [r7, #20]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3718      	adds	r7, #24
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	20000830 	.word	0x20000830
 8007f44:	2000080c 	.word	0x2000080c
 8007f48:	200007c0 	.word	0x200007c0
 8007f4c:	200007c4 	.word	0x200007c4
 8007f50:	20000820 	.word	0x20000820
 8007f54:	20000828 	.word	0x20000828
 8007f58:	20000810 	.word	0x20000810
 8007f5c:	2000070c 	.word	0x2000070c
 8007f60:	20000708 	.word	0x20000708
 8007f64:	2000081c 	.word	0x2000081c
 8007f68:	20000818 	.word	0x20000818

08007f6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b087      	sub	sp, #28
 8007f70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f72:	4b2a      	ldr	r3, [pc, #168]	@ (800801c <vTaskSwitchContext+0xb0>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d003      	beq.n	8007f82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007f7a:	4b29      	ldr	r3, [pc, #164]	@ (8008020 <vTaskSwitchContext+0xb4>)
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007f80:	e045      	b.n	800800e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007f82:	4b27      	ldr	r3, [pc, #156]	@ (8008020 <vTaskSwitchContext+0xb4>)
 8007f84:	2200      	movs	r2, #0
 8007f86:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f88:	4b26      	ldr	r3, [pc, #152]	@ (8008024 <vTaskSwitchContext+0xb8>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	fab3 f383 	clz	r3, r3
 8007f94:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007f96:	7afb      	ldrb	r3, [r7, #11]
 8007f98:	f1c3 031f 	rsb	r3, r3, #31
 8007f9c:	617b      	str	r3, [r7, #20]
 8007f9e:	4922      	ldr	r1, [pc, #136]	@ (8008028 <vTaskSwitchContext+0xbc>)
 8007fa0:	697a      	ldr	r2, [r7, #20]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	4413      	add	r3, r2
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	440b      	add	r3, r1
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10b      	bne.n	8007fca <vTaskSwitchContext+0x5e>
	__asm volatile
 8007fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb6:	f383 8811 	msr	BASEPRI, r3
 8007fba:	f3bf 8f6f 	isb	sy
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	607b      	str	r3, [r7, #4]
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop
 8007fc8:	e7fd      	b.n	8007fc6 <vTaskSwitchContext+0x5a>
 8007fca:	697a      	ldr	r2, [r7, #20]
 8007fcc:	4613      	mov	r3, r2
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	4413      	add	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4a14      	ldr	r2, [pc, #80]	@ (8008028 <vTaskSwitchContext+0xbc>)
 8007fd6:	4413      	add	r3, r2
 8007fd8:	613b      	str	r3, [r7, #16]
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	685a      	ldr	r2, [r3, #4]
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	605a      	str	r2, [r3, #4]
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	685a      	ldr	r2, [r3, #4]
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	3308      	adds	r3, #8
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d104      	bne.n	8007ffa <vTaskSwitchContext+0x8e>
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	605a      	str	r2, [r3, #4]
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	68db      	ldr	r3, [r3, #12]
 8008000:	4a0a      	ldr	r2, [pc, #40]	@ (800802c <vTaskSwitchContext+0xc0>)
 8008002:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008004:	4b09      	ldr	r3, [pc, #36]	@ (800802c <vTaskSwitchContext+0xc0>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	334c      	adds	r3, #76	@ 0x4c
 800800a:	4a09      	ldr	r2, [pc, #36]	@ (8008030 <vTaskSwitchContext+0xc4>)
 800800c:	6013      	str	r3, [r2, #0]
}
 800800e:	bf00      	nop
 8008010:	371c      	adds	r7, #28
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	20000830 	.word	0x20000830
 8008020:	2000081c 	.word	0x2000081c
 8008024:	20000810 	.word	0x20000810
 8008028:	2000070c 	.word	0x2000070c
 800802c:	20000708 	.word	0x20000708
 8008030:	2000001c 	.word	0x2000001c

08008034 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d10b      	bne.n	800805c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	60fb      	str	r3, [r7, #12]
}
 8008056:	bf00      	nop
 8008058:	bf00      	nop
 800805a:	e7fd      	b.n	8008058 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800805c:	4b07      	ldr	r3, [pc, #28]	@ (800807c <vTaskPlaceOnEventList+0x48>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	3318      	adds	r3, #24
 8008062:	4619      	mov	r1, r3
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7fe fe12 	bl	8006c8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800806a:	2101      	movs	r1, #1
 800806c:	6838      	ldr	r0, [r7, #0]
 800806e:	f000 fa73 	bl	8008558 <prvAddCurrentTaskToDelayedList>
}
 8008072:	bf00      	nop
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	20000708 	.word	0x20000708

08008080 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b086      	sub	sp, #24
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d10b      	bne.n	80080ae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	60fb      	str	r3, [r7, #12]
}
 80080a8:	bf00      	nop
 80080aa:	bf00      	nop
 80080ac:	e7fd      	b.n	80080aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	3318      	adds	r3, #24
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7fe fe24 	bl	8006d00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080b8:	4b1d      	ldr	r3, [pc, #116]	@ (8008130 <xTaskRemoveFromEventList+0xb0>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d11c      	bne.n	80080fa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	3304      	adds	r3, #4
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7fe fe1b 	bl	8006d00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ce:	2201      	movs	r2, #1
 80080d0:	409a      	lsls	r2, r3
 80080d2:	4b18      	ldr	r3, [pc, #96]	@ (8008134 <xTaskRemoveFromEventList+0xb4>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	4a16      	ldr	r2, [pc, #88]	@ (8008134 <xTaskRemoveFromEventList+0xb4>)
 80080da:	6013      	str	r3, [r2, #0]
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080e0:	4613      	mov	r3, r2
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	4413      	add	r3, r2
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	4a13      	ldr	r2, [pc, #76]	@ (8008138 <xTaskRemoveFromEventList+0xb8>)
 80080ea:	441a      	add	r2, r3
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	3304      	adds	r3, #4
 80080f0:	4619      	mov	r1, r3
 80080f2:	4610      	mov	r0, r2
 80080f4:	f7fe fda7 	bl	8006c46 <vListInsertEnd>
 80080f8:	e005      	b.n	8008106 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	3318      	adds	r3, #24
 80080fe:	4619      	mov	r1, r3
 8008100:	480e      	ldr	r0, [pc, #56]	@ (800813c <xTaskRemoveFromEventList+0xbc>)
 8008102:	f7fe fda0 	bl	8006c46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800810a:	4b0d      	ldr	r3, [pc, #52]	@ (8008140 <xTaskRemoveFromEventList+0xc0>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008110:	429a      	cmp	r2, r3
 8008112:	d905      	bls.n	8008120 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008114:	2301      	movs	r3, #1
 8008116:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008118:	4b0a      	ldr	r3, [pc, #40]	@ (8008144 <xTaskRemoveFromEventList+0xc4>)
 800811a:	2201      	movs	r2, #1
 800811c:	601a      	str	r2, [r3, #0]
 800811e:	e001      	b.n	8008124 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008120:	2300      	movs	r3, #0
 8008122:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008124:	697b      	ldr	r3, [r7, #20]
}
 8008126:	4618      	mov	r0, r3
 8008128:	3718      	adds	r7, #24
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
 800812e:	bf00      	nop
 8008130:	20000830 	.word	0x20000830
 8008134:	20000810 	.word	0x20000810
 8008138:	2000070c 	.word	0x2000070c
 800813c:	200007c8 	.word	0x200007c8
 8008140:	20000708 	.word	0x20000708
 8008144:	2000081c 	.word	0x2000081c

08008148 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008150:	4b06      	ldr	r3, [pc, #24]	@ (800816c <vTaskInternalSetTimeOutState+0x24>)
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008158:	4b05      	ldr	r3, [pc, #20]	@ (8008170 <vTaskInternalSetTimeOutState+0x28>)
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	605a      	str	r2, [r3, #4]
}
 8008160:	bf00      	nop
 8008162:	370c      	adds	r7, #12
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	20000820 	.word	0x20000820
 8008170:	2000080c 	.word	0x2000080c

08008174 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b088      	sub	sp, #32
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d10b      	bne.n	800819c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008188:	f383 8811 	msr	BASEPRI, r3
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	f3bf 8f4f 	dsb	sy
 8008194:	613b      	str	r3, [r7, #16]
}
 8008196:	bf00      	nop
 8008198:	bf00      	nop
 800819a:	e7fd      	b.n	8008198 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10b      	bne.n	80081ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80081a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a6:	f383 8811 	msr	BASEPRI, r3
 80081aa:	f3bf 8f6f 	isb	sy
 80081ae:	f3bf 8f4f 	dsb	sy
 80081b2:	60fb      	str	r3, [r7, #12]
}
 80081b4:	bf00      	nop
 80081b6:	bf00      	nop
 80081b8:	e7fd      	b.n	80081b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80081ba:	f000 fb65 	bl	8008888 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80081be:	4b1d      	ldr	r3, [pc, #116]	@ (8008234 <xTaskCheckForTimeOut+0xc0>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	69ba      	ldr	r2, [r7, #24]
 80081ca:	1ad3      	subs	r3, r2, r3
 80081cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d6:	d102      	bne.n	80081de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80081d8:	2300      	movs	r3, #0
 80081da:	61fb      	str	r3, [r7, #28]
 80081dc:	e023      	b.n	8008226 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	4b15      	ldr	r3, [pc, #84]	@ (8008238 <xTaskCheckForTimeOut+0xc4>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d007      	beq.n	80081fa <xTaskCheckForTimeOut+0x86>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	69ba      	ldr	r2, [r7, #24]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d302      	bcc.n	80081fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80081f4:	2301      	movs	r3, #1
 80081f6:	61fb      	str	r3, [r7, #28]
 80081f8:	e015      	b.n	8008226 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	697a      	ldr	r2, [r7, #20]
 8008200:	429a      	cmp	r2, r3
 8008202:	d20b      	bcs.n	800821c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	1ad2      	subs	r2, r2, r3
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f7ff ff99 	bl	8008148 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008216:	2300      	movs	r3, #0
 8008218:	61fb      	str	r3, [r7, #28]
 800821a:	e004      	b.n	8008226 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	2200      	movs	r2, #0
 8008220:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008222:	2301      	movs	r3, #1
 8008224:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008226:	f000 fb61 	bl	80088ec <vPortExitCritical>

	return xReturn;
 800822a:	69fb      	ldr	r3, [r7, #28]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3720      	adds	r7, #32
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	2000080c 	.word	0x2000080c
 8008238:	20000820 	.word	0x20000820

0800823c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800823c:	b480      	push	{r7}
 800823e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008240:	4b03      	ldr	r3, [pc, #12]	@ (8008250 <vTaskMissedYield+0x14>)
 8008242:	2201      	movs	r2, #1
 8008244:	601a      	str	r2, [r3, #0]
}
 8008246:	bf00      	nop
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr
 8008250:	2000081c 	.word	0x2000081c

08008254 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800825c:	f000 f852 	bl	8008304 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008260:	4b06      	ldr	r3, [pc, #24]	@ (800827c <prvIdleTask+0x28>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	2b01      	cmp	r3, #1
 8008266:	d9f9      	bls.n	800825c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008268:	4b05      	ldr	r3, [pc, #20]	@ (8008280 <prvIdleTask+0x2c>)
 800826a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800826e:	601a      	str	r2, [r3, #0]
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008278:	e7f0      	b.n	800825c <prvIdleTask+0x8>
 800827a:	bf00      	nop
 800827c:	2000070c 	.word	0x2000070c
 8008280:	e000ed04 	.word	0xe000ed04

08008284 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800828a:	2300      	movs	r3, #0
 800828c:	607b      	str	r3, [r7, #4]
 800828e:	e00c      	b.n	80082aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	4613      	mov	r3, r2
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	4413      	add	r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4a12      	ldr	r2, [pc, #72]	@ (80082e4 <prvInitialiseTaskLists+0x60>)
 800829c:	4413      	add	r3, r2
 800829e:	4618      	mov	r0, r3
 80082a0:	f7fe fca4 	bl	8006bec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	3301      	adds	r3, #1
 80082a8:	607b      	str	r3, [r7, #4]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2b06      	cmp	r3, #6
 80082ae:	d9ef      	bls.n	8008290 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80082b0:	480d      	ldr	r0, [pc, #52]	@ (80082e8 <prvInitialiseTaskLists+0x64>)
 80082b2:	f7fe fc9b 	bl	8006bec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80082b6:	480d      	ldr	r0, [pc, #52]	@ (80082ec <prvInitialiseTaskLists+0x68>)
 80082b8:	f7fe fc98 	bl	8006bec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80082bc:	480c      	ldr	r0, [pc, #48]	@ (80082f0 <prvInitialiseTaskLists+0x6c>)
 80082be:	f7fe fc95 	bl	8006bec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80082c2:	480c      	ldr	r0, [pc, #48]	@ (80082f4 <prvInitialiseTaskLists+0x70>)
 80082c4:	f7fe fc92 	bl	8006bec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80082c8:	480b      	ldr	r0, [pc, #44]	@ (80082f8 <prvInitialiseTaskLists+0x74>)
 80082ca:	f7fe fc8f 	bl	8006bec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80082ce:	4b0b      	ldr	r3, [pc, #44]	@ (80082fc <prvInitialiseTaskLists+0x78>)
 80082d0:	4a05      	ldr	r2, [pc, #20]	@ (80082e8 <prvInitialiseTaskLists+0x64>)
 80082d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80082d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008300 <prvInitialiseTaskLists+0x7c>)
 80082d6:	4a05      	ldr	r2, [pc, #20]	@ (80082ec <prvInitialiseTaskLists+0x68>)
 80082d8:	601a      	str	r2, [r3, #0]
}
 80082da:	bf00      	nop
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	2000070c 	.word	0x2000070c
 80082e8:	20000798 	.word	0x20000798
 80082ec:	200007ac 	.word	0x200007ac
 80082f0:	200007c8 	.word	0x200007c8
 80082f4:	200007dc 	.word	0x200007dc
 80082f8:	200007f4 	.word	0x200007f4
 80082fc:	200007c0 	.word	0x200007c0
 8008300:	200007c4 	.word	0x200007c4

08008304 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800830a:	e019      	b.n	8008340 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800830c:	f000 fabc 	bl	8008888 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008310:	4b10      	ldr	r3, [pc, #64]	@ (8008354 <prvCheckTasksWaitingTermination+0x50>)
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3304      	adds	r3, #4
 800831c:	4618      	mov	r0, r3
 800831e:	f7fe fcef 	bl	8006d00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008322:	4b0d      	ldr	r3, [pc, #52]	@ (8008358 <prvCheckTasksWaitingTermination+0x54>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	3b01      	subs	r3, #1
 8008328:	4a0b      	ldr	r2, [pc, #44]	@ (8008358 <prvCheckTasksWaitingTermination+0x54>)
 800832a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800832c:	4b0b      	ldr	r3, [pc, #44]	@ (800835c <prvCheckTasksWaitingTermination+0x58>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	3b01      	subs	r3, #1
 8008332:	4a0a      	ldr	r2, [pc, #40]	@ (800835c <prvCheckTasksWaitingTermination+0x58>)
 8008334:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008336:	f000 fad9 	bl	80088ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 f810 	bl	8008360 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008340:	4b06      	ldr	r3, [pc, #24]	@ (800835c <prvCheckTasksWaitingTermination+0x58>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1e1      	bne.n	800830c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	3708      	adds	r7, #8
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	200007dc 	.word	0x200007dc
 8008358:	20000808 	.word	0x20000808
 800835c:	200007f0 	.word	0x200007f0

08008360 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	334c      	adds	r3, #76	@ 0x4c
 800836c:	4618      	mov	r0, r3
 800836e:	f000 ffcd 	bl	800930c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008378:	2b00      	cmp	r3, #0
 800837a:	d108      	bne.n	800838e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008380:	4618      	mov	r0, r3
 8008382:	f000 fc71 	bl	8008c68 <vPortFree>
				vPortFree( pxTCB );
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 fc6e 	bl	8008c68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800838c:	e019      	b.n	80083c2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008394:	2b01      	cmp	r3, #1
 8008396:	d103      	bne.n	80083a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 fc65 	bl	8008c68 <vPortFree>
	}
 800839e:	e010      	b.n	80083c2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d00b      	beq.n	80083c2 <prvDeleteTCB+0x62>
	__asm volatile
 80083aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ae:	f383 8811 	msr	BASEPRI, r3
 80083b2:	f3bf 8f6f 	isb	sy
 80083b6:	f3bf 8f4f 	dsb	sy
 80083ba:	60fb      	str	r3, [r7, #12]
}
 80083bc:	bf00      	nop
 80083be:	bf00      	nop
 80083c0:	e7fd      	b.n	80083be <prvDeleteTCB+0x5e>
	}
 80083c2:	bf00      	nop
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
	...

080083cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083d2:	4b0c      	ldr	r3, [pc, #48]	@ (8008404 <prvResetNextTaskUnblockTime+0x38>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d104      	bne.n	80083e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80083dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008408 <prvResetNextTaskUnblockTime+0x3c>)
 80083de:	f04f 32ff 	mov.w	r2, #4294967295
 80083e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80083e4:	e008      	b.n	80083f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083e6:	4b07      	ldr	r3, [pc, #28]	@ (8008404 <prvResetNextTaskUnblockTime+0x38>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	4a04      	ldr	r2, [pc, #16]	@ (8008408 <prvResetNextTaskUnblockTime+0x3c>)
 80083f6:	6013      	str	r3, [r2, #0]
}
 80083f8:	bf00      	nop
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr
 8008404:	200007c0 	.word	0x200007c0
 8008408:	20000828 	.word	0x20000828

0800840c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800840c:	b480      	push	{r7}
 800840e:	b083      	sub	sp, #12
 8008410:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008412:	4b0b      	ldr	r3, [pc, #44]	@ (8008440 <xTaskGetSchedulerState+0x34>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d102      	bne.n	8008420 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800841a:	2301      	movs	r3, #1
 800841c:	607b      	str	r3, [r7, #4]
 800841e:	e008      	b.n	8008432 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008420:	4b08      	ldr	r3, [pc, #32]	@ (8008444 <xTaskGetSchedulerState+0x38>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d102      	bne.n	800842e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008428:	2302      	movs	r3, #2
 800842a:	607b      	str	r3, [r7, #4]
 800842c:	e001      	b.n	8008432 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800842e:	2300      	movs	r3, #0
 8008430:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008432:	687b      	ldr	r3, [r7, #4]
	}
 8008434:	4618      	mov	r0, r3
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	20000814 	.word	0x20000814
 8008444:	20000830 	.word	0x20000830

08008448 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008448:	b580      	push	{r7, lr}
 800844a:	b086      	sub	sp, #24
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008454:	2300      	movs	r3, #0
 8008456:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d070      	beq.n	8008540 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800845e:	4b3b      	ldr	r3, [pc, #236]	@ (800854c <xTaskPriorityDisinherit+0x104>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	693a      	ldr	r2, [r7, #16]
 8008464:	429a      	cmp	r2, r3
 8008466:	d00b      	beq.n	8008480 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846c:	f383 8811 	msr	BASEPRI, r3
 8008470:	f3bf 8f6f 	isb	sy
 8008474:	f3bf 8f4f 	dsb	sy
 8008478:	60fb      	str	r3, [r7, #12]
}
 800847a:	bf00      	nop
 800847c:	bf00      	nop
 800847e:	e7fd      	b.n	800847c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008484:	2b00      	cmp	r3, #0
 8008486:	d10b      	bne.n	80084a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	60bb      	str	r3, [r7, #8]
}
 800849a:	bf00      	nop
 800849c:	bf00      	nop
 800849e:	e7fd      	b.n	800849c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084a4:	1e5a      	subs	r2, r3, #1
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d044      	beq.n	8008540 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d140      	bne.n	8008540 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	3304      	adds	r3, #4
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7fe fc1c 	bl	8006d00 <uxListRemove>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d115      	bne.n	80084fa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d2:	491f      	ldr	r1, [pc, #124]	@ (8008550 <xTaskPriorityDisinherit+0x108>)
 80084d4:	4613      	mov	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	4413      	add	r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	440b      	add	r3, r1
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d10a      	bne.n	80084fa <xTaskPriorityDisinherit+0xb2>
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e8:	2201      	movs	r2, #1
 80084ea:	fa02 f303 	lsl.w	r3, r2, r3
 80084ee:	43da      	mvns	r2, r3
 80084f0:	4b18      	ldr	r3, [pc, #96]	@ (8008554 <xTaskPriorityDisinherit+0x10c>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4013      	ands	r3, r2
 80084f6:	4a17      	ldr	r2, [pc, #92]	@ (8008554 <xTaskPriorityDisinherit+0x10c>)
 80084f8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008506:	f1c3 0207 	rsb	r2, r3, #7
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008512:	2201      	movs	r2, #1
 8008514:	409a      	lsls	r2, r3
 8008516:	4b0f      	ldr	r3, [pc, #60]	@ (8008554 <xTaskPriorityDisinherit+0x10c>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4313      	orrs	r3, r2
 800851c:	4a0d      	ldr	r2, [pc, #52]	@ (8008554 <xTaskPriorityDisinherit+0x10c>)
 800851e:	6013      	str	r3, [r2, #0]
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008524:	4613      	mov	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	4413      	add	r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	4a08      	ldr	r2, [pc, #32]	@ (8008550 <xTaskPriorityDisinherit+0x108>)
 800852e:	441a      	add	r2, r3
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	3304      	adds	r3, #4
 8008534:	4619      	mov	r1, r3
 8008536:	4610      	mov	r0, r2
 8008538:	f7fe fb85 	bl	8006c46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800853c:	2301      	movs	r3, #1
 800853e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008540:	697b      	ldr	r3, [r7, #20]
	}
 8008542:	4618      	mov	r0, r3
 8008544:	3718      	adds	r7, #24
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
 800854a:	bf00      	nop
 800854c:	20000708 	.word	0x20000708
 8008550:	2000070c 	.word	0x2000070c
 8008554:	20000810 	.word	0x20000810

08008558 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008562:	4b29      	ldr	r3, [pc, #164]	@ (8008608 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008568:	4b28      	ldr	r3, [pc, #160]	@ (800860c <prvAddCurrentTaskToDelayedList+0xb4>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	3304      	adds	r3, #4
 800856e:	4618      	mov	r0, r3
 8008570:	f7fe fbc6 	bl	8006d00 <uxListRemove>
 8008574:	4603      	mov	r3, r0
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10b      	bne.n	8008592 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800857a:	4b24      	ldr	r3, [pc, #144]	@ (800860c <prvAddCurrentTaskToDelayedList+0xb4>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008580:	2201      	movs	r2, #1
 8008582:	fa02 f303 	lsl.w	r3, r2, r3
 8008586:	43da      	mvns	r2, r3
 8008588:	4b21      	ldr	r3, [pc, #132]	@ (8008610 <prvAddCurrentTaskToDelayedList+0xb8>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4013      	ands	r3, r2
 800858e:	4a20      	ldr	r2, [pc, #128]	@ (8008610 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008590:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008598:	d10a      	bne.n	80085b0 <prvAddCurrentTaskToDelayedList+0x58>
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d007      	beq.n	80085b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085a0:	4b1a      	ldr	r3, [pc, #104]	@ (800860c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	3304      	adds	r3, #4
 80085a6:	4619      	mov	r1, r3
 80085a8:	481a      	ldr	r0, [pc, #104]	@ (8008614 <prvAddCurrentTaskToDelayedList+0xbc>)
 80085aa:	f7fe fb4c 	bl	8006c46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80085ae:	e026      	b.n	80085fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4413      	add	r3, r2
 80085b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085b8:	4b14      	ldr	r3, [pc, #80]	@ (800860c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80085c0:	68ba      	ldr	r2, [r7, #8]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d209      	bcs.n	80085dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085c8:	4b13      	ldr	r3, [pc, #76]	@ (8008618 <prvAddCurrentTaskToDelayedList+0xc0>)
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	4b0f      	ldr	r3, [pc, #60]	@ (800860c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	3304      	adds	r3, #4
 80085d2:	4619      	mov	r1, r3
 80085d4:	4610      	mov	r0, r2
 80085d6:	f7fe fb5a 	bl	8006c8e <vListInsert>
}
 80085da:	e010      	b.n	80085fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085dc:	4b0f      	ldr	r3, [pc, #60]	@ (800861c <prvAddCurrentTaskToDelayedList+0xc4>)
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	4b0a      	ldr	r3, [pc, #40]	@ (800860c <prvAddCurrentTaskToDelayedList+0xb4>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	3304      	adds	r3, #4
 80085e6:	4619      	mov	r1, r3
 80085e8:	4610      	mov	r0, r2
 80085ea:	f7fe fb50 	bl	8006c8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80085ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008620 <prvAddCurrentTaskToDelayedList+0xc8>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d202      	bcs.n	80085fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80085f8:	4a09      	ldr	r2, [pc, #36]	@ (8008620 <prvAddCurrentTaskToDelayedList+0xc8>)
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	6013      	str	r3, [r2, #0]
}
 80085fe:	bf00      	nop
 8008600:	3710      	adds	r7, #16
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	2000080c 	.word	0x2000080c
 800860c:	20000708 	.word	0x20000708
 8008610:	20000810 	.word	0x20000810
 8008614:	200007f4 	.word	0x200007f4
 8008618:	200007c4 	.word	0x200007c4
 800861c:	200007c0 	.word	0x200007c0
 8008620:	20000828 	.word	0x20000828

08008624 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008624:	b480      	push	{r7}
 8008626:	b085      	sub	sp, #20
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	3b04      	subs	r3, #4
 8008634:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800863c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	3b04      	subs	r3, #4
 8008642:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	f023 0201 	bic.w	r2, r3, #1
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	3b04      	subs	r3, #4
 8008652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008654:	4a0c      	ldr	r2, [pc, #48]	@ (8008688 <pxPortInitialiseStack+0x64>)
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	3b14      	subs	r3, #20
 800865e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	3b04      	subs	r3, #4
 800866a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f06f 0202 	mvn.w	r2, #2
 8008672:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3b20      	subs	r3, #32
 8008678:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800867a:	68fb      	ldr	r3, [r7, #12]
}
 800867c:	4618      	mov	r0, r3
 800867e:	3714      	adds	r7, #20
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr
 8008688:	0800868d 	.word	0x0800868d

0800868c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008692:	2300      	movs	r3, #0
 8008694:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008696:	4b13      	ldr	r3, [pc, #76]	@ (80086e4 <prvTaskExitError+0x58>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800869e:	d00b      	beq.n	80086b8 <prvTaskExitError+0x2c>
	__asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	60fb      	str	r3, [r7, #12]
}
 80086b2:	bf00      	nop
 80086b4:	bf00      	nop
 80086b6:	e7fd      	b.n	80086b4 <prvTaskExitError+0x28>
	__asm volatile
 80086b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086bc:	f383 8811 	msr	BASEPRI, r3
 80086c0:	f3bf 8f6f 	isb	sy
 80086c4:	f3bf 8f4f 	dsb	sy
 80086c8:	60bb      	str	r3, [r7, #8]
}
 80086ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80086cc:	bf00      	nop
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d0fc      	beq.n	80086ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80086d4:	bf00      	nop
 80086d6:	bf00      	nop
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	2000000c 	.word	0x2000000c
	...

080086f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80086f0:	4b07      	ldr	r3, [pc, #28]	@ (8008710 <pxCurrentTCBConst2>)
 80086f2:	6819      	ldr	r1, [r3, #0]
 80086f4:	6808      	ldr	r0, [r1, #0]
 80086f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086fa:	f380 8809 	msr	PSP, r0
 80086fe:	f3bf 8f6f 	isb	sy
 8008702:	f04f 0000 	mov.w	r0, #0
 8008706:	f380 8811 	msr	BASEPRI, r0
 800870a:	4770      	bx	lr
 800870c:	f3af 8000 	nop.w

08008710 <pxCurrentTCBConst2>:
 8008710:	20000708 	.word	0x20000708
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008714:	bf00      	nop
 8008716:	bf00      	nop

08008718 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008718:	4808      	ldr	r0, [pc, #32]	@ (800873c <prvPortStartFirstTask+0x24>)
 800871a:	6800      	ldr	r0, [r0, #0]
 800871c:	6800      	ldr	r0, [r0, #0]
 800871e:	f380 8808 	msr	MSP, r0
 8008722:	f04f 0000 	mov.w	r0, #0
 8008726:	f380 8814 	msr	CONTROL, r0
 800872a:	b662      	cpsie	i
 800872c:	b661      	cpsie	f
 800872e:	f3bf 8f4f 	dsb	sy
 8008732:	f3bf 8f6f 	isb	sy
 8008736:	df00      	svc	0
 8008738:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800873a:	bf00      	nop
 800873c:	e000ed08 	.word	0xe000ed08

08008740 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b086      	sub	sp, #24
 8008744:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008746:	4b47      	ldr	r3, [pc, #284]	@ (8008864 <xPortStartScheduler+0x124>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a47      	ldr	r2, [pc, #284]	@ (8008868 <xPortStartScheduler+0x128>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d10b      	bne.n	8008768 <xPortStartScheduler+0x28>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	60fb      	str	r3, [r7, #12]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008768:	4b3e      	ldr	r3, [pc, #248]	@ (8008864 <xPortStartScheduler+0x124>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a3f      	ldr	r2, [pc, #252]	@ (800886c <xPortStartScheduler+0x12c>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d10b      	bne.n	800878a <xPortStartScheduler+0x4a>
	__asm volatile
 8008772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	613b      	str	r3, [r7, #16]
}
 8008784:	bf00      	nop
 8008786:	bf00      	nop
 8008788:	e7fd      	b.n	8008786 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800878a:	4b39      	ldr	r3, [pc, #228]	@ (8008870 <xPortStartScheduler+0x130>)
 800878c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	b2db      	uxtb	r3, r3
 8008794:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	22ff      	movs	r2, #255	@ 0xff
 800879a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80087a4:	78fb      	ldrb	r3, [r7, #3]
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80087ac:	b2da      	uxtb	r2, r3
 80087ae:	4b31      	ldr	r3, [pc, #196]	@ (8008874 <xPortStartScheduler+0x134>)
 80087b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80087b2:	4b31      	ldr	r3, [pc, #196]	@ (8008878 <xPortStartScheduler+0x138>)
 80087b4:	2207      	movs	r2, #7
 80087b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087b8:	e009      	b.n	80087ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80087ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008878 <xPortStartScheduler+0x138>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3b01      	subs	r3, #1
 80087c0:	4a2d      	ldr	r2, [pc, #180]	@ (8008878 <xPortStartScheduler+0x138>)
 80087c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80087c4:	78fb      	ldrb	r3, [r7, #3]
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	005b      	lsls	r3, r3, #1
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087ce:	78fb      	ldrb	r3, [r7, #3]
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087d6:	2b80      	cmp	r3, #128	@ 0x80
 80087d8:	d0ef      	beq.n	80087ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80087da:	4b27      	ldr	r3, [pc, #156]	@ (8008878 <xPortStartScheduler+0x138>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f1c3 0307 	rsb	r3, r3, #7
 80087e2:	2b04      	cmp	r3, #4
 80087e4:	d00b      	beq.n	80087fe <xPortStartScheduler+0xbe>
	__asm volatile
 80087e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ea:	f383 8811 	msr	BASEPRI, r3
 80087ee:	f3bf 8f6f 	isb	sy
 80087f2:	f3bf 8f4f 	dsb	sy
 80087f6:	60bb      	str	r3, [r7, #8]
}
 80087f8:	bf00      	nop
 80087fa:	bf00      	nop
 80087fc:	e7fd      	b.n	80087fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80087fe:	4b1e      	ldr	r3, [pc, #120]	@ (8008878 <xPortStartScheduler+0x138>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	021b      	lsls	r3, r3, #8
 8008804:	4a1c      	ldr	r2, [pc, #112]	@ (8008878 <xPortStartScheduler+0x138>)
 8008806:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008808:	4b1b      	ldr	r3, [pc, #108]	@ (8008878 <xPortStartScheduler+0x138>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008810:	4a19      	ldr	r2, [pc, #100]	@ (8008878 <xPortStartScheduler+0x138>)
 8008812:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	b2da      	uxtb	r2, r3
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800881c:	4b17      	ldr	r3, [pc, #92]	@ (800887c <xPortStartScheduler+0x13c>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	4a16      	ldr	r2, [pc, #88]	@ (800887c <xPortStartScheduler+0x13c>)
 8008822:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008826:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008828:	4b14      	ldr	r3, [pc, #80]	@ (800887c <xPortStartScheduler+0x13c>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a13      	ldr	r2, [pc, #76]	@ (800887c <xPortStartScheduler+0x13c>)
 800882e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008832:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008834:	f000 f8da 	bl	80089ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008838:	4b11      	ldr	r3, [pc, #68]	@ (8008880 <xPortStartScheduler+0x140>)
 800883a:	2200      	movs	r2, #0
 800883c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800883e:	f000 f8f9 	bl	8008a34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008842:	4b10      	ldr	r3, [pc, #64]	@ (8008884 <xPortStartScheduler+0x144>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a0f      	ldr	r2, [pc, #60]	@ (8008884 <xPortStartScheduler+0x144>)
 8008848:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800884c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800884e:	f7ff ff63 	bl	8008718 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008852:	f7ff fb8b 	bl	8007f6c <vTaskSwitchContext>
	prvTaskExitError();
 8008856:	f7ff ff19 	bl	800868c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3718      	adds	r7, #24
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}
 8008864:	e000ed00 	.word	0xe000ed00
 8008868:	410fc271 	.word	0x410fc271
 800886c:	410fc270 	.word	0x410fc270
 8008870:	e000e400 	.word	0xe000e400
 8008874:	20000834 	.word	0x20000834
 8008878:	20000838 	.word	0x20000838
 800887c:	e000ed20 	.word	0xe000ed20
 8008880:	2000000c 	.word	0x2000000c
 8008884:	e000ef34 	.word	0xe000ef34

08008888 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
	__asm volatile
 800888e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008892:	f383 8811 	msr	BASEPRI, r3
 8008896:	f3bf 8f6f 	isb	sy
 800889a:	f3bf 8f4f 	dsb	sy
 800889e:	607b      	str	r3, [r7, #4]
}
 80088a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088a2:	4b10      	ldr	r3, [pc, #64]	@ (80088e4 <vPortEnterCritical+0x5c>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3301      	adds	r3, #1
 80088a8:	4a0e      	ldr	r2, [pc, #56]	@ (80088e4 <vPortEnterCritical+0x5c>)
 80088aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80088ac:	4b0d      	ldr	r3, [pc, #52]	@ (80088e4 <vPortEnterCritical+0x5c>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d110      	bne.n	80088d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088b4:	4b0c      	ldr	r3, [pc, #48]	@ (80088e8 <vPortEnterCritical+0x60>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00b      	beq.n	80088d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80088be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c2:	f383 8811 	msr	BASEPRI, r3
 80088c6:	f3bf 8f6f 	isb	sy
 80088ca:	f3bf 8f4f 	dsb	sy
 80088ce:	603b      	str	r3, [r7, #0]
}
 80088d0:	bf00      	nop
 80088d2:	bf00      	nop
 80088d4:	e7fd      	b.n	80088d2 <vPortEnterCritical+0x4a>
	}
}
 80088d6:	bf00      	nop
 80088d8:	370c      	adds	r7, #12
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop
 80088e4:	2000000c 	.word	0x2000000c
 80088e8:	e000ed04 	.word	0xe000ed04

080088ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80088f2:	4b12      	ldr	r3, [pc, #72]	@ (800893c <vPortExitCritical+0x50>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d10b      	bne.n	8008912 <vPortExitCritical+0x26>
	__asm volatile
 80088fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088fe:	f383 8811 	msr	BASEPRI, r3
 8008902:	f3bf 8f6f 	isb	sy
 8008906:	f3bf 8f4f 	dsb	sy
 800890a:	607b      	str	r3, [r7, #4]
}
 800890c:	bf00      	nop
 800890e:	bf00      	nop
 8008910:	e7fd      	b.n	800890e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008912:	4b0a      	ldr	r3, [pc, #40]	@ (800893c <vPortExitCritical+0x50>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	3b01      	subs	r3, #1
 8008918:	4a08      	ldr	r2, [pc, #32]	@ (800893c <vPortExitCritical+0x50>)
 800891a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800891c:	4b07      	ldr	r3, [pc, #28]	@ (800893c <vPortExitCritical+0x50>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d105      	bne.n	8008930 <vPortExitCritical+0x44>
 8008924:	2300      	movs	r3, #0
 8008926:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	f383 8811 	msr	BASEPRI, r3
}
 800892e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008930:	bf00      	nop
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr
 800893c:	2000000c 	.word	0x2000000c

08008940 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008940:	f3ef 8009 	mrs	r0, PSP
 8008944:	f3bf 8f6f 	isb	sy
 8008948:	4b15      	ldr	r3, [pc, #84]	@ (80089a0 <pxCurrentTCBConst>)
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	f01e 0f10 	tst.w	lr, #16
 8008950:	bf08      	it	eq
 8008952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895a:	6010      	str	r0, [r2, #0]
 800895c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008960:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008964:	f380 8811 	msr	BASEPRI, r0
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	f3bf 8f6f 	isb	sy
 8008970:	f7ff fafc 	bl	8007f6c <vTaskSwitchContext>
 8008974:	f04f 0000 	mov.w	r0, #0
 8008978:	f380 8811 	msr	BASEPRI, r0
 800897c:	bc09      	pop	{r0, r3}
 800897e:	6819      	ldr	r1, [r3, #0]
 8008980:	6808      	ldr	r0, [r1, #0]
 8008982:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008986:	f01e 0f10 	tst.w	lr, #16
 800898a:	bf08      	it	eq
 800898c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008990:	f380 8809 	msr	PSP, r0
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	f3af 8000 	nop.w

080089a0 <pxCurrentTCBConst>:
 80089a0:	20000708 	.word	0x20000708
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80089a4:	bf00      	nop
 80089a6:	bf00      	nop

080089a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b082      	sub	sp, #8
 80089ac:	af00      	add	r7, sp, #0
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	607b      	str	r3, [r7, #4]
}
 80089c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80089c2:	f7ff fa19 	bl	8007df8 <xTaskIncrementTick>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d003      	beq.n	80089d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80089cc:	4b06      	ldr	r3, [pc, #24]	@ (80089e8 <SysTick_Handler+0x40>)
 80089ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	2300      	movs	r3, #0
 80089d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	f383 8811 	msr	BASEPRI, r3
}
 80089de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80089e0:	bf00      	nop
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	e000ed04 	.word	0xe000ed04

080089ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80089ec:	b480      	push	{r7}
 80089ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80089f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008a20 <vPortSetupTimerInterrupt+0x34>)
 80089f2:	2200      	movs	r2, #0
 80089f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80089f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008a24 <vPortSetupTimerInterrupt+0x38>)
 80089f8:	2200      	movs	r2, #0
 80089fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80089fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008a28 <vPortSetupTimerInterrupt+0x3c>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a0a      	ldr	r2, [pc, #40]	@ (8008a2c <vPortSetupTimerInterrupt+0x40>)
 8008a02:	fba2 2303 	umull	r2, r3, r2, r3
 8008a06:	099b      	lsrs	r3, r3, #6
 8008a08:	4a09      	ldr	r2, [pc, #36]	@ (8008a30 <vPortSetupTimerInterrupt+0x44>)
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a0e:	4b04      	ldr	r3, [pc, #16]	@ (8008a20 <vPortSetupTimerInterrupt+0x34>)
 8008a10:	2207      	movs	r2, #7
 8008a12:	601a      	str	r2, [r3, #0]
}
 8008a14:	bf00      	nop
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	e000e010 	.word	0xe000e010
 8008a24:	e000e018 	.word	0xe000e018
 8008a28:	20000000 	.word	0x20000000
 8008a2c:	10624dd3 	.word	0x10624dd3
 8008a30:	e000e014 	.word	0xe000e014

08008a34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008a44 <vPortEnableVFP+0x10>
 8008a38:	6801      	ldr	r1, [r0, #0]
 8008a3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008a3e:	6001      	str	r1, [r0, #0]
 8008a40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a42:	bf00      	nop
 8008a44:	e000ed88 	.word	0xe000ed88

08008a48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008a4e:	f3ef 8305 	mrs	r3, IPSR
 8008a52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2b0f      	cmp	r3, #15
 8008a58:	d915      	bls.n	8008a86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008a5a:	4a18      	ldr	r2, [pc, #96]	@ (8008abc <vPortValidateInterruptPriority+0x74>)
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	4413      	add	r3, r2
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008a64:	4b16      	ldr	r3, [pc, #88]	@ (8008ac0 <vPortValidateInterruptPriority+0x78>)
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	7afa      	ldrb	r2, [r7, #11]
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d20b      	bcs.n	8008a86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a72:	f383 8811 	msr	BASEPRI, r3
 8008a76:	f3bf 8f6f 	isb	sy
 8008a7a:	f3bf 8f4f 	dsb	sy
 8008a7e:	607b      	str	r3, [r7, #4]
}
 8008a80:	bf00      	nop
 8008a82:	bf00      	nop
 8008a84:	e7fd      	b.n	8008a82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008a86:	4b0f      	ldr	r3, [pc, #60]	@ (8008ac4 <vPortValidateInterruptPriority+0x7c>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac8 <vPortValidateInterruptPriority+0x80>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d90b      	bls.n	8008aae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9a:	f383 8811 	msr	BASEPRI, r3
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	603b      	str	r3, [r7, #0]
}
 8008aa8:	bf00      	nop
 8008aaa:	bf00      	nop
 8008aac:	e7fd      	b.n	8008aaa <vPortValidateInterruptPriority+0x62>
	}
 8008aae:	bf00      	nop
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr
 8008aba:	bf00      	nop
 8008abc:	e000e3f0 	.word	0xe000e3f0
 8008ac0:	20000834 	.word	0x20000834
 8008ac4:	e000ed0c 	.word	0xe000ed0c
 8008ac8:	20000838 	.word	0x20000838

08008acc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b08a      	sub	sp, #40	@ 0x28
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ad8:	f7ff f8e2 	bl	8007ca0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008adc:	4b5c      	ldr	r3, [pc, #368]	@ (8008c50 <pvPortMalloc+0x184>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d101      	bne.n	8008ae8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ae4:	f000 f924 	bl	8008d30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ae8:	4b5a      	ldr	r3, [pc, #360]	@ (8008c54 <pvPortMalloc+0x188>)
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	4013      	ands	r3, r2
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f040 8095 	bne.w	8008c20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d01e      	beq.n	8008b3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008afc:	2208      	movs	r2, #8
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4413      	add	r3, r2
 8008b02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f003 0307 	and.w	r3, r3, #7
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d015      	beq.n	8008b3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f023 0307 	bic.w	r3, r3, #7
 8008b14:	3308      	adds	r3, #8
 8008b16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f003 0307 	and.w	r3, r3, #7
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00b      	beq.n	8008b3a <pvPortMalloc+0x6e>
	__asm volatile
 8008b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b26:	f383 8811 	msr	BASEPRI, r3
 8008b2a:	f3bf 8f6f 	isb	sy
 8008b2e:	f3bf 8f4f 	dsb	sy
 8008b32:	617b      	str	r3, [r7, #20]
}
 8008b34:	bf00      	nop
 8008b36:	bf00      	nop
 8008b38:	e7fd      	b.n	8008b36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d06f      	beq.n	8008c20 <pvPortMalloc+0x154>
 8008b40:	4b45      	ldr	r3, [pc, #276]	@ (8008c58 <pvPortMalloc+0x18c>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d86a      	bhi.n	8008c20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b4a:	4b44      	ldr	r3, [pc, #272]	@ (8008c5c <pvPortMalloc+0x190>)
 8008b4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b4e:	4b43      	ldr	r3, [pc, #268]	@ (8008c5c <pvPortMalloc+0x190>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b54:	e004      	b.n	8008b60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d903      	bls.n	8008b72 <pvPortMalloc+0xa6>
 8008b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1f1      	bne.n	8008b56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008b72:	4b37      	ldr	r3, [pc, #220]	@ (8008c50 <pvPortMalloc+0x184>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d051      	beq.n	8008c20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008b7c:	6a3b      	ldr	r3, [r7, #32]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2208      	movs	r2, #8
 8008b82:	4413      	add	r3, r2
 8008b84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	6a3b      	ldr	r3, [r7, #32]
 8008b8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b90:	685a      	ldr	r2, [r3, #4]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	1ad2      	subs	r2, r2, r3
 8008b96:	2308      	movs	r3, #8
 8008b98:	005b      	lsls	r3, r3, #1
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d920      	bls.n	8008be0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	4413      	add	r3, r2
 8008ba4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ba6:	69bb      	ldr	r3, [r7, #24]
 8008ba8:	f003 0307 	and.w	r3, r3, #7
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00b      	beq.n	8008bc8 <pvPortMalloc+0xfc>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	613b      	str	r3, [r7, #16]
}
 8008bc2:	bf00      	nop
 8008bc4:	bf00      	nop
 8008bc6:	e7fd      	b.n	8008bc4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bca:	685a      	ldr	r2, [r3, #4]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	1ad2      	subs	r2, r2, r3
 8008bd0:	69bb      	ldr	r3, [r7, #24]
 8008bd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008bda:	69b8      	ldr	r0, [r7, #24]
 8008bdc:	f000 f90a 	bl	8008df4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008be0:	4b1d      	ldr	r3, [pc, #116]	@ (8008c58 <pvPortMalloc+0x18c>)
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	1ad3      	subs	r3, r2, r3
 8008bea:	4a1b      	ldr	r2, [pc, #108]	@ (8008c58 <pvPortMalloc+0x18c>)
 8008bec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008bee:	4b1a      	ldr	r3, [pc, #104]	@ (8008c58 <pvPortMalloc+0x18c>)
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8008c60 <pvPortMalloc+0x194>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d203      	bcs.n	8008c02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008bfa:	4b17      	ldr	r3, [pc, #92]	@ (8008c58 <pvPortMalloc+0x18c>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a18      	ldr	r2, [pc, #96]	@ (8008c60 <pvPortMalloc+0x194>)
 8008c00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c04:	685a      	ldr	r2, [r3, #4]
 8008c06:	4b13      	ldr	r3, [pc, #76]	@ (8008c54 <pvPortMalloc+0x188>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	431a      	orrs	r2, r3
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c12:	2200      	movs	r2, #0
 8008c14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008c16:	4b13      	ldr	r3, [pc, #76]	@ (8008c64 <pvPortMalloc+0x198>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	4a11      	ldr	r2, [pc, #68]	@ (8008c64 <pvPortMalloc+0x198>)
 8008c1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008c20:	f7ff f84c 	bl	8007cbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00b      	beq.n	8008c46 <pvPortMalloc+0x17a>
	__asm volatile
 8008c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c32:	f383 8811 	msr	BASEPRI, r3
 8008c36:	f3bf 8f6f 	isb	sy
 8008c3a:	f3bf 8f4f 	dsb	sy
 8008c3e:	60fb      	str	r3, [r7, #12]
}
 8008c40:	bf00      	nop
 8008c42:	bf00      	nop
 8008c44:	e7fd      	b.n	8008c42 <pvPortMalloc+0x176>
	return pvReturn;
 8008c46:	69fb      	ldr	r3, [r7, #28]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3728      	adds	r7, #40	@ 0x28
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	20004444 	.word	0x20004444
 8008c54:	20004458 	.word	0x20004458
 8008c58:	20004448 	.word	0x20004448
 8008c5c:	2000443c 	.word	0x2000443c
 8008c60:	2000444c 	.word	0x2000444c
 8008c64:	20004450 	.word	0x20004450

08008c68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b086      	sub	sp, #24
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d04f      	beq.n	8008d1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008c7a:	2308      	movs	r3, #8
 8008c7c:	425b      	negs	r3, r3
 8008c7e:	697a      	ldr	r2, [r7, #20]
 8008c80:	4413      	add	r3, r2
 8008c82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	685a      	ldr	r2, [r3, #4]
 8008c8c:	4b25      	ldr	r3, [pc, #148]	@ (8008d24 <vPortFree+0xbc>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4013      	ands	r3, r2
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d10b      	bne.n	8008cae <vPortFree+0x46>
	__asm volatile
 8008c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c9a:	f383 8811 	msr	BASEPRI, r3
 8008c9e:	f3bf 8f6f 	isb	sy
 8008ca2:	f3bf 8f4f 	dsb	sy
 8008ca6:	60fb      	str	r3, [r7, #12]
}
 8008ca8:	bf00      	nop
 8008caa:	bf00      	nop
 8008cac:	e7fd      	b.n	8008caa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d00b      	beq.n	8008cce <vPortFree+0x66>
	__asm volatile
 8008cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cba:	f383 8811 	msr	BASEPRI, r3
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	f3bf 8f4f 	dsb	sy
 8008cc6:	60bb      	str	r3, [r7, #8]
}
 8008cc8:	bf00      	nop
 8008cca:	bf00      	nop
 8008ccc:	e7fd      	b.n	8008cca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	685a      	ldr	r2, [r3, #4]
 8008cd2:	4b14      	ldr	r3, [pc, #80]	@ (8008d24 <vPortFree+0xbc>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d01e      	beq.n	8008d1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d11a      	bne.n	8008d1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	685a      	ldr	r2, [r3, #4]
 8008ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8008d24 <vPortFree+0xbc>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	43db      	mvns	r3, r3
 8008cee:	401a      	ands	r2, r3
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008cf4:	f7fe ffd4 	bl	8007ca0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	685a      	ldr	r2, [r3, #4]
 8008cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8008d28 <vPortFree+0xc0>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4413      	add	r3, r2
 8008d02:	4a09      	ldr	r2, [pc, #36]	@ (8008d28 <vPortFree+0xc0>)
 8008d04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d06:	6938      	ldr	r0, [r7, #16]
 8008d08:	f000 f874 	bl	8008df4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008d0c:	4b07      	ldr	r3, [pc, #28]	@ (8008d2c <vPortFree+0xc4>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3301      	adds	r3, #1
 8008d12:	4a06      	ldr	r2, [pc, #24]	@ (8008d2c <vPortFree+0xc4>)
 8008d14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008d16:	f7fe ffd1 	bl	8007cbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d1a:	bf00      	nop
 8008d1c:	3718      	adds	r7, #24
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
 8008d22:	bf00      	nop
 8008d24:	20004458 	.word	0x20004458
 8008d28:	20004448 	.word	0x20004448
 8008d2c:	20004454 	.word	0x20004454

08008d30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d30:	b480      	push	{r7}
 8008d32:	b085      	sub	sp, #20
 8008d34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008d3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d3c:	4b27      	ldr	r3, [pc, #156]	@ (8008ddc <prvHeapInit+0xac>)
 8008d3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f003 0307 	and.w	r3, r3, #7
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00c      	beq.n	8008d64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	3307      	adds	r3, #7
 8008d4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f023 0307 	bic.w	r3, r3, #7
 8008d56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008ddc <prvHeapInit+0xac>)
 8008d60:	4413      	add	r3, r2
 8008d62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d68:	4a1d      	ldr	r2, [pc, #116]	@ (8008de0 <prvHeapInit+0xb0>)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8008de0 <prvHeapInit+0xb0>)
 8008d70:	2200      	movs	r2, #0
 8008d72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	68ba      	ldr	r2, [r7, #8]
 8008d78:	4413      	add	r3, r2
 8008d7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d7c:	2208      	movs	r2, #8
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	1a9b      	subs	r3, r3, r2
 8008d82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f023 0307 	bic.w	r3, r3, #7
 8008d8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4a15      	ldr	r2, [pc, #84]	@ (8008de4 <prvHeapInit+0xb4>)
 8008d90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d92:	4b14      	ldr	r3, [pc, #80]	@ (8008de4 <prvHeapInit+0xb4>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2200      	movs	r2, #0
 8008d98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d9a:	4b12      	ldr	r3, [pc, #72]	@ (8008de4 <prvHeapInit+0xb4>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	1ad2      	subs	r2, r2, r3
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008db0:	4b0c      	ldr	r3, [pc, #48]	@ (8008de4 <prvHeapInit+0xb4>)
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8008de8 <prvHeapInit+0xb8>)
 8008dbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	4a09      	ldr	r2, [pc, #36]	@ (8008dec <prvHeapInit+0xbc>)
 8008dc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008dc8:	4b09      	ldr	r3, [pc, #36]	@ (8008df0 <prvHeapInit+0xc0>)
 8008dca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008dce:	601a      	str	r2, [r3, #0]
}
 8008dd0:	bf00      	nop
 8008dd2:	3714      	adds	r7, #20
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr
 8008ddc:	2000083c 	.word	0x2000083c
 8008de0:	2000443c 	.word	0x2000443c
 8008de4:	20004444 	.word	0x20004444
 8008de8:	2000444c 	.word	0x2000444c
 8008dec:	20004448 	.word	0x20004448
 8008df0:	20004458 	.word	0x20004458

08008df4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008df4:	b480      	push	{r7}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008dfc:	4b28      	ldr	r3, [pc, #160]	@ (8008ea0 <prvInsertBlockIntoFreeList+0xac>)
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e002      	b.n	8008e08 <prvInsertBlockIntoFreeList+0x14>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	60fb      	str	r3, [r7, #12]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d8f7      	bhi.n	8008e02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	68ba      	ldr	r2, [r7, #8]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d108      	bne.n	8008e36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	685a      	ldr	r2, [r3, #4]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	441a      	add	r2, r3
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	68ba      	ldr	r2, [r7, #8]
 8008e40:	441a      	add	r2, r3
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d118      	bne.n	8008e7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	4b15      	ldr	r3, [pc, #84]	@ (8008ea4 <prvInsertBlockIntoFreeList+0xb0>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d00d      	beq.n	8008e72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685a      	ldr	r2, [r3, #4]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	441a      	add	r2, r3
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	601a      	str	r2, [r3, #0]
 8008e70:	e008      	b.n	8008e84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e72:	4b0c      	ldr	r3, [pc, #48]	@ (8008ea4 <prvInsertBlockIntoFreeList+0xb0>)
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	601a      	str	r2, [r3, #0]
 8008e7a:	e003      	b.n	8008e84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d002      	beq.n	8008e92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e92:	bf00      	nop
 8008e94:	3714      	adds	r7, #20
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr
 8008e9e:	bf00      	nop
 8008ea0:	2000443c 	.word	0x2000443c
 8008ea4:	20004444 	.word	0x20004444

08008ea8 <std>:
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	b510      	push	{r4, lr}
 8008eac:	4604      	mov	r4, r0
 8008eae:	e9c0 3300 	strd	r3, r3, [r0]
 8008eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008eb6:	6083      	str	r3, [r0, #8]
 8008eb8:	8181      	strh	r1, [r0, #12]
 8008eba:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ebc:	81c2      	strh	r2, [r0, #14]
 8008ebe:	6183      	str	r3, [r0, #24]
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	2208      	movs	r2, #8
 8008ec4:	305c      	adds	r0, #92	@ 0x5c
 8008ec6:	f000 fa09 	bl	80092dc <memset>
 8008eca:	4b0d      	ldr	r3, [pc, #52]	@ (8008f00 <std+0x58>)
 8008ecc:	6263      	str	r3, [r4, #36]	@ 0x24
 8008ece:	4b0d      	ldr	r3, [pc, #52]	@ (8008f04 <std+0x5c>)
 8008ed0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8008f08 <std+0x60>)
 8008ed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8008f0c <std+0x64>)
 8008ed8:	6323      	str	r3, [r4, #48]	@ 0x30
 8008eda:	4b0d      	ldr	r3, [pc, #52]	@ (8008f10 <std+0x68>)
 8008edc:	6224      	str	r4, [r4, #32]
 8008ede:	429c      	cmp	r4, r3
 8008ee0:	d006      	beq.n	8008ef0 <std+0x48>
 8008ee2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008ee6:	4294      	cmp	r4, r2
 8008ee8:	d002      	beq.n	8008ef0 <std+0x48>
 8008eea:	33d0      	adds	r3, #208	@ 0xd0
 8008eec:	429c      	cmp	r4, r3
 8008eee:	d105      	bne.n	8008efc <std+0x54>
 8008ef0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ef8:	f000 bac6 	b.w	8009488 <__retarget_lock_init_recursive>
 8008efc:	bd10      	pop	{r4, pc}
 8008efe:	bf00      	nop
 8008f00:	0800912d 	.word	0x0800912d
 8008f04:	0800914f 	.word	0x0800914f
 8008f08:	08009187 	.word	0x08009187
 8008f0c:	080091ab 	.word	0x080091ab
 8008f10:	2000445c 	.word	0x2000445c

08008f14 <stdio_exit_handler>:
 8008f14:	4a02      	ldr	r2, [pc, #8]	@ (8008f20 <stdio_exit_handler+0xc>)
 8008f16:	4903      	ldr	r1, [pc, #12]	@ (8008f24 <stdio_exit_handler+0x10>)
 8008f18:	4803      	ldr	r0, [pc, #12]	@ (8008f28 <stdio_exit_handler+0x14>)
 8008f1a:	f000 b869 	b.w	8008ff0 <_fwalk_sglue>
 8008f1e:	bf00      	nop
 8008f20:	20000010 	.word	0x20000010
 8008f24:	08009d6d 	.word	0x08009d6d
 8008f28:	20000020 	.word	0x20000020

08008f2c <cleanup_stdio>:
 8008f2c:	6841      	ldr	r1, [r0, #4]
 8008f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8008f60 <cleanup_stdio+0x34>)
 8008f30:	4299      	cmp	r1, r3
 8008f32:	b510      	push	{r4, lr}
 8008f34:	4604      	mov	r4, r0
 8008f36:	d001      	beq.n	8008f3c <cleanup_stdio+0x10>
 8008f38:	f000 ff18 	bl	8009d6c <_fflush_r>
 8008f3c:	68a1      	ldr	r1, [r4, #8]
 8008f3e:	4b09      	ldr	r3, [pc, #36]	@ (8008f64 <cleanup_stdio+0x38>)
 8008f40:	4299      	cmp	r1, r3
 8008f42:	d002      	beq.n	8008f4a <cleanup_stdio+0x1e>
 8008f44:	4620      	mov	r0, r4
 8008f46:	f000 ff11 	bl	8009d6c <_fflush_r>
 8008f4a:	68e1      	ldr	r1, [r4, #12]
 8008f4c:	4b06      	ldr	r3, [pc, #24]	@ (8008f68 <cleanup_stdio+0x3c>)
 8008f4e:	4299      	cmp	r1, r3
 8008f50:	d004      	beq.n	8008f5c <cleanup_stdio+0x30>
 8008f52:	4620      	mov	r0, r4
 8008f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f58:	f000 bf08 	b.w	8009d6c <_fflush_r>
 8008f5c:	bd10      	pop	{r4, pc}
 8008f5e:	bf00      	nop
 8008f60:	2000445c 	.word	0x2000445c
 8008f64:	200044c4 	.word	0x200044c4
 8008f68:	2000452c 	.word	0x2000452c

08008f6c <global_stdio_init.part.0>:
 8008f6c:	b510      	push	{r4, lr}
 8008f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8008f9c <global_stdio_init.part.0+0x30>)
 8008f70:	4c0b      	ldr	r4, [pc, #44]	@ (8008fa0 <global_stdio_init.part.0+0x34>)
 8008f72:	4a0c      	ldr	r2, [pc, #48]	@ (8008fa4 <global_stdio_init.part.0+0x38>)
 8008f74:	601a      	str	r2, [r3, #0]
 8008f76:	4620      	mov	r0, r4
 8008f78:	2200      	movs	r2, #0
 8008f7a:	2104      	movs	r1, #4
 8008f7c:	f7ff ff94 	bl	8008ea8 <std>
 8008f80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008f84:	2201      	movs	r2, #1
 8008f86:	2109      	movs	r1, #9
 8008f88:	f7ff ff8e 	bl	8008ea8 <std>
 8008f8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008f90:	2202      	movs	r2, #2
 8008f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f96:	2112      	movs	r1, #18
 8008f98:	f7ff bf86 	b.w	8008ea8 <std>
 8008f9c:	20004594 	.word	0x20004594
 8008fa0:	2000445c 	.word	0x2000445c
 8008fa4:	08008f15 	.word	0x08008f15

08008fa8 <__sfp_lock_acquire>:
 8008fa8:	4801      	ldr	r0, [pc, #4]	@ (8008fb0 <__sfp_lock_acquire+0x8>)
 8008faa:	f000 ba6e 	b.w	800948a <__retarget_lock_acquire_recursive>
 8008fae:	bf00      	nop
 8008fb0:	2000459d 	.word	0x2000459d

08008fb4 <__sfp_lock_release>:
 8008fb4:	4801      	ldr	r0, [pc, #4]	@ (8008fbc <__sfp_lock_release+0x8>)
 8008fb6:	f000 ba69 	b.w	800948c <__retarget_lock_release_recursive>
 8008fba:	bf00      	nop
 8008fbc:	2000459d 	.word	0x2000459d

08008fc0 <__sinit>:
 8008fc0:	b510      	push	{r4, lr}
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	f7ff fff0 	bl	8008fa8 <__sfp_lock_acquire>
 8008fc8:	6a23      	ldr	r3, [r4, #32]
 8008fca:	b11b      	cbz	r3, 8008fd4 <__sinit+0x14>
 8008fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fd0:	f7ff bff0 	b.w	8008fb4 <__sfp_lock_release>
 8008fd4:	4b04      	ldr	r3, [pc, #16]	@ (8008fe8 <__sinit+0x28>)
 8008fd6:	6223      	str	r3, [r4, #32]
 8008fd8:	4b04      	ldr	r3, [pc, #16]	@ (8008fec <__sinit+0x2c>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1f5      	bne.n	8008fcc <__sinit+0xc>
 8008fe0:	f7ff ffc4 	bl	8008f6c <global_stdio_init.part.0>
 8008fe4:	e7f2      	b.n	8008fcc <__sinit+0xc>
 8008fe6:	bf00      	nop
 8008fe8:	08008f2d 	.word	0x08008f2d
 8008fec:	20004594 	.word	0x20004594

08008ff0 <_fwalk_sglue>:
 8008ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ff4:	4607      	mov	r7, r0
 8008ff6:	4688      	mov	r8, r1
 8008ff8:	4614      	mov	r4, r2
 8008ffa:	2600      	movs	r6, #0
 8008ffc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009000:	f1b9 0901 	subs.w	r9, r9, #1
 8009004:	d505      	bpl.n	8009012 <_fwalk_sglue+0x22>
 8009006:	6824      	ldr	r4, [r4, #0]
 8009008:	2c00      	cmp	r4, #0
 800900a:	d1f7      	bne.n	8008ffc <_fwalk_sglue+0xc>
 800900c:	4630      	mov	r0, r6
 800900e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009012:	89ab      	ldrh	r3, [r5, #12]
 8009014:	2b01      	cmp	r3, #1
 8009016:	d907      	bls.n	8009028 <_fwalk_sglue+0x38>
 8009018:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800901c:	3301      	adds	r3, #1
 800901e:	d003      	beq.n	8009028 <_fwalk_sglue+0x38>
 8009020:	4629      	mov	r1, r5
 8009022:	4638      	mov	r0, r7
 8009024:	47c0      	blx	r8
 8009026:	4306      	orrs	r6, r0
 8009028:	3568      	adds	r5, #104	@ 0x68
 800902a:	e7e9      	b.n	8009000 <_fwalk_sglue+0x10>

0800902c <_puts_r>:
 800902c:	6a03      	ldr	r3, [r0, #32]
 800902e:	b570      	push	{r4, r5, r6, lr}
 8009030:	6884      	ldr	r4, [r0, #8]
 8009032:	4605      	mov	r5, r0
 8009034:	460e      	mov	r6, r1
 8009036:	b90b      	cbnz	r3, 800903c <_puts_r+0x10>
 8009038:	f7ff ffc2 	bl	8008fc0 <__sinit>
 800903c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800903e:	07db      	lsls	r3, r3, #31
 8009040:	d405      	bmi.n	800904e <_puts_r+0x22>
 8009042:	89a3      	ldrh	r3, [r4, #12]
 8009044:	0598      	lsls	r0, r3, #22
 8009046:	d402      	bmi.n	800904e <_puts_r+0x22>
 8009048:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800904a:	f000 fa1e 	bl	800948a <__retarget_lock_acquire_recursive>
 800904e:	89a3      	ldrh	r3, [r4, #12]
 8009050:	0719      	lsls	r1, r3, #28
 8009052:	d502      	bpl.n	800905a <_puts_r+0x2e>
 8009054:	6923      	ldr	r3, [r4, #16]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d135      	bne.n	80090c6 <_puts_r+0x9a>
 800905a:	4621      	mov	r1, r4
 800905c:	4628      	mov	r0, r5
 800905e:	f000 f8e7 	bl	8009230 <__swsetup_r>
 8009062:	b380      	cbz	r0, 80090c6 <_puts_r+0x9a>
 8009064:	f04f 35ff 	mov.w	r5, #4294967295
 8009068:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800906a:	07da      	lsls	r2, r3, #31
 800906c:	d405      	bmi.n	800907a <_puts_r+0x4e>
 800906e:	89a3      	ldrh	r3, [r4, #12]
 8009070:	059b      	lsls	r3, r3, #22
 8009072:	d402      	bmi.n	800907a <_puts_r+0x4e>
 8009074:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009076:	f000 fa09 	bl	800948c <__retarget_lock_release_recursive>
 800907a:	4628      	mov	r0, r5
 800907c:	bd70      	pop	{r4, r5, r6, pc}
 800907e:	2b00      	cmp	r3, #0
 8009080:	da04      	bge.n	800908c <_puts_r+0x60>
 8009082:	69a2      	ldr	r2, [r4, #24]
 8009084:	429a      	cmp	r2, r3
 8009086:	dc17      	bgt.n	80090b8 <_puts_r+0x8c>
 8009088:	290a      	cmp	r1, #10
 800908a:	d015      	beq.n	80090b8 <_puts_r+0x8c>
 800908c:	6823      	ldr	r3, [r4, #0]
 800908e:	1c5a      	adds	r2, r3, #1
 8009090:	6022      	str	r2, [r4, #0]
 8009092:	7019      	strb	r1, [r3, #0]
 8009094:	68a3      	ldr	r3, [r4, #8]
 8009096:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800909a:	3b01      	subs	r3, #1
 800909c:	60a3      	str	r3, [r4, #8]
 800909e:	2900      	cmp	r1, #0
 80090a0:	d1ed      	bne.n	800907e <_puts_r+0x52>
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	da11      	bge.n	80090ca <_puts_r+0x9e>
 80090a6:	4622      	mov	r2, r4
 80090a8:	210a      	movs	r1, #10
 80090aa:	4628      	mov	r0, r5
 80090ac:	f000 f881 	bl	80091b2 <__swbuf_r>
 80090b0:	3001      	adds	r0, #1
 80090b2:	d0d7      	beq.n	8009064 <_puts_r+0x38>
 80090b4:	250a      	movs	r5, #10
 80090b6:	e7d7      	b.n	8009068 <_puts_r+0x3c>
 80090b8:	4622      	mov	r2, r4
 80090ba:	4628      	mov	r0, r5
 80090bc:	f000 f879 	bl	80091b2 <__swbuf_r>
 80090c0:	3001      	adds	r0, #1
 80090c2:	d1e7      	bne.n	8009094 <_puts_r+0x68>
 80090c4:	e7ce      	b.n	8009064 <_puts_r+0x38>
 80090c6:	3e01      	subs	r6, #1
 80090c8:	e7e4      	b.n	8009094 <_puts_r+0x68>
 80090ca:	6823      	ldr	r3, [r4, #0]
 80090cc:	1c5a      	adds	r2, r3, #1
 80090ce:	6022      	str	r2, [r4, #0]
 80090d0:	220a      	movs	r2, #10
 80090d2:	701a      	strb	r2, [r3, #0]
 80090d4:	e7ee      	b.n	80090b4 <_puts_r+0x88>
	...

080090d8 <puts>:
 80090d8:	4b02      	ldr	r3, [pc, #8]	@ (80090e4 <puts+0xc>)
 80090da:	4601      	mov	r1, r0
 80090dc:	6818      	ldr	r0, [r3, #0]
 80090de:	f7ff bfa5 	b.w	800902c <_puts_r>
 80090e2:	bf00      	nop
 80090e4:	2000001c 	.word	0x2000001c

080090e8 <siprintf>:
 80090e8:	b40e      	push	{r1, r2, r3}
 80090ea:	b510      	push	{r4, lr}
 80090ec:	b09d      	sub	sp, #116	@ 0x74
 80090ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 80090f0:	9002      	str	r0, [sp, #8]
 80090f2:	9006      	str	r0, [sp, #24]
 80090f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80090f8:	480a      	ldr	r0, [pc, #40]	@ (8009124 <siprintf+0x3c>)
 80090fa:	9107      	str	r1, [sp, #28]
 80090fc:	9104      	str	r1, [sp, #16]
 80090fe:	490a      	ldr	r1, [pc, #40]	@ (8009128 <siprintf+0x40>)
 8009100:	f853 2b04 	ldr.w	r2, [r3], #4
 8009104:	9105      	str	r1, [sp, #20]
 8009106:	2400      	movs	r4, #0
 8009108:	a902      	add	r1, sp, #8
 800910a:	6800      	ldr	r0, [r0, #0]
 800910c:	9301      	str	r3, [sp, #4]
 800910e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009110:	f000 fb20 	bl	8009754 <_svfiprintf_r>
 8009114:	9b02      	ldr	r3, [sp, #8]
 8009116:	701c      	strb	r4, [r3, #0]
 8009118:	b01d      	add	sp, #116	@ 0x74
 800911a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800911e:	b003      	add	sp, #12
 8009120:	4770      	bx	lr
 8009122:	bf00      	nop
 8009124:	2000001c 	.word	0x2000001c
 8009128:	ffff0208 	.word	0xffff0208

0800912c <__sread>:
 800912c:	b510      	push	{r4, lr}
 800912e:	460c      	mov	r4, r1
 8009130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009134:	f000 f95a 	bl	80093ec <_read_r>
 8009138:	2800      	cmp	r0, #0
 800913a:	bfab      	itete	ge
 800913c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800913e:	89a3      	ldrhlt	r3, [r4, #12]
 8009140:	181b      	addge	r3, r3, r0
 8009142:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009146:	bfac      	ite	ge
 8009148:	6563      	strge	r3, [r4, #84]	@ 0x54
 800914a:	81a3      	strhlt	r3, [r4, #12]
 800914c:	bd10      	pop	{r4, pc}

0800914e <__swrite>:
 800914e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009152:	461f      	mov	r7, r3
 8009154:	898b      	ldrh	r3, [r1, #12]
 8009156:	05db      	lsls	r3, r3, #23
 8009158:	4605      	mov	r5, r0
 800915a:	460c      	mov	r4, r1
 800915c:	4616      	mov	r6, r2
 800915e:	d505      	bpl.n	800916c <__swrite+0x1e>
 8009160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009164:	2302      	movs	r3, #2
 8009166:	2200      	movs	r2, #0
 8009168:	f000 f92e 	bl	80093c8 <_lseek_r>
 800916c:	89a3      	ldrh	r3, [r4, #12]
 800916e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009172:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009176:	81a3      	strh	r3, [r4, #12]
 8009178:	4632      	mov	r2, r6
 800917a:	463b      	mov	r3, r7
 800917c:	4628      	mov	r0, r5
 800917e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009182:	f000 b945 	b.w	8009410 <_write_r>

08009186 <__sseek>:
 8009186:	b510      	push	{r4, lr}
 8009188:	460c      	mov	r4, r1
 800918a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800918e:	f000 f91b 	bl	80093c8 <_lseek_r>
 8009192:	1c43      	adds	r3, r0, #1
 8009194:	89a3      	ldrh	r3, [r4, #12]
 8009196:	bf15      	itete	ne
 8009198:	6560      	strne	r0, [r4, #84]	@ 0x54
 800919a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800919e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80091a2:	81a3      	strheq	r3, [r4, #12]
 80091a4:	bf18      	it	ne
 80091a6:	81a3      	strhne	r3, [r4, #12]
 80091a8:	bd10      	pop	{r4, pc}

080091aa <__sclose>:
 80091aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091ae:	f000 b89d 	b.w	80092ec <_close_r>

080091b2 <__swbuf_r>:
 80091b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091b4:	460e      	mov	r6, r1
 80091b6:	4614      	mov	r4, r2
 80091b8:	4605      	mov	r5, r0
 80091ba:	b118      	cbz	r0, 80091c4 <__swbuf_r+0x12>
 80091bc:	6a03      	ldr	r3, [r0, #32]
 80091be:	b90b      	cbnz	r3, 80091c4 <__swbuf_r+0x12>
 80091c0:	f7ff fefe 	bl	8008fc0 <__sinit>
 80091c4:	69a3      	ldr	r3, [r4, #24]
 80091c6:	60a3      	str	r3, [r4, #8]
 80091c8:	89a3      	ldrh	r3, [r4, #12]
 80091ca:	071a      	lsls	r2, r3, #28
 80091cc:	d501      	bpl.n	80091d2 <__swbuf_r+0x20>
 80091ce:	6923      	ldr	r3, [r4, #16]
 80091d0:	b943      	cbnz	r3, 80091e4 <__swbuf_r+0x32>
 80091d2:	4621      	mov	r1, r4
 80091d4:	4628      	mov	r0, r5
 80091d6:	f000 f82b 	bl	8009230 <__swsetup_r>
 80091da:	b118      	cbz	r0, 80091e4 <__swbuf_r+0x32>
 80091dc:	f04f 37ff 	mov.w	r7, #4294967295
 80091e0:	4638      	mov	r0, r7
 80091e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091e4:	6823      	ldr	r3, [r4, #0]
 80091e6:	6922      	ldr	r2, [r4, #16]
 80091e8:	1a98      	subs	r0, r3, r2
 80091ea:	6963      	ldr	r3, [r4, #20]
 80091ec:	b2f6      	uxtb	r6, r6
 80091ee:	4283      	cmp	r3, r0
 80091f0:	4637      	mov	r7, r6
 80091f2:	dc05      	bgt.n	8009200 <__swbuf_r+0x4e>
 80091f4:	4621      	mov	r1, r4
 80091f6:	4628      	mov	r0, r5
 80091f8:	f000 fdb8 	bl	8009d6c <_fflush_r>
 80091fc:	2800      	cmp	r0, #0
 80091fe:	d1ed      	bne.n	80091dc <__swbuf_r+0x2a>
 8009200:	68a3      	ldr	r3, [r4, #8]
 8009202:	3b01      	subs	r3, #1
 8009204:	60a3      	str	r3, [r4, #8]
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	1c5a      	adds	r2, r3, #1
 800920a:	6022      	str	r2, [r4, #0]
 800920c:	701e      	strb	r6, [r3, #0]
 800920e:	6962      	ldr	r2, [r4, #20]
 8009210:	1c43      	adds	r3, r0, #1
 8009212:	429a      	cmp	r2, r3
 8009214:	d004      	beq.n	8009220 <__swbuf_r+0x6e>
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	07db      	lsls	r3, r3, #31
 800921a:	d5e1      	bpl.n	80091e0 <__swbuf_r+0x2e>
 800921c:	2e0a      	cmp	r6, #10
 800921e:	d1df      	bne.n	80091e0 <__swbuf_r+0x2e>
 8009220:	4621      	mov	r1, r4
 8009222:	4628      	mov	r0, r5
 8009224:	f000 fda2 	bl	8009d6c <_fflush_r>
 8009228:	2800      	cmp	r0, #0
 800922a:	d0d9      	beq.n	80091e0 <__swbuf_r+0x2e>
 800922c:	e7d6      	b.n	80091dc <__swbuf_r+0x2a>
	...

08009230 <__swsetup_r>:
 8009230:	b538      	push	{r3, r4, r5, lr}
 8009232:	4b29      	ldr	r3, [pc, #164]	@ (80092d8 <__swsetup_r+0xa8>)
 8009234:	4605      	mov	r5, r0
 8009236:	6818      	ldr	r0, [r3, #0]
 8009238:	460c      	mov	r4, r1
 800923a:	b118      	cbz	r0, 8009244 <__swsetup_r+0x14>
 800923c:	6a03      	ldr	r3, [r0, #32]
 800923e:	b90b      	cbnz	r3, 8009244 <__swsetup_r+0x14>
 8009240:	f7ff febe 	bl	8008fc0 <__sinit>
 8009244:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009248:	0719      	lsls	r1, r3, #28
 800924a:	d422      	bmi.n	8009292 <__swsetup_r+0x62>
 800924c:	06da      	lsls	r2, r3, #27
 800924e:	d407      	bmi.n	8009260 <__swsetup_r+0x30>
 8009250:	2209      	movs	r2, #9
 8009252:	602a      	str	r2, [r5, #0]
 8009254:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009258:	81a3      	strh	r3, [r4, #12]
 800925a:	f04f 30ff 	mov.w	r0, #4294967295
 800925e:	e033      	b.n	80092c8 <__swsetup_r+0x98>
 8009260:	0758      	lsls	r0, r3, #29
 8009262:	d512      	bpl.n	800928a <__swsetup_r+0x5a>
 8009264:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009266:	b141      	cbz	r1, 800927a <__swsetup_r+0x4a>
 8009268:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800926c:	4299      	cmp	r1, r3
 800926e:	d002      	beq.n	8009276 <__swsetup_r+0x46>
 8009270:	4628      	mov	r0, r5
 8009272:	f000 f91b 	bl	80094ac <_free_r>
 8009276:	2300      	movs	r3, #0
 8009278:	6363      	str	r3, [r4, #52]	@ 0x34
 800927a:	89a3      	ldrh	r3, [r4, #12]
 800927c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009280:	81a3      	strh	r3, [r4, #12]
 8009282:	2300      	movs	r3, #0
 8009284:	6063      	str	r3, [r4, #4]
 8009286:	6923      	ldr	r3, [r4, #16]
 8009288:	6023      	str	r3, [r4, #0]
 800928a:	89a3      	ldrh	r3, [r4, #12]
 800928c:	f043 0308 	orr.w	r3, r3, #8
 8009290:	81a3      	strh	r3, [r4, #12]
 8009292:	6923      	ldr	r3, [r4, #16]
 8009294:	b94b      	cbnz	r3, 80092aa <__swsetup_r+0x7a>
 8009296:	89a3      	ldrh	r3, [r4, #12]
 8009298:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800929c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092a0:	d003      	beq.n	80092aa <__swsetup_r+0x7a>
 80092a2:	4621      	mov	r1, r4
 80092a4:	4628      	mov	r0, r5
 80092a6:	f000 fdaf 	bl	8009e08 <__smakebuf_r>
 80092aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ae:	f013 0201 	ands.w	r2, r3, #1
 80092b2:	d00a      	beq.n	80092ca <__swsetup_r+0x9a>
 80092b4:	2200      	movs	r2, #0
 80092b6:	60a2      	str	r2, [r4, #8]
 80092b8:	6962      	ldr	r2, [r4, #20]
 80092ba:	4252      	negs	r2, r2
 80092bc:	61a2      	str	r2, [r4, #24]
 80092be:	6922      	ldr	r2, [r4, #16]
 80092c0:	b942      	cbnz	r2, 80092d4 <__swsetup_r+0xa4>
 80092c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80092c6:	d1c5      	bne.n	8009254 <__swsetup_r+0x24>
 80092c8:	bd38      	pop	{r3, r4, r5, pc}
 80092ca:	0799      	lsls	r1, r3, #30
 80092cc:	bf58      	it	pl
 80092ce:	6962      	ldrpl	r2, [r4, #20]
 80092d0:	60a2      	str	r2, [r4, #8]
 80092d2:	e7f4      	b.n	80092be <__swsetup_r+0x8e>
 80092d4:	2000      	movs	r0, #0
 80092d6:	e7f7      	b.n	80092c8 <__swsetup_r+0x98>
 80092d8:	2000001c 	.word	0x2000001c

080092dc <memset>:
 80092dc:	4402      	add	r2, r0
 80092de:	4603      	mov	r3, r0
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d100      	bne.n	80092e6 <memset+0xa>
 80092e4:	4770      	bx	lr
 80092e6:	f803 1b01 	strb.w	r1, [r3], #1
 80092ea:	e7f9      	b.n	80092e0 <memset+0x4>

080092ec <_close_r>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	4d06      	ldr	r5, [pc, #24]	@ (8009308 <_close_r+0x1c>)
 80092f0:	2300      	movs	r3, #0
 80092f2:	4604      	mov	r4, r0
 80092f4:	4608      	mov	r0, r1
 80092f6:	602b      	str	r3, [r5, #0]
 80092f8:	f7f7 fe49 	bl	8000f8e <_close>
 80092fc:	1c43      	adds	r3, r0, #1
 80092fe:	d102      	bne.n	8009306 <_close_r+0x1a>
 8009300:	682b      	ldr	r3, [r5, #0]
 8009302:	b103      	cbz	r3, 8009306 <_close_r+0x1a>
 8009304:	6023      	str	r3, [r4, #0]
 8009306:	bd38      	pop	{r3, r4, r5, pc}
 8009308:	20004598 	.word	0x20004598

0800930c <_reclaim_reent>:
 800930c:	4b2d      	ldr	r3, [pc, #180]	@ (80093c4 <_reclaim_reent+0xb8>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4283      	cmp	r3, r0
 8009312:	b570      	push	{r4, r5, r6, lr}
 8009314:	4604      	mov	r4, r0
 8009316:	d053      	beq.n	80093c0 <_reclaim_reent+0xb4>
 8009318:	69c3      	ldr	r3, [r0, #28]
 800931a:	b31b      	cbz	r3, 8009364 <_reclaim_reent+0x58>
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	b163      	cbz	r3, 800933a <_reclaim_reent+0x2e>
 8009320:	2500      	movs	r5, #0
 8009322:	69e3      	ldr	r3, [r4, #28]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	5959      	ldr	r1, [r3, r5]
 8009328:	b9b1      	cbnz	r1, 8009358 <_reclaim_reent+0x4c>
 800932a:	3504      	adds	r5, #4
 800932c:	2d80      	cmp	r5, #128	@ 0x80
 800932e:	d1f8      	bne.n	8009322 <_reclaim_reent+0x16>
 8009330:	69e3      	ldr	r3, [r4, #28]
 8009332:	4620      	mov	r0, r4
 8009334:	68d9      	ldr	r1, [r3, #12]
 8009336:	f000 f8b9 	bl	80094ac <_free_r>
 800933a:	69e3      	ldr	r3, [r4, #28]
 800933c:	6819      	ldr	r1, [r3, #0]
 800933e:	b111      	cbz	r1, 8009346 <_reclaim_reent+0x3a>
 8009340:	4620      	mov	r0, r4
 8009342:	f000 f8b3 	bl	80094ac <_free_r>
 8009346:	69e3      	ldr	r3, [r4, #28]
 8009348:	689d      	ldr	r5, [r3, #8]
 800934a:	b15d      	cbz	r5, 8009364 <_reclaim_reent+0x58>
 800934c:	4629      	mov	r1, r5
 800934e:	4620      	mov	r0, r4
 8009350:	682d      	ldr	r5, [r5, #0]
 8009352:	f000 f8ab 	bl	80094ac <_free_r>
 8009356:	e7f8      	b.n	800934a <_reclaim_reent+0x3e>
 8009358:	680e      	ldr	r6, [r1, #0]
 800935a:	4620      	mov	r0, r4
 800935c:	f000 f8a6 	bl	80094ac <_free_r>
 8009360:	4631      	mov	r1, r6
 8009362:	e7e1      	b.n	8009328 <_reclaim_reent+0x1c>
 8009364:	6961      	ldr	r1, [r4, #20]
 8009366:	b111      	cbz	r1, 800936e <_reclaim_reent+0x62>
 8009368:	4620      	mov	r0, r4
 800936a:	f000 f89f 	bl	80094ac <_free_r>
 800936e:	69e1      	ldr	r1, [r4, #28]
 8009370:	b111      	cbz	r1, 8009378 <_reclaim_reent+0x6c>
 8009372:	4620      	mov	r0, r4
 8009374:	f000 f89a 	bl	80094ac <_free_r>
 8009378:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800937a:	b111      	cbz	r1, 8009382 <_reclaim_reent+0x76>
 800937c:	4620      	mov	r0, r4
 800937e:	f000 f895 	bl	80094ac <_free_r>
 8009382:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009384:	b111      	cbz	r1, 800938c <_reclaim_reent+0x80>
 8009386:	4620      	mov	r0, r4
 8009388:	f000 f890 	bl	80094ac <_free_r>
 800938c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800938e:	b111      	cbz	r1, 8009396 <_reclaim_reent+0x8a>
 8009390:	4620      	mov	r0, r4
 8009392:	f000 f88b 	bl	80094ac <_free_r>
 8009396:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009398:	b111      	cbz	r1, 80093a0 <_reclaim_reent+0x94>
 800939a:	4620      	mov	r0, r4
 800939c:	f000 f886 	bl	80094ac <_free_r>
 80093a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80093a2:	b111      	cbz	r1, 80093aa <_reclaim_reent+0x9e>
 80093a4:	4620      	mov	r0, r4
 80093a6:	f000 f881 	bl	80094ac <_free_r>
 80093aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80093ac:	b111      	cbz	r1, 80093b4 <_reclaim_reent+0xa8>
 80093ae:	4620      	mov	r0, r4
 80093b0:	f000 f87c 	bl	80094ac <_free_r>
 80093b4:	6a23      	ldr	r3, [r4, #32]
 80093b6:	b11b      	cbz	r3, 80093c0 <_reclaim_reent+0xb4>
 80093b8:	4620      	mov	r0, r4
 80093ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80093be:	4718      	bx	r3
 80093c0:	bd70      	pop	{r4, r5, r6, pc}
 80093c2:	bf00      	nop
 80093c4:	2000001c 	.word	0x2000001c

080093c8 <_lseek_r>:
 80093c8:	b538      	push	{r3, r4, r5, lr}
 80093ca:	4d07      	ldr	r5, [pc, #28]	@ (80093e8 <_lseek_r+0x20>)
 80093cc:	4604      	mov	r4, r0
 80093ce:	4608      	mov	r0, r1
 80093d0:	4611      	mov	r1, r2
 80093d2:	2200      	movs	r2, #0
 80093d4:	602a      	str	r2, [r5, #0]
 80093d6:	461a      	mov	r2, r3
 80093d8:	f7f7 fe00 	bl	8000fdc <_lseek>
 80093dc:	1c43      	adds	r3, r0, #1
 80093de:	d102      	bne.n	80093e6 <_lseek_r+0x1e>
 80093e0:	682b      	ldr	r3, [r5, #0]
 80093e2:	b103      	cbz	r3, 80093e6 <_lseek_r+0x1e>
 80093e4:	6023      	str	r3, [r4, #0]
 80093e6:	bd38      	pop	{r3, r4, r5, pc}
 80093e8:	20004598 	.word	0x20004598

080093ec <_read_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4d07      	ldr	r5, [pc, #28]	@ (800940c <_read_r+0x20>)
 80093f0:	4604      	mov	r4, r0
 80093f2:	4608      	mov	r0, r1
 80093f4:	4611      	mov	r1, r2
 80093f6:	2200      	movs	r2, #0
 80093f8:	602a      	str	r2, [r5, #0]
 80093fa:	461a      	mov	r2, r3
 80093fc:	f7f7 fdaa 	bl	8000f54 <_read>
 8009400:	1c43      	adds	r3, r0, #1
 8009402:	d102      	bne.n	800940a <_read_r+0x1e>
 8009404:	682b      	ldr	r3, [r5, #0]
 8009406:	b103      	cbz	r3, 800940a <_read_r+0x1e>
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	bd38      	pop	{r3, r4, r5, pc}
 800940c:	20004598 	.word	0x20004598

08009410 <_write_r>:
 8009410:	b538      	push	{r3, r4, r5, lr}
 8009412:	4d07      	ldr	r5, [pc, #28]	@ (8009430 <_write_r+0x20>)
 8009414:	4604      	mov	r4, r0
 8009416:	4608      	mov	r0, r1
 8009418:	4611      	mov	r1, r2
 800941a:	2200      	movs	r2, #0
 800941c:	602a      	str	r2, [r5, #0]
 800941e:	461a      	mov	r2, r3
 8009420:	f7f7 faf3 	bl	8000a0a <_write>
 8009424:	1c43      	adds	r3, r0, #1
 8009426:	d102      	bne.n	800942e <_write_r+0x1e>
 8009428:	682b      	ldr	r3, [r5, #0]
 800942a:	b103      	cbz	r3, 800942e <_write_r+0x1e>
 800942c:	6023      	str	r3, [r4, #0]
 800942e:	bd38      	pop	{r3, r4, r5, pc}
 8009430:	20004598 	.word	0x20004598

08009434 <__errno>:
 8009434:	4b01      	ldr	r3, [pc, #4]	@ (800943c <__errno+0x8>)
 8009436:	6818      	ldr	r0, [r3, #0]
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	2000001c 	.word	0x2000001c

08009440 <__libc_init_array>:
 8009440:	b570      	push	{r4, r5, r6, lr}
 8009442:	4d0d      	ldr	r5, [pc, #52]	@ (8009478 <__libc_init_array+0x38>)
 8009444:	4c0d      	ldr	r4, [pc, #52]	@ (800947c <__libc_init_array+0x3c>)
 8009446:	1b64      	subs	r4, r4, r5
 8009448:	10a4      	asrs	r4, r4, #2
 800944a:	2600      	movs	r6, #0
 800944c:	42a6      	cmp	r6, r4
 800944e:	d109      	bne.n	8009464 <__libc_init_array+0x24>
 8009450:	4d0b      	ldr	r5, [pc, #44]	@ (8009480 <__libc_init_array+0x40>)
 8009452:	4c0c      	ldr	r4, [pc, #48]	@ (8009484 <__libc_init_array+0x44>)
 8009454:	f000 fd96 	bl	8009f84 <_init>
 8009458:	1b64      	subs	r4, r4, r5
 800945a:	10a4      	asrs	r4, r4, #2
 800945c:	2600      	movs	r6, #0
 800945e:	42a6      	cmp	r6, r4
 8009460:	d105      	bne.n	800946e <__libc_init_array+0x2e>
 8009462:	bd70      	pop	{r4, r5, r6, pc}
 8009464:	f855 3b04 	ldr.w	r3, [r5], #4
 8009468:	4798      	blx	r3
 800946a:	3601      	adds	r6, #1
 800946c:	e7ee      	b.n	800944c <__libc_init_array+0xc>
 800946e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009472:	4798      	blx	r3
 8009474:	3601      	adds	r6, #1
 8009476:	e7f2      	b.n	800945e <__libc_init_array+0x1e>
 8009478:	0800a224 	.word	0x0800a224
 800947c:	0800a224 	.word	0x0800a224
 8009480:	0800a224 	.word	0x0800a224
 8009484:	0800a228 	.word	0x0800a228

08009488 <__retarget_lock_init_recursive>:
 8009488:	4770      	bx	lr

0800948a <__retarget_lock_acquire_recursive>:
 800948a:	4770      	bx	lr

0800948c <__retarget_lock_release_recursive>:
 800948c:	4770      	bx	lr

0800948e <memcpy>:
 800948e:	440a      	add	r2, r1
 8009490:	4291      	cmp	r1, r2
 8009492:	f100 33ff 	add.w	r3, r0, #4294967295
 8009496:	d100      	bne.n	800949a <memcpy+0xc>
 8009498:	4770      	bx	lr
 800949a:	b510      	push	{r4, lr}
 800949c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094a4:	4291      	cmp	r1, r2
 80094a6:	d1f9      	bne.n	800949c <memcpy+0xe>
 80094a8:	bd10      	pop	{r4, pc}
	...

080094ac <_free_r>:
 80094ac:	b538      	push	{r3, r4, r5, lr}
 80094ae:	4605      	mov	r5, r0
 80094b0:	2900      	cmp	r1, #0
 80094b2:	d041      	beq.n	8009538 <_free_r+0x8c>
 80094b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094b8:	1f0c      	subs	r4, r1, #4
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	bfb8      	it	lt
 80094be:	18e4      	addlt	r4, r4, r3
 80094c0:	f000 f8e0 	bl	8009684 <__malloc_lock>
 80094c4:	4a1d      	ldr	r2, [pc, #116]	@ (800953c <_free_r+0x90>)
 80094c6:	6813      	ldr	r3, [r2, #0]
 80094c8:	b933      	cbnz	r3, 80094d8 <_free_r+0x2c>
 80094ca:	6063      	str	r3, [r4, #4]
 80094cc:	6014      	str	r4, [r2, #0]
 80094ce:	4628      	mov	r0, r5
 80094d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094d4:	f000 b8dc 	b.w	8009690 <__malloc_unlock>
 80094d8:	42a3      	cmp	r3, r4
 80094da:	d908      	bls.n	80094ee <_free_r+0x42>
 80094dc:	6820      	ldr	r0, [r4, #0]
 80094de:	1821      	adds	r1, r4, r0
 80094e0:	428b      	cmp	r3, r1
 80094e2:	bf01      	itttt	eq
 80094e4:	6819      	ldreq	r1, [r3, #0]
 80094e6:	685b      	ldreq	r3, [r3, #4]
 80094e8:	1809      	addeq	r1, r1, r0
 80094ea:	6021      	streq	r1, [r4, #0]
 80094ec:	e7ed      	b.n	80094ca <_free_r+0x1e>
 80094ee:	461a      	mov	r2, r3
 80094f0:	685b      	ldr	r3, [r3, #4]
 80094f2:	b10b      	cbz	r3, 80094f8 <_free_r+0x4c>
 80094f4:	42a3      	cmp	r3, r4
 80094f6:	d9fa      	bls.n	80094ee <_free_r+0x42>
 80094f8:	6811      	ldr	r1, [r2, #0]
 80094fa:	1850      	adds	r0, r2, r1
 80094fc:	42a0      	cmp	r0, r4
 80094fe:	d10b      	bne.n	8009518 <_free_r+0x6c>
 8009500:	6820      	ldr	r0, [r4, #0]
 8009502:	4401      	add	r1, r0
 8009504:	1850      	adds	r0, r2, r1
 8009506:	4283      	cmp	r3, r0
 8009508:	6011      	str	r1, [r2, #0]
 800950a:	d1e0      	bne.n	80094ce <_free_r+0x22>
 800950c:	6818      	ldr	r0, [r3, #0]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	6053      	str	r3, [r2, #4]
 8009512:	4408      	add	r0, r1
 8009514:	6010      	str	r0, [r2, #0]
 8009516:	e7da      	b.n	80094ce <_free_r+0x22>
 8009518:	d902      	bls.n	8009520 <_free_r+0x74>
 800951a:	230c      	movs	r3, #12
 800951c:	602b      	str	r3, [r5, #0]
 800951e:	e7d6      	b.n	80094ce <_free_r+0x22>
 8009520:	6820      	ldr	r0, [r4, #0]
 8009522:	1821      	adds	r1, r4, r0
 8009524:	428b      	cmp	r3, r1
 8009526:	bf04      	itt	eq
 8009528:	6819      	ldreq	r1, [r3, #0]
 800952a:	685b      	ldreq	r3, [r3, #4]
 800952c:	6063      	str	r3, [r4, #4]
 800952e:	bf04      	itt	eq
 8009530:	1809      	addeq	r1, r1, r0
 8009532:	6021      	streq	r1, [r4, #0]
 8009534:	6054      	str	r4, [r2, #4]
 8009536:	e7ca      	b.n	80094ce <_free_r+0x22>
 8009538:	bd38      	pop	{r3, r4, r5, pc}
 800953a:	bf00      	nop
 800953c:	200045a4 	.word	0x200045a4

08009540 <sbrk_aligned>:
 8009540:	b570      	push	{r4, r5, r6, lr}
 8009542:	4e0f      	ldr	r6, [pc, #60]	@ (8009580 <sbrk_aligned+0x40>)
 8009544:	460c      	mov	r4, r1
 8009546:	6831      	ldr	r1, [r6, #0]
 8009548:	4605      	mov	r5, r0
 800954a:	b911      	cbnz	r1, 8009552 <sbrk_aligned+0x12>
 800954c:	f000 fcd4 	bl	8009ef8 <_sbrk_r>
 8009550:	6030      	str	r0, [r6, #0]
 8009552:	4621      	mov	r1, r4
 8009554:	4628      	mov	r0, r5
 8009556:	f000 fccf 	bl	8009ef8 <_sbrk_r>
 800955a:	1c43      	adds	r3, r0, #1
 800955c:	d103      	bne.n	8009566 <sbrk_aligned+0x26>
 800955e:	f04f 34ff 	mov.w	r4, #4294967295
 8009562:	4620      	mov	r0, r4
 8009564:	bd70      	pop	{r4, r5, r6, pc}
 8009566:	1cc4      	adds	r4, r0, #3
 8009568:	f024 0403 	bic.w	r4, r4, #3
 800956c:	42a0      	cmp	r0, r4
 800956e:	d0f8      	beq.n	8009562 <sbrk_aligned+0x22>
 8009570:	1a21      	subs	r1, r4, r0
 8009572:	4628      	mov	r0, r5
 8009574:	f000 fcc0 	bl	8009ef8 <_sbrk_r>
 8009578:	3001      	adds	r0, #1
 800957a:	d1f2      	bne.n	8009562 <sbrk_aligned+0x22>
 800957c:	e7ef      	b.n	800955e <sbrk_aligned+0x1e>
 800957e:	bf00      	nop
 8009580:	200045a0 	.word	0x200045a0

08009584 <_malloc_r>:
 8009584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009588:	1ccd      	adds	r5, r1, #3
 800958a:	f025 0503 	bic.w	r5, r5, #3
 800958e:	3508      	adds	r5, #8
 8009590:	2d0c      	cmp	r5, #12
 8009592:	bf38      	it	cc
 8009594:	250c      	movcc	r5, #12
 8009596:	2d00      	cmp	r5, #0
 8009598:	4606      	mov	r6, r0
 800959a:	db01      	blt.n	80095a0 <_malloc_r+0x1c>
 800959c:	42a9      	cmp	r1, r5
 800959e:	d904      	bls.n	80095aa <_malloc_r+0x26>
 80095a0:	230c      	movs	r3, #12
 80095a2:	6033      	str	r3, [r6, #0]
 80095a4:	2000      	movs	r0, #0
 80095a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009680 <_malloc_r+0xfc>
 80095ae:	f000 f869 	bl	8009684 <__malloc_lock>
 80095b2:	f8d8 3000 	ldr.w	r3, [r8]
 80095b6:	461c      	mov	r4, r3
 80095b8:	bb44      	cbnz	r4, 800960c <_malloc_r+0x88>
 80095ba:	4629      	mov	r1, r5
 80095bc:	4630      	mov	r0, r6
 80095be:	f7ff ffbf 	bl	8009540 <sbrk_aligned>
 80095c2:	1c43      	adds	r3, r0, #1
 80095c4:	4604      	mov	r4, r0
 80095c6:	d158      	bne.n	800967a <_malloc_r+0xf6>
 80095c8:	f8d8 4000 	ldr.w	r4, [r8]
 80095cc:	4627      	mov	r7, r4
 80095ce:	2f00      	cmp	r7, #0
 80095d0:	d143      	bne.n	800965a <_malloc_r+0xd6>
 80095d2:	2c00      	cmp	r4, #0
 80095d4:	d04b      	beq.n	800966e <_malloc_r+0xea>
 80095d6:	6823      	ldr	r3, [r4, #0]
 80095d8:	4639      	mov	r1, r7
 80095da:	4630      	mov	r0, r6
 80095dc:	eb04 0903 	add.w	r9, r4, r3
 80095e0:	f000 fc8a 	bl	8009ef8 <_sbrk_r>
 80095e4:	4581      	cmp	r9, r0
 80095e6:	d142      	bne.n	800966e <_malloc_r+0xea>
 80095e8:	6821      	ldr	r1, [r4, #0]
 80095ea:	1a6d      	subs	r5, r5, r1
 80095ec:	4629      	mov	r1, r5
 80095ee:	4630      	mov	r0, r6
 80095f0:	f7ff ffa6 	bl	8009540 <sbrk_aligned>
 80095f4:	3001      	adds	r0, #1
 80095f6:	d03a      	beq.n	800966e <_malloc_r+0xea>
 80095f8:	6823      	ldr	r3, [r4, #0]
 80095fa:	442b      	add	r3, r5
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	f8d8 3000 	ldr.w	r3, [r8]
 8009602:	685a      	ldr	r2, [r3, #4]
 8009604:	bb62      	cbnz	r2, 8009660 <_malloc_r+0xdc>
 8009606:	f8c8 7000 	str.w	r7, [r8]
 800960a:	e00f      	b.n	800962c <_malloc_r+0xa8>
 800960c:	6822      	ldr	r2, [r4, #0]
 800960e:	1b52      	subs	r2, r2, r5
 8009610:	d420      	bmi.n	8009654 <_malloc_r+0xd0>
 8009612:	2a0b      	cmp	r2, #11
 8009614:	d917      	bls.n	8009646 <_malloc_r+0xc2>
 8009616:	1961      	adds	r1, r4, r5
 8009618:	42a3      	cmp	r3, r4
 800961a:	6025      	str	r5, [r4, #0]
 800961c:	bf18      	it	ne
 800961e:	6059      	strne	r1, [r3, #4]
 8009620:	6863      	ldr	r3, [r4, #4]
 8009622:	bf08      	it	eq
 8009624:	f8c8 1000 	streq.w	r1, [r8]
 8009628:	5162      	str	r2, [r4, r5]
 800962a:	604b      	str	r3, [r1, #4]
 800962c:	4630      	mov	r0, r6
 800962e:	f000 f82f 	bl	8009690 <__malloc_unlock>
 8009632:	f104 000b 	add.w	r0, r4, #11
 8009636:	1d23      	adds	r3, r4, #4
 8009638:	f020 0007 	bic.w	r0, r0, #7
 800963c:	1ac2      	subs	r2, r0, r3
 800963e:	bf1c      	itt	ne
 8009640:	1a1b      	subne	r3, r3, r0
 8009642:	50a3      	strne	r3, [r4, r2]
 8009644:	e7af      	b.n	80095a6 <_malloc_r+0x22>
 8009646:	6862      	ldr	r2, [r4, #4]
 8009648:	42a3      	cmp	r3, r4
 800964a:	bf0c      	ite	eq
 800964c:	f8c8 2000 	streq.w	r2, [r8]
 8009650:	605a      	strne	r2, [r3, #4]
 8009652:	e7eb      	b.n	800962c <_malloc_r+0xa8>
 8009654:	4623      	mov	r3, r4
 8009656:	6864      	ldr	r4, [r4, #4]
 8009658:	e7ae      	b.n	80095b8 <_malloc_r+0x34>
 800965a:	463c      	mov	r4, r7
 800965c:	687f      	ldr	r7, [r7, #4]
 800965e:	e7b6      	b.n	80095ce <_malloc_r+0x4a>
 8009660:	461a      	mov	r2, r3
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	42a3      	cmp	r3, r4
 8009666:	d1fb      	bne.n	8009660 <_malloc_r+0xdc>
 8009668:	2300      	movs	r3, #0
 800966a:	6053      	str	r3, [r2, #4]
 800966c:	e7de      	b.n	800962c <_malloc_r+0xa8>
 800966e:	230c      	movs	r3, #12
 8009670:	6033      	str	r3, [r6, #0]
 8009672:	4630      	mov	r0, r6
 8009674:	f000 f80c 	bl	8009690 <__malloc_unlock>
 8009678:	e794      	b.n	80095a4 <_malloc_r+0x20>
 800967a:	6005      	str	r5, [r0, #0]
 800967c:	e7d6      	b.n	800962c <_malloc_r+0xa8>
 800967e:	bf00      	nop
 8009680:	200045a4 	.word	0x200045a4

08009684 <__malloc_lock>:
 8009684:	4801      	ldr	r0, [pc, #4]	@ (800968c <__malloc_lock+0x8>)
 8009686:	f7ff bf00 	b.w	800948a <__retarget_lock_acquire_recursive>
 800968a:	bf00      	nop
 800968c:	2000459c 	.word	0x2000459c

08009690 <__malloc_unlock>:
 8009690:	4801      	ldr	r0, [pc, #4]	@ (8009698 <__malloc_unlock+0x8>)
 8009692:	f7ff befb 	b.w	800948c <__retarget_lock_release_recursive>
 8009696:	bf00      	nop
 8009698:	2000459c 	.word	0x2000459c

0800969c <__ssputs_r>:
 800969c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096a0:	688e      	ldr	r6, [r1, #8]
 80096a2:	461f      	mov	r7, r3
 80096a4:	42be      	cmp	r6, r7
 80096a6:	680b      	ldr	r3, [r1, #0]
 80096a8:	4682      	mov	sl, r0
 80096aa:	460c      	mov	r4, r1
 80096ac:	4690      	mov	r8, r2
 80096ae:	d82d      	bhi.n	800970c <__ssputs_r+0x70>
 80096b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096b8:	d026      	beq.n	8009708 <__ssputs_r+0x6c>
 80096ba:	6965      	ldr	r5, [r4, #20]
 80096bc:	6909      	ldr	r1, [r1, #16]
 80096be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096c2:	eba3 0901 	sub.w	r9, r3, r1
 80096c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096ca:	1c7b      	adds	r3, r7, #1
 80096cc:	444b      	add	r3, r9
 80096ce:	106d      	asrs	r5, r5, #1
 80096d0:	429d      	cmp	r5, r3
 80096d2:	bf38      	it	cc
 80096d4:	461d      	movcc	r5, r3
 80096d6:	0553      	lsls	r3, r2, #21
 80096d8:	d527      	bpl.n	800972a <__ssputs_r+0x8e>
 80096da:	4629      	mov	r1, r5
 80096dc:	f7ff ff52 	bl	8009584 <_malloc_r>
 80096e0:	4606      	mov	r6, r0
 80096e2:	b360      	cbz	r0, 800973e <__ssputs_r+0xa2>
 80096e4:	6921      	ldr	r1, [r4, #16]
 80096e6:	464a      	mov	r2, r9
 80096e8:	f7ff fed1 	bl	800948e <memcpy>
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096f6:	81a3      	strh	r3, [r4, #12]
 80096f8:	6126      	str	r6, [r4, #16]
 80096fa:	6165      	str	r5, [r4, #20]
 80096fc:	444e      	add	r6, r9
 80096fe:	eba5 0509 	sub.w	r5, r5, r9
 8009702:	6026      	str	r6, [r4, #0]
 8009704:	60a5      	str	r5, [r4, #8]
 8009706:	463e      	mov	r6, r7
 8009708:	42be      	cmp	r6, r7
 800970a:	d900      	bls.n	800970e <__ssputs_r+0x72>
 800970c:	463e      	mov	r6, r7
 800970e:	6820      	ldr	r0, [r4, #0]
 8009710:	4632      	mov	r2, r6
 8009712:	4641      	mov	r1, r8
 8009714:	f000 fbb4 	bl	8009e80 <memmove>
 8009718:	68a3      	ldr	r3, [r4, #8]
 800971a:	1b9b      	subs	r3, r3, r6
 800971c:	60a3      	str	r3, [r4, #8]
 800971e:	6823      	ldr	r3, [r4, #0]
 8009720:	4433      	add	r3, r6
 8009722:	6023      	str	r3, [r4, #0]
 8009724:	2000      	movs	r0, #0
 8009726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972a:	462a      	mov	r2, r5
 800972c:	f000 fbf4 	bl	8009f18 <_realloc_r>
 8009730:	4606      	mov	r6, r0
 8009732:	2800      	cmp	r0, #0
 8009734:	d1e0      	bne.n	80096f8 <__ssputs_r+0x5c>
 8009736:	6921      	ldr	r1, [r4, #16]
 8009738:	4650      	mov	r0, sl
 800973a:	f7ff feb7 	bl	80094ac <_free_r>
 800973e:	230c      	movs	r3, #12
 8009740:	f8ca 3000 	str.w	r3, [sl]
 8009744:	89a3      	ldrh	r3, [r4, #12]
 8009746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800974a:	81a3      	strh	r3, [r4, #12]
 800974c:	f04f 30ff 	mov.w	r0, #4294967295
 8009750:	e7e9      	b.n	8009726 <__ssputs_r+0x8a>
	...

08009754 <_svfiprintf_r>:
 8009754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009758:	4698      	mov	r8, r3
 800975a:	898b      	ldrh	r3, [r1, #12]
 800975c:	061b      	lsls	r3, r3, #24
 800975e:	b09d      	sub	sp, #116	@ 0x74
 8009760:	4607      	mov	r7, r0
 8009762:	460d      	mov	r5, r1
 8009764:	4614      	mov	r4, r2
 8009766:	d510      	bpl.n	800978a <_svfiprintf_r+0x36>
 8009768:	690b      	ldr	r3, [r1, #16]
 800976a:	b973      	cbnz	r3, 800978a <_svfiprintf_r+0x36>
 800976c:	2140      	movs	r1, #64	@ 0x40
 800976e:	f7ff ff09 	bl	8009584 <_malloc_r>
 8009772:	6028      	str	r0, [r5, #0]
 8009774:	6128      	str	r0, [r5, #16]
 8009776:	b930      	cbnz	r0, 8009786 <_svfiprintf_r+0x32>
 8009778:	230c      	movs	r3, #12
 800977a:	603b      	str	r3, [r7, #0]
 800977c:	f04f 30ff 	mov.w	r0, #4294967295
 8009780:	b01d      	add	sp, #116	@ 0x74
 8009782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009786:	2340      	movs	r3, #64	@ 0x40
 8009788:	616b      	str	r3, [r5, #20]
 800978a:	2300      	movs	r3, #0
 800978c:	9309      	str	r3, [sp, #36]	@ 0x24
 800978e:	2320      	movs	r3, #32
 8009790:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009794:	f8cd 800c 	str.w	r8, [sp, #12]
 8009798:	2330      	movs	r3, #48	@ 0x30
 800979a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009938 <_svfiprintf_r+0x1e4>
 800979e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097a2:	f04f 0901 	mov.w	r9, #1
 80097a6:	4623      	mov	r3, r4
 80097a8:	469a      	mov	sl, r3
 80097aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097ae:	b10a      	cbz	r2, 80097b4 <_svfiprintf_r+0x60>
 80097b0:	2a25      	cmp	r2, #37	@ 0x25
 80097b2:	d1f9      	bne.n	80097a8 <_svfiprintf_r+0x54>
 80097b4:	ebba 0b04 	subs.w	fp, sl, r4
 80097b8:	d00b      	beq.n	80097d2 <_svfiprintf_r+0x7e>
 80097ba:	465b      	mov	r3, fp
 80097bc:	4622      	mov	r2, r4
 80097be:	4629      	mov	r1, r5
 80097c0:	4638      	mov	r0, r7
 80097c2:	f7ff ff6b 	bl	800969c <__ssputs_r>
 80097c6:	3001      	adds	r0, #1
 80097c8:	f000 80a7 	beq.w	800991a <_svfiprintf_r+0x1c6>
 80097cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ce:	445a      	add	r2, fp
 80097d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80097d2:	f89a 3000 	ldrb.w	r3, [sl]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	f000 809f 	beq.w	800991a <_svfiprintf_r+0x1c6>
 80097dc:	2300      	movs	r3, #0
 80097de:	f04f 32ff 	mov.w	r2, #4294967295
 80097e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097e6:	f10a 0a01 	add.w	sl, sl, #1
 80097ea:	9304      	str	r3, [sp, #16]
 80097ec:	9307      	str	r3, [sp, #28]
 80097ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80097f4:	4654      	mov	r4, sl
 80097f6:	2205      	movs	r2, #5
 80097f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097fc:	484e      	ldr	r0, [pc, #312]	@ (8009938 <_svfiprintf_r+0x1e4>)
 80097fe:	f7f6 fcf7 	bl	80001f0 <memchr>
 8009802:	9a04      	ldr	r2, [sp, #16]
 8009804:	b9d8      	cbnz	r0, 800983e <_svfiprintf_r+0xea>
 8009806:	06d0      	lsls	r0, r2, #27
 8009808:	bf44      	itt	mi
 800980a:	2320      	movmi	r3, #32
 800980c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009810:	0711      	lsls	r1, r2, #28
 8009812:	bf44      	itt	mi
 8009814:	232b      	movmi	r3, #43	@ 0x2b
 8009816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800981a:	f89a 3000 	ldrb.w	r3, [sl]
 800981e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009820:	d015      	beq.n	800984e <_svfiprintf_r+0xfa>
 8009822:	9a07      	ldr	r2, [sp, #28]
 8009824:	4654      	mov	r4, sl
 8009826:	2000      	movs	r0, #0
 8009828:	f04f 0c0a 	mov.w	ip, #10
 800982c:	4621      	mov	r1, r4
 800982e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009832:	3b30      	subs	r3, #48	@ 0x30
 8009834:	2b09      	cmp	r3, #9
 8009836:	d94b      	bls.n	80098d0 <_svfiprintf_r+0x17c>
 8009838:	b1b0      	cbz	r0, 8009868 <_svfiprintf_r+0x114>
 800983a:	9207      	str	r2, [sp, #28]
 800983c:	e014      	b.n	8009868 <_svfiprintf_r+0x114>
 800983e:	eba0 0308 	sub.w	r3, r0, r8
 8009842:	fa09 f303 	lsl.w	r3, r9, r3
 8009846:	4313      	orrs	r3, r2
 8009848:	9304      	str	r3, [sp, #16]
 800984a:	46a2      	mov	sl, r4
 800984c:	e7d2      	b.n	80097f4 <_svfiprintf_r+0xa0>
 800984e:	9b03      	ldr	r3, [sp, #12]
 8009850:	1d19      	adds	r1, r3, #4
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	9103      	str	r1, [sp, #12]
 8009856:	2b00      	cmp	r3, #0
 8009858:	bfbb      	ittet	lt
 800985a:	425b      	neglt	r3, r3
 800985c:	f042 0202 	orrlt.w	r2, r2, #2
 8009860:	9307      	strge	r3, [sp, #28]
 8009862:	9307      	strlt	r3, [sp, #28]
 8009864:	bfb8      	it	lt
 8009866:	9204      	strlt	r2, [sp, #16]
 8009868:	7823      	ldrb	r3, [r4, #0]
 800986a:	2b2e      	cmp	r3, #46	@ 0x2e
 800986c:	d10a      	bne.n	8009884 <_svfiprintf_r+0x130>
 800986e:	7863      	ldrb	r3, [r4, #1]
 8009870:	2b2a      	cmp	r3, #42	@ 0x2a
 8009872:	d132      	bne.n	80098da <_svfiprintf_r+0x186>
 8009874:	9b03      	ldr	r3, [sp, #12]
 8009876:	1d1a      	adds	r2, r3, #4
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	9203      	str	r2, [sp, #12]
 800987c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009880:	3402      	adds	r4, #2
 8009882:	9305      	str	r3, [sp, #20]
 8009884:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009948 <_svfiprintf_r+0x1f4>
 8009888:	7821      	ldrb	r1, [r4, #0]
 800988a:	2203      	movs	r2, #3
 800988c:	4650      	mov	r0, sl
 800988e:	f7f6 fcaf 	bl	80001f0 <memchr>
 8009892:	b138      	cbz	r0, 80098a4 <_svfiprintf_r+0x150>
 8009894:	9b04      	ldr	r3, [sp, #16]
 8009896:	eba0 000a 	sub.w	r0, r0, sl
 800989a:	2240      	movs	r2, #64	@ 0x40
 800989c:	4082      	lsls	r2, r0
 800989e:	4313      	orrs	r3, r2
 80098a0:	3401      	adds	r4, #1
 80098a2:	9304      	str	r3, [sp, #16]
 80098a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098a8:	4824      	ldr	r0, [pc, #144]	@ (800993c <_svfiprintf_r+0x1e8>)
 80098aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098ae:	2206      	movs	r2, #6
 80098b0:	f7f6 fc9e 	bl	80001f0 <memchr>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	d036      	beq.n	8009926 <_svfiprintf_r+0x1d2>
 80098b8:	4b21      	ldr	r3, [pc, #132]	@ (8009940 <_svfiprintf_r+0x1ec>)
 80098ba:	bb1b      	cbnz	r3, 8009904 <_svfiprintf_r+0x1b0>
 80098bc:	9b03      	ldr	r3, [sp, #12]
 80098be:	3307      	adds	r3, #7
 80098c0:	f023 0307 	bic.w	r3, r3, #7
 80098c4:	3308      	adds	r3, #8
 80098c6:	9303      	str	r3, [sp, #12]
 80098c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098ca:	4433      	add	r3, r6
 80098cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ce:	e76a      	b.n	80097a6 <_svfiprintf_r+0x52>
 80098d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80098d4:	460c      	mov	r4, r1
 80098d6:	2001      	movs	r0, #1
 80098d8:	e7a8      	b.n	800982c <_svfiprintf_r+0xd8>
 80098da:	2300      	movs	r3, #0
 80098dc:	3401      	adds	r4, #1
 80098de:	9305      	str	r3, [sp, #20]
 80098e0:	4619      	mov	r1, r3
 80098e2:	f04f 0c0a 	mov.w	ip, #10
 80098e6:	4620      	mov	r0, r4
 80098e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098ec:	3a30      	subs	r2, #48	@ 0x30
 80098ee:	2a09      	cmp	r2, #9
 80098f0:	d903      	bls.n	80098fa <_svfiprintf_r+0x1a6>
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d0c6      	beq.n	8009884 <_svfiprintf_r+0x130>
 80098f6:	9105      	str	r1, [sp, #20]
 80098f8:	e7c4      	b.n	8009884 <_svfiprintf_r+0x130>
 80098fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80098fe:	4604      	mov	r4, r0
 8009900:	2301      	movs	r3, #1
 8009902:	e7f0      	b.n	80098e6 <_svfiprintf_r+0x192>
 8009904:	ab03      	add	r3, sp, #12
 8009906:	9300      	str	r3, [sp, #0]
 8009908:	462a      	mov	r2, r5
 800990a:	4b0e      	ldr	r3, [pc, #56]	@ (8009944 <_svfiprintf_r+0x1f0>)
 800990c:	a904      	add	r1, sp, #16
 800990e:	4638      	mov	r0, r7
 8009910:	f3af 8000 	nop.w
 8009914:	1c42      	adds	r2, r0, #1
 8009916:	4606      	mov	r6, r0
 8009918:	d1d6      	bne.n	80098c8 <_svfiprintf_r+0x174>
 800991a:	89ab      	ldrh	r3, [r5, #12]
 800991c:	065b      	lsls	r3, r3, #25
 800991e:	f53f af2d 	bmi.w	800977c <_svfiprintf_r+0x28>
 8009922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009924:	e72c      	b.n	8009780 <_svfiprintf_r+0x2c>
 8009926:	ab03      	add	r3, sp, #12
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	462a      	mov	r2, r5
 800992c:	4b05      	ldr	r3, [pc, #20]	@ (8009944 <_svfiprintf_r+0x1f0>)
 800992e:	a904      	add	r1, sp, #16
 8009930:	4638      	mov	r0, r7
 8009932:	f000 f879 	bl	8009a28 <_printf_i>
 8009936:	e7ed      	b.n	8009914 <_svfiprintf_r+0x1c0>
 8009938:	0800a1e8 	.word	0x0800a1e8
 800993c:	0800a1f2 	.word	0x0800a1f2
 8009940:	00000000 	.word	0x00000000
 8009944:	0800969d 	.word	0x0800969d
 8009948:	0800a1ee 	.word	0x0800a1ee

0800994c <_printf_common>:
 800994c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009950:	4616      	mov	r6, r2
 8009952:	4698      	mov	r8, r3
 8009954:	688a      	ldr	r2, [r1, #8]
 8009956:	690b      	ldr	r3, [r1, #16]
 8009958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800995c:	4293      	cmp	r3, r2
 800995e:	bfb8      	it	lt
 8009960:	4613      	movlt	r3, r2
 8009962:	6033      	str	r3, [r6, #0]
 8009964:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009968:	4607      	mov	r7, r0
 800996a:	460c      	mov	r4, r1
 800996c:	b10a      	cbz	r2, 8009972 <_printf_common+0x26>
 800996e:	3301      	adds	r3, #1
 8009970:	6033      	str	r3, [r6, #0]
 8009972:	6823      	ldr	r3, [r4, #0]
 8009974:	0699      	lsls	r1, r3, #26
 8009976:	bf42      	ittt	mi
 8009978:	6833      	ldrmi	r3, [r6, #0]
 800997a:	3302      	addmi	r3, #2
 800997c:	6033      	strmi	r3, [r6, #0]
 800997e:	6825      	ldr	r5, [r4, #0]
 8009980:	f015 0506 	ands.w	r5, r5, #6
 8009984:	d106      	bne.n	8009994 <_printf_common+0x48>
 8009986:	f104 0a19 	add.w	sl, r4, #25
 800998a:	68e3      	ldr	r3, [r4, #12]
 800998c:	6832      	ldr	r2, [r6, #0]
 800998e:	1a9b      	subs	r3, r3, r2
 8009990:	42ab      	cmp	r3, r5
 8009992:	dc26      	bgt.n	80099e2 <_printf_common+0x96>
 8009994:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009998:	6822      	ldr	r2, [r4, #0]
 800999a:	3b00      	subs	r3, #0
 800999c:	bf18      	it	ne
 800999e:	2301      	movne	r3, #1
 80099a0:	0692      	lsls	r2, r2, #26
 80099a2:	d42b      	bmi.n	80099fc <_printf_common+0xb0>
 80099a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099a8:	4641      	mov	r1, r8
 80099aa:	4638      	mov	r0, r7
 80099ac:	47c8      	blx	r9
 80099ae:	3001      	adds	r0, #1
 80099b0:	d01e      	beq.n	80099f0 <_printf_common+0xa4>
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	6922      	ldr	r2, [r4, #16]
 80099b6:	f003 0306 	and.w	r3, r3, #6
 80099ba:	2b04      	cmp	r3, #4
 80099bc:	bf02      	ittt	eq
 80099be:	68e5      	ldreq	r5, [r4, #12]
 80099c0:	6833      	ldreq	r3, [r6, #0]
 80099c2:	1aed      	subeq	r5, r5, r3
 80099c4:	68a3      	ldr	r3, [r4, #8]
 80099c6:	bf0c      	ite	eq
 80099c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099cc:	2500      	movne	r5, #0
 80099ce:	4293      	cmp	r3, r2
 80099d0:	bfc4      	itt	gt
 80099d2:	1a9b      	subgt	r3, r3, r2
 80099d4:	18ed      	addgt	r5, r5, r3
 80099d6:	2600      	movs	r6, #0
 80099d8:	341a      	adds	r4, #26
 80099da:	42b5      	cmp	r5, r6
 80099dc:	d11a      	bne.n	8009a14 <_printf_common+0xc8>
 80099de:	2000      	movs	r0, #0
 80099e0:	e008      	b.n	80099f4 <_printf_common+0xa8>
 80099e2:	2301      	movs	r3, #1
 80099e4:	4652      	mov	r2, sl
 80099e6:	4641      	mov	r1, r8
 80099e8:	4638      	mov	r0, r7
 80099ea:	47c8      	blx	r9
 80099ec:	3001      	adds	r0, #1
 80099ee:	d103      	bne.n	80099f8 <_printf_common+0xac>
 80099f0:	f04f 30ff 	mov.w	r0, #4294967295
 80099f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099f8:	3501      	adds	r5, #1
 80099fa:	e7c6      	b.n	800998a <_printf_common+0x3e>
 80099fc:	18e1      	adds	r1, r4, r3
 80099fe:	1c5a      	adds	r2, r3, #1
 8009a00:	2030      	movs	r0, #48	@ 0x30
 8009a02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a06:	4422      	add	r2, r4
 8009a08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a10:	3302      	adds	r3, #2
 8009a12:	e7c7      	b.n	80099a4 <_printf_common+0x58>
 8009a14:	2301      	movs	r3, #1
 8009a16:	4622      	mov	r2, r4
 8009a18:	4641      	mov	r1, r8
 8009a1a:	4638      	mov	r0, r7
 8009a1c:	47c8      	blx	r9
 8009a1e:	3001      	adds	r0, #1
 8009a20:	d0e6      	beq.n	80099f0 <_printf_common+0xa4>
 8009a22:	3601      	adds	r6, #1
 8009a24:	e7d9      	b.n	80099da <_printf_common+0x8e>
	...

08009a28 <_printf_i>:
 8009a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a2c:	7e0f      	ldrb	r7, [r1, #24]
 8009a2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a30:	2f78      	cmp	r7, #120	@ 0x78
 8009a32:	4691      	mov	r9, r2
 8009a34:	4680      	mov	r8, r0
 8009a36:	460c      	mov	r4, r1
 8009a38:	469a      	mov	sl, r3
 8009a3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a3e:	d807      	bhi.n	8009a50 <_printf_i+0x28>
 8009a40:	2f62      	cmp	r7, #98	@ 0x62
 8009a42:	d80a      	bhi.n	8009a5a <_printf_i+0x32>
 8009a44:	2f00      	cmp	r7, #0
 8009a46:	f000 80d1 	beq.w	8009bec <_printf_i+0x1c4>
 8009a4a:	2f58      	cmp	r7, #88	@ 0x58
 8009a4c:	f000 80b8 	beq.w	8009bc0 <_printf_i+0x198>
 8009a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a58:	e03a      	b.n	8009ad0 <_printf_i+0xa8>
 8009a5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a5e:	2b15      	cmp	r3, #21
 8009a60:	d8f6      	bhi.n	8009a50 <_printf_i+0x28>
 8009a62:	a101      	add	r1, pc, #4	@ (adr r1, 8009a68 <_printf_i+0x40>)
 8009a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a68:	08009ac1 	.word	0x08009ac1
 8009a6c:	08009ad5 	.word	0x08009ad5
 8009a70:	08009a51 	.word	0x08009a51
 8009a74:	08009a51 	.word	0x08009a51
 8009a78:	08009a51 	.word	0x08009a51
 8009a7c:	08009a51 	.word	0x08009a51
 8009a80:	08009ad5 	.word	0x08009ad5
 8009a84:	08009a51 	.word	0x08009a51
 8009a88:	08009a51 	.word	0x08009a51
 8009a8c:	08009a51 	.word	0x08009a51
 8009a90:	08009a51 	.word	0x08009a51
 8009a94:	08009bd3 	.word	0x08009bd3
 8009a98:	08009aff 	.word	0x08009aff
 8009a9c:	08009b8d 	.word	0x08009b8d
 8009aa0:	08009a51 	.word	0x08009a51
 8009aa4:	08009a51 	.word	0x08009a51
 8009aa8:	08009bf5 	.word	0x08009bf5
 8009aac:	08009a51 	.word	0x08009a51
 8009ab0:	08009aff 	.word	0x08009aff
 8009ab4:	08009a51 	.word	0x08009a51
 8009ab8:	08009a51 	.word	0x08009a51
 8009abc:	08009b95 	.word	0x08009b95
 8009ac0:	6833      	ldr	r3, [r6, #0]
 8009ac2:	1d1a      	adds	r2, r3, #4
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	6032      	str	r2, [r6, #0]
 8009ac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009acc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	e09c      	b.n	8009c0e <_printf_i+0x1e6>
 8009ad4:	6833      	ldr	r3, [r6, #0]
 8009ad6:	6820      	ldr	r0, [r4, #0]
 8009ad8:	1d19      	adds	r1, r3, #4
 8009ada:	6031      	str	r1, [r6, #0]
 8009adc:	0606      	lsls	r6, r0, #24
 8009ade:	d501      	bpl.n	8009ae4 <_printf_i+0xbc>
 8009ae0:	681d      	ldr	r5, [r3, #0]
 8009ae2:	e003      	b.n	8009aec <_printf_i+0xc4>
 8009ae4:	0645      	lsls	r5, r0, #25
 8009ae6:	d5fb      	bpl.n	8009ae0 <_printf_i+0xb8>
 8009ae8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009aec:	2d00      	cmp	r5, #0
 8009aee:	da03      	bge.n	8009af8 <_printf_i+0xd0>
 8009af0:	232d      	movs	r3, #45	@ 0x2d
 8009af2:	426d      	negs	r5, r5
 8009af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009af8:	4858      	ldr	r0, [pc, #352]	@ (8009c5c <_printf_i+0x234>)
 8009afa:	230a      	movs	r3, #10
 8009afc:	e011      	b.n	8009b22 <_printf_i+0xfa>
 8009afe:	6821      	ldr	r1, [r4, #0]
 8009b00:	6833      	ldr	r3, [r6, #0]
 8009b02:	0608      	lsls	r0, r1, #24
 8009b04:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b08:	d402      	bmi.n	8009b10 <_printf_i+0xe8>
 8009b0a:	0649      	lsls	r1, r1, #25
 8009b0c:	bf48      	it	mi
 8009b0e:	b2ad      	uxthmi	r5, r5
 8009b10:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b12:	4852      	ldr	r0, [pc, #328]	@ (8009c5c <_printf_i+0x234>)
 8009b14:	6033      	str	r3, [r6, #0]
 8009b16:	bf14      	ite	ne
 8009b18:	230a      	movne	r3, #10
 8009b1a:	2308      	moveq	r3, #8
 8009b1c:	2100      	movs	r1, #0
 8009b1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b22:	6866      	ldr	r6, [r4, #4]
 8009b24:	60a6      	str	r6, [r4, #8]
 8009b26:	2e00      	cmp	r6, #0
 8009b28:	db05      	blt.n	8009b36 <_printf_i+0x10e>
 8009b2a:	6821      	ldr	r1, [r4, #0]
 8009b2c:	432e      	orrs	r6, r5
 8009b2e:	f021 0104 	bic.w	r1, r1, #4
 8009b32:	6021      	str	r1, [r4, #0]
 8009b34:	d04b      	beq.n	8009bce <_printf_i+0x1a6>
 8009b36:	4616      	mov	r6, r2
 8009b38:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b3c:	fb03 5711 	mls	r7, r3, r1, r5
 8009b40:	5dc7      	ldrb	r7, [r0, r7]
 8009b42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b46:	462f      	mov	r7, r5
 8009b48:	42bb      	cmp	r3, r7
 8009b4a:	460d      	mov	r5, r1
 8009b4c:	d9f4      	bls.n	8009b38 <_printf_i+0x110>
 8009b4e:	2b08      	cmp	r3, #8
 8009b50:	d10b      	bne.n	8009b6a <_printf_i+0x142>
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	07df      	lsls	r7, r3, #31
 8009b56:	d508      	bpl.n	8009b6a <_printf_i+0x142>
 8009b58:	6923      	ldr	r3, [r4, #16]
 8009b5a:	6861      	ldr	r1, [r4, #4]
 8009b5c:	4299      	cmp	r1, r3
 8009b5e:	bfde      	ittt	le
 8009b60:	2330      	movle	r3, #48	@ 0x30
 8009b62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b6a:	1b92      	subs	r2, r2, r6
 8009b6c:	6122      	str	r2, [r4, #16]
 8009b6e:	f8cd a000 	str.w	sl, [sp]
 8009b72:	464b      	mov	r3, r9
 8009b74:	aa03      	add	r2, sp, #12
 8009b76:	4621      	mov	r1, r4
 8009b78:	4640      	mov	r0, r8
 8009b7a:	f7ff fee7 	bl	800994c <_printf_common>
 8009b7e:	3001      	adds	r0, #1
 8009b80:	d14a      	bne.n	8009c18 <_printf_i+0x1f0>
 8009b82:	f04f 30ff 	mov.w	r0, #4294967295
 8009b86:	b004      	add	sp, #16
 8009b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b8c:	6823      	ldr	r3, [r4, #0]
 8009b8e:	f043 0320 	orr.w	r3, r3, #32
 8009b92:	6023      	str	r3, [r4, #0]
 8009b94:	4832      	ldr	r0, [pc, #200]	@ (8009c60 <_printf_i+0x238>)
 8009b96:	2778      	movs	r7, #120	@ 0x78
 8009b98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	6831      	ldr	r1, [r6, #0]
 8009ba0:	061f      	lsls	r7, r3, #24
 8009ba2:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ba6:	d402      	bmi.n	8009bae <_printf_i+0x186>
 8009ba8:	065f      	lsls	r7, r3, #25
 8009baa:	bf48      	it	mi
 8009bac:	b2ad      	uxthmi	r5, r5
 8009bae:	6031      	str	r1, [r6, #0]
 8009bb0:	07d9      	lsls	r1, r3, #31
 8009bb2:	bf44      	itt	mi
 8009bb4:	f043 0320 	orrmi.w	r3, r3, #32
 8009bb8:	6023      	strmi	r3, [r4, #0]
 8009bba:	b11d      	cbz	r5, 8009bc4 <_printf_i+0x19c>
 8009bbc:	2310      	movs	r3, #16
 8009bbe:	e7ad      	b.n	8009b1c <_printf_i+0xf4>
 8009bc0:	4826      	ldr	r0, [pc, #152]	@ (8009c5c <_printf_i+0x234>)
 8009bc2:	e7e9      	b.n	8009b98 <_printf_i+0x170>
 8009bc4:	6823      	ldr	r3, [r4, #0]
 8009bc6:	f023 0320 	bic.w	r3, r3, #32
 8009bca:	6023      	str	r3, [r4, #0]
 8009bcc:	e7f6      	b.n	8009bbc <_printf_i+0x194>
 8009bce:	4616      	mov	r6, r2
 8009bd0:	e7bd      	b.n	8009b4e <_printf_i+0x126>
 8009bd2:	6833      	ldr	r3, [r6, #0]
 8009bd4:	6825      	ldr	r5, [r4, #0]
 8009bd6:	6961      	ldr	r1, [r4, #20]
 8009bd8:	1d18      	adds	r0, r3, #4
 8009bda:	6030      	str	r0, [r6, #0]
 8009bdc:	062e      	lsls	r6, r5, #24
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	d501      	bpl.n	8009be6 <_printf_i+0x1be>
 8009be2:	6019      	str	r1, [r3, #0]
 8009be4:	e002      	b.n	8009bec <_printf_i+0x1c4>
 8009be6:	0668      	lsls	r0, r5, #25
 8009be8:	d5fb      	bpl.n	8009be2 <_printf_i+0x1ba>
 8009bea:	8019      	strh	r1, [r3, #0]
 8009bec:	2300      	movs	r3, #0
 8009bee:	6123      	str	r3, [r4, #16]
 8009bf0:	4616      	mov	r6, r2
 8009bf2:	e7bc      	b.n	8009b6e <_printf_i+0x146>
 8009bf4:	6833      	ldr	r3, [r6, #0]
 8009bf6:	1d1a      	adds	r2, r3, #4
 8009bf8:	6032      	str	r2, [r6, #0]
 8009bfa:	681e      	ldr	r6, [r3, #0]
 8009bfc:	6862      	ldr	r2, [r4, #4]
 8009bfe:	2100      	movs	r1, #0
 8009c00:	4630      	mov	r0, r6
 8009c02:	f7f6 faf5 	bl	80001f0 <memchr>
 8009c06:	b108      	cbz	r0, 8009c0c <_printf_i+0x1e4>
 8009c08:	1b80      	subs	r0, r0, r6
 8009c0a:	6060      	str	r0, [r4, #4]
 8009c0c:	6863      	ldr	r3, [r4, #4]
 8009c0e:	6123      	str	r3, [r4, #16]
 8009c10:	2300      	movs	r3, #0
 8009c12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c16:	e7aa      	b.n	8009b6e <_printf_i+0x146>
 8009c18:	6923      	ldr	r3, [r4, #16]
 8009c1a:	4632      	mov	r2, r6
 8009c1c:	4649      	mov	r1, r9
 8009c1e:	4640      	mov	r0, r8
 8009c20:	47d0      	blx	sl
 8009c22:	3001      	adds	r0, #1
 8009c24:	d0ad      	beq.n	8009b82 <_printf_i+0x15a>
 8009c26:	6823      	ldr	r3, [r4, #0]
 8009c28:	079b      	lsls	r3, r3, #30
 8009c2a:	d413      	bmi.n	8009c54 <_printf_i+0x22c>
 8009c2c:	68e0      	ldr	r0, [r4, #12]
 8009c2e:	9b03      	ldr	r3, [sp, #12]
 8009c30:	4298      	cmp	r0, r3
 8009c32:	bfb8      	it	lt
 8009c34:	4618      	movlt	r0, r3
 8009c36:	e7a6      	b.n	8009b86 <_printf_i+0x15e>
 8009c38:	2301      	movs	r3, #1
 8009c3a:	4632      	mov	r2, r6
 8009c3c:	4649      	mov	r1, r9
 8009c3e:	4640      	mov	r0, r8
 8009c40:	47d0      	blx	sl
 8009c42:	3001      	adds	r0, #1
 8009c44:	d09d      	beq.n	8009b82 <_printf_i+0x15a>
 8009c46:	3501      	adds	r5, #1
 8009c48:	68e3      	ldr	r3, [r4, #12]
 8009c4a:	9903      	ldr	r1, [sp, #12]
 8009c4c:	1a5b      	subs	r3, r3, r1
 8009c4e:	42ab      	cmp	r3, r5
 8009c50:	dcf2      	bgt.n	8009c38 <_printf_i+0x210>
 8009c52:	e7eb      	b.n	8009c2c <_printf_i+0x204>
 8009c54:	2500      	movs	r5, #0
 8009c56:	f104 0619 	add.w	r6, r4, #25
 8009c5a:	e7f5      	b.n	8009c48 <_printf_i+0x220>
 8009c5c:	0800a1f9 	.word	0x0800a1f9
 8009c60:	0800a20a 	.word	0x0800a20a

08009c64 <__sflush_r>:
 8009c64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c6c:	0716      	lsls	r6, r2, #28
 8009c6e:	4605      	mov	r5, r0
 8009c70:	460c      	mov	r4, r1
 8009c72:	d454      	bmi.n	8009d1e <__sflush_r+0xba>
 8009c74:	684b      	ldr	r3, [r1, #4]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	dc02      	bgt.n	8009c80 <__sflush_r+0x1c>
 8009c7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	dd48      	ble.n	8009d12 <__sflush_r+0xae>
 8009c80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c82:	2e00      	cmp	r6, #0
 8009c84:	d045      	beq.n	8009d12 <__sflush_r+0xae>
 8009c86:	2300      	movs	r3, #0
 8009c88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c8c:	682f      	ldr	r7, [r5, #0]
 8009c8e:	6a21      	ldr	r1, [r4, #32]
 8009c90:	602b      	str	r3, [r5, #0]
 8009c92:	d030      	beq.n	8009cf6 <__sflush_r+0x92>
 8009c94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c96:	89a3      	ldrh	r3, [r4, #12]
 8009c98:	0759      	lsls	r1, r3, #29
 8009c9a:	d505      	bpl.n	8009ca8 <__sflush_r+0x44>
 8009c9c:	6863      	ldr	r3, [r4, #4]
 8009c9e:	1ad2      	subs	r2, r2, r3
 8009ca0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ca2:	b10b      	cbz	r3, 8009ca8 <__sflush_r+0x44>
 8009ca4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ca6:	1ad2      	subs	r2, r2, r3
 8009ca8:	2300      	movs	r3, #0
 8009caa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cac:	6a21      	ldr	r1, [r4, #32]
 8009cae:	4628      	mov	r0, r5
 8009cb0:	47b0      	blx	r6
 8009cb2:	1c43      	adds	r3, r0, #1
 8009cb4:	89a3      	ldrh	r3, [r4, #12]
 8009cb6:	d106      	bne.n	8009cc6 <__sflush_r+0x62>
 8009cb8:	6829      	ldr	r1, [r5, #0]
 8009cba:	291d      	cmp	r1, #29
 8009cbc:	d82b      	bhi.n	8009d16 <__sflush_r+0xb2>
 8009cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8009d68 <__sflush_r+0x104>)
 8009cc0:	40ca      	lsrs	r2, r1
 8009cc2:	07d6      	lsls	r6, r2, #31
 8009cc4:	d527      	bpl.n	8009d16 <__sflush_r+0xb2>
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	6062      	str	r2, [r4, #4]
 8009cca:	04d9      	lsls	r1, r3, #19
 8009ccc:	6922      	ldr	r2, [r4, #16]
 8009cce:	6022      	str	r2, [r4, #0]
 8009cd0:	d504      	bpl.n	8009cdc <__sflush_r+0x78>
 8009cd2:	1c42      	adds	r2, r0, #1
 8009cd4:	d101      	bne.n	8009cda <__sflush_r+0x76>
 8009cd6:	682b      	ldr	r3, [r5, #0]
 8009cd8:	b903      	cbnz	r3, 8009cdc <__sflush_r+0x78>
 8009cda:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cde:	602f      	str	r7, [r5, #0]
 8009ce0:	b1b9      	cbz	r1, 8009d12 <__sflush_r+0xae>
 8009ce2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ce6:	4299      	cmp	r1, r3
 8009ce8:	d002      	beq.n	8009cf0 <__sflush_r+0x8c>
 8009cea:	4628      	mov	r0, r5
 8009cec:	f7ff fbde 	bl	80094ac <_free_r>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cf4:	e00d      	b.n	8009d12 <__sflush_r+0xae>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	47b0      	blx	r6
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	1c50      	adds	r0, r2, #1
 8009d00:	d1c9      	bne.n	8009c96 <__sflush_r+0x32>
 8009d02:	682b      	ldr	r3, [r5, #0]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d0c6      	beq.n	8009c96 <__sflush_r+0x32>
 8009d08:	2b1d      	cmp	r3, #29
 8009d0a:	d001      	beq.n	8009d10 <__sflush_r+0xac>
 8009d0c:	2b16      	cmp	r3, #22
 8009d0e:	d11e      	bne.n	8009d4e <__sflush_r+0xea>
 8009d10:	602f      	str	r7, [r5, #0]
 8009d12:	2000      	movs	r0, #0
 8009d14:	e022      	b.n	8009d5c <__sflush_r+0xf8>
 8009d16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d1a:	b21b      	sxth	r3, r3
 8009d1c:	e01b      	b.n	8009d56 <__sflush_r+0xf2>
 8009d1e:	690f      	ldr	r7, [r1, #16]
 8009d20:	2f00      	cmp	r7, #0
 8009d22:	d0f6      	beq.n	8009d12 <__sflush_r+0xae>
 8009d24:	0793      	lsls	r3, r2, #30
 8009d26:	680e      	ldr	r6, [r1, #0]
 8009d28:	bf08      	it	eq
 8009d2a:	694b      	ldreq	r3, [r1, #20]
 8009d2c:	600f      	str	r7, [r1, #0]
 8009d2e:	bf18      	it	ne
 8009d30:	2300      	movne	r3, #0
 8009d32:	eba6 0807 	sub.w	r8, r6, r7
 8009d36:	608b      	str	r3, [r1, #8]
 8009d38:	f1b8 0f00 	cmp.w	r8, #0
 8009d3c:	dde9      	ble.n	8009d12 <__sflush_r+0xae>
 8009d3e:	6a21      	ldr	r1, [r4, #32]
 8009d40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d42:	4643      	mov	r3, r8
 8009d44:	463a      	mov	r2, r7
 8009d46:	4628      	mov	r0, r5
 8009d48:	47b0      	blx	r6
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	dc08      	bgt.n	8009d60 <__sflush_r+0xfc>
 8009d4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d56:	81a3      	strh	r3, [r4, #12]
 8009d58:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d60:	4407      	add	r7, r0
 8009d62:	eba8 0800 	sub.w	r8, r8, r0
 8009d66:	e7e7      	b.n	8009d38 <__sflush_r+0xd4>
 8009d68:	20400001 	.word	0x20400001

08009d6c <_fflush_r>:
 8009d6c:	b538      	push	{r3, r4, r5, lr}
 8009d6e:	690b      	ldr	r3, [r1, #16]
 8009d70:	4605      	mov	r5, r0
 8009d72:	460c      	mov	r4, r1
 8009d74:	b913      	cbnz	r3, 8009d7c <_fflush_r+0x10>
 8009d76:	2500      	movs	r5, #0
 8009d78:	4628      	mov	r0, r5
 8009d7a:	bd38      	pop	{r3, r4, r5, pc}
 8009d7c:	b118      	cbz	r0, 8009d86 <_fflush_r+0x1a>
 8009d7e:	6a03      	ldr	r3, [r0, #32]
 8009d80:	b90b      	cbnz	r3, 8009d86 <_fflush_r+0x1a>
 8009d82:	f7ff f91d 	bl	8008fc0 <__sinit>
 8009d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d0f3      	beq.n	8009d76 <_fflush_r+0xa>
 8009d8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d90:	07d0      	lsls	r0, r2, #31
 8009d92:	d404      	bmi.n	8009d9e <_fflush_r+0x32>
 8009d94:	0599      	lsls	r1, r3, #22
 8009d96:	d402      	bmi.n	8009d9e <_fflush_r+0x32>
 8009d98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d9a:	f7ff fb76 	bl	800948a <__retarget_lock_acquire_recursive>
 8009d9e:	4628      	mov	r0, r5
 8009da0:	4621      	mov	r1, r4
 8009da2:	f7ff ff5f 	bl	8009c64 <__sflush_r>
 8009da6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009da8:	07da      	lsls	r2, r3, #31
 8009daa:	4605      	mov	r5, r0
 8009dac:	d4e4      	bmi.n	8009d78 <_fflush_r+0xc>
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	059b      	lsls	r3, r3, #22
 8009db2:	d4e1      	bmi.n	8009d78 <_fflush_r+0xc>
 8009db4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009db6:	f7ff fb69 	bl	800948c <__retarget_lock_release_recursive>
 8009dba:	e7dd      	b.n	8009d78 <_fflush_r+0xc>

08009dbc <__swhatbuf_r>:
 8009dbc:	b570      	push	{r4, r5, r6, lr}
 8009dbe:	460c      	mov	r4, r1
 8009dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dc4:	2900      	cmp	r1, #0
 8009dc6:	b096      	sub	sp, #88	@ 0x58
 8009dc8:	4615      	mov	r5, r2
 8009dca:	461e      	mov	r6, r3
 8009dcc:	da0d      	bge.n	8009dea <__swhatbuf_r+0x2e>
 8009dce:	89a3      	ldrh	r3, [r4, #12]
 8009dd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009dd4:	f04f 0100 	mov.w	r1, #0
 8009dd8:	bf14      	ite	ne
 8009dda:	2340      	movne	r3, #64	@ 0x40
 8009ddc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009de0:	2000      	movs	r0, #0
 8009de2:	6031      	str	r1, [r6, #0]
 8009de4:	602b      	str	r3, [r5, #0]
 8009de6:	b016      	add	sp, #88	@ 0x58
 8009de8:	bd70      	pop	{r4, r5, r6, pc}
 8009dea:	466a      	mov	r2, sp
 8009dec:	f000 f862 	bl	8009eb4 <_fstat_r>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	dbec      	blt.n	8009dce <__swhatbuf_r+0x12>
 8009df4:	9901      	ldr	r1, [sp, #4]
 8009df6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009dfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009dfe:	4259      	negs	r1, r3
 8009e00:	4159      	adcs	r1, r3
 8009e02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e06:	e7eb      	b.n	8009de0 <__swhatbuf_r+0x24>

08009e08 <__smakebuf_r>:
 8009e08:	898b      	ldrh	r3, [r1, #12]
 8009e0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e0c:	079d      	lsls	r5, r3, #30
 8009e0e:	4606      	mov	r6, r0
 8009e10:	460c      	mov	r4, r1
 8009e12:	d507      	bpl.n	8009e24 <__smakebuf_r+0x1c>
 8009e14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e18:	6023      	str	r3, [r4, #0]
 8009e1a:	6123      	str	r3, [r4, #16]
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	6163      	str	r3, [r4, #20]
 8009e20:	b003      	add	sp, #12
 8009e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e24:	ab01      	add	r3, sp, #4
 8009e26:	466a      	mov	r2, sp
 8009e28:	f7ff ffc8 	bl	8009dbc <__swhatbuf_r>
 8009e2c:	9f00      	ldr	r7, [sp, #0]
 8009e2e:	4605      	mov	r5, r0
 8009e30:	4639      	mov	r1, r7
 8009e32:	4630      	mov	r0, r6
 8009e34:	f7ff fba6 	bl	8009584 <_malloc_r>
 8009e38:	b948      	cbnz	r0, 8009e4e <__smakebuf_r+0x46>
 8009e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e3e:	059a      	lsls	r2, r3, #22
 8009e40:	d4ee      	bmi.n	8009e20 <__smakebuf_r+0x18>
 8009e42:	f023 0303 	bic.w	r3, r3, #3
 8009e46:	f043 0302 	orr.w	r3, r3, #2
 8009e4a:	81a3      	strh	r3, [r4, #12]
 8009e4c:	e7e2      	b.n	8009e14 <__smakebuf_r+0xc>
 8009e4e:	89a3      	ldrh	r3, [r4, #12]
 8009e50:	6020      	str	r0, [r4, #0]
 8009e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e56:	81a3      	strh	r3, [r4, #12]
 8009e58:	9b01      	ldr	r3, [sp, #4]
 8009e5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e5e:	b15b      	cbz	r3, 8009e78 <__smakebuf_r+0x70>
 8009e60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e64:	4630      	mov	r0, r6
 8009e66:	f000 f837 	bl	8009ed8 <_isatty_r>
 8009e6a:	b128      	cbz	r0, 8009e78 <__smakebuf_r+0x70>
 8009e6c:	89a3      	ldrh	r3, [r4, #12]
 8009e6e:	f023 0303 	bic.w	r3, r3, #3
 8009e72:	f043 0301 	orr.w	r3, r3, #1
 8009e76:	81a3      	strh	r3, [r4, #12]
 8009e78:	89a3      	ldrh	r3, [r4, #12]
 8009e7a:	431d      	orrs	r5, r3
 8009e7c:	81a5      	strh	r5, [r4, #12]
 8009e7e:	e7cf      	b.n	8009e20 <__smakebuf_r+0x18>

08009e80 <memmove>:
 8009e80:	4288      	cmp	r0, r1
 8009e82:	b510      	push	{r4, lr}
 8009e84:	eb01 0402 	add.w	r4, r1, r2
 8009e88:	d902      	bls.n	8009e90 <memmove+0x10>
 8009e8a:	4284      	cmp	r4, r0
 8009e8c:	4623      	mov	r3, r4
 8009e8e:	d807      	bhi.n	8009ea0 <memmove+0x20>
 8009e90:	1e43      	subs	r3, r0, #1
 8009e92:	42a1      	cmp	r1, r4
 8009e94:	d008      	beq.n	8009ea8 <memmove+0x28>
 8009e96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e9e:	e7f8      	b.n	8009e92 <memmove+0x12>
 8009ea0:	4402      	add	r2, r0
 8009ea2:	4601      	mov	r1, r0
 8009ea4:	428a      	cmp	r2, r1
 8009ea6:	d100      	bne.n	8009eaa <memmove+0x2a>
 8009ea8:	bd10      	pop	{r4, pc}
 8009eaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009eae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009eb2:	e7f7      	b.n	8009ea4 <memmove+0x24>

08009eb4 <_fstat_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4d07      	ldr	r5, [pc, #28]	@ (8009ed4 <_fstat_r+0x20>)
 8009eb8:	2300      	movs	r3, #0
 8009eba:	4604      	mov	r4, r0
 8009ebc:	4608      	mov	r0, r1
 8009ebe:	4611      	mov	r1, r2
 8009ec0:	602b      	str	r3, [r5, #0]
 8009ec2:	f7f7 f870 	bl	8000fa6 <_fstat>
 8009ec6:	1c43      	adds	r3, r0, #1
 8009ec8:	d102      	bne.n	8009ed0 <_fstat_r+0x1c>
 8009eca:	682b      	ldr	r3, [r5, #0]
 8009ecc:	b103      	cbz	r3, 8009ed0 <_fstat_r+0x1c>
 8009ece:	6023      	str	r3, [r4, #0]
 8009ed0:	bd38      	pop	{r3, r4, r5, pc}
 8009ed2:	bf00      	nop
 8009ed4:	20004598 	.word	0x20004598

08009ed8 <_isatty_r>:
 8009ed8:	b538      	push	{r3, r4, r5, lr}
 8009eda:	4d06      	ldr	r5, [pc, #24]	@ (8009ef4 <_isatty_r+0x1c>)
 8009edc:	2300      	movs	r3, #0
 8009ede:	4604      	mov	r4, r0
 8009ee0:	4608      	mov	r0, r1
 8009ee2:	602b      	str	r3, [r5, #0]
 8009ee4:	f7f7 f86f 	bl	8000fc6 <_isatty>
 8009ee8:	1c43      	adds	r3, r0, #1
 8009eea:	d102      	bne.n	8009ef2 <_isatty_r+0x1a>
 8009eec:	682b      	ldr	r3, [r5, #0]
 8009eee:	b103      	cbz	r3, 8009ef2 <_isatty_r+0x1a>
 8009ef0:	6023      	str	r3, [r4, #0]
 8009ef2:	bd38      	pop	{r3, r4, r5, pc}
 8009ef4:	20004598 	.word	0x20004598

08009ef8 <_sbrk_r>:
 8009ef8:	b538      	push	{r3, r4, r5, lr}
 8009efa:	4d06      	ldr	r5, [pc, #24]	@ (8009f14 <_sbrk_r+0x1c>)
 8009efc:	2300      	movs	r3, #0
 8009efe:	4604      	mov	r4, r0
 8009f00:	4608      	mov	r0, r1
 8009f02:	602b      	str	r3, [r5, #0]
 8009f04:	f7f7 f878 	bl	8000ff8 <_sbrk>
 8009f08:	1c43      	adds	r3, r0, #1
 8009f0a:	d102      	bne.n	8009f12 <_sbrk_r+0x1a>
 8009f0c:	682b      	ldr	r3, [r5, #0]
 8009f0e:	b103      	cbz	r3, 8009f12 <_sbrk_r+0x1a>
 8009f10:	6023      	str	r3, [r4, #0]
 8009f12:	bd38      	pop	{r3, r4, r5, pc}
 8009f14:	20004598 	.word	0x20004598

08009f18 <_realloc_r>:
 8009f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f1c:	4607      	mov	r7, r0
 8009f1e:	4614      	mov	r4, r2
 8009f20:	460d      	mov	r5, r1
 8009f22:	b921      	cbnz	r1, 8009f2e <_realloc_r+0x16>
 8009f24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f28:	4611      	mov	r1, r2
 8009f2a:	f7ff bb2b 	b.w	8009584 <_malloc_r>
 8009f2e:	b92a      	cbnz	r2, 8009f3c <_realloc_r+0x24>
 8009f30:	f7ff fabc 	bl	80094ac <_free_r>
 8009f34:	4625      	mov	r5, r4
 8009f36:	4628      	mov	r0, r5
 8009f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f3c:	f000 f81a 	bl	8009f74 <_malloc_usable_size_r>
 8009f40:	4284      	cmp	r4, r0
 8009f42:	4606      	mov	r6, r0
 8009f44:	d802      	bhi.n	8009f4c <_realloc_r+0x34>
 8009f46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f4a:	d8f4      	bhi.n	8009f36 <_realloc_r+0x1e>
 8009f4c:	4621      	mov	r1, r4
 8009f4e:	4638      	mov	r0, r7
 8009f50:	f7ff fb18 	bl	8009584 <_malloc_r>
 8009f54:	4680      	mov	r8, r0
 8009f56:	b908      	cbnz	r0, 8009f5c <_realloc_r+0x44>
 8009f58:	4645      	mov	r5, r8
 8009f5a:	e7ec      	b.n	8009f36 <_realloc_r+0x1e>
 8009f5c:	42b4      	cmp	r4, r6
 8009f5e:	4622      	mov	r2, r4
 8009f60:	4629      	mov	r1, r5
 8009f62:	bf28      	it	cs
 8009f64:	4632      	movcs	r2, r6
 8009f66:	f7ff fa92 	bl	800948e <memcpy>
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	4638      	mov	r0, r7
 8009f6e:	f7ff fa9d 	bl	80094ac <_free_r>
 8009f72:	e7f1      	b.n	8009f58 <_realloc_r+0x40>

08009f74 <_malloc_usable_size_r>:
 8009f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f78:	1f18      	subs	r0, r3, #4
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	bfbc      	itt	lt
 8009f7e:	580b      	ldrlt	r3, [r1, r0]
 8009f80:	18c0      	addlt	r0, r0, r3
 8009f82:	4770      	bx	lr

08009f84 <_init>:
 8009f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f86:	bf00      	nop
 8009f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f8a:	bc08      	pop	{r3}
 8009f8c:	469e      	mov	lr, r3
 8009f8e:	4770      	bx	lr

08009f90 <_fini>:
 8009f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f92:	bf00      	nop
 8009f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f96:	bc08      	pop	{r3}
 8009f98:	469e      	mov	lr, r3
 8009f9a:	4770      	bx	lr
