
LCFR.elf:     file format elf32-littlenios2
LCFR.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001ac34 memsz 0x0001ac34 flags r-x
    LOAD off    0x0001c000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001c000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x000026d0 memsz 0x0007faa0 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001aa00  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000828  08000000  08000000  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ea8  08000828  08000828  0001c828  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d475  080026d0  080026d0  0001e6d0  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001ac54  0001ac54  0001e6d0  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001e6d0  2**0
                  CONTENTS
  8 .sdram        00000000  0807faa0  0807faa0  0001e6d0  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001e6d0  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001230  00000000  00000000  0001e6f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002d900  00000000  00000000  0001f928  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b849  00000000  00000000  0004d228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fe68  00000000  00000000  00058a71  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000041b4  00000000  00000000  000688dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000062e7  00000000  00000000  0006ca90  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00019820  00000000  00000000  00072d77  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  0008c598  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001a38  00000000  00000000  0008c5e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00093c91  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00093c94  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00093c99  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00093c9a  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00093c9b  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00093c9f  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00093ca3  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  00093ca7  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  00093cb0  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  00093cb9  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  00093cc2  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000052  00000000  00000000  00093cc7  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  00093d19  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000828 l    d  .rwdata	00000000 .rwdata
080026d0 l    d  .bss	00000000 .bss
0001ac54 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807faa0 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 //files.auckland.ac.nz/myhome/Documents/GitHub/low-cost-frequency-relay/software/LCFR_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002798 l     O .bss	00000028 pxReadyCoRoutineLists
080027c0 l     O .bss	00000014 xDelayedCoRoutineList1
080027d4 l     O .bss	00000014 xDelayedCoRoutineList2
080026d0 l     O .bss	00000004 pxDelayedCoRoutineList
080026d4 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
080027e8 l     O .bss	00000014 xPendingReadyCoRoutineList
080026dc l     O .bss	00000004 uxTopCoRoutineReadyPriority
080026e0 l     O .bss	00000004 xCoRoutineTickCount
080026e4 l     O .bss	00000004 xLastTickCount
080026e8 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
080027fc l     O .bss	0007d000 xHeap
08002668 l     O .rwdata	00000002 heapSTRUCT_SIZE
0800266c l     O .rwdata	00000004 xTotalHeapSize
080026ec l     O .bss	00000008 xStart
080026f4 l     O .bss	00000004 pxEnd
08002670 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f7fc l     O .bss	000000f0 pxReadyTasksLists
0807f8ec l     O .bss	00000014 xDelayedTaskList1
0807f900 l     O .bss	00000014 xDelayedTaskList2
080026fc l     O .bss	00000004 pxDelayedTaskList
08002700 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f914 l     O .bss	00000014 xPendingReadyList
0807f928 l     O .bss	00000014 xTasksWaitingTermination
08002704 l     O .bss	00000004 uxTasksDeleted
08002708 l     O .bss	00000004 uxCurrentNumberOfTasks
0800270c l     O .bss	00000004 xTickCount
08002710 l     O .bss	00000004 uxTopReadyPriority
08002714 l     O .bss	00000004 xSchedulerRunning
08002718 l     O .bss	00000004 uxPendedTicks
0800271c l     O .bss	00000004 xYieldPending
08002720 l     O .bss	00000004 xNumOfOverflows
08002724 l     O .bss	00000004 uxTaskNumber
08002674 l     O .rwdata	00000004 xNextTaskUnblockTime
08002728 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2849
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f93c l     O .bss	00000014 xActiveTimerList1
0807f950 l     O .bss	00000014 xActiveTimerList2
0800272c l     O .bss	00000004 pxCurrentTimerList
08002730 l     O .bss	00000004 pxOverflowTimerList
08002734 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002738 l     O .bss	00000004 xLastTime.2768
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 main.c
00005708 l     F .text	00000094 ToggleMaintenanceTask
0000579c l     F .text	000000ec SwitchPollingTask
000055b8 l     F .text	00000150 LoadManagementTask
000053e8 l     F .text	000000cc turn_off_least_important_load
000054b4 l     F .text	00000104 turn_on_most_important_load
00000000 l    df *ABS*	00000000 w_pow.c
00000000 l    df *ABS*	00000000 e_pow.c
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_finite.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 s_nan.c
00000000 l    df *ABS*	00000000 s_rint.c
080001e4 l     O .rodata	00000010 TWO52
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 s_copysign.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 impure.c
08000828 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800033e l     O .rodata	00000010 zeroes.4404
0000c330 l     F .text	000000bc __sbprintf
0800034e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000c540 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000e070 l     F .text	00000008 __fp_unlock
0000e084 l     F .text	0000019c __sinit.part.1
0000e220 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
08000c6c l     O .rwdata	00000020 lc_ctype_charset
08000c4c l     O .rwdata	00000020 lc_message_charset
08000c8c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
0800037c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
00011338 l     F .text	000000fc __sprint_r.part.0
080004b0 l     O .rodata	00000010 blanks.4348
080004a0 l     O .rodata	00000010 zeroes.4349
000128c4 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00013e0c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00013f18 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00013f44 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00014030 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00014110 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
000142e4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
080026b4 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00014530 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00014664 l     F .text	00000034 alt_dev_reg
08001274 l     O .rwdata	000000dc flash_controller
08001350 l     O .rwdata	00001060 jtag_uart
080023b0 l     O .rwdata	00000120 character_lcd
080024d0 l     O .rwdata	000000c4 uart
08002594 l     O .rwdata	00000038 ps2
080025cc l     O .rwdata	00000048 video_character_buffer_with_dma
08002614 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00014a24 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00015874 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0001691c l     F .text	00000210 altera_avalon_jtag_uart_irq
00016b2c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
080026b8 l     O .rwdata	00000004 colstart
00017164 l     F .text	000000b8 lcd_write_command
0001721c l     F .text	000000d8 lcd_write_data
000172f4 l     F .text	000000d0 lcd_clear_screen
000173c4 l     F .text	000001f0 lcd_repaint_screen
000175b4 l     F .text	000000cc lcd_scroll_up
00017680 l     F .text	000002ac lcd_handle_escape
00017e00 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0001803c l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
000182e0 l     F .text	000000a0 altera_avalon_uart_irq
00018380 l     F .text	000000e4 altera_avalon_uart_rxirq
00018464 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00018600 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00018818 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00019534 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00019820 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00019960 l     F .text	0000003c alt_get_errno
0001999c l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001a140 l     F .text	000000cc alt_write_word_amd
0001a024 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001a418 l     F .text	0000017c alt_unlock_block_intel
0001a594 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080006a7 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
000109f0 g     F .text	00000074 _mprec_log10
00010adc g     F .text	0000008c __any_on
00012e60 g     F .text	00000054 _isatty_r
08000388 g     O .rodata	00000028 __mprec_tinytens
00014220 g     F .text	0000007c alt_main
00009fb0 g     F .text	000000c0 _puts_r
00015338 g     F .text	00000040 alt_read_query_entry_32bit
00018c4c g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f9a0 g     O .bss	00000100 alt_irq
00007078 g     F .text	00000014 fabs
00012eb4 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00014ae8 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00008668 g     F .text	00000088 .hidden __eqdf2
0807faa0 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
00009f74 g     F .text	0000003c printf
000130cc g     F .text	0000009c _wcrtomb_r
000111f8 g     F .text	0000005c __sseek
0000e3c0 g     F .text	00000010 __sinit
00019238 g     F .text	000000fc alt_up_char_buffer_string
00012f74 g     F .text	00000140 __swbuf_r
00018a64 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000ee88 g     F .text	0000007c _setlocale_r
0000e228 g     F .text	00000068 __sfmoreglue
000142c0 g     F .text	00000024 __malloc_unlock
00018dec g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
0001916c g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000fa10 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000e3a8 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000fb6c g     F .text	000000a8 _Balloc
000086f0 g     F .text	000000dc .hidden __gtdf2
00009c48 g     F .text	00000010 __errno
000154d0 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
080026f8 g     O .bss	00000004 pxCurrentTCB
0807f98c g     O .bss	00000014 frequency_history
00012e04 g     F .text	0000005c _fstat_r
00014fdc g     F .text	000002e0 alt_flash_program_block
0800277c g     O .bss	00000004 errno
00011174 g     F .text	00000008 __seofread
08002788 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a668 g       *ABS*	00000000 _gp
00019d58 g     F .text	00000030 usleep
00000ab4 g     F .text	0000019c xEventGroupWaitBits
080010f4 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
000196d4 g     F .text	00000090 alt_find_dev
00009cd4 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00019334 g     F .text	0000005c alt_up_char_buffer_clear
0000e078 g     F .text	0000000c _cleanup_r
00009954 g     F .text	000000dc .hidden __floatsidf
000198e4 g     F .text	0000007c alt_io_redirect
000087cc g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001ac54 g       *ABS*	00000000 __DTOR_END__
0000a070 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
08002754 g     O .bss	00000004 maintenance_sem
000070a8 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0001094c g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
000128a8 g     F .text	0000001c __vfiprintf_internal
00016d24 g     F .text	0000021c altera_avalon_jtag_uart_read
00009f44 g     F .text	00000030 _printf_r
00009b8c g     F .text	00000064 .hidden __udivsi3
0001406c g     F .text	000000a4 isatty
080003d8 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0000ef04 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
08002778 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002688 g     O .rwdata	00000004 __mb_cur_max
0000ef34 g     F .text	0000000c _localeconv_r
0000ff78 g     F .text	0000003c __i2b
0000e844 g     F .text	000004bc __sfvwrite_r
08002758 g     O .bss	00000004 load_manage_sem
000110cc g     F .text	00000054 _sbrk_r
0001a20c g     F .text	00000080 alt_program_intel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00012f14 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
000194bc g     F .text	00000078 alt_dcache_flush
080026a8 g     O .rwdata	00000004 alt_max_fd
000152bc g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00012af8 g     F .text	000000f0 _fclose_r
00018a98 g     F .text	00000030 read_num_bytes_available
0001a28c g     F .text	0000018c alt_erase_block_intel
0000e040 g     F .text	00000030 fflush
08002774 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
00018a00 g     F .text	00000034 read_RI_bit
0800273c g     O .bss	00000004 uiSwitchValue
000074d4 g     F .text	000008ac .hidden __adddf3
08002745 g     O .bss	00000001 maintenance_state
000106f4 g     F .text	0000010c __b2d
0001382c g     F .text	00000538 .hidden __umoddi3
0001414c g     F .text	000000d4 lseek
0800267c g     O .rwdata	00000004 __fdlib_version
08002680 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
00010b68 g     F .text	00000564 _realloc_r
0807faa0 g       *ABS*	00000000 __bss_end
00019c50 g     F .text	00000108 alt_tick
000132b4 g     F .text	00000578 .hidden __udivdi3
00012d60 g     F .text	00000024 _fputwc_r
080003b0 g     O .rodata	00000028 __mprec_bigtens
0000fd5c g     F .text	00000104 __s2b
00013d64 g     F .text	000000a8 .hidden __floatunsidf
00010434 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
0001823c g     F .text	000000a4 altera_avalon_uart_init
00018afc g     F .text	0000002c read_data_byte
0000e3e0 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00019bb4 g     F .text	0000009c alt_alarm_stop
00018a34 g     F .text	00000030 read_RE_bit
08002780 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
080010cc g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
08002748 g     O .bss	00000004 load_value
08002678 g     O .rwdata	00000004 blocked_load_mask
00007130 g     F .text	000001ec rint
000157d8 g     F .text	0000009c alt_set_flash_algorithm_func
00018cac g     F .text	00000074 alt_up_ps2_write_data_byte
0000fe60 g     F .text	00000068 __hi0bits
000098d4 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
00015378 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080026a0 g     O .rwdata	00000008 alt_dev_list
0001456c g     F .text	000000f8 write
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00013f80 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
000087cc g     F .text	000000f4 .hidden __ledf2
0001662c g     F .text	000000d8 alt_check_primary_table
000101ac g     F .text	00000140 __pow5mult
0001144c g     F .text	0000145c ___vfiprintf_internal_r
0800276c g     O .bss	00000004 __nlocale_changed
00009bf0 g     F .text	00000058 .hidden __umodsi3
00014e1c g     F .text	00000064 alt_flash_cfi_read
00015570 g     F .text	00000038 alt_write_native_8bit
0807faa0 g       *ABS*	00000000 end
00018fdc g     F .text	00000098 alt_up_ps2_write_fd
000153bc g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
0001792c g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
000190b0 g     F .text	00000080 alt_up_char_buffer_init
00018854 g     F .text	000001ac altera_avalon_uart_write
000158f4 g     F .text	000005c8 alt_read_cfi_table
00016868 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001ac54 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
000180b8 g     F .text	00000074 alt_avalon_timer_sc_init
0001818c g     F .text	00000060 altera_avalon_uart_write_fd
00009a30 g     F .text	00000064 .hidden __clzsi2
000181ec g     F .text	00000050 altera_avalon_uart_close_fd
00016f40 g     F .text	00000224 altera_avalon_jtag_uart_write
00014a58 g     F .text	00000090 alt_flash_cfi_init
0000e3d0 g     F .text	00000004 __sfp_lock_acquire
0000f92c g     F .text	000000e4 memchr
0000a11c g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000e534 g     F .text	00000310 _free_r
0000ef10 g     F .text	00000010 __locale_mb_cur_max
080026d8 g     O .bss	00000004 pxCurrentCoRoutine
0001aaa0 g     F .text	00000180 __call_exitprocs
08002768 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
0800268c g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002790 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
000102ec g     F .text	00000148 __lshift
08002794 g     O .bss	00000004 _alt_nticks
00014320 g     F .text	000000fc read
000146d0 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
0001a988 g     F .text	00000118 __register_exitproc
00018ef8 g     F .text	00000058 alt_up_ps2_clear_fifo
000152f8 g     F .text	00000040 alt_read_query_entry_16bit
0000ffb4 g     F .text	000001f8 __multiply
00005d4c g     F .text	000010a4 __ieee754_pow
00016bcc g     F .text	00000068 altera_avalon_jtag_uart_close
00005888 g     F .text	000004c4 pow
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f964 g     O .bss	00000028 __malloc_current_mallinfo
00015614 g     F .text	000001c4 alt_set_flash_width_func
00010800 g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
00016704 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001a898 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001a668 g     F .text	00000128 alt_busy_sleep
000129e0 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00019e14 g     F .text	00000210 alt_erase_block_amd
00009c58 g     F .text	0000007c memcmp
000167c4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807faa0 g       *ABS*	00000000 __alt_stack_base
00016814 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004920 g     F .text	000000dc xTimerGenericCommand
0000c3ec g     F .text	00000154 __swsetup_r
00015ebc g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
00007d80 g     F .text	000008e8 .hidden __divdf3
0000e290 g     F .text	00000118 __sfp
00010a64 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000cc4 g     O .rwdata	00000408 __malloc_av_
0000e3dc g     F .text	00000004 __sinit_lock_release
000088c0 g     F .text	00000718 .hidden __muldf3
00011120 g     F .text	00000054 __sread
0001a790 g     F .text	00000108 alt_find_file
00019570 g     F .text	000000a4 alt_dev_llist_insert
0001429c g     F .text	00000024 __malloc_lock
00014480 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000dfe4 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00012a34 g     F .text	000000c4 _calloc_r
080026bc g     O .rwdata	00000008 alt_flash_dev_list
00015484 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
080026d0 g       *ABS*	00000000 __bss_start
00009e1c g     F .text	00000128 memset
00005104 g     F .text	0000011c main
0800278c g     O .bss	00000004 alt_envp
08002770 g     O .bss	00000004 __malloc_max_total_mem
00019130 g     F .text	0000003c alt_up_char_buffer_open_dev
00016764 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
000130b4 g     F .text	00000018 __swbuf
00001524 g     F .text	000000d8 vListInsert
00017eac g     F .text	00000130 altera_avalon_lcd_16207_init
00011254 g     F .text	00000008 __sclose
0000711c g     F .text	00000008 matherr
10000000 g       *ABS*	00000000 __alt_heap_limit
00012be8 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
08002746 g     O .bss	00000001 load_control_state
00018e88 g     F .text	00000070 alt_up_ps2_read_data_byte
0000c740 g     F .text	00001688 _dtoa_r
0000f120 g     F .text	0000080c _malloc_r
00013228 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
080026ac g     O .rwdata	00000004 alt_errno
00015520 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000ed00 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00014e80 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00019074 g     F .text	0000003c alt_up_ps2_open_dev
000155a8 g     F .text	00000038 alt_write_native_16bit
00009a94 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000e410 g     F .text	00000124 _malloc_trim_r
00018bf0 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001ac54 g       *ABS*	00000000 __CTOR_END__
0000708c g     F .text	0000001c finite
0001125c g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001ac54 g       *ABS*	00000000 __DTOR_LIST__
000074b8 g     F .text	0000001c copysign
00008668 g     F .text	00000088 .hidden __nedf2
00014698 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
0001441c g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00018ac8 g     F .text	00000034 read_data_valid
080001f4 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
08002764 g     O .bss	00000004 _PathLocale
00018d88 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001a93c g     F .text	00000014 atexit
00012980 g     F .text	00000060 _write_r
0000ef40 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
0800274c g     O .bss	00000004 blocked_loads
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002684 g     O .rwdata	00000004 _impure_ptr
08002784 g     O .bss	00000004 alt_argc
0000ddc8 g     F .text	0000021c __sflush_r
0000731c g     F .text	0000019c scalbn
00019674 g     F .text	00000060 _do_dtors
0000ef2c g     F .text	00000008 __locale_cjk_lang
00005358 g     F .text	00000050 maintanenceInit
00010690 g     F .text	00000064 __ulp
0000e3f8 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00017fdc g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002698 g     O .rwdata	00000008 alt_fs_list
00015434 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
0800275c g     O .bss	00000004 load_timer
00007124 g     F .text	0000000c nan
00003150 g     F .text	000001c4 xTaskIncrementTick
0000ef58 g     F .text	0000000c localeconv
00006df0 g     F .text	00000288 __ieee754_sqrt
000053a8 g     F .text	00000040 switchPollInit
00001a90 g     F .text	00000118 xQueueGenericReset
080026d0 g       *ABS*	00000000 _edata
08002744 g     O .bss	00000001 load_volatility_state
0001812c g     F .text	00000060 altera_avalon_uart_read_fd
0807faa0 g       *ABS*	00000000 _end
00019764 g     F .text	00000068 alt_flash_open_dev
00012bfc g     F .text	00000164 __fputwc
00016c34 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0001117c g     F .text	0000007c __swrite
08002690 g     O .rwdata	00000004 __malloc_trim_threshold
00019d88 g     F .text	00000024 altera_nios2_qsys_irq_init
0000ef20 g     F .text	0000000c __locale_msgcharset
0001a950 g     F .text	00000038 exit
0000edc4 g     F .text	000000c4 _fwalk_reent
00018b28 g     F .text	000000c8 alt_up_ps2_init
00010494 g     F .text	000001fc __mdiff
000197cc g     F .text	00000054 alt_flash_close_dev
00009b18 g     F .text	00000074 .hidden __modsi3
080026cc g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000e3d4 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
080005a6 g     O .rodata	00000101 _ctype_
000185ac g     F .text	00000054 altera_avalon_uart_close
0001ac20 g     F .text	00000034 _exit
00019390 g     F .text	0000012c alt_alarm_start
00005310 g     F .text	00000048 LoadControlTimerCallback
0000ef64 g     F .text	000001bc __smakebuf_r
000155e0 g     F .text	00000034 alt_write_native_32bit
00018d20 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
0000a084 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
00019a60 g     F .text	00000154 open
000086f0 g     F .text	000000dc .hidden __gedf2
00014d90 g     F .text	0000008c alt_flash_cfi_get_info
08002694 g     O .rwdata	00000004 __wctomb
00011434 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
080026b0 g     O .rwdata	00000004 alt_priority_mask
0000c314 g     F .text	0000001c __vfprintf_internal
0001863c g     F .text	000001dc altera_avalon_uart_read
00013258 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00018f50 g     F .text	0000008c alt_up_ps2_read_fd
00008fd8 g     F .text	000008fc .hidden __subdf3
08002750 g     O .bss	00000004 rate_of_change_frequency
0000fec8 g     F .text	000000b0 __lo0bits
080026c4 g     O .rwdata	00000008 alt_alarm_list
00019614 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00013168 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00013e48 g     F .text	000000d0 close
00019dac g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
08002740 g     O .bss	00000004 uiButtonValue
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00012d84 g     F .text	00000080 fputwc
00005220 g     F .text	000000f0 MaintenanceButtonInterrupt
0000e3d8 g     F .text	00000004 __sinit_lock_acquire
0000fc3c g     F .text	00000120 __multadd
0000fc14 g     F .text	00000028 _Bfree
08002760 g     O .bss	00000004 current_frequency



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c609be04 	addi	et,et,9976
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c609be04 	addi	et,et,9976
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be6804 	addi	r2,r2,-1632
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be6804 	addi	r2,r2,-1632
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a99a14 	ori	gp,gp,42600
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	1089b414 	ori	r2,r2,9936

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fea814 	ori	r3,r3,64160

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00142200 	call	14220 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01c17 	ldw	r2,-32656(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01c15 	stw	r2,-32656(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01d17 	ldw	r3,-32652(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01d15 	stw	r2,-32652(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089e604 	addi	r2,r2,10136
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01e17 	ldw	r3,-32648(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01c17 	ldw	r2,-32656(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01c17 	ldw	r2,-32656(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01e17 	ldw	r2,-32648(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01b17 	ldw	r3,-32660(gp)
     434:	d0a01c17 	ldw	r2,-32656(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01a17 	ldw	r3,-32664(gp)
     450:	d0a01c17 	ldw	r2,-32656(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01c17 	ldw	r2,-32656(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089fa04 	addi	r2,r2,10216
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01d17 	ldw	r3,-32652(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01d15 	stw	r2,-32652(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089e604 	addi	r2,r2,10136
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089fa04 	addi	r2,r2,10216
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01f17 	ldw	r2,-32644(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02015 	stw	r2,-32640(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01e17 	ldw	r2,-32648(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01e15 	stw	r2,-32648(gp)
		xPassedTicks--;
     5ac:	d0a02017 	ldw	r2,-32640(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02015 	stw	r2,-32640(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01e17 	ldw	r2,-32648(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01a17 	ldw	r2,-32664(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01b17 	ldw	r2,-32660(gp)
     5cc:	d0a01a15 	stw	r2,-32664(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01b15 	stw	r2,-32660(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01a17 	ldw	r2,-32664(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01e17 	ldw	r3,-32648(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01d17 	ldw	r3,-32652(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01d15 	stw	r2,-32652(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089e604 	addi	r2,r2,10136
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01a17 	ldw	r2,-32664(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02017 	ldw	r2,-32640(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01e17 	ldw	r2,-32648(gp)
     6b4:	d0a01f15 	stw	r2,-32644(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01d17 	ldw	r2,-32652(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01d17 	ldw	r2,-32652(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01d15 	stw	r2,-32652(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01d17 	ldw	r3,-32652(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089e604 	addi	r2,r2,10136
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01d17 	ldw	r2,-32652(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089e604 	addi	r2,r2,10136
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01c15 	stw	r2,-32656(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01c17 	ldw	r2,-32656(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201c17 	ldw	r4,-32656(gp)
     78c:	d0e01c17 	ldw	r3,-32656(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089e604 	addi	r2,r2,10136
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	2109f004 	addi	r4,r4,10176
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	2109f504 	addi	r4,r4,10196
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109fa04 	addi	r4,r4,10216
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	1089f004 	addi	r2,r2,10176
     834:	d0a01a15 	stw	r2,-32664(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	1089f504 	addi	r2,r2,10196
     840:	d0a01b15 	stw	r2,-32660(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109fa04 	addi	r4,r4,10216
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01c17 	ldw	r2,-32656(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02317 	ldw	r2,-32628(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02104 	addi	r2,gp,-32636
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02117 	ldw	r2,-32636(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02317 	ldw	r2,-32628(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	1089ff04 	addi	r2,r2,10236
    1224:	d0a02115 	stw	r2,-32636(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202215 	stw	zero,-32632(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	1089ff04 	addi	r2,r2,10236
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02315 	stw	r2,-32628(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02317 	ldw	r2,-32628(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02317 	ldw	r2,-32628(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	1089ff04 	addi	r2,r2,10236
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02317 	ldw	r3,-32628(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02104 	addi	r2,gp,-32636
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02317 	ldw	r2,-32628(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02317 	ldw	r3,-32628(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	0009f740 	call	9f74 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be6804 	addi	r2,r2,-1632
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be6804 	addi	r2,r2,-1632
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04617 	ldw	r2,-32488(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04615 	stw	r2,-32488(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04617 	ldw	r2,-32488(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04617 	ldw	r2,-32488(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04615 	stw	r2,-32488(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04617 	ldw	r2,-32488(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	0009cd40 	call	9cd4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	0009cd40 	call	9cd4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	0009cd40 	call	9cd4 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02817 	ldw	r2,-32608(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02815 	stw	r2,-32608(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02417 	ldw	r2,-32624(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02415 	stw	r2,-32624(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02817 	ldw	r2,-32608(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02b17 	ldw	r2,-32596(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02417 	ldw	r2,-32624(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02415 	stw	r2,-32624(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02f17 	ldw	r2,-32580(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02f15 	stw	r2,-32580(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02a17 	ldw	r3,-32600(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02a15 	stw	r2,-32600(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bdff04 	addi	r2,r2,-2052
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02b17 	ldw	r2,-32596(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02417 	ldw	r2,-32624(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02417 	ldw	r2,-32624(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e4a04 	addi	r4,r4,-1752
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02717 	ldw	r2,-32612(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02715 	stw	r2,-32612(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02f17 	ldw	r2,-32580(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02f15 	stw	r2,-32580(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02b17 	ldw	r2,-32596(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02417 	ldw	r2,-32624(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02917 	ldw	r3,-32604(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02417 	ldw	r2,-32624(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02b15 	stw	r2,-32596(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202915 	stw	zero,-32604(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202b15 	stw	zero,-32596(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03017 	ldw	r2,-32576(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03015 	stw	r2,-32576(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03017 	ldw	r2,-32576(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03015 	stw	r2,-32576(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03017 	ldw	r2,-32576(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02817 	ldw	r2,-32608(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be4504 	addi	r2,r2,-1772
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02a17 	ldw	r3,-32600(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02a15 	stw	r2,-32600(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bdff04 	addi	r2,r2,-2052
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02417 	ldw	r2,-32624(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02d15 	stw	r2,-32588(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be4504 	addi	r2,r2,-1772
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02c17 	ldw	r2,-32592(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02d15 	stw	r2,-32588(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02c17 	ldw	r2,-32592(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02c15 	stw	r2,-32592(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02c17 	ldw	r2,-32592(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02d17 	ldw	r2,-32588(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02917 	ldw	r2,-32604(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02917 	ldw	r2,-32604(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02817 	ldw	r2,-32608(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03017 	ldw	r2,-32576(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02917 	ldw	r2,-32604(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02915 	stw	r2,-32604(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02917 	ldw	r2,-32604(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02517 	ldw	r2,-32620(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02617 	ldw	r2,-32616(gp)
    3194:	d0a02515 	stw	r2,-32620(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02615 	stw	r2,-32616(gp)
    31a0:	d0a02e17 	ldw	r2,-32584(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a02e15 	stw	r2,-32584(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02517 	ldw	r2,-32620(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02517 	ldw	r2,-32620(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02a17 	ldw	r3,-32600(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02a15 	stw	r2,-32600(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bdff04 	addi	r2,r2,-2052
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02417 	ldw	r2,-32624(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02417 	ldw	r2,-32624(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bdff04 	addi	r2,r2,-2052
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02c17 	ldw	r2,-32592(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02c15 	stw	r2,-32592(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02d17 	ldw	r2,-32588(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03017 	ldw	r2,-32576(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02d15 	stw	r2,-32588(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202d15 	stw	zero,-32588(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02417 	ldw	r2,-32624(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02417 	ldw	r3,-32624(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02417 	ldw	r3,-32624(gp)
    3354:	d0a02417 	ldw	r2,-32624(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02417 	ldw	r2,-32624(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	0009c580 	call	9c58 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02417 	ldw	r3,-32624(gp)
    338c:	d0a02417 	ldw	r2,-32624(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02a17 	ldw	r2,-32600(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02a15 	stw	r2,-32600(gp)
    33b0:	d0e02a17 	ldw	r3,-32600(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bdff04 	addi	r2,r2,-2052
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02a17 	ldw	r2,-32600(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bdff04 	addi	r2,r2,-2052
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02415 	stw	r2,-32624(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02417 	ldw	r2,-32624(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02417 	ldw	r2,-32624(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02917 	ldw	r3,-32604(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02417 	ldw	r2,-32624(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02417 	ldw	r2,-32624(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02417 	ldw	r2,-32624(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02917 	ldw	r3,-32604(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02417 	ldw	r2,-32624(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02417 	ldw	r2,-32624(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02917 	ldw	r3,-32604(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03017 	ldw	r2,-32576(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02a17 	ldw	r3,-32600(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02a15 	stw	r2,-32600(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bdff04 	addi	r2,r2,-2052
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e4504 	addi	r4,r4,-1772
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02417 	ldw	r3,-32624(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02d15 	stw	r2,-32588(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02a17 	ldw	r3,-32600(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02a15 	stw	r2,-32600(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bdff04 	addi	r2,r2,-2052
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02417 	ldw	r3,-32624(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02d15 	stw	r2,-32588(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e02e17 	ldw	r3,-32584(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02917 	ldw	r3,-32604(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02917 	ldw	r2,-32604(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a02e17 	ldw	r2,-32584(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02d15 	stw	r2,-32588(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bdff04 	addi	r2,r2,-2052
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e3b04 	addi	r4,r4,-1812
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e4004 	addi	r4,r4,-1792
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e4504 	addi	r4,r4,-1772
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e4a04 	addi	r4,r4,-1752
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be3b04 	addi	r2,r2,-1812
    3a80:	d0a02515 	stw	r2,-32620(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be4004 	addi	r2,r2,-1792
    3a8c:	d0a02615 	stw	r2,-32616(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be4a04 	addi	r2,r2,-1752
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be4a04 	addi	r2,r2,-1752
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02817 	ldw	r2,-32608(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02815 	stw	r2,-32608(gp)
					--uxTasksDeleted;
    3b18:	d0a02717 	ldw	r2,-32612(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02715 	stw	r2,-32612(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02717 	ldw	r2,-32612(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02417 	ldw	r2,-32624(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02917 	ldw	r2,-32604(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02617 	ldw	r3,-32616(gp)
    3b80:	d0a02417 	ldw	r2,-32624(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02517 	ldw	r3,-32620(gp)
    3b9c:	d0a02417 	ldw	r2,-32624(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	0009e1c0 	call	9e1c <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02417 	ldw	r2,-32624(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02517 	ldw	r2,-32620(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02517 	ldw	r2,-32620(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02417 	ldw	r2,-32624(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02b17 	ldw	r2,-32596(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03017 	ldw	r2,-32576(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02417 	ldw	r2,-32624(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02417 	ldw	r2,-32624(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bdff04 	addi	r2,r2,-2052
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02417 	ldw	r2,-32624(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02a17 	ldw	r3,-32600(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02a15 	stw	r2,-32600(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bdff04 	addi	r2,r2,-2052
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02417 	ldw	r2,-32624(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02a17 	ldw	r3,-32600(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02a15 	stw	r2,-32600(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bdff04 	addi	r2,r2,-2052
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02b17 	ldw	r2,-32596(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02417 	ldw	r2,-32624(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02417 	ldw	r2,-32624(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02b17 	ldw	r2,-32596(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02417 	ldw	r2,-32624(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02417 	ldw	r2,-32624(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02417 	ldw	r2,-32624(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02417 	ldw	r2,-32624(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02417 	ldw	r2,-32624(gp)
    4178:	d0e02417 	ldw	r3,-32624(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02417 	ldw	r2,-32624(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02417 	ldw	r2,-32624(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02417 	ldw	r2,-32624(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02417 	ldw	r2,-32624(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02417 	ldw	r2,-32624(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02417 	ldw	r2,-32624(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02917 	ldw	r3,-32604(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02417 	ldw	r2,-32624(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02417 	ldw	r2,-32624(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02417 	ldw	r2,-32624(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02417 	ldw	r2,-32624(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02417 	ldw	r2,-32624(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02417 	ldw	r2,-32624(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02417 	ldw	r2,-32624(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02417 	ldw	r2,-32624(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02917 	ldw	r3,-32604(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02417 	ldw	r2,-32624(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02417 	ldw	r2,-32624(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02417 	ldw	r2,-32624(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02417 	ldw	r2,-32624(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02a17 	ldw	r3,-32600(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02a15 	stw	r2,-32600(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bdff04 	addi	r2,r2,-2052
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02417 	ldw	r3,-32624(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03017 	ldw	r2,-32576(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02a17 	ldw	r3,-32600(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02a15 	stw	r2,-32600(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bdff04 	addi	r2,r2,-2052
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e4504 	addi	r4,r4,-1772
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02417 	ldw	r3,-32624(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03017 	ldw	r2,-32576(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02a17 	ldw	r3,-32600(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02a15 	stw	r2,-32600(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bdff04 	addi	r2,r2,-2052
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e4504 	addi	r4,r4,-1772
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02417 	ldw	r3,-32624(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03317 	ldw	r2,-32564(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03317 	ldw	r2,-32564(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03317 	ldw	r2,-32564(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03317 	ldw	r2,-32564(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03317 	ldw	r2,-32564(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03117 	ldw	r2,-32572(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203317 	ldw	r4,-32564(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03117 	ldw	r2,-32572(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03117 	ldw	r2,-32572(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03417 	ldw	r2,-32560(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03415 	stw	r2,-32560(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03217 	ldw	r3,-32568(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03117 	ldw	r3,-32572(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03317 	ldw	r2,-32564(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03117 	ldw	r2,-32572(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03117 	ldw	r2,-32572(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03117 	ldw	r3,-32572(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03117 	ldw	r2,-32572(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03117 	ldw	r2,-32572(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03217 	ldw	r2,-32568(gp)
    4fe4:	d0a03115 	stw	r2,-32572(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03215 	stw	r2,-32568(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03317 	ldw	r2,-32564(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e4f04 	addi	r4,r4,-1732
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e5404 	addi	r4,r4,-1712
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be4f04 	addi	r2,r2,-1732
    5044:	d0a03115 	stw	r2,-32572(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be5404 	addi	r2,r2,-1712
    5050:	d0a03215 	stw	r2,-32568(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03315 	stw	r2,-32564(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <main>:

/**
 * Functions
 */

int main(void) {
    5104:	defff904 	addi	sp,sp,-28
    5108:	dfc00615 	stw	ra,24(sp)
    510c:	df000515 	stw	fp,20(sp)
    5110:	df000504 	addi	fp,sp,20
	// Set up semaphores
	maintenance_sem = xSemaphoreCreateBinary();
    5114:	018000c4 	movi	r6,3
    5118:	000b883a 	mov	r5,zero
    511c:	01000044 	movi	r4,1
    5120:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5124:	d0a03b15 	stw	r2,-32532(gp)
	load_manage_sem = xSemaphoreCreateBinary();
    5128:	018000c4 	movi	r6,3
    512c:	000b883a 	mov	r5,zero
    5130:	01000044 	movi	r4,1
    5134:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5138:	d0a03c15 	stw	r2,-32528(gp)

	// Set up timer
	int timer_id = 1;
    513c:	00800044 	movi	r2,1
    5140:	e0bfff15 	stw	r2,-4(fp)
	load_timer = xTimerCreate("load Timer", pdMS_TO_TICKS(500), pdFALSE, &timer_id, LoadControlTimerCallback);
    5144:	00800034 	movhi	r2,0
    5148:	1094c404 	addi	r2,r2,21264
    514c:	d8800015 	stw	r2,0(sp)
    5150:	e1ffff04 	addi	r7,fp,-4
    5154:	000d883a 	mov	r6,zero
    5158:	01407d04 	movi	r5,500
    515c:	01020034 	movhi	r4,2048
    5160:	21001604 	addi	r4,r4,88
    5164:	00048740 	call	4874 <xTimerCreate>
    5168:	d0a03d15 	stw	r2,-32524(gp)

	switchPollInit();
    516c:	00053a80 	call	53a8 <switchPollInit>
	maintanenceInit();
    5170:	00053580 	call	5358 <maintanenceInit>

	// Register the ISRs
	alt_irq_register(PUSH_BUTTON_IRQ, (void*) &uiButtonValue, MaintenanceButtonInterrupt);
    5174:	01800034 	movhi	r6,0
    5178:	31948804 	addi	r6,r6,21024
    517c:	d1603604 	addi	r5,gp,-32552
    5180:	01000044 	movi	r4,1
    5184:	00019200 	call	1920 <alt_irq_register>

	// Create Tasks
	xTaskCreate( ToggleMaintenanceTask, "Maintenance Task", configMINIMAL_STACK_SIZE, &uiButtonValue, MAINTENANCE_TASK_PRIORITY, NULL);
    5188:	d8000315 	stw	zero,12(sp)
    518c:	d8000215 	stw	zero,8(sp)
    5190:	d8000115 	stw	zero,4(sp)
    5194:	00800244 	movi	r2,9
    5198:	d8800015 	stw	r2,0(sp)
    519c:	d1e03604 	addi	r7,gp,-32552
    51a0:	01840004 	movi	r6,4096
    51a4:	01420034 	movhi	r5,2048
    51a8:	29401904 	addi	r5,r5,100
    51ac:	01000034 	movhi	r4,0
    51b0:	2115c204 	addi	r4,r4,22280
    51b4:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( SwitchPollingTask, "Switch Polling Task",configMINIMAL_STACK_SIZE, &uiSwitchValue, SWITCH_POLLING_TASK_PRIORITY, NULL);
    51b8:	d8000315 	stw	zero,12(sp)
    51bc:	d8000215 	stw	zero,8(sp)
    51c0:	d8000115 	stw	zero,4(sp)
    51c4:	00800044 	movi	r2,1
    51c8:	d8800015 	stw	r2,0(sp)
    51cc:	d1e03504 	addi	r7,gp,-32556
    51d0:	01840004 	movi	r6,4096
    51d4:	01420034 	movhi	r5,2048
    51d8:	29401e04 	addi	r5,r5,120
    51dc:	01000034 	movhi	r4,0
    51e0:	2115e704 	addi	r4,r4,22428
    51e4:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( LoadManagementTask, "load Manager Task", configMINIMAL_STACK_SIZE, NULL, LOAD_MANAGER_TASK_PRIORITY, NULL);
    51e8:	d8000315 	stw	zero,12(sp)
    51ec:	d8000215 	stw	zero,8(sp)
    51f0:	d8000115 	stw	zero,4(sp)
    51f4:	00800204 	movi	r2,8
    51f8:	d8800015 	stw	r2,0(sp)
    51fc:	000f883a 	mov	r7,zero
    5200:	01840004 	movi	r6,4096
    5204:	01420034 	movhi	r5,2048
    5208:	29402304 	addi	r5,r5,140
    520c:	01000034 	movhi	r4,0
    5210:	21156e04 	addi	r4,r4,21944
    5214:	0002b780 	call	2b78 <xTaskGenericCreate>

	/* Finally start the scheduler. */
	vTaskStartScheduler();
    5218:	0002e840 	call	2e84 <vTaskStartScheduler>

	/* Will only reach here if there is insufficient heap available to start
	 the scheduler. */
	for (;;)
		;
    521c:	003fff06 	br	521c <__alt_data_end+0xf000521c>

00005220 <MaintenanceButtonInterrupt>:
}

void MaintenanceButtonInterrupt(void* context, alt_u32 id) {
    5220:	defffb04 	addi	sp,sp,-20
    5224:	dfc00415 	stw	ra,16(sp)
    5228:	df000315 	stw	fp,12(sp)
    522c:	df000304 	addi	fp,sp,12
    5230:	e13ffe15 	stw	r4,-8(fp)
    5234:	e17fff15 	stw	r5,-4(fp)
	// need to cast the context first before using it
	int* temp = (int*) context;
    5238:	e0bffe17 	ldw	r2,-8(fp)
    523c:	e0bffd15 	stw	r2,-12(fp)
	(*temp) = IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE);
    5240:	00800134 	movhi	r2,4
    5244:	108c3304 	addi	r2,r2,12492
    5248:	10c00037 	ldwio	r3,0(r2)
    524c:	e0bffd17 	ldw	r2,-12(fp)
    5250:	10c00015 	stw	r3,0(r2)

	// clears the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5254:	00c001c4 	movi	r3,7
    5258:	00800134 	movhi	r2,4
    525c:	108c3304 	addi	r2,r2,12492
    5260:	10c00035 	stwio	r3,0(r2)

	// This logic is in place of actual relay for now.
	if (*temp == 1) {
    5264:	e0bffd17 	ldw	r2,-12(fp)
    5268:	10800017 	ldw	r2,0(r2)
    526c:	10800058 	cmpnei	r2,r2,1
    5270:	1000051e 	bne	r2,zero,5288 <MaintenanceButtonInterrupt+0x68>
		xSemaphoreGiveFromISR(maintenance_sem, pdFALSE);
    5274:	d0a03b17 	ldw	r2,-32532(gp)
    5278:	000b883a 	mov	r5,zero
    527c:	1009883a 	mov	r4,r2
    5280:	000215c0 	call	215c <xQueueGiveFromISR>
		printf("Relay is not volatile: \n");
		load_volatility_state = false;

		xSemaphoreGiveFromISR(load_manage_sem, pdFALSE);
	}
}
    5284:	00001c06 	br	52f8 <MaintenanceButtonInterrupt+0xd8>
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);

	// This logic is in place of actual relay for now.
	if (*temp == 1) {
		xSemaphoreGiveFromISR(maintenance_sem, pdFALSE);
	} else if (*temp == 2) {
    5288:	e0bffd17 	ldw	r2,-12(fp)
    528c:	10800017 	ldw	r2,0(r2)
    5290:	10800098 	cmpnei	r2,r2,2
    5294:	10000c1e 	bne	r2,zero,52c8 <MaintenanceButtonInterrupt+0xa8>
		printf("Relay is volatile \n");
    5298:	01020034 	movhi	r4,2048
    529c:	21002804 	addi	r4,r4,160
    52a0:	000a0700 	call	a070 <puts>
		load_volatility_state = true;
    52a4:	00800044 	movi	r2,1
    52a8:	d0a03705 	stb	r2,-32548(gp)
		load_control_state = true;
    52ac:	00800044 	movi	r2,1
    52b0:	d0a03785 	stb	r2,-32546(gp)

		xSemaphoreGiveFromISR(load_manage_sem, pdFALSE);
    52b4:	d0a03c17 	ldw	r2,-32528(gp)
    52b8:	000b883a 	mov	r5,zero
    52bc:	1009883a 	mov	r4,r2
    52c0:	000215c0 	call	215c <xQueueGiveFromISR>
		printf("Relay is not volatile: \n");
		load_volatility_state = false;

		xSemaphoreGiveFromISR(load_manage_sem, pdFALSE);
	}
}
    52c4:	00000c06 	br	52f8 <MaintenanceButtonInterrupt+0xd8>
		printf("Relay is volatile \n");
		load_volatility_state = true;
		load_control_state = true;

		xSemaphoreGiveFromISR(load_manage_sem, pdFALSE);
	} else if (*temp == 4) {
    52c8:	e0bffd17 	ldw	r2,-12(fp)
    52cc:	10800017 	ldw	r2,0(r2)
    52d0:	10800118 	cmpnei	r2,r2,4
    52d4:	1000081e 	bne	r2,zero,52f8 <MaintenanceButtonInterrupt+0xd8>
		printf("Relay is not volatile: \n");
    52d8:	01020034 	movhi	r4,2048
    52dc:	21002d04 	addi	r4,r4,180
    52e0:	000a0700 	call	a070 <puts>
		load_volatility_state = false;
    52e4:	d0203705 	stb	zero,-32548(gp)

		xSemaphoreGiveFromISR(load_manage_sem, pdFALSE);
    52e8:	d0a03c17 	ldw	r2,-32528(gp)
    52ec:	000b883a 	mov	r5,zero
    52f0:	1009883a 	mov	r4,r2
    52f4:	000215c0 	call	215c <xQueueGiveFromISR>
	}
}
    52f8:	0001883a 	nop
    52fc:	e037883a 	mov	sp,fp
    5300:	dfc00117 	ldw	ra,4(sp)
    5304:	df000017 	ldw	fp,0(sp)
    5308:	dec00204 	addi	sp,sp,8
    530c:	f800283a 	ret

00005310 <LoadControlTimerCallback>:
//			xSemaphoreGiveFromISR(load_manage_sem, pdFALSE);
//		}
//	}
//}

void LoadControlTimerCallback(TimerHandle_t xTimer) {
    5310:	defffd04 	addi	sp,sp,-12
    5314:	dfc00215 	stw	ra,8(sp)
    5318:	df000115 	stw	fp,4(sp)
    531c:	df000104 	addi	fp,sp,4
    5320:	e13fff15 	stw	r4,-4(fp)
	printf("timer call back...\n");
    5324:	01020034 	movhi	r4,2048
    5328:	21003304 	addi	r4,r4,204
    532c:	000a0700 	call	a070 <puts>
	xSemaphoreGiveFromISR(load_manage_sem, pdFALSE);
    5330:	d0a03c17 	ldw	r2,-32528(gp)
    5334:	000b883a 	mov	r5,zero
    5338:	1009883a 	mov	r4,r2
    533c:	000215c0 	call	215c <xQueueGiveFromISR>
}
    5340:	0001883a 	nop
    5344:	e037883a 	mov	sp,fp
    5348:	dfc00117 	ldw	ra,4(sp)
    534c:	df000017 	ldw	fp,0(sp)
    5350:	dec00204 	addi	sp,sp,8
    5354:	f800283a 	ret

00005358 <maintanenceInit>:

void maintanenceInit() {
    5358:	deffff04 	addi	sp,sp,-4
    535c:	df000015 	stw	fp,0(sp)
    5360:	d839883a 	mov	fp,sp
	// clears the edge capture register. Writing 1 to bit clears pending interrupt for corresponding button.
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5364:	00c001c4 	movi	r3,7
    5368:	00800134 	movhi	r2,4
    536c:	108c3304 	addi	r2,r2,12492
    5370:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0x0);
    5374:	0007883a 	mov	r3,zero
    5378:	00800134 	movhi	r2,4
    537c:	108c2004 	addi	r2,r2,12416
    5380:	10c00035 	stwio	r3,0(r2)
	// enable interrupts for first two buttons (for now)
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7);
    5384:	00c001c4 	movi	r3,7
    5388:	00800134 	movhi	r2,4
    538c:	108c3204 	addi	r2,r2,12488
    5390:	10c00035 	stwio	r3,0(r2)


}
    5394:	0001883a 	nop
    5398:	e037883a 	mov	sp,fp
    539c:	df000017 	ldw	fp,0(sp)
    53a0:	dec00104 	addi	sp,sp,4
    53a4:	f800283a 	ret

000053a8 <switchPollInit>:

void switchPollInit() {
    53a8:	deffff04 	addi	sp,sp,-4
    53ac:	df000015 	stw	fp,0(sp)
    53b0:	d839883a 	mov	fp,sp
	// switch polling setup
	IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0x0);
    53b4:	0007883a 	mov	r3,zero
    53b8:	00800134 	movhi	r2,4
    53bc:	108c1804 	addi	r2,r2,12384
    53c0:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE, 0x0);
    53c4:	0007883a 	mov	r3,zero
    53c8:	00800134 	movhi	r2,4
    53cc:	108c2c04 	addi	r2,r2,12464
    53d0:	10c00035 	stwio	r3,0(r2)
}
    53d4:	0001883a 	nop
    53d8:	e037883a 	mov	sp,fp
    53dc:	df000017 	ldw	fp,0(sp)
    53e0:	dec00104 	addi	sp,sp,4
    53e4:	f800283a 	ret

000053e8 <turn_off_least_important_load>:


/* Find least significant bit in which both the blocked_load_mask and load_value are equal.
   This is the least important load to shed. */
static void turn_off_least_important_load() {
    53e8:	defffc04 	addi	sp,sp,-16
    53ec:	dfc00315 	stw	ra,12(sp)
    53f0:	df000215 	stw	fp,8(sp)
    53f4:	df000204 	addi	fp,sp,8
	int pos = 0;
    53f8:	e03fff15 	stw	zero,-4(fp)
	int i;

	for (i = 0; i < NUM_OF_LOADS; i++) {
    53fc:	e03ffe15 	stw	zero,-8(fp)
    5400:	00002406 	br	5494 <turn_off_least_important_load+0xac>
		// if anding the blocked mask with the only bit is the bit (then active).
		pos = (int) pow(2, i);
    5404:	e13ffe17 	ldw	r4,-8(fp)
    5408:	00099540 	call	9954 <__floatsidf>
    540c:	1009883a 	mov	r4,r2
    5410:	180b883a 	mov	r5,r3
    5414:	200d883a 	mov	r6,r4
    5418:	280f883a 	mov	r7,r5
    541c:	0009883a 	mov	r4,zero
    5420:	01500034 	movhi	r5,16384
    5424:	00058880 	call	5888 <pow>
    5428:	100b883a 	mov	r5,r2
    542c:	180d883a 	mov	r6,r3
    5430:	2809883a 	mov	r4,r5
    5434:	300b883a 	mov	r5,r6
    5438:	00098d40 	call	98d4 <__fixdfsi>
    543c:	e0bfff15 	stw	r2,-4(fp)
		if ((blocked_loads & pos) == 0) {
    5440:	d0e03917 	ldw	r3,-32540(gp)
    5444:	e0bfff17 	ldw	r2,-4(fp)
    5448:	1884703a 	and	r2,r3,r2
    544c:	10000e1e 	bne	r2,zero,5488 <turn_off_least_important_load+0xa0>
			if ((load_value & pos) == pos) {
    5450:	d0e03817 	ldw	r3,-32544(gp)
    5454:	e0bfff17 	ldw	r2,-4(fp)
    5458:	1886703a 	and	r3,r3,r2
    545c:	e0bfff17 	ldw	r2,-4(fp)
    5460:	1880091e 	bne	r3,r2,5488 <turn_off_least_important_load+0xa0>
				blocked_loads += pos;
    5464:	d0e03917 	ldw	r3,-32540(gp)
    5468:	e0bfff17 	ldw	r2,-4(fp)
    546c:	1885883a 	add	r2,r3,r2
    5470:	d0a03915 	stw	r2,-32540(gp)

				printf("removing load: %d\n", pos);
    5474:	e17fff17 	ldw	r5,-4(fp)
    5478:	01020034 	movhi	r4,2048
    547c:	21003804 	addi	r4,r4,224
    5480:	0009f740 	call	9f74 <printf>
				return;
    5484:	00000606 	br	54a0 <turn_off_least_important_load+0xb8>
   This is the least important load to shed. */
static void turn_off_least_important_load() {
	int pos = 0;
	int i;

	for (i = 0; i < NUM_OF_LOADS; i++) {
    5488:	e0bffe17 	ldw	r2,-8(fp)
    548c:	10800044 	addi	r2,r2,1
    5490:	e0bffe15 	stw	r2,-8(fp)
    5494:	e0bffe17 	ldw	r2,-8(fp)
    5498:	10800150 	cmplti	r2,r2,5
    549c:	103fd91e 	bne	r2,zero,5404 <__alt_data_end+0xf0005404>
				printf("removing load: %d\n", pos);
				return;
			}
		}
	}
}
    54a0:	e037883a 	mov	sp,fp
    54a4:	dfc00117 	ldw	ra,4(sp)
    54a8:	df000017 	ldw	fp,0(sp)
    54ac:	dec00204 	addi	sp,sp,8
    54b0:	f800283a 	ret

000054b4 <turn_on_most_important_load>:
/**
 * Find most important load to turn on inside of the shed loads.
 */
static void turn_on_most_important_load() {
    54b4:	defffa04 	addi	sp,sp,-24
    54b8:	dfc00515 	stw	ra,20(sp)
    54bc:	df000415 	stw	fp,16(sp)
    54c0:	dc000315 	stw	r16,12(sp)
    54c4:	df000404 	addi	fp,sp,16
		int pos = 0;
    54c8:	e03ffe15 	stw	zero,-8(fp)
		int i;

		for (i = NUM_OF_LOADS-1; i >= 0; i--) {
    54cc:	00800104 	movi	r2,4
    54d0:	e0bffd15 	stw	r2,-12(fp)
    54d4:	00002f06 	br	5594 <turn_on_most_important_load+0xe0>
			// if anding the blocked mask with the only bit is 0 => found
			pos = (int) pow(2, i);
    54d8:	e13ffd17 	ldw	r4,-12(fp)
    54dc:	00099540 	call	9954 <__floatsidf>
    54e0:	1009883a 	mov	r4,r2
    54e4:	180b883a 	mov	r5,r3
    54e8:	200d883a 	mov	r6,r4
    54ec:	280f883a 	mov	r7,r5
    54f0:	0009883a 	mov	r4,zero
    54f4:	01500034 	movhi	r5,16384
    54f8:	00058880 	call	5888 <pow>
    54fc:	100b883a 	mov	r5,r2
    5500:	180d883a 	mov	r6,r3
    5504:	2809883a 	mov	r4,r5
    5508:	300b883a 	mov	r5,r6
    550c:	00098d40 	call	98d4 <__fixdfsi>
    5510:	e0bffe15 	stw	r2,-8(fp)
			if ((blocked_loads & pos) == pos) {
    5514:	d0e03917 	ldw	r3,-32540(gp)
    5518:	e0bffe17 	ldw	r2,-8(fp)
    551c:	1886703a 	and	r3,r3,r2
    5520:	e0bffe17 	ldw	r2,-8(fp)
    5524:	1880181e 	bne	r3,r2,5588 <turn_on_most_important_load+0xd4>
				blocked_loads -= pos;
    5528:	d0e03917 	ldw	r3,-32540(gp)
    552c:	e0bffe17 	ldw	r2,-8(fp)
    5530:	1885c83a 	sub	r2,r3,r2
    5534:	d0a03915 	stw	r2,-32540(gp)

				// if adding this load did not turn off all load blocking then reset timer.
				if (blocked_loads != 0) {
    5538:	d0a03917 	ldw	r2,-32540(gp)
    553c:	10000d26 	beq	r2,zero,5574 <turn_on_most_important_load+0xc0>
					printf("reseting timer as not all LOADS are switched back on.\n");
    5540:	01020034 	movhi	r4,2048
    5544:	21003d04 	addi	r4,r4,244
    5548:	000a0700 	call	a070 <puts>
					xTimerReset(load_timer, 10);
    554c:	d4203d17 	ldw	r16,-32524(gp)
    5550:	00030dc0 	call	30dc <xTaskGetTickCount>
    5554:	1007883a 	mov	r3,r2
    5558:	00800284 	movi	r2,10
    555c:	d8800015 	stw	r2,0(sp)
    5560:	000f883a 	mov	r7,zero
    5564:	180d883a 	mov	r6,r3
    5568:	01400084 	movi	r5,2
    556c:	8009883a 	mov	r4,r16
    5570:	00049200 	call	4920 <xTimerGenericCommand>
				}

				printf("Turning on load: %d ", pos);
    5574:	e17ffe17 	ldw	r5,-8(fp)
    5578:	01020034 	movhi	r4,2048
    557c:	21004b04 	addi	r4,r4,300
    5580:	0009f740 	call	9f74 <printf>
				break;
    5584:	00000506 	br	559c <turn_on_most_important_load+0xe8>
 */
static void turn_on_most_important_load() {
		int pos = 0;
		int i;

		for (i = NUM_OF_LOADS-1; i >= 0; i--) {
    5588:	e0bffd17 	ldw	r2,-12(fp)
    558c:	10bfffc4 	addi	r2,r2,-1
    5590:	e0bffd15 	stw	r2,-12(fp)
    5594:	e0bffd17 	ldw	r2,-12(fp)
    5598:	103fcf0e 	bge	r2,zero,54d8 <__alt_data_end+0xf00054d8>

				printf("Turning on load: %d ", pos);
				break;
			}
		}
	}
    559c:	0001883a 	nop
    55a0:	e6ffff04 	addi	sp,fp,-4
    55a4:	dfc00217 	ldw	ra,8(sp)
    55a8:	df000117 	ldw	fp,4(sp)
    55ac:	dc000017 	ldw	r16,0(sp)
    55b0:	dec00304 	addi	sp,sp,12
    55b4:	f800283a 	ret

000055b8 <LoadManagementTask>:

static void LoadManagementTask(void *pvParameters) {
    55b8:	defffb04 	addi	sp,sp,-20
    55bc:	dfc00415 	stw	ra,16(sp)
    55c0:	df000315 	stw	fp,12(sp)
    55c4:	dc000215 	stw	r16,8(sp)
    55c8:	df000304 	addi	fp,sp,12
    55cc:	e13ffe15 	stw	r4,-8(fp)
	while (1) {
		// wait for semaphore release
		if (xSemaphoreTake(load_manage_sem, ( TickType_t ) 10 )) {
    55d0:	d0a03c17 	ldw	r2,-32528(gp)
    55d4:	000f883a 	mov	r7,zero
    55d8:	01800284 	movi	r6,10
    55dc:	000b883a 	mov	r5,zero
    55e0:	1009883a 	mov	r4,r2
    55e4:	000222c0 	call	222c <xQueueGenericReceive>
    55e8:	103ff926 	beq	r2,zero,55d0 <__alt_data_end+0xf00055d0>
			// if not in maintenance state
			if (maintenance_state == false) {
    55ec:	d0a03743 	ldbu	r2,-32547(gp)
    55f0:	1080005c 	xori	r2,r2,1
    55f4:	10803fcc 	andi	r2,r2,255
    55f8:	103ff526 	beq	r2,zero,55d0 <__alt_data_end+0xf00055d0>
				// do no computation if not in load balancing state and input is not volatile
				if ((load_control_state == false) && (load_volatility_state == false)) {
    55fc:	d0a03783 	ldbu	r2,-32546(gp)
    5600:	1080005c 	xori	r2,r2,1
    5604:	10803fcc 	andi	r2,r2,255
    5608:	10003b26 	beq	r2,zero,56f8 <LoadManagementTask+0x140>
    560c:	d0a03703 	ldbu	r2,-32548(gp)
    5610:	1080005c 	xori	r2,r2,1
    5614:	10803fcc 	andi	r2,r2,255
    5618:	10003726 	beq	r2,zero,56f8 <LoadManagementTask+0x140>
					// if timer active reset the timer
					if (xTimerIsTimerActive(load_timer) != pdFALSE) {
    561c:	d0a03d17 	ldw	r2,-32524(gp)
    5620:	1009883a 	mov	r4,r2
    5624:	00050840 	call	5084 <xTimerIsTimerActive>
    5628:	10000e26 	beq	r2,zero,5664 <LoadManagementTask+0xac>
						printf("reseting timer as still active\n");
    562c:	01020034 	movhi	r4,2048
    5630:	21005104 	addi	r4,r4,324
    5634:	000a0700 	call	a070 <puts>
						xTimerReset(load_timer, 10);
    5638:	d4203d17 	ldw	r16,-32524(gp)
    563c:	00030dc0 	call	30dc <xTaskGetTickCount>
    5640:	1007883a 	mov	r3,r2
    5644:	00800284 	movi	r2,10
    5648:	d8800015 	stw	r2,0(sp)
    564c:	000f883a 	mov	r7,zero
    5650:	180d883a 	mov	r6,r3
    5654:	01400084 	movi	r5,2
    5658:	8009883a 	mov	r4,r16
    565c:	00049200 	call	4920 <xTimerGenericCommand>
			// if not in maintenance state
			if (maintenance_state == false) {
				// do no computation if not in load balancing state and input is not volatile
				if ((load_control_state == false) && (load_volatility_state == false)) {
					// if timer active reset the timer
					if (xTimerIsTimerActive(load_timer) != pdFALSE) {
    5660:	00002806 	br	5704 <LoadManagementTask+0x14c>
						printf("reseting timer as still active\n");
						xTimerReset(load_timer, 10);
					} else {
						// if input is volatile
						if (load_volatility_state == 1) {
    5664:	d0a03703 	ldbu	r2,-32548(gp)
    5668:	10803fcc 	andi	r2,r2,255
    566c:	10000f26 	beq	r2,zero,56ac <LoadManagementTask+0xf4>
							turn_off_least_important_load();
    5670:	00053e80 	call	53e8 <turn_off_least_important_load>

							printf("reseting timer as still volatile\n");
    5674:	01020034 	movhi	r4,2048
    5678:	21005904 	addi	r4,r4,356
    567c:	000a0700 	call	a070 <puts>
							xTimerReset(load_timer, 10);
    5680:	d4203d17 	ldw	r16,-32524(gp)
    5684:	00030dc0 	call	30dc <xTaskGetTickCount>
    5688:	1007883a 	mov	r3,r2
    568c:	00800284 	movi	r2,10
    5690:	d8800015 	stw	r2,0(sp)
    5694:	000f883a 	mov	r7,zero
    5698:	180d883a 	mov	r6,r3
    569c:	01400084 	movi	r5,2
    56a0:	8009883a 	mov	r4,r16
    56a4:	00049200 	call	4920 <xTimerGenericCommand>
    56a8:	00000806 	br	56cc <LoadManagementTask+0x114>
						} else {
							// no longer blocking any loads
							if (blocked_loads != 0) {
    56ac:	d0a03917 	ldw	r2,-32540(gp)
    56b0:	10000226 	beq	r2,zero,56bc <LoadManagementTask+0x104>
								turn_on_most_important_load();
    56b4:	00054b40 	call	54b4 <turn_on_most_important_load>
    56b8:	00000406 	br	56cc <LoadManagementTask+0x114>
							} else {
								load_control_state = false;
    56bc:	d0203785 	stb	zero,-32546(gp)
								printf("Exiting load balancing state!\n");
    56c0:	01020034 	movhi	r4,2048
    56c4:	21006204 	addi	r4,r4,392
    56c8:	000a0700 	call	a070 <puts>
							}
						}

						// could be a queue -> to turn on "loads"
						IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, load_value-blocked_loads);
    56cc:	d0e03817 	ldw	r3,-32544(gp)
    56d0:	d0a03917 	ldw	r2,-32540(gp)
    56d4:	1887c83a 	sub	r3,r3,r2
    56d8:	00800134 	movhi	r2,4
    56dc:	108c1804 	addi	r2,r2,12384
    56e0:	10c00035 	stwio	r3,0(r2)
						IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, blocked_loads);
    56e4:	d0e03917 	ldw	r3,-32540(gp)
    56e8:	00800134 	movhi	r2,4
    56ec:	108c2004 	addi	r2,r2,12416
    56f0:	10c00035 	stwio	r3,0(r2)
			// if not in maintenance state
			if (maintenance_state == false) {
				// do no computation if not in load balancing state and input is not volatile
				if ((load_control_state == false) && (load_volatility_state == false)) {
					// if timer active reset the timer
					if (xTimerIsTimerActive(load_timer) != pdFALSE) {
    56f4:	00000306 	br	5704 <LoadManagementTask+0x14c>
						// could be a queue -> to turn on "loads"
						IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, load_value-blocked_loads);
						IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, blocked_loads);
					}
				} else {
					printf("no volatility and no load control!\n");
    56f8:	01020034 	movhi	r4,2048
    56fc:	21006a04 	addi	r4,r4,424
    5700:	000a0700 	call	a070 <puts>
				}
			}
		}
	}
    5704:	003fb206 	br	55d0 <__alt_data_end+0xf00055d0>

00005708 <ToggleMaintenanceTask>:
}

static void ToggleMaintenanceTask(void *pvParameters) {
    5708:	defffc04 	addi	sp,sp,-16
    570c:	dfc00315 	stw	ra,12(sp)
    5710:	df000215 	stw	fp,8(sp)
    5714:	df000204 	addi	fp,sp,8
    5718:	e13fff15 	stw	r4,-4(fp)
	while (1) {
		if (xSemaphoreTake(maintenance_sem, ( TickType_t ) 10 )) {
    571c:	d0a03b17 	ldw	r2,-32532(gp)
    5720:	000f883a 	mov	r7,zero
    5724:	01800284 	movi	r6,10
    5728:	000b883a 	mov	r5,zero
    572c:	1009883a 	mov	r4,r2
    5730:	000222c0 	call	222c <xQueueGenericReceive>
    5734:	103ff926 	beq	r2,zero,571c <__alt_data_end+0xf000571c>
			printf("Maintenance Task \n");
    5738:	01020034 	movhi	r4,2048
    573c:	21007304 	addi	r4,r4,460
    5740:	000a0700 	call	a070 <puts>

			// turn off load manager timer if active
			if (xTimerIsTimerActive(load_timer)) {
    5744:	d0a03d17 	ldw	r2,-32524(gp)
    5748:	1009883a 	mov	r4,r2
    574c:	00050840 	call	5084 <xTimerIsTimerActive>
    5750:	10000826 	beq	r2,zero,5774 <ToggleMaintenanceTask+0x6c>
				xTimerStop(load_timer, 10);
    5754:	d0e03d17 	ldw	r3,-32524(gp)
    5758:	00800284 	movi	r2,10
    575c:	d8800015 	stw	r2,0(sp)
    5760:	000f883a 	mov	r7,zero
    5764:	000d883a 	mov	r6,zero
    5768:	014000c4 	movi	r5,3
    576c:	1809883a 	mov	r4,r3
    5770:	00049200 	call	4920 <xTimerGenericCommand>
			}

			// toggle state and load control to false
			maintenance_state = !maintenance_state;
    5774:	d0a03743 	ldbu	r2,-32547(gp)
    5778:	10803fcc 	andi	r2,r2,255
    577c:	1004c03a 	cmpne	r2,r2,zero
    5780:	1080005c 	xori	r2,r2,1
    5784:	10803fcc 	andi	r2,r2,255
    5788:	1080004c 	andi	r2,r2,1
    578c:	d0a03745 	stb	r2,-32547(gp)
			load_control_state = false;
    5790:	d0203785 	stb	zero,-32546(gp)
			blocked_loads = 0;
    5794:	d0203915 	stw	zero,-32540(gp)
		}
	}
    5798:	003fe006 	br	571c <__alt_data_end+0xf000571c>

0000579c <SwitchPollingTask>:
}

static void SwitchPollingTask(void *pvParameters) {
    579c:	defffc04 	addi	sp,sp,-16
    57a0:	dfc00315 	stw	ra,12(sp)
    57a4:	df000215 	stw	fp,8(sp)
    57a8:	df000204 	addi	fp,sp,8
    57ac:	e13fff15 	stw	r4,-4(fp)
	while (1) {
		unsigned int* temp = (unsigned int*) pvParameters;
    57b0:	e0bfff17 	ldw	r2,-4(fp)
    57b4:	e0bffe15 	stw	r2,-8(fp)

		// read the value of the switch and store to uiSwitchValue
		*temp = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    57b8:	00800134 	movhi	r2,4
    57bc:	108c2c04 	addi	r2,r2,12464
    57c0:	10800037 	ldwio	r2,0(r2)
    57c4:	1007883a 	mov	r3,r2
    57c8:	e0bffe17 	ldw	r2,-8(fp)
    57cc:	10c00015 	stw	r3,0(r2)
		*temp &= LOAD_MASK;
    57d0:	e0bffe17 	ldw	r2,-8(fp)
    57d4:	10800017 	ldw	r2,0(r2)
    57d8:	10c007cc 	andi	r3,r2,31
    57dc:	e0bffe17 	ldw	r2,-8(fp)
    57e0:	10c00015 	stw	r3,0(r2)

		if (load_control_state == false) {
    57e4:	d0a03783 	ldbu	r2,-32546(gp)
    57e8:	1080005c 	xori	r2,r2,1
    57ec:	10803fcc 	andi	r2,r2,255
    57f0:	10000e26 	beq	r2,zero,582c <SwitchPollingTask+0x90>
			// write the value of the switches to the red LEDs
			IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, *temp);
    57f4:	e0bffe17 	ldw	r2,-8(fp)
    57f8:	10800017 	ldw	r2,0(r2)
    57fc:	1007883a 	mov	r3,r2
    5800:	00800134 	movhi	r2,4
    5804:	108c1804 	addi	r2,r2,12384
    5808:	10c00035 	stwio	r3,0(r2)
			IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, blocked_loads);
    580c:	d0e03917 	ldw	r3,-32540(gp)
    5810:	00800134 	movhi	r2,4
    5814:	108c2004 	addi	r2,r2,12416
    5818:	10c00035 	stwio	r3,0(r2)

			load_value = *temp;
    581c:	e0bffe17 	ldw	r2,-8(fp)
    5820:	10800017 	ldw	r2,0(r2)
    5824:	d0a03815 	stw	r2,-32544(gp)
    5828:	00001406 	br	587c <SwitchPollingTask+0xe0>
		} else {
			// only allow loads to be turned off and not on
			blocked_loads &= *temp;
    582c:	e0bffe17 	ldw	r2,-8(fp)
    5830:	10800017 	ldw	r2,0(r2)
    5834:	d0e03917 	ldw	r3,-32540(gp)
    5838:	10c4703a 	and	r2,r2,r3
    583c:	d0a03915 	stw	r2,-32540(gp)
			load_value &= *temp;
    5840:	e0bffe17 	ldw	r2,-8(fp)
    5844:	10800017 	ldw	r2,0(r2)
    5848:	d0e03817 	ldw	r3,-32544(gp)
    584c:	10c4703a 	and	r2,r2,r3
    5850:	d0a03815 	stw	r2,-32544(gp)

			// could be a queue
			IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, load_value - blocked_loads);
    5854:	d0e03817 	ldw	r3,-32544(gp)
    5858:	d0a03917 	ldw	r2,-32540(gp)
    585c:	1887c83a 	sub	r3,r3,r2
    5860:	00800134 	movhi	r2,4
    5864:	108c1804 	addi	r2,r2,12384
    5868:	10c00035 	stwio	r3,0(r2)
			IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, blocked_loads);
    586c:	d0e03917 	ldw	r3,-32540(gp)
    5870:	00800134 	movhi	r2,4
    5874:	108c2004 	addi	r2,r2,12416
    5878:	10c00035 	stwio	r3,0(r2)
		}

		// delay for 100ms
		vTaskDelay(100);
    587c:	01001904 	movi	r4,100
    5880:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5884:	003fca06 	br	57b0 <__alt_data_end+0xf00057b0>

00005888 <pow>:
    5888:	deffee04 	addi	sp,sp,-72
    588c:	dc800b15 	stw	r18,44(sp)
    5890:	04820034 	movhi	r18,2048
    5894:	ddc01015 	stw	r23,64(sp)
    5898:	dd800f15 	stw	r22,60(sp)
    589c:	dd400e15 	stw	r21,56(sp)
    58a0:	dd000d15 	stw	r20,52(sp)
    58a4:	dcc00c15 	stw	r19,48(sp)
    58a8:	dc400a15 	stw	r17,40(sp)
    58ac:	dc000915 	stw	r16,36(sp)
    58b0:	dfc01115 	stw	ra,68(sp)
    58b4:	94899f04 	addi	r18,r18,9852
    58b8:	202f883a 	mov	r23,r4
    58bc:	282d883a 	mov	r22,r5
    58c0:	302b883a 	mov	r21,r6
    58c4:	3829883a 	mov	r20,r7
    58c8:	0005d4c0 	call	5d4c <__ieee754_pow>
    58cc:	1023883a 	mov	r17,r2
    58d0:	90800017 	ldw	r2,0(r18)
    58d4:	04ffffc4 	movi	r19,-1
    58d8:	1821883a 	mov	r16,r3
    58dc:	14c00426 	beq	r2,r19,58f0 <pow+0x68>
    58e0:	a809883a 	mov	r4,r21
    58e4:	a00b883a 	mov	r5,r20
    58e8:	00070a80 	call	70a8 <__fpclassifyd>
    58ec:	10000d1e 	bne	r2,zero,5924 <pow+0x9c>
    58f0:	8805883a 	mov	r2,r17
    58f4:	8007883a 	mov	r3,r16
    58f8:	dfc01117 	ldw	ra,68(sp)
    58fc:	ddc01017 	ldw	r23,64(sp)
    5900:	dd800f17 	ldw	r22,60(sp)
    5904:	dd400e17 	ldw	r21,56(sp)
    5908:	dd000d17 	ldw	r20,52(sp)
    590c:	dcc00c17 	ldw	r19,48(sp)
    5910:	dc800b17 	ldw	r18,44(sp)
    5914:	dc400a17 	ldw	r17,40(sp)
    5918:	dc000917 	ldw	r16,36(sp)
    591c:	dec01204 	addi	sp,sp,72
    5920:	f800283a 	ret
    5924:	b809883a 	mov	r4,r23
    5928:	b00b883a 	mov	r5,r22
    592c:	00070a80 	call	70a8 <__fpclassifyd>
    5930:	000d883a 	mov	r6,zero
    5934:	000f883a 	mov	r7,zero
    5938:	1000201e 	bne	r2,zero,59bc <pow+0x134>
    593c:	a809883a 	mov	r4,r21
    5940:	a00b883a 	mov	r5,r20
    5944:	00086680 	call	8668 <__eqdf2>
    5948:	103fe91e 	bne	r2,zero,58f0 <__alt_data_end+0xf00058f0>
    594c:	01000044 	movi	r4,1
    5950:	d9000015 	stw	r4,0(sp)
    5954:	90800017 	ldw	r2,0(r18)
    5958:	01020034 	movhi	r4,2048
    595c:	00cffc34 	movhi	r3,16368
    5960:	21007804 	addi	r4,r4,480
    5964:	d9000115 	stw	r4,4(sp)
    5968:	d8000815 	stw	zero,32(sp)
    596c:	ddc00215 	stw	r23,8(sp)
    5970:	dd800315 	stw	r22,12(sp)
    5974:	dd400415 	stw	r21,16(sp)
    5978:	dd000515 	stw	r20,20(sp)
    597c:	d8000615 	stw	zero,24(sp)
    5980:	d8c00715 	stw	r3,28(sp)
    5984:	14c02826 	beq	r2,r19,5a28 <pow+0x1a0>
    5988:	01000084 	movi	r4,2
    598c:	11002626 	beq	r2,r4,5a28 <pow+0x1a0>
    5990:	d809883a 	mov	r4,sp
    5994:	000711c0 	call	711c <matherr>
    5998:	10006b26 	beq	r2,zero,5b48 <pow+0x2c0>
    599c:	d8800817 	ldw	r2,32(sp)
    59a0:	10000326 	beq	r2,zero,59b0 <pow+0x128>
    59a4:	0009c480 	call	9c48 <__errno>
    59a8:	d8c00817 	ldw	r3,32(sp)
    59ac:	10c00015 	stw	r3,0(r2)
    59b0:	d8800617 	ldw	r2,24(sp)
    59b4:	d8c00717 	ldw	r3,28(sp)
    59b8:	003fcf06 	br	58f8 <__alt_data_end+0xf00058f8>
    59bc:	b809883a 	mov	r4,r23
    59c0:	b00b883a 	mov	r5,r22
    59c4:	00086680 	call	8668 <__eqdf2>
    59c8:	1000191e 	bne	r2,zero,5a30 <pow+0x1a8>
    59cc:	000d883a 	mov	r6,zero
    59d0:	000f883a 	mov	r7,zero
    59d4:	a809883a 	mov	r4,r21
    59d8:	a00b883a 	mov	r5,r20
    59dc:	00086680 	call	8668 <__eqdf2>
    59e0:	10003a1e 	bne	r2,zero,5acc <pow+0x244>
    59e4:	00c00044 	movi	r3,1
    59e8:	d8c00015 	stw	r3,0(sp)
    59ec:	90800017 	ldw	r2,0(r18)
    59f0:	00c20034 	movhi	r3,2048
    59f4:	18c07804 	addi	r3,r3,480
    59f8:	d8c00115 	stw	r3,4(sp)
    59fc:	d8000815 	stw	zero,32(sp)
    5a00:	ddc00215 	stw	r23,8(sp)
    5a04:	dd800315 	stw	r22,12(sp)
    5a08:	dd400415 	stw	r21,16(sp)
    5a0c:	dd000515 	stw	r20,20(sp)
    5a10:	d8000615 	stw	zero,24(sp)
    5a14:	d8000715 	stw	zero,28(sp)
    5a18:	103fdd26 	beq	r2,zero,5990 <__alt_data_end+0xf0005990>
    5a1c:	0005883a 	mov	r2,zero
    5a20:	00cffc34 	movhi	r3,16368
    5a24:	003fb406 	br	58f8 <__alt_data_end+0xf00058f8>
    5a28:	0005883a 	mov	r2,zero
    5a2c:	003fb206 	br	58f8 <__alt_data_end+0xf00058f8>
    5a30:	8809883a 	mov	r4,r17
    5a34:	800b883a 	mov	r5,r16
    5a38:	000708c0 	call	708c <finite>
    5a3c:	10004626 	beq	r2,zero,5b58 <pow+0x2d0>
    5a40:	000d883a 	mov	r6,zero
    5a44:	000f883a 	mov	r7,zero
    5a48:	8809883a 	mov	r4,r17
    5a4c:	800b883a 	mov	r5,r16
    5a50:	00086680 	call	8668 <__eqdf2>
    5a54:	103fa61e 	bne	r2,zero,58f0 <__alt_data_end+0xf00058f0>
    5a58:	b809883a 	mov	r4,r23
    5a5c:	b00b883a 	mov	r5,r22
    5a60:	000708c0 	call	708c <finite>
    5a64:	103fa226 	beq	r2,zero,58f0 <__alt_data_end+0xf00058f0>
    5a68:	a809883a 	mov	r4,r21
    5a6c:	a00b883a 	mov	r5,r20
    5a70:	000708c0 	call	708c <finite>
    5a74:	103f9e26 	beq	r2,zero,58f0 <__alt_data_end+0xf00058f0>
    5a78:	00800104 	movi	r2,4
    5a7c:	d8800015 	stw	r2,0(sp)
    5a80:	90c00017 	ldw	r3,0(r18)
    5a84:	00820034 	movhi	r2,2048
    5a88:	10807804 	addi	r2,r2,480
    5a8c:	d8800115 	stw	r2,4(sp)
    5a90:	d8000815 	stw	zero,32(sp)
    5a94:	ddc00215 	stw	r23,8(sp)
    5a98:	dd800315 	stw	r22,12(sp)
    5a9c:	dd400415 	stw	r21,16(sp)
    5aa0:	dd000515 	stw	r20,20(sp)
    5aa4:	d8000615 	stw	zero,24(sp)
    5aa8:	d8000715 	stw	zero,28(sp)
    5aac:	00800084 	movi	r2,2
    5ab0:	18804726 	beq	r3,r2,5bd0 <pow+0x348>
    5ab4:	d809883a 	mov	r4,sp
    5ab8:	000711c0 	call	711c <matherr>
    5abc:	10004426 	beq	r2,zero,5bd0 <pow+0x348>
    5ac0:	d8800817 	ldw	r2,32(sp)
    5ac4:	103fba26 	beq	r2,zero,59b0 <__alt_data_end+0xf00059b0>
    5ac8:	003fb606 	br	59a4 <__alt_data_end+0xf00059a4>
    5acc:	a809883a 	mov	r4,r21
    5ad0:	a00b883a 	mov	r5,r20
    5ad4:	000708c0 	call	708c <finite>
    5ad8:	103f8526 	beq	r2,zero,58f0 <__alt_data_end+0xf00058f0>
    5adc:	000d883a 	mov	r6,zero
    5ae0:	000f883a 	mov	r7,zero
    5ae4:	a809883a 	mov	r4,r21
    5ae8:	a00b883a 	mov	r5,r20
    5aec:	00087cc0 	call	87cc <__ledf2>
    5af0:	103f7f0e 	bge	r2,zero,58f0 <__alt_data_end+0xf00058f0>
    5af4:	00c00044 	movi	r3,1
    5af8:	d8c00015 	stw	r3,0(sp)
    5afc:	90800017 	ldw	r2,0(r18)
    5b00:	00c20034 	movhi	r3,2048
    5b04:	18c07804 	addi	r3,r3,480
    5b08:	d8c00115 	stw	r3,4(sp)
    5b0c:	d8000815 	stw	zero,32(sp)
    5b10:	ddc00215 	stw	r23,8(sp)
    5b14:	dd800315 	stw	r22,12(sp)
    5b18:	dd400415 	stw	r21,16(sp)
    5b1c:	dd000515 	stw	r20,20(sp)
    5b20:	d8000615 	stw	zero,24(sp)
    5b24:	10002526 	beq	r2,zero,5bbc <pow+0x334>
    5b28:	00fffc34 	movhi	r3,65520
    5b2c:	d8c00715 	stw	r3,28(sp)
    5b30:	00c00084 	movi	r3,2
    5b34:	10c0221e 	bne	r2,r3,5bc0 <pow+0x338>
    5b38:	0009c480 	call	9c48 <__errno>
    5b3c:	00c00844 	movi	r3,33
    5b40:	10c00015 	stw	r3,0(r2)
    5b44:	003fde06 	br	5ac0 <__alt_data_end+0xf0005ac0>
    5b48:	0009c480 	call	9c48 <__errno>
    5b4c:	00c00844 	movi	r3,33
    5b50:	10c00015 	stw	r3,0(r2)
    5b54:	003f9106 	br	599c <__alt_data_end+0xf000599c>
    5b58:	b809883a 	mov	r4,r23
    5b5c:	b00b883a 	mov	r5,r22
    5b60:	000708c0 	call	708c <finite>
    5b64:	103fb626 	beq	r2,zero,5a40 <__alt_data_end+0xf0005a40>
    5b68:	a809883a 	mov	r4,r21
    5b6c:	a00b883a 	mov	r5,r20
    5b70:	000708c0 	call	708c <finite>
    5b74:	103fb226 	beq	r2,zero,5a40 <__alt_data_end+0xf0005a40>
    5b78:	8809883a 	mov	r4,r17
    5b7c:	800b883a 	mov	r5,r16
    5b80:	00070a80 	call	70a8 <__fpclassifyd>
    5b84:	1000161e 	bne	r2,zero,5be0 <pow+0x358>
    5b88:	00800044 	movi	r2,1
    5b8c:	d8800015 	stw	r2,0(sp)
    5b90:	94000017 	ldw	r16,0(r18)
    5b94:	00820034 	movhi	r2,2048
    5b98:	10807804 	addi	r2,r2,480
    5b9c:	d8800115 	stw	r2,4(sp)
    5ba0:	d8000815 	stw	zero,32(sp)
    5ba4:	ddc00215 	stw	r23,8(sp)
    5ba8:	dd800315 	stw	r22,12(sp)
    5bac:	dd400415 	stw	r21,16(sp)
    5bb0:	dd000515 	stw	r20,20(sp)
    5bb4:	8000281e 	bne	r16,zero,5c58 <pow+0x3d0>
    5bb8:	d8000615 	stw	zero,24(sp)
    5bbc:	d8000715 	stw	zero,28(sp)
    5bc0:	d809883a 	mov	r4,sp
    5bc4:	000711c0 	call	711c <matherr>
    5bc8:	103fbd1e 	bne	r2,zero,5ac0 <__alt_data_end+0xf0005ac0>
    5bcc:	003fda06 	br	5b38 <__alt_data_end+0xf0005b38>
    5bd0:	0009c480 	call	9c48 <__errno>
    5bd4:	00c00884 	movi	r3,34
    5bd8:	10c00015 	stw	r3,0(r2)
    5bdc:	003fb806 	br	5ac0 <__alt_data_end+0xf0005ac0>
    5be0:	00c000c4 	movi	r3,3
    5be4:	d8c00015 	stw	r3,0(sp)
    5be8:	90800017 	ldw	r2,0(r18)
    5bec:	00c20034 	movhi	r3,2048
    5bf0:	18c07804 	addi	r3,r3,480
    5bf4:	d8c00115 	stw	r3,4(sp)
    5bf8:	d8000815 	stw	zero,32(sp)
    5bfc:	ddc00215 	stw	r23,8(sp)
    5c00:	dd800315 	stw	r22,12(sp)
    5c04:	dd400415 	stw	r21,16(sp)
    5c08:	dd000515 	stw	r20,20(sp)
    5c0c:	000d883a 	mov	r6,zero
    5c10:	000f883a 	mov	r7,zero
    5c14:	b809883a 	mov	r4,r23
    5c18:	b00b883a 	mov	r5,r22
    5c1c:	1000181e 	bne	r2,zero,5c80 <pow+0x3f8>
    5c20:	00b80034 	movhi	r2,57344
    5c24:	d8800615 	stw	r2,24(sp)
    5c28:	0091fc34 	movhi	r2,18416
    5c2c:	10bfffc4 	addi	r2,r2,-1
    5c30:	d8800715 	stw	r2,28(sp)
    5c34:	00087cc0 	call	87cc <__ledf2>
    5c38:	10001a16 	blt	r2,zero,5ca4 <pow+0x41c>
    5c3c:	d809883a 	mov	r4,sp
    5c40:	000711c0 	call	711c <matherr>
    5c44:	103f551e 	bne	r2,zero,599c <__alt_data_end+0xf000599c>
    5c48:	0009c480 	call	9c48 <__errno>
    5c4c:	00c00884 	movi	r3,34
    5c50:	10c00015 	stw	r3,0(r2)
    5c54:	003f5106 	br	599c <__alt_data_end+0xf000599c>
    5c58:	000d883a 	mov	r6,zero
    5c5c:	000f883a 	mov	r7,zero
    5c60:	0009883a 	mov	r4,zero
    5c64:	000b883a 	mov	r5,zero
    5c68:	0007d800 	call	7d80 <__divdf3>
    5c6c:	d8800615 	stw	r2,24(sp)
    5c70:	d8c00715 	stw	r3,28(sp)
    5c74:	00800084 	movi	r2,2
    5c78:	80bfaf26 	beq	r16,r2,5b38 <__alt_data_end+0xf0005b38>
    5c7c:	003fd006 	br	5bc0 <__alt_data_end+0xf0005bc0>
    5c80:	009ffc34 	movhi	r2,32752
    5c84:	d8000615 	stw	zero,24(sp)
    5c88:	d8800715 	stw	r2,28(sp)
    5c8c:	00087cc0 	call	87cc <__ledf2>
    5c90:	10001a16 	blt	r2,zero,5cfc <pow+0x474>
    5c94:	90c00017 	ldw	r3,0(r18)
    5c98:	00800084 	movi	r2,2
    5c9c:	18bfe71e 	bne	r3,r2,5c3c <__alt_data_end+0xf0005c3c>
    5ca0:	003fe906 	br	5c48 <__alt_data_end+0xf0005c48>
    5ca4:	000d883a 	mov	r6,zero
    5ca8:	01cff834 	movhi	r7,16352
    5cac:	a809883a 	mov	r4,r21
    5cb0:	a00b883a 	mov	r5,r20
    5cb4:	00088c00 	call	88c0 <__muldf3>
    5cb8:	1009883a 	mov	r4,r2
    5cbc:	180b883a 	mov	r5,r3
    5cc0:	1023883a 	mov	r17,r2
    5cc4:	1821883a 	mov	r16,r3
    5cc8:	00071300 	call	7130 <rint>
    5ccc:	100d883a 	mov	r6,r2
    5cd0:	180f883a 	mov	r7,r3
    5cd4:	8809883a 	mov	r4,r17
    5cd8:	800b883a 	mov	r5,r16
    5cdc:	00086680 	call	8668 <__eqdf2>
    5ce0:	103fec26 	beq	r2,zero,5c94 <__alt_data_end+0xf0005c94>
    5ce4:	00b80034 	movhi	r2,57344
    5ce8:	d8800615 	stw	r2,24(sp)
    5cec:	00b1fc34 	movhi	r2,51184
    5cf0:	10bfffc4 	addi	r2,r2,-1
    5cf4:	d8800715 	stw	r2,28(sp)
    5cf8:	003fe606 	br	5c94 <__alt_data_end+0xf0005c94>
    5cfc:	000d883a 	mov	r6,zero
    5d00:	01cff834 	movhi	r7,16352
    5d04:	a809883a 	mov	r4,r21
    5d08:	a00b883a 	mov	r5,r20
    5d0c:	00088c00 	call	88c0 <__muldf3>
    5d10:	1009883a 	mov	r4,r2
    5d14:	180b883a 	mov	r5,r3
    5d18:	1023883a 	mov	r17,r2
    5d1c:	1821883a 	mov	r16,r3
    5d20:	00071300 	call	7130 <rint>
    5d24:	100d883a 	mov	r6,r2
    5d28:	180f883a 	mov	r7,r3
    5d2c:	8809883a 	mov	r4,r17
    5d30:	800b883a 	mov	r5,r16
    5d34:	00086680 	call	8668 <__eqdf2>
    5d38:	103fd626 	beq	r2,zero,5c94 <__alt_data_end+0xf0005c94>
    5d3c:	00bffc34 	movhi	r2,65520
    5d40:	d8000615 	stw	zero,24(sp)
    5d44:	d8800715 	stw	r2,28(sp)
    5d48:	003fd206 	br	5c94 <__alt_data_end+0xf0005c94>

00005d4c <__ieee754_pow>:
    5d4c:	00a00034 	movhi	r2,32768
    5d50:	deffea04 	addi	sp,sp,-88
    5d54:	10bfffc4 	addi	r2,r2,-1
    5d58:	dc800e15 	stw	r18,56(sp)
    5d5c:	38a4703a 	and	r18,r7,r2
    5d60:	dfc01515 	stw	ra,84(sp)
    5d64:	df001415 	stw	fp,80(sp)
    5d68:	ddc01315 	stw	r23,76(sp)
    5d6c:	dd801215 	stw	r22,72(sp)
    5d70:	dd401115 	stw	r21,68(sp)
    5d74:	dd001015 	stw	r20,64(sp)
    5d78:	dcc00f15 	stw	r19,60(sp)
    5d7c:	dc400d15 	stw	r17,52(sp)
    5d80:	dc000c15 	stw	r16,48(sp)
    5d84:	9186b03a 	or	r3,r18,r6
    5d88:	18002a26 	beq	r3,zero,5e34 <__ieee754_pow+0xe8>
    5d8c:	28a2703a 	and	r17,r5,r2
    5d90:	009ffc34 	movhi	r2,32752
    5d94:	14402316 	blt	r2,r17,5e24 <__ieee754_pow+0xd8>
    5d98:	88802126 	beq	r17,r2,5e20 <__ieee754_pow+0xd4>
    5d9c:	14802116 	blt	r2,r18,5e24 <__ieee754_pow+0xd8>
    5da0:	009ffc34 	movhi	r2,32752
    5da4:	90807326 	beq	r18,r2,5f74 <__ieee754_pow+0x228>
    5da8:	2827883a 	mov	r19,r5
    5dac:	2021883a 	mov	r16,r4
    5db0:	302d883a 	mov	r22,r6
    5db4:	3839883a 	mov	fp,r7
    5db8:	28007016 	blt	r5,zero,5f7c <__ieee754_pow+0x230>
    5dbc:	002b883a 	mov	r21,zero
    5dc0:	b0003a1e 	bne	r22,zero,5eac <__ieee754_pow+0x160>
    5dc4:	009ffc34 	movhi	r2,32752
    5dc8:	90807f26 	beq	r18,r2,5fc8 <__ieee754_pow+0x27c>
    5dcc:	008ffc34 	movhi	r2,16368
    5dd0:	90805426 	beq	r18,r2,5f24 <__ieee754_pow+0x1d8>
    5dd4:	00900034 	movhi	r2,16384
    5dd8:	e0833b26 	beq	fp,r2,6ac8 <__ieee754_pow+0xd7c>
    5ddc:	008ff834 	movhi	r2,16352
    5de0:	e080321e 	bne	fp,r2,5eac <__ieee754_pow+0x160>
    5de4:	98003116 	blt	r19,zero,5eac <__ieee754_pow+0x160>
    5de8:	8009883a 	mov	r4,r16
    5dec:	980b883a 	mov	r5,r19
    5df0:	dfc01517 	ldw	ra,84(sp)
    5df4:	df001417 	ldw	fp,80(sp)
    5df8:	ddc01317 	ldw	r23,76(sp)
    5dfc:	dd801217 	ldw	r22,72(sp)
    5e00:	dd401117 	ldw	r21,68(sp)
    5e04:	dd001017 	ldw	r20,64(sp)
    5e08:	dcc00f17 	ldw	r19,60(sp)
    5e0c:	dc800e17 	ldw	r18,56(sp)
    5e10:	dc400d17 	ldw	r17,52(sp)
    5e14:	dc000c17 	ldw	r16,48(sp)
    5e18:	dec01604 	addi	sp,sp,88
    5e1c:	0006df01 	jmpi	6df0 <__ieee754_sqrt>
    5e20:	20001226 	beq	r4,zero,5e6c <__ieee754_pow+0x120>
    5e24:	00b00434 	movhi	r2,49168
    5e28:	8885883a 	add	r2,r17,r2
    5e2c:	1108b03a 	or	r4,r2,r4
    5e30:	20000f1e 	bne	r4,zero,5e70 <__ieee754_pow+0x124>
    5e34:	0005883a 	mov	r2,zero
    5e38:	00cffc34 	movhi	r3,16368
    5e3c:	dfc01517 	ldw	ra,84(sp)
    5e40:	df001417 	ldw	fp,80(sp)
    5e44:	ddc01317 	ldw	r23,76(sp)
    5e48:	dd801217 	ldw	r22,72(sp)
    5e4c:	dd401117 	ldw	r21,68(sp)
    5e50:	dd001017 	ldw	r20,64(sp)
    5e54:	dcc00f17 	ldw	r19,60(sp)
    5e58:	dc800e17 	ldw	r18,56(sp)
    5e5c:	dc400d17 	ldw	r17,52(sp)
    5e60:	dc000c17 	ldw	r16,48(sp)
    5e64:	dec01604 	addi	sp,sp,88
    5e68:	f800283a 	ret
    5e6c:	8cbfcc0e 	bge	r17,r18,5da0 <__alt_data_end+0xf0005da0>
    5e70:	01020034 	movhi	r4,2048
    5e74:	2100c704 	addi	r4,r4,796
    5e78:	dfc01517 	ldw	ra,84(sp)
    5e7c:	df001417 	ldw	fp,80(sp)
    5e80:	ddc01317 	ldw	r23,76(sp)
    5e84:	dd801217 	ldw	r22,72(sp)
    5e88:	dd401117 	ldw	r21,68(sp)
    5e8c:	dd001017 	ldw	r20,64(sp)
    5e90:	dcc00f17 	ldw	r19,60(sp)
    5e94:	dc800e17 	ldw	r18,56(sp)
    5e98:	dc400d17 	ldw	r17,52(sp)
    5e9c:	dc000c17 	ldw	r16,48(sp)
    5ea0:	dec01604 	addi	sp,sp,88
    5ea4:	00071241 	jmpi	7124 <nan>
    5ea8:	002b883a 	mov	r21,zero
    5eac:	8009883a 	mov	r4,r16
    5eb0:	980b883a 	mov	r5,r19
    5eb4:	00070780 	call	7078 <fabs>
    5eb8:	102f883a 	mov	r23,r2
    5ebc:	80000f26 	beq	r16,zero,5efc <__ieee754_pow+0x1b0>
    5ec0:	9816d7fa 	srli	r11,r19,31
    5ec4:	5affffc4 	addi	r11,r11,-1
    5ec8:	aac4b03a 	or	r2,r21,r11
    5ecc:	10004b26 	beq	r2,zero,5ffc <__ieee754_pow+0x2b0>
    5ed0:	00907834 	movhi	r2,16864
    5ed4:	1480540e 	bge	r2,r18,6028 <__ieee754_pow+0x2dc>
    5ed8:	0090fc34 	movhi	r2,17392
    5edc:	14832d0e 	bge	r2,r18,6b94 <__ieee754_pow+0xe48>
    5ee0:	008ffc34 	movhi	r2,16368
    5ee4:	10bfffc4 	addi	r2,r2,-1
    5ee8:	14401916 	blt	r2,r17,5f50 <__ieee754_pow+0x204>
    5eec:	e0001916 	blt	fp,zero,5f54 <__ieee754_pow+0x208>
    5ef0:	0005883a 	mov	r2,zero
    5ef4:	0007883a 	mov	r3,zero
    5ef8:	003fd006 	br	5e3c <__alt_data_end+0xf0005e3c>
    5efc:	88000526 	beq	r17,zero,5f14 <__ieee754_pow+0x1c8>
    5f00:	00900034 	movhi	r2,16384
    5f04:	10bfffc4 	addi	r2,r2,-1
    5f08:	9884703a 	and	r2,r19,r2
    5f0c:	010ffc34 	movhi	r4,16368
    5f10:	113feb1e 	bne	r2,r4,5ec0 <__alt_data_end+0xf0005ec0>
    5f14:	e0000716 	blt	fp,zero,5f34 <__ieee754_pow+0x1e8>
    5f18:	9802e216 	blt	r19,zero,6aa4 <__ieee754_pow+0xd58>
    5f1c:	b805883a 	mov	r2,r23
    5f20:	003fc606 	br	5e3c <__alt_data_end+0xf0005e3c>
    5f24:	e0037516 	blt	fp,zero,6cfc <__ieee754_pow+0xfb0>
    5f28:	8005883a 	mov	r2,r16
    5f2c:	9807883a 	mov	r3,r19
    5f30:	003fc206 	br	5e3c <__alt_data_end+0xf0005e3c>
    5f34:	b80d883a 	mov	r6,r23
    5f38:	180f883a 	mov	r7,r3
    5f3c:	0009883a 	mov	r4,zero
    5f40:	014ffc34 	movhi	r5,16368
    5f44:	0007d800 	call	7d80 <__divdf3>
    5f48:	102f883a 	mov	r23,r2
    5f4c:	003ff206 	br	5f18 <__alt_data_end+0xf0005f18>
    5f50:	073fe70e 	bge	zero,fp,5ef0 <__alt_data_end+0xf0005ef0>
    5f54:	01a20034 	movhi	r6,34816
    5f58:	01df8e34 	movhi	r7,32312
    5f5c:	319d6704 	addi	r6,r6,30108
    5f60:	39f90f04 	addi	r7,r7,-7108
    5f64:	3009883a 	mov	r4,r6
    5f68:	380b883a 	mov	r5,r7
    5f6c:	00088c00 	call	88c0 <__muldf3>
    5f70:	003fb206 	br	5e3c <__alt_data_end+0xf0005e3c>
    5f74:	303f8c26 	beq	r6,zero,5da8 <__alt_data_end+0xf0005da8>
    5f78:	003faa06 	br	5e24 <__alt_data_end+0xf0005e24>
    5f7c:	0090d034 	movhi	r2,17216
    5f80:	10bfffc4 	addi	r2,r2,-1
    5f84:	14801b16 	blt	r2,r18,5ff4 <__ieee754_pow+0x2a8>
    5f88:	008ffc34 	movhi	r2,16368
    5f8c:	10bfffc4 	addi	r2,r2,-1
    5f90:	14bf8a0e 	bge	r2,r18,5dbc <__alt_data_end+0xf0005dbc>
    5f94:	9005d53a 	srai	r2,r18,20
    5f98:	00c00504 	movi	r3,20
    5f9c:	10bf0044 	addi	r2,r2,-1023
    5fa0:	18836b0e 	bge	r3,r2,6d50 <__ieee754_pow+0x1004>
    5fa4:	00c00d04 	movi	r3,52
    5fa8:	1885c83a 	sub	r2,r3,r2
    5fac:	3086d83a 	srl	r3,r6,r2
    5fb0:	1884983a 	sll	r2,r3,r2
    5fb4:	30bf811e 	bne	r6,r2,5dbc <__alt_data_end+0xf0005dbc>
    5fb8:	18c0004c 	andi	r3,r3,1
    5fbc:	02800084 	movi	r10,2
    5fc0:	50ebc83a 	sub	r21,r10,r3
    5fc4:	003f7e06 	br	5dc0 <__alt_data_end+0xf0005dc0>
    5fc8:	01300434 	movhi	r4,49168
    5fcc:	8909883a 	add	r4,r17,r4
    5fd0:	2408b03a 	or	r4,r4,r16
    5fd4:	203f9726 	beq	r4,zero,5e34 <__alt_data_end+0xf0005e34>
    5fd8:	008ffc34 	movhi	r2,16368
    5fdc:	10bfffc4 	addi	r2,r2,-1
    5fe0:	1442e60e 	bge	r2,r17,6b7c <__ieee754_pow+0xe30>
    5fe4:	e03fc216 	blt	fp,zero,5ef0 <__alt_data_end+0xf0005ef0>
    5fe8:	0005883a 	mov	r2,zero
    5fec:	e007883a 	mov	r3,fp
    5ff0:	003f9206 	br	5e3c <__alt_data_end+0xf0005e3c>
    5ff4:	05400084 	movi	r21,2
    5ff8:	003f7106 	br	5dc0 <__alt_data_end+0xf0005dc0>
    5ffc:	800d883a 	mov	r6,r16
    6000:	980f883a 	mov	r7,r19
    6004:	3009883a 	mov	r4,r6
    6008:	380b883a 	mov	r5,r7
    600c:	0008fd80 	call	8fd8 <__subdf3>
    6010:	100d883a 	mov	r6,r2
    6014:	180f883a 	mov	r7,r3
    6018:	1009883a 	mov	r4,r2
    601c:	180b883a 	mov	r5,r3
    6020:	0007d800 	call	7d80 <__divdf3>
    6024:	003f8506 	br	5e3c <__alt_data_end+0xf0005e3c>
    6028:	00800434 	movhi	r2,16
    602c:	10bfffc4 	addi	r2,r2,-1
    6030:	1442d616 	blt	r2,r17,6b8c <__ieee754_pow+0xe40>
    6034:	b809883a 	mov	r4,r23
    6038:	000d883a 	mov	r6,zero
    603c:	01d0d034 	movhi	r7,17216
    6040:	180b883a 	mov	r5,r3
    6044:	dac00b15 	stw	r11,44(sp)
    6048:	00088c00 	call	88c0 <__muldf3>
    604c:	dac00b17 	ldw	r11,44(sp)
    6050:	102f883a 	mov	r23,r2
    6054:	1823883a 	mov	r17,r3
    6058:	033ff2c4 	movi	r12,-53
    605c:	8807d53a 	srai	r3,r17,20
    6060:	00800434 	movhi	r2,16
    6064:	10bfffc4 	addi	r2,r2,-1
    6068:	18ff0044 	addi	r3,r3,-1023
    606c:	1b19883a 	add	r12,r3,r12
    6070:	00c00134 	movhi	r3,4
    6074:	8884703a 	and	r2,r17,r2
    6078:	18e62384 	addi	r3,r3,-26482
    607c:	150ffc34 	orhi	r20,r2,16368
    6080:	1880060e 	bge	r3,r2,609c <__ieee754_pow+0x350>
    6084:	00c00334 	movhi	r3,12
    6088:	18ed9e44 	addi	r3,r3,-18823
    608c:	18833f0e 	bge	r3,r2,6d8c <__ieee754_pow+0x1040>
    6090:	00bffc34 	movhi	r2,65520
    6094:	63000044 	addi	r12,r12,1
    6098:	a0a9883a 	add	r20,r20,r2
    609c:	0027883a 	mov	r19,zero
    60a0:	d8000215 	stw	zero,8(sp)
    60a4:	0013883a 	mov	r9,zero
    60a8:	0011883a 	mov	r8,zero
    60ac:	0015883a 	mov	r10,zero
    60b0:	048ffc34 	movhi	r18,16368
    60b4:	900f883a 	mov	r7,r18
    60b8:	b809883a 	mov	r4,r23
    60bc:	a00b883a 	mov	r5,r20
    60c0:	000d883a 	mov	r6,zero
    60c4:	da000a15 	stw	r8,40(sp)
    60c8:	da400815 	stw	r9,32(sp)
    60cc:	dac00b15 	stw	r11,44(sp)
    60d0:	db000915 	stw	r12,36(sp)
    60d4:	da800515 	stw	r10,20(sp)
    60d8:	0008fd80 	call	8fd8 <__subdf3>
    60dc:	b809883a 	mov	r4,r23
    60e0:	a00b883a 	mov	r5,r20
    60e4:	900f883a 	mov	r7,r18
    60e8:	000d883a 	mov	r6,zero
    60ec:	d8800015 	stw	r2,0(sp)
    60f0:	d8c00115 	stw	r3,4(sp)
    60f4:	00074d40 	call	74d4 <__adddf3>
    60f8:	100d883a 	mov	r6,r2
    60fc:	180f883a 	mov	r7,r3
    6100:	0009883a 	mov	r4,zero
    6104:	014ffc34 	movhi	r5,16368
    6108:	0007d800 	call	7d80 <__divdf3>
    610c:	d9000017 	ldw	r4,0(sp)
    6110:	d9400117 	ldw	r5,4(sp)
    6114:	100d883a 	mov	r6,r2
    6118:	180f883a 	mov	r7,r3
    611c:	d8c00715 	stw	r3,28(sp)
    6120:	d8800615 	stw	r2,24(sp)
    6124:	00088c00 	call	88c0 <__muldf3>
    6128:	1023883a 	mov	r17,r2
    612c:	a005d07a 	srai	r2,r20,1
    6130:	da800517 	ldw	r10,20(sp)
    6134:	1821883a 	mov	r16,r3
    6138:	10c80034 	orhi	r3,r2,8192
    613c:	00800234 	movhi	r2,8
    6140:	1885883a 	add	r2,r3,r2
    6144:	1295883a 	add	r10,r2,r10
    6148:	500f883a 	mov	r7,r10
    614c:	800b883a 	mov	r5,r16
    6150:	000d883a 	mov	r6,zero
    6154:	0009883a 	mov	r4,zero
    6158:	da800515 	stw	r10,20(sp)
    615c:	00088c00 	call	88c0 <__muldf3>
    6160:	d9000017 	ldw	r4,0(sp)
    6164:	d9400117 	ldw	r5,4(sp)
    6168:	100d883a 	mov	r6,r2
    616c:	180f883a 	mov	r7,r3
    6170:	0008fd80 	call	8fd8 <__subdf3>
    6174:	da800517 	ldw	r10,20(sp)
    6178:	900f883a 	mov	r7,r18
    617c:	000d883a 	mov	r6,zero
    6180:	500b883a 	mov	r5,r10
    6184:	0009883a 	mov	r4,zero
    6188:	d8800015 	stw	r2,0(sp)
    618c:	d8c00515 	stw	r3,20(sp)
    6190:	0008fd80 	call	8fd8 <__subdf3>
    6194:	b809883a 	mov	r4,r23
    6198:	a00b883a 	mov	r5,r20
    619c:	100d883a 	mov	r6,r2
    61a0:	180f883a 	mov	r7,r3
    61a4:	0008fd80 	call	8fd8 <__subdf3>
    61a8:	800f883a 	mov	r7,r16
    61ac:	000d883a 	mov	r6,zero
    61b0:	1009883a 	mov	r4,r2
    61b4:	180b883a 	mov	r5,r3
    61b8:	00088c00 	call	88c0 <__muldf3>
    61bc:	db400517 	ldw	r13,20(sp)
    61c0:	d9000017 	ldw	r4,0(sp)
    61c4:	100d883a 	mov	r6,r2
    61c8:	680b883a 	mov	r5,r13
    61cc:	180f883a 	mov	r7,r3
    61d0:	0008fd80 	call	8fd8 <__subdf3>
    61d4:	dbc00617 	ldw	r15,24(sp)
    61d8:	db800717 	ldw	r14,28(sp)
    61dc:	1009883a 	mov	r4,r2
    61e0:	780d883a 	mov	r6,r15
    61e4:	700f883a 	mov	r7,r14
    61e8:	180b883a 	mov	r5,r3
    61ec:	00088c00 	call	88c0 <__muldf3>
    61f0:	880d883a 	mov	r6,r17
    61f4:	800f883a 	mov	r7,r16
    61f8:	8809883a 	mov	r4,r17
    61fc:	800b883a 	mov	r5,r16
    6200:	d8800015 	stw	r2,0(sp)
    6204:	d8c00115 	stw	r3,4(sp)
    6208:	00088c00 	call	88c0 <__muldf3>
    620c:	01929174 	movhi	r6,19013
    6210:	01cff2b4 	movhi	r7,16330
    6214:	3193bbc4 	addi	r6,r6,20207
    6218:	39df8a04 	addi	r7,r7,32296
    621c:	1009883a 	mov	r4,r2
    6220:	180b883a 	mov	r5,r3
    6224:	102f883a 	mov	r23,r2
    6228:	1829883a 	mov	r20,r3
    622c:	00088c00 	call	88c0 <__muldf3>
    6230:	01a4f2b4 	movhi	r6,37834
    6234:	01cff3b4 	movhi	r7,16334
    6238:	31b6d944 	addi	r6,r6,-9371
    623c:	39e19284 	addi	r7,r7,-31158
    6240:	1009883a 	mov	r4,r2
    6244:	180b883a 	mov	r5,r3
    6248:	00074d40 	call	74d4 <__adddf3>
    624c:	b80d883a 	mov	r6,r23
    6250:	a00f883a 	mov	r7,r20
    6254:	1009883a 	mov	r4,r2
    6258:	180b883a 	mov	r5,r3
    625c:	00088c00 	call	88c0 <__muldf3>
    6260:	01aa4774 	movhi	r6,43293
    6264:	01cff474 	movhi	r7,16337
    6268:	31904044 	addi	r6,r6,16641
    626c:	39dd1804 	addi	r7,r7,29792
    6270:	1009883a 	mov	r4,r2
    6274:	180b883a 	mov	r5,r3
    6278:	00074d40 	call	74d4 <__adddf3>
    627c:	b80d883a 	mov	r6,r23
    6280:	a00f883a 	mov	r7,r20
    6284:	1009883a 	mov	r4,r2
    6288:	180b883a 	mov	r5,r3
    628c:	00088c00 	call	88c0 <__muldf3>
    6290:	019463f4 	movhi	r6,20879
    6294:	01cff574 	movhi	r7,16341
    6298:	31899344 	addi	r6,r6,9805
    629c:	39d55544 	addi	r7,r7,21845
    62a0:	1009883a 	mov	r4,r2
    62a4:	180b883a 	mov	r5,r3
    62a8:	00074d40 	call	74d4 <__adddf3>
    62ac:	b80d883a 	mov	r6,r23
    62b0:	a00f883a 	mov	r7,r20
    62b4:	1009883a 	mov	r4,r2
    62b8:	180b883a 	mov	r5,r3
    62bc:	00088c00 	call	88c0 <__muldf3>
    62c0:	01b6dc34 	movhi	r6,56176
    62c4:	01cff6f4 	movhi	r7,16347
    62c8:	31aaffc4 	addi	r6,r6,-21505
    62cc:	39db6d84 	addi	r7,r7,28086
    62d0:	1009883a 	mov	r4,r2
    62d4:	180b883a 	mov	r5,r3
    62d8:	00074d40 	call	74d4 <__adddf3>
    62dc:	b80d883a 	mov	r6,r23
    62e0:	a00f883a 	mov	r7,r20
    62e4:	1009883a 	mov	r4,r2
    62e8:	180b883a 	mov	r5,r3
    62ec:	00088c00 	call	88c0 <__muldf3>
    62f0:	018cccf4 	movhi	r6,13107
    62f4:	01cff8f4 	movhi	r7,16355
    62f8:	318cc0c4 	addi	r6,r6,13059
    62fc:	39ccccc4 	addi	r7,r7,13107
    6300:	1009883a 	mov	r4,r2
    6304:	180b883a 	mov	r5,r3
    6308:	00074d40 	call	74d4 <__adddf3>
    630c:	b80d883a 	mov	r6,r23
    6310:	a00f883a 	mov	r7,r20
    6314:	b809883a 	mov	r4,r23
    6318:	a00b883a 	mov	r5,r20
    631c:	1825883a 	mov	r18,r3
    6320:	d8800515 	stw	r2,20(sp)
    6324:	00088c00 	call	88c0 <__muldf3>
    6328:	db400517 	ldw	r13,20(sp)
    632c:	900b883a 	mov	r5,r18
    6330:	100d883a 	mov	r6,r2
    6334:	6809883a 	mov	r4,r13
    6338:	180f883a 	mov	r7,r3
    633c:	00088c00 	call	88c0 <__muldf3>
    6340:	800f883a 	mov	r7,r16
    6344:	8809883a 	mov	r4,r17
    6348:	800b883a 	mov	r5,r16
    634c:	000d883a 	mov	r6,zero
    6350:	102f883a 	mov	r23,r2
    6354:	1829883a 	mov	r20,r3
    6358:	00074d40 	call	74d4 <__adddf3>
    635c:	d9800017 	ldw	r6,0(sp)
    6360:	d9c00117 	ldw	r7,4(sp)
    6364:	1009883a 	mov	r4,r2
    6368:	180b883a 	mov	r5,r3
    636c:	00088c00 	call	88c0 <__muldf3>
    6370:	b80d883a 	mov	r6,r23
    6374:	a00f883a 	mov	r7,r20
    6378:	1009883a 	mov	r4,r2
    637c:	180b883a 	mov	r5,r3
    6380:	00074d40 	call	74d4 <__adddf3>
    6384:	800f883a 	mov	r7,r16
    6388:	800b883a 	mov	r5,r16
    638c:	000d883a 	mov	r6,zero
    6390:	0009883a 	mov	r4,zero
    6394:	1025883a 	mov	r18,r2
    6398:	182f883a 	mov	r23,r3
    639c:	00088c00 	call	88c0 <__muldf3>
    63a0:	000d883a 	mov	r6,zero
    63a4:	01d00234 	movhi	r7,16392
    63a8:	1009883a 	mov	r4,r2
    63ac:	180b883a 	mov	r5,r3
    63b0:	d8c00715 	stw	r3,28(sp)
    63b4:	d8800615 	stw	r2,24(sp)
    63b8:	00074d40 	call	74d4 <__adddf3>
    63bc:	900d883a 	mov	r6,r18
    63c0:	b80f883a 	mov	r7,r23
    63c4:	1009883a 	mov	r4,r2
    63c8:	180b883a 	mov	r5,r3
    63cc:	00074d40 	call	74d4 <__adddf3>
    63d0:	800b883a 	mov	r5,r16
    63d4:	000d883a 	mov	r6,zero
    63d8:	180f883a 	mov	r7,r3
    63dc:	0009883a 	mov	r4,zero
    63e0:	1829883a 	mov	r20,r3
    63e4:	00088c00 	call	88c0 <__muldf3>
    63e8:	a00b883a 	mov	r5,r20
    63ec:	000d883a 	mov	r6,zero
    63f0:	01d00234 	movhi	r7,16392
    63f4:	0009883a 	mov	r4,zero
    63f8:	d8800315 	stw	r2,12(sp)
    63fc:	d8c00415 	stw	r3,16(sp)
    6400:	0008fd80 	call	8fd8 <__subdf3>
    6404:	dbc00617 	ldw	r15,24(sp)
    6408:	db800717 	ldw	r14,28(sp)
    640c:	1009883a 	mov	r4,r2
    6410:	780d883a 	mov	r6,r15
    6414:	700f883a 	mov	r7,r14
    6418:	180b883a 	mov	r5,r3
    641c:	0008fd80 	call	8fd8 <__subdf3>
    6420:	9009883a 	mov	r4,r18
    6424:	b80b883a 	mov	r5,r23
    6428:	100d883a 	mov	r6,r2
    642c:	180f883a 	mov	r7,r3
    6430:	0008fd80 	call	8fd8 <__subdf3>
    6434:	880d883a 	mov	r6,r17
    6438:	800f883a 	mov	r7,r16
    643c:	1009883a 	mov	r4,r2
    6440:	180b883a 	mov	r5,r3
    6444:	00088c00 	call	88c0 <__muldf3>
    6448:	d9000017 	ldw	r4,0(sp)
    644c:	d9400117 	ldw	r5,4(sp)
    6450:	a00f883a 	mov	r7,r20
    6454:	000d883a 	mov	r6,zero
    6458:	1023883a 	mov	r17,r2
    645c:	1821883a 	mov	r16,r3
    6460:	00088c00 	call	88c0 <__muldf3>
    6464:	8809883a 	mov	r4,r17
    6468:	800b883a 	mov	r5,r16
    646c:	100d883a 	mov	r6,r2
    6470:	180f883a 	mov	r7,r3
    6474:	00074d40 	call	74d4 <__adddf3>
    6478:	d9000317 	ldw	r4,12(sp)
    647c:	d9400417 	ldw	r5,16(sp)
    6480:	100d883a 	mov	r6,r2
    6484:	180f883a 	mov	r7,r3
    6488:	102f883a 	mov	r23,r2
    648c:	1823883a 	mov	r17,r3
    6490:	00074d40 	call	74d4 <__adddf3>
    6494:	01cffbf4 	movhi	r7,16367
    6498:	39f1c244 	addi	r7,r7,-14583
    649c:	0009883a 	mov	r4,zero
    64a0:	180b883a 	mov	r5,r3
    64a4:	01b80034 	movhi	r6,57344
    64a8:	1821883a 	mov	r16,r3
    64ac:	00088c00 	call	88c0 <__muldf3>
    64b0:	d9800317 	ldw	r6,12(sp)
    64b4:	d9c00417 	ldw	r7,16(sp)
    64b8:	800b883a 	mov	r5,r16
    64bc:	0009883a 	mov	r4,zero
    64c0:	1825883a 	mov	r18,r3
    64c4:	d8800015 	stw	r2,0(sp)
    64c8:	0008fd80 	call	8fd8 <__subdf3>
    64cc:	b809883a 	mov	r4,r23
    64d0:	880b883a 	mov	r5,r17
    64d4:	100d883a 	mov	r6,r2
    64d8:	180f883a 	mov	r7,r3
    64dc:	0008fd80 	call	8fd8 <__subdf3>
    64e0:	01b70eb4 	movhi	r6,56378
    64e4:	01cffbf4 	movhi	r7,16367
    64e8:	3180ff44 	addi	r6,r6,1021
    64ec:	39f1c244 	addi	r7,r7,-14583
    64f0:	1009883a 	mov	r4,r2
    64f4:	180b883a 	mov	r5,r3
    64f8:	00088c00 	call	88c0 <__muldf3>
    64fc:	018516f4 	movhi	r6,5211
    6500:	01ef8fb4 	movhi	r7,48702
    6504:	800b883a 	mov	r5,r16
    6508:	31807d44 	addi	r6,r6,501
    650c:	39cbf804 	addi	r7,r7,12256
    6510:	0009883a 	mov	r4,zero
    6514:	1029883a 	mov	r20,r2
    6518:	1823883a 	mov	r17,r3
    651c:	00088c00 	call	88c0 <__muldf3>
    6520:	a009883a 	mov	r4,r20
    6524:	880b883a 	mov	r5,r17
    6528:	100d883a 	mov	r6,r2
    652c:	180f883a 	mov	r7,r3
    6530:	00074d40 	call	74d4 <__adddf3>
    6534:	da400817 	ldw	r9,32(sp)
    6538:	da000a17 	ldw	r8,40(sp)
    653c:	180b883a 	mov	r5,r3
    6540:	480d883a 	mov	r6,r9
    6544:	400f883a 	mov	r7,r8
    6548:	1009883a 	mov	r4,r2
    654c:	00074d40 	call	74d4 <__adddf3>
    6550:	db000917 	ldw	r12,36(sp)
    6554:	1029883a 	mov	r20,r2
    6558:	1823883a 	mov	r17,r3
    655c:	6009883a 	mov	r4,r12
    6560:	00099540 	call	9954 <__floatsidf>
    6564:	d9000017 	ldw	r4,0(sp)
    6568:	a00d883a 	mov	r6,r20
    656c:	880f883a 	mov	r7,r17
    6570:	900b883a 	mov	r5,r18
    6574:	182f883a 	mov	r23,r3
    6578:	d8800115 	stw	r2,4(sp)
    657c:	00074d40 	call	74d4 <__adddf3>
    6580:	d9c00217 	ldw	r7,8(sp)
    6584:	980d883a 	mov	r6,r19
    6588:	1009883a 	mov	r4,r2
    658c:	180b883a 	mov	r5,r3
    6590:	00074d40 	call	74d4 <__adddf3>
    6594:	d9800117 	ldw	r6,4(sp)
    6598:	b80f883a 	mov	r7,r23
    659c:	1009883a 	mov	r4,r2
    65a0:	180b883a 	mov	r5,r3
    65a4:	00074d40 	call	74d4 <__adddf3>
    65a8:	d9800117 	ldw	r6,4(sp)
    65ac:	b80f883a 	mov	r7,r23
    65b0:	0009883a 	mov	r4,zero
    65b4:	180b883a 	mov	r5,r3
    65b8:	1821883a 	mov	r16,r3
    65bc:	0008fd80 	call	8fd8 <__subdf3>
    65c0:	d9c00217 	ldw	r7,8(sp)
    65c4:	980d883a 	mov	r6,r19
    65c8:	1009883a 	mov	r4,r2
    65cc:	180b883a 	mov	r5,r3
    65d0:	0008fd80 	call	8fd8 <__subdf3>
    65d4:	d9800017 	ldw	r6,0(sp)
    65d8:	900f883a 	mov	r7,r18
    65dc:	1009883a 	mov	r4,r2
    65e0:	180b883a 	mov	r5,r3
    65e4:	0008fd80 	call	8fd8 <__subdf3>
    65e8:	880b883a 	mov	r5,r17
    65ec:	100d883a 	mov	r6,r2
    65f0:	180f883a 	mov	r7,r3
    65f4:	a009883a 	mov	r4,r20
    65f8:	0008fd80 	call	8fd8 <__subdf3>
    65fc:	dac00b17 	ldw	r11,44(sp)
    6600:	aabfffc4 	addi	r10,r21,-1
    6604:	1025883a 	mov	r18,r2
    6608:	52d6b03a 	or	r11,r10,r11
    660c:	1823883a 	mov	r17,r3
    6610:	58015826 	beq	r11,zero,6b74 <__ieee754_pow+0xe28>
    6614:	04cffc34 	movhi	r19,16368
    6618:	b009883a 	mov	r4,r22
    661c:	000d883a 	mov	r6,zero
    6620:	e00f883a 	mov	r7,fp
    6624:	e00b883a 	mov	r5,fp
    6628:	0008fd80 	call	8fd8 <__subdf3>
    662c:	800f883a 	mov	r7,r16
    6630:	000d883a 	mov	r6,zero
    6634:	1009883a 	mov	r4,r2
    6638:	180b883a 	mov	r5,r3
    663c:	00088c00 	call	88c0 <__muldf3>
    6640:	b00d883a 	mov	r6,r22
    6644:	9009883a 	mov	r4,r18
    6648:	880b883a 	mov	r5,r17
    664c:	e00f883a 	mov	r7,fp
    6650:	1829883a 	mov	r20,r3
    6654:	102b883a 	mov	r21,r2
    6658:	00088c00 	call	88c0 <__muldf3>
    665c:	a00b883a 	mov	r5,r20
    6660:	100d883a 	mov	r6,r2
    6664:	180f883a 	mov	r7,r3
    6668:	a809883a 	mov	r4,r21
    666c:	00074d40 	call	74d4 <__adddf3>
    6670:	800b883a 	mov	r5,r16
    6674:	000d883a 	mov	r6,zero
    6678:	e00f883a 	mov	r7,fp
    667c:	0009883a 	mov	r4,zero
    6680:	102d883a 	mov	r22,r2
    6684:	1829883a 	mov	r20,r3
    6688:	00088c00 	call	88c0 <__muldf3>
    668c:	100d883a 	mov	r6,r2
    6690:	180f883a 	mov	r7,r3
    6694:	b009883a 	mov	r4,r22
    6698:	a00b883a 	mov	r5,r20
    669c:	1025883a 	mov	r18,r2
    66a0:	1823883a 	mov	r17,r3
    66a4:	00074d40 	call	74d4 <__adddf3>
    66a8:	102f883a 	mov	r23,r2
    66ac:	00902434 	movhi	r2,16528
    66b0:	10bfffc4 	addi	r2,r2,-1
    66b4:	1821883a 	mov	r16,r3
    66b8:	9013883a 	mov	r9,r18
    66bc:	8811883a 	mov	r8,r17
    66c0:	10c1070e 	bge	r2,r3,6ae0 <__ieee754_pow+0xd94>
    66c4:	00afdc34 	movhi	r2,49008
    66c8:	1885883a 	add	r2,r3,r2
    66cc:	15c4b03a 	or	r2,r2,r23
    66d0:	1001901e 	bne	r2,zero,6d14 <__ieee754_pow+0xfc8>
    66d4:	01994b34 	movhi	r6,25900
    66d8:	01cf25f4 	movhi	r7,15511
    66dc:	31a0bf84 	addi	r6,r6,-32002
    66e0:	39c551c4 	addi	r7,r7,5447
    66e4:	b009883a 	mov	r4,r22
    66e8:	a00b883a 	mov	r5,r20
    66ec:	00074d40 	call	74d4 <__adddf3>
    66f0:	900d883a 	mov	r6,r18
    66f4:	880f883a 	mov	r7,r17
    66f8:	b809883a 	mov	r4,r23
    66fc:	800b883a 	mov	r5,r16
    6700:	1039883a 	mov	fp,r2
    6704:	182b883a 	mov	r21,r3
    6708:	0008fd80 	call	8fd8 <__subdf3>
    670c:	100d883a 	mov	r6,r2
    6710:	180f883a 	mov	r7,r3
    6714:	e009883a 	mov	r4,fp
    6718:	a80b883a 	mov	r5,r21
    671c:	00086f00 	call	86f0 <__gedf2>
    6720:	00817c16 	blt	zero,r2,6d14 <__ieee754_pow+0xfc8>
    6724:	802b883a 	mov	r21,r16
    6728:	a805d53a 	srai	r2,r21,20
    672c:	00c00434 	movhi	r3,16
    6730:	01000434 	movhi	r4,16
    6734:	10bf0084 	addi	r2,r2,-1022
    6738:	1885d83a 	sra	r2,r3,r2
    673c:	213fffc4 	addi	r4,r4,-1
    6740:	1405883a 	add	r2,r2,r16
    6744:	1006907a 	slli	r3,r2,1
    6748:	112a703a 	and	r21,r2,r4
    674c:	ad400434 	orhi	r21,r21,16
    6750:	1806d57a 	srli	r3,r3,21
    6754:	18ff0044 	addi	r3,r3,-1023
    6758:	20cfd83a 	sra	r7,r4,r3
    675c:	01000504 	movi	r4,20
    6760:	20c7c83a 	sub	r3,r4,r3
    6764:	a8c7d83a 	sra	r3,r21,r3
    6768:	01ce303a 	nor	r7,zero,r7
    676c:	388e703a 	and	r7,r7,r2
    6770:	d8c00015 	stw	r3,0(sp)
    6774:	80019016 	blt	r16,zero,6db8 <__ieee754_pow+0x106c>
    6778:	000d883a 	mov	r6,zero
    677c:	9009883a 	mov	r4,r18
    6780:	880b883a 	mov	r5,r17
    6784:	0008fd80 	call	8fd8 <__subdf3>
    6788:	100d883a 	mov	r6,r2
    678c:	180f883a 	mov	r7,r3
    6790:	b009883a 	mov	r4,r22
    6794:	a00b883a 	mov	r5,r20
    6798:	d8c00a15 	stw	r3,40(sp)
    679c:	d8800815 	stw	r2,32(sp)
    67a0:	00074d40 	call	74d4 <__adddf3>
    67a4:	d8800017 	ldw	r2,0(sp)
    67a8:	da000a17 	ldw	r8,40(sp)
    67ac:	da400817 	ldw	r9,32(sp)
    67b0:	1004953a 	slli	r2,r2,20
    67b4:	1821883a 	mov	r16,r3
    67b8:	d8800215 	stw	r2,8(sp)
    67bc:	01cff9b4 	movhi	r7,16358
    67c0:	800b883a 	mov	r5,r16
    67c4:	39cb90c4 	addi	r7,r7,11843
    67c8:	0009883a 	mov	r4,zero
    67cc:	000d883a 	mov	r6,zero
    67d0:	da000a15 	stw	r8,40(sp)
    67d4:	da400815 	stw	r9,32(sp)
    67d8:	00088c00 	call	88c0 <__muldf3>
    67dc:	da400817 	ldw	r9,32(sp)
    67e0:	da000a17 	ldw	r8,40(sp)
    67e4:	800b883a 	mov	r5,r16
    67e8:	480d883a 	mov	r6,r9
    67ec:	400f883a 	mov	r7,r8
    67f0:	0009883a 	mov	r4,zero
    67f4:	1039883a 	mov	fp,r2
    67f8:	182f883a 	mov	r23,r3
    67fc:	0008fd80 	call	8fd8 <__subdf3>
    6800:	b009883a 	mov	r4,r22
    6804:	a00b883a 	mov	r5,r20
    6808:	100d883a 	mov	r6,r2
    680c:	180f883a 	mov	r7,r3
    6810:	0008fd80 	call	8fd8 <__subdf3>
    6814:	01bfbeb4 	movhi	r6,65274
    6818:	01cff9b4 	movhi	r7,16358
    681c:	318e7bc4 	addi	r6,r6,14831
    6820:	39cb9084 	addi	r7,r7,11842
    6824:	1009883a 	mov	r4,r2
    6828:	180b883a 	mov	r5,r3
    682c:	00088c00 	call	88c0 <__muldf3>
    6830:	01832a34 	movhi	r6,3240
    6834:	01ef8834 	movhi	r7,48672
    6838:	800b883a 	mov	r5,r16
    683c:	319b0e44 	addi	r6,r6,27705
    6840:	39d71844 	addi	r7,r7,23649
    6844:	0009883a 	mov	r4,zero
    6848:	1029883a 	mov	r20,r2
    684c:	1823883a 	mov	r17,r3
    6850:	00088c00 	call	88c0 <__muldf3>
    6854:	a009883a 	mov	r4,r20
    6858:	880b883a 	mov	r5,r17
    685c:	100d883a 	mov	r6,r2
    6860:	180f883a 	mov	r7,r3
    6864:	00074d40 	call	74d4 <__adddf3>
    6868:	e009883a 	mov	r4,fp
    686c:	b80b883a 	mov	r5,r23
    6870:	100d883a 	mov	r6,r2
    6874:	180f883a 	mov	r7,r3
    6878:	102d883a 	mov	r22,r2
    687c:	1829883a 	mov	r20,r3
    6880:	00074d40 	call	74d4 <__adddf3>
    6884:	e00d883a 	mov	r6,fp
    6888:	b80f883a 	mov	r7,r23
    688c:	1009883a 	mov	r4,r2
    6890:	180b883a 	mov	r5,r3
    6894:	1023883a 	mov	r17,r2
    6898:	1821883a 	mov	r16,r3
    689c:	0008fd80 	call	8fd8 <__subdf3>
    68a0:	b009883a 	mov	r4,r22
    68a4:	a00b883a 	mov	r5,r20
    68a8:	100d883a 	mov	r6,r2
    68ac:	180f883a 	mov	r7,r3
    68b0:	0008fd80 	call	8fd8 <__subdf3>
    68b4:	880d883a 	mov	r6,r17
    68b8:	800f883a 	mov	r7,r16
    68bc:	8809883a 	mov	r4,r17
    68c0:	800b883a 	mov	r5,r16
    68c4:	1039883a 	mov	fp,r2
    68c8:	182f883a 	mov	r23,r3
    68cc:	00088c00 	call	88c0 <__muldf3>
    68d0:	019caff4 	movhi	r6,29375
    68d4:	01cf99b4 	movhi	r7,15974
    68d8:	31a93404 	addi	r6,r6,-23344
    68dc:	39cdda44 	addi	r7,r7,14185
    68e0:	1009883a 	mov	r4,r2
    68e4:	180b883a 	mov	r5,r3
    68e8:	102d883a 	mov	r22,r2
    68ec:	1829883a 	mov	r20,r3
    68f0:	00088c00 	call	88c0 <__muldf3>
    68f4:	01b174b4 	movhi	r6,50642
    68f8:	01cfaf34 	movhi	r7,16060
    68fc:	319afc44 	addi	r6,r6,27633
    6900:	39ef5044 	addi	r7,r7,-17087
    6904:	1009883a 	mov	r4,r2
    6908:	180b883a 	mov	r5,r3
    690c:	0008fd80 	call	8fd8 <__subdf3>
    6910:	b00d883a 	mov	r6,r22
    6914:	a00f883a 	mov	r7,r20
    6918:	1009883a 	mov	r4,r2
    691c:	180b883a 	mov	r5,r3
    6920:	00088c00 	call	88c0 <__muldf3>
    6924:	01abc9b4 	movhi	r6,44838
    6928:	01cfc474 	movhi	r7,16145
    692c:	31b78b04 	addi	r6,r6,-8660
    6930:	39d59a84 	addi	r7,r7,22122
    6934:	1009883a 	mov	r4,r2
    6938:	180b883a 	mov	r5,r3
    693c:	00074d40 	call	74d4 <__adddf3>
    6940:	b00d883a 	mov	r6,r22
    6944:	a00f883a 	mov	r7,r20
    6948:	1009883a 	mov	r4,r2
    694c:	180b883a 	mov	r5,r3
    6950:	00088c00 	call	88c0 <__muldf3>
    6954:	0185aff4 	movhi	r6,5823
    6958:	01cfd9f4 	movhi	r7,16231
    695c:	31af64c4 	addi	r6,r6,-17005
    6960:	39f05b04 	addi	r7,r7,-16020
    6964:	1009883a 	mov	r4,r2
    6968:	180b883a 	mov	r5,r3
    696c:	0008fd80 	call	8fd8 <__subdf3>
    6970:	b00d883a 	mov	r6,r22
    6974:	a00f883a 	mov	r7,r20
    6978:	1009883a 	mov	r4,r2
    697c:	180b883a 	mov	r5,r3
    6980:	00088c00 	call	88c0 <__muldf3>
    6984:	01955574 	movhi	r6,21845
    6988:	01cff174 	movhi	r7,16325
    698c:	31954f84 	addi	r6,r6,21822
    6990:	39d55544 	addi	r7,r7,21845
    6994:	1009883a 	mov	r4,r2
    6998:	180b883a 	mov	r5,r3
    699c:	00074d40 	call	74d4 <__adddf3>
    69a0:	b00d883a 	mov	r6,r22
    69a4:	a00f883a 	mov	r7,r20
    69a8:	1009883a 	mov	r4,r2
    69ac:	180b883a 	mov	r5,r3
    69b0:	00088c00 	call	88c0 <__muldf3>
    69b4:	100d883a 	mov	r6,r2
    69b8:	180f883a 	mov	r7,r3
    69bc:	8809883a 	mov	r4,r17
    69c0:	800b883a 	mov	r5,r16
    69c4:	0008fd80 	call	8fd8 <__subdf3>
    69c8:	100d883a 	mov	r6,r2
    69cc:	180f883a 	mov	r7,r3
    69d0:	8809883a 	mov	r4,r17
    69d4:	800b883a 	mov	r5,r16
    69d8:	102d883a 	mov	r22,r2
    69dc:	1829883a 	mov	r20,r3
    69e0:	00088c00 	call	88c0 <__muldf3>
    69e4:	b009883a 	mov	r4,r22
    69e8:	a00b883a 	mov	r5,r20
    69ec:	000d883a 	mov	r6,zero
    69f0:	01d00034 	movhi	r7,16384
    69f4:	1025883a 	mov	r18,r2
    69f8:	182b883a 	mov	r21,r3
    69fc:	0008fd80 	call	8fd8 <__subdf3>
    6a00:	100d883a 	mov	r6,r2
    6a04:	180f883a 	mov	r7,r3
    6a08:	9009883a 	mov	r4,r18
    6a0c:	a80b883a 	mov	r5,r21
    6a10:	0007d800 	call	7d80 <__divdf3>
    6a14:	e00d883a 	mov	r6,fp
    6a18:	b80f883a 	mov	r7,r23
    6a1c:	8809883a 	mov	r4,r17
    6a20:	800b883a 	mov	r5,r16
    6a24:	102d883a 	mov	r22,r2
    6a28:	1829883a 	mov	r20,r3
    6a2c:	00088c00 	call	88c0 <__muldf3>
    6a30:	e00d883a 	mov	r6,fp
    6a34:	b80f883a 	mov	r7,r23
    6a38:	1009883a 	mov	r4,r2
    6a3c:	180b883a 	mov	r5,r3
    6a40:	00074d40 	call	74d4 <__adddf3>
    6a44:	100d883a 	mov	r6,r2
    6a48:	180f883a 	mov	r7,r3
    6a4c:	b009883a 	mov	r4,r22
    6a50:	a00b883a 	mov	r5,r20
    6a54:	0008fd80 	call	8fd8 <__subdf3>
    6a58:	880d883a 	mov	r6,r17
    6a5c:	800f883a 	mov	r7,r16
    6a60:	1009883a 	mov	r4,r2
    6a64:	180b883a 	mov	r5,r3
    6a68:	0008fd80 	call	8fd8 <__subdf3>
    6a6c:	0009883a 	mov	r4,zero
    6a70:	014ffc34 	movhi	r5,16368
    6a74:	100d883a 	mov	r6,r2
    6a78:	180f883a 	mov	r7,r3
    6a7c:	0008fd80 	call	8fd8 <__subdf3>
    6a80:	d9000217 	ldw	r4,8(sp)
    6a84:	190b883a 	add	r5,r3,r4
    6a88:	2809d53a 	srai	r4,r5,20
    6a8c:	0100cd0e 	bge	zero,r4,6dc4 <__ieee754_pow+0x1078>
    6a90:	1009883a 	mov	r4,r2
    6a94:	000d883a 	mov	r6,zero
    6a98:	980f883a 	mov	r7,r19
    6a9c:	00088c00 	call	88c0 <__muldf3>
    6aa0:	003ce606 	br	5e3c <__alt_data_end+0xf0005e3c>
    6aa4:	00b00434 	movhi	r2,49168
    6aa8:	8885883a 	add	r2,r17,r2
    6aac:	1544b03a 	or	r2,r2,r21
    6ab0:	1000b326 	beq	r2,zero,6d80 <__ieee754_pow+0x1034>
    6ab4:	00800044 	movi	r2,1
    6ab8:	a8bd181e 	bne	r21,r2,5f1c <__alt_data_end+0xf0005f1c>
    6abc:	18e0003c 	xorhi	r3,r3,32768
    6ac0:	b805883a 	mov	r2,r23
    6ac4:	003cdd06 	br	5e3c <__alt_data_end+0xf0005e3c>
    6ac8:	800d883a 	mov	r6,r16
    6acc:	980f883a 	mov	r7,r19
    6ad0:	8009883a 	mov	r4,r16
    6ad4:	980b883a 	mov	r5,r19
    6ad8:	00088c00 	call	88c0 <__muldf3>
    6adc:	003cd706 	br	5e3c <__alt_data_end+0xf0005e3c>
    6ae0:	05600034 	movhi	r21,32768
    6ae4:	ad7fffc4 	addi	r21,r21,-1
    6ae8:	00902474 	movhi	r2,16529
    6aec:	1d6a703a 	and	r21,r3,r21
    6af0:	10b2ffc4 	addi	r2,r2,-13313
    6af4:	15409d0e 	bge	r2,r21,6d6c <__ieee754_pow+0x1020>
    6af8:	008fdbf4 	movhi	r2,16239
    6afc:	108d0004 	addi	r2,r2,13312
    6b00:	1885883a 	add	r2,r3,r2
    6b04:	15c4b03a 	or	r2,r2,r23
    6b08:	10000b1e 	bne	r2,zero,6b38 <__ieee754_pow+0xdec>
    6b0c:	900d883a 	mov	r6,r18
    6b10:	880f883a 	mov	r7,r17
    6b14:	b809883a 	mov	r4,r23
    6b18:	180b883a 	mov	r5,r3
    6b1c:	0008fd80 	call	8fd8 <__subdf3>
    6b20:	100d883a 	mov	r6,r2
    6b24:	180f883a 	mov	r7,r3
    6b28:	b009883a 	mov	r4,r22
    6b2c:	a00b883a 	mov	r5,r20
    6b30:	00087cc0 	call	87cc <__ledf2>
    6b34:	00befc16 	blt	zero,r2,6728 <__alt_data_end+0xf0006728>
    6b38:	01b0be74 	movhi	r6,49913
    6b3c:	01c06974 	movhi	r7,421
    6b40:	980b883a 	mov	r5,r19
    6b44:	31bcd644 	addi	r6,r6,-3239
    6b48:	39db87c4 	addi	r7,r7,28191
    6b4c:	0009883a 	mov	r4,zero
    6b50:	00088c00 	call	88c0 <__muldf3>
    6b54:	01b0be74 	movhi	r6,49913
    6b58:	01c06974 	movhi	r7,421
    6b5c:	31bcd644 	addi	r6,r6,-3239
    6b60:	39db87c4 	addi	r7,r7,28191
    6b64:	1009883a 	mov	r4,r2
    6b68:	180b883a 	mov	r5,r3
    6b6c:	00088c00 	call	88c0 <__muldf3>
    6b70:	003cb206 	br	5e3c <__alt_data_end+0xf0005e3c>
    6b74:	04effc34 	movhi	r19,49136
    6b78:	003ea706 	br	6618 <__alt_data_end+0xf0006618>
    6b7c:	e03cdc0e 	bge	fp,zero,5ef0 <__alt_data_end+0xf0005ef0>
    6b80:	0005883a 	mov	r2,zero
    6b84:	e0e0003c 	xorhi	r3,fp,32768
    6b88:	003cac06 	br	5e3c <__alt_data_end+0xf0005e3c>
    6b8c:	0019883a 	mov	r12,zero
    6b90:	003d3206 	br	605c <__alt_data_end+0xf000605c>
    6b94:	008ffc34 	movhi	r2,16368
    6b98:	10bfff84 	addi	r2,r2,-2
    6b9c:	147cd30e 	bge	r2,r17,5eec <__alt_data_end+0xf0005eec>
    6ba0:	01cffc34 	movhi	r7,16368
    6ba4:	3c7cea16 	blt	r7,r17,5f50 <__alt_data_end+0xf0005f50>
    6ba8:	b809883a 	mov	r4,r23
    6bac:	000d883a 	mov	r6,zero
    6bb0:	180b883a 	mov	r5,r3
    6bb4:	dac00b15 	stw	r11,44(sp)
    6bb8:	0008fd80 	call	8fd8 <__subdf3>
    6bbc:	01cffdf4 	movhi	r7,16375
    6bc0:	39c551c4 	addi	r7,r7,5447
    6bc4:	01980034 	movhi	r6,24576
    6bc8:	1009883a 	mov	r4,r2
    6bcc:	180b883a 	mov	r5,r3
    6bd0:	1023883a 	mov	r17,r2
    6bd4:	1821883a 	mov	r16,r3
    6bd8:	00088c00 	call	88c0 <__muldf3>
    6bdc:	01be17b4 	movhi	r6,63582
    6be0:	01cf9574 	movhi	r7,15957
    6be4:	8809883a 	mov	r4,r17
    6be8:	800b883a 	mov	r5,r16
    6bec:	31b7d104 	addi	r6,r6,-8380
    6bf0:	39eb82c4 	addi	r7,r7,-20981
    6bf4:	1027883a 	mov	r19,r2
    6bf8:	1825883a 	mov	r18,r3
    6bfc:	00088c00 	call	88c0 <__muldf3>
    6c00:	8809883a 	mov	r4,r17
    6c04:	800b883a 	mov	r5,r16
    6c08:	000d883a 	mov	r6,zero
    6c0c:	01cff434 	movhi	r7,16336
    6c10:	1829883a 	mov	r20,r3
    6c14:	d8800a15 	stw	r2,40(sp)
    6c18:	00088c00 	call	88c0 <__muldf3>
    6c1c:	01155574 	movhi	r4,21845
    6c20:	014ff574 	movhi	r5,16341
    6c24:	100d883a 	mov	r6,r2
    6c28:	180f883a 	mov	r7,r3
    6c2c:	21155544 	addi	r4,r4,21845
    6c30:	29555544 	addi	r5,r5,21845
    6c34:	0008fd80 	call	8fd8 <__subdf3>
    6c38:	880d883a 	mov	r6,r17
    6c3c:	800f883a 	mov	r7,r16
    6c40:	1009883a 	mov	r4,r2
    6c44:	180b883a 	mov	r5,r3
    6c48:	00088c00 	call	88c0 <__muldf3>
    6c4c:	100d883a 	mov	r6,r2
    6c50:	180f883a 	mov	r7,r3
    6c54:	0009883a 	mov	r4,zero
    6c58:	014ff834 	movhi	r5,16352
    6c5c:	0008fd80 	call	8fd8 <__subdf3>
    6c60:	880d883a 	mov	r6,r17
    6c64:	800f883a 	mov	r7,r16
    6c68:	8809883a 	mov	r4,r17
    6c6c:	800b883a 	mov	r5,r16
    6c70:	102f883a 	mov	r23,r2
    6c74:	d8c00815 	stw	r3,32(sp)
    6c78:	00088c00 	call	88c0 <__muldf3>
    6c7c:	da400817 	ldw	r9,32(sp)
    6c80:	100d883a 	mov	r6,r2
    6c84:	180f883a 	mov	r7,r3
    6c88:	480b883a 	mov	r5,r9
    6c8c:	b809883a 	mov	r4,r23
    6c90:	00088c00 	call	88c0 <__muldf3>
    6c94:	01994b34 	movhi	r6,25900
    6c98:	01cffdf4 	movhi	r7,16375
    6c9c:	31a0bf84 	addi	r6,r6,-32002
    6ca0:	39c551c4 	addi	r7,r7,5447
    6ca4:	1009883a 	mov	r4,r2
    6ca8:	180b883a 	mov	r5,r3
    6cac:	00088c00 	call	88c0 <__muldf3>
    6cb0:	da000a17 	ldw	r8,40(sp)
    6cb4:	a00b883a 	mov	r5,r20
    6cb8:	100d883a 	mov	r6,r2
    6cbc:	4009883a 	mov	r4,r8
    6cc0:	180f883a 	mov	r7,r3
    6cc4:	0008fd80 	call	8fd8 <__subdf3>
    6cc8:	100d883a 	mov	r6,r2
    6ccc:	180f883a 	mov	r7,r3
    6cd0:	9809883a 	mov	r4,r19
    6cd4:	900b883a 	mov	r5,r18
    6cd8:	1029883a 	mov	r20,r2
    6cdc:	1823883a 	mov	r17,r3
    6ce0:	00074d40 	call	74d4 <__adddf3>
    6ce4:	1821883a 	mov	r16,r3
    6ce8:	980d883a 	mov	r6,r19
    6cec:	900f883a 	mov	r7,r18
    6cf0:	0009883a 	mov	r4,zero
    6cf4:	180b883a 	mov	r5,r3
    6cf8:	003e3a06 	br	65e4 <__alt_data_end+0xf00065e4>
    6cfc:	800d883a 	mov	r6,r16
    6d00:	980f883a 	mov	r7,r19
    6d04:	0009883a 	mov	r4,zero
    6d08:	900b883a 	mov	r5,r18
    6d0c:	0007d800 	call	7d80 <__divdf3>
    6d10:	003c4a06 	br	5e3c <__alt_data_end+0xf0005e3c>
    6d14:	01a20034 	movhi	r6,34816
    6d18:	01df8e34 	movhi	r7,32312
    6d1c:	980b883a 	mov	r5,r19
    6d20:	319d6704 	addi	r6,r6,30108
    6d24:	39f90f04 	addi	r7,r7,-7108
    6d28:	0009883a 	mov	r4,zero
    6d2c:	00088c00 	call	88c0 <__muldf3>
    6d30:	01a20034 	movhi	r6,34816
    6d34:	01df8e34 	movhi	r7,32312
    6d38:	319d6704 	addi	r6,r6,30108
    6d3c:	39f90f04 	addi	r7,r7,-7108
    6d40:	1009883a 	mov	r4,r2
    6d44:	180b883a 	mov	r5,r3
    6d48:	00088c00 	call	88c0 <__muldf3>
    6d4c:	003c3b06 	br	5e3c <__alt_data_end+0xf0005e3c>
    6d50:	303c551e 	bne	r6,zero,5ea8 <__alt_data_end+0xf0005ea8>
    6d54:	1885c83a 	sub	r2,r3,r2
    6d58:	9087d83a 	sra	r3,r18,r2
    6d5c:	1884983a 	sll	r2,r3,r2
    6d60:	90801f26 	beq	r18,r2,6de0 <__ieee754_pow+0x1094>
    6d64:	002b883a 	mov	r21,zero
    6d68:	003c1806 	br	5dcc <__alt_data_end+0xf0005dcc>
    6d6c:	008ff834 	movhi	r2,16352
    6d70:	157e6d16 	blt	r2,r21,6728 <__alt_data_end+0xf0006728>
    6d74:	d8000215 	stw	zero,8(sp)
    6d78:	d8000015 	stw	zero,0(sp)
    6d7c:	003e8f06 	br	67bc <__alt_data_end+0xf00067bc>
    6d80:	b80d883a 	mov	r6,r23
    6d84:	180f883a 	mov	r7,r3
    6d88:	003c9e06 	br	6004 <__alt_data_end+0xf0006004>
    6d8c:	008ff8f4 	movhi	r2,16355
    6d90:	10ae00c4 	addi	r2,r2,-18429
    6d94:	0250f434 	movhi	r9,17360
    6d98:	020f9374 	movhi	r8,15949
    6d9c:	d8800215 	stw	r2,8(sp)
    6da0:	4a740184 	addi	r9,r9,-12282
    6da4:	423f7ac4 	addi	r8,r8,-533
    6da8:	04d00034 	movhi	r19,16384
    6dac:	02800134 	movhi	r10,4
    6db0:	048ffe34 	movhi	r18,16376
    6db4:	003cbf06 	br	60b4 <__alt_data_end+0xf00060b4>
    6db8:	00c9c83a 	sub	r4,zero,r3
    6dbc:	d9000015 	stw	r4,0(sp)
    6dc0:	003e6d06 	br	6778 <__alt_data_end+0xf0006778>
    6dc4:	d9800017 	ldw	r6,0(sp)
    6dc8:	1009883a 	mov	r4,r2
    6dcc:	180b883a 	mov	r5,r3
    6dd0:	000731c0 	call	731c <scalbn>
    6dd4:	1009883a 	mov	r4,r2
    6dd8:	180b883a 	mov	r5,r3
    6ddc:	003f2d06 	br	6a94 <__alt_data_end+0xf0006a94>
    6de0:	18c0004c 	andi	r3,r3,1
    6de4:	02800084 	movi	r10,2
    6de8:	50ebc83a 	sub	r21,r10,r3
    6dec:	003bf706 	br	5dcc <__alt_data_end+0xf0005dcc>

00006df0 <__ieee754_sqrt>:
    6df0:	defffd04 	addi	sp,sp,-12
    6df4:	dc400115 	stw	r17,4(sp)
    6df8:	dc000015 	stw	r16,0(sp)
    6dfc:	dfc00215 	stw	ra,8(sp)
    6e00:	28dffc2c 	andhi	r3,r5,32752
    6e04:	009ffc34 	movhi	r2,32752
    6e08:	2821883a 	mov	r16,r5
    6e0c:	2023883a 	mov	r17,r4
    6e10:	200d883a 	mov	r6,r4
    6e14:	18807b26 	beq	r3,r2,7004 <__ieee754_sqrt+0x214>
    6e18:	01405f0e 	bge	zero,r5,6f98 <__ieee754_sqrt+0x1a8>
    6e1c:	2815d53a 	srai	r10,r5,20
    6e20:	50006a26 	beq	r10,zero,6fcc <__ieee754_sqrt+0x1dc>
    6e24:	00c00434 	movhi	r3,16
    6e28:	52bf0044 	addi	r10,r10,-1023
    6e2c:	18ffffc4 	addi	r3,r3,-1
    6e30:	80c6703a 	and	r3,r16,r3
    6e34:	5080004c 	andi	r2,r10,1
    6e38:	18c00434 	orhi	r3,r3,16
    6e3c:	1000511e 	bne	r2,zero,6f84 <__ieee754_sqrt+0x194>
    6e40:	3004d7fa 	srli	r2,r6,31
    6e44:	5015d07a 	srai	r10,r10,1
    6e48:	18c7883a 	add	r3,r3,r3
    6e4c:	10c5883a 	add	r2,r2,r3
    6e50:	01400584 	movi	r5,22
    6e54:	3187883a 	add	r3,r6,r6
    6e58:	0013883a 	mov	r9,zero
    6e5c:	000f883a 	mov	r7,zero
    6e60:	01000834 	movhi	r4,32
    6e64:	390d883a 	add	r6,r7,r4
    6e68:	1810d7fa 	srli	r8,r3,31
    6e6c:	297fffc4 	addi	r5,r5,-1
    6e70:	11800316 	blt	r2,r6,6e80 <__ieee754_sqrt+0x90>
    6e74:	1185c83a 	sub	r2,r2,r6
    6e78:	310f883a 	add	r7,r6,r4
    6e7c:	4913883a 	add	r9,r9,r4
    6e80:	1085883a 	add	r2,r2,r2
    6e84:	4085883a 	add	r2,r8,r2
    6e88:	18c7883a 	add	r3,r3,r3
    6e8c:	2008d07a 	srli	r4,r4,1
    6e90:	283ff41e 	bne	r5,zero,6e64 <__alt_data_end+0xf0006e64>
    6e94:	01200034 	movhi	r4,32768
    6e98:	01800804 	movi	r6,32
    6e9c:	0011883a 	mov	r8,zero
    6ea0:	0019883a 	mov	r12,zero
    6ea4:	201b883a 	mov	r13,r4
    6ea8:	00000806 	br	6ecc <__ieee754_sqrt+0xdc>
    6eac:	38801726 	beq	r7,r2,6f0c <__ieee754_sqrt+0x11c>
    6eb0:	180ad7fa 	srli	r5,r3,31
    6eb4:	1085883a 	add	r2,r2,r2
    6eb8:	31bfffc4 	addi	r6,r6,-1
    6ebc:	2885883a 	add	r2,r5,r2
    6ec0:	18c7883a 	add	r3,r3,r3
    6ec4:	2008d07a 	srli	r4,r4,1
    6ec8:	30001726 	beq	r6,zero,6f28 <__ieee754_sqrt+0x138>
    6ecc:	230b883a 	add	r5,r4,r12
    6ed0:	38bff60e 	bge	r7,r2,6eac <__alt_data_end+0xf0006eac>
    6ed4:	2ae0002c 	andhi	r11,r5,32768
    6ed8:	2919883a 	add	r12,r5,r4
    6edc:	5b400826 	beq	r11,r13,6f00 <__ieee754_sqrt+0x110>
    6ee0:	3817883a 	mov	r11,r7
    6ee4:	11c5c83a 	sub	r2,r2,r7
    6ee8:	1940012e 	bgeu	r3,r5,6ef0 <__ieee754_sqrt+0x100>
    6eec:	10bfffc4 	addi	r2,r2,-1
    6ef0:	1947c83a 	sub	r3,r3,r5
    6ef4:	4111883a 	add	r8,r8,r4
    6ef8:	580f883a 	mov	r7,r11
    6efc:	003fec06 	br	6eb0 <__alt_data_end+0xf0006eb0>
    6f00:	603ff716 	blt	r12,zero,6ee0 <__alt_data_end+0xf0006ee0>
    6f04:	3ac00044 	addi	r11,r7,1
    6f08:	003ff606 	br	6ee4 <__alt_data_end+0xf0006ee4>
    6f0c:	19401936 	bltu	r3,r5,6f74 <__ieee754_sqrt+0x184>
    6f10:	2ae0002c 	andhi	r11,r5,32768
    6f14:	2919883a 	add	r12,r5,r4
    6f18:	5b404526 	beq	r11,r13,7030 <__ieee754_sqrt+0x240>
    6f1c:	1017883a 	mov	r11,r2
    6f20:	0005883a 	mov	r2,zero
    6f24:	003ff206 	br	6ef0 <__alt_data_end+0xf0006ef0>
    6f28:	10c4b03a 	or	r2,r2,r3
    6f2c:	10000426 	beq	r2,zero,6f40 <__ieee754_sqrt+0x150>
    6f30:	00bfffc4 	movi	r2,-1
    6f34:	40804026 	beq	r8,r2,7038 <__ieee754_sqrt+0x248>
    6f38:	4080004c 	andi	r2,r8,1
    6f3c:	4091883a 	add	r8,r8,r2
    6f40:	4004d07a 	srli	r2,r8,1
    6f44:	4807d07a 	srai	r3,r9,1
    6f48:	010ff834 	movhi	r4,16352
    6f4c:	4a40004c 	andi	r9,r9,1
    6f50:	1909883a 	add	r4,r3,r4
    6f54:	4800091e 	bne	r9,zero,6f7c <__ieee754_sqrt+0x18c>
    6f58:	5006953a 	slli	r3,r10,20
    6f5c:	1907883a 	add	r3,r3,r4
    6f60:	dfc00217 	ldw	ra,8(sp)
    6f64:	dc400117 	ldw	r17,4(sp)
    6f68:	dc000017 	ldw	r16,0(sp)
    6f6c:	dec00304 	addi	sp,sp,12
    6f70:	f800283a 	ret
    6f74:	3805883a 	mov	r2,r7
    6f78:	003fcd06 	br	6eb0 <__alt_data_end+0xf0006eb0>
    6f7c:	10a00034 	orhi	r2,r2,32768
    6f80:	003ff506 	br	6f58 <__alt_data_end+0xf0006f58>
    6f84:	3004d7fa 	srli	r2,r6,31
    6f88:	18c7883a 	add	r3,r3,r3
    6f8c:	318d883a 	add	r6,r6,r6
    6f90:	10c7883a 	add	r3,r2,r3
    6f94:	003faa06 	br	6e40 <__alt_data_end+0xf0006e40>
    6f98:	00a00034 	movhi	r2,32768
    6f9c:	10bfffc4 	addi	r2,r2,-1
    6fa0:	2884703a 	and	r2,r5,r2
    6fa4:	1104b03a 	or	r2,r2,r4
    6fa8:	10001e26 	beq	r2,zero,7024 <__ieee754_sqrt+0x234>
    6fac:	2800291e 	bne	r5,zero,7054 <__ieee754_sqrt+0x264>
    6fb0:	0015883a 	mov	r10,zero
    6fb4:	3020d2fa 	srli	r16,r6,11
    6fb8:	52bffac4 	addi	r10,r10,-21
    6fbc:	300c957a 	slli	r6,r6,21
    6fc0:	803ffc26 	beq	r16,zero,6fb4 <__alt_data_end+0xf0006fb4>
    6fc4:	8080042c 	andhi	r2,r16,16
    6fc8:	10001e1e 	bne	r2,zero,7044 <__ieee754_sqrt+0x254>
    6fcc:	0005883a 	mov	r2,zero
    6fd0:	00000106 	br	6fd8 <__ieee754_sqrt+0x1e8>
    6fd4:	1805883a 	mov	r2,r3
    6fd8:	8421883a 	add	r16,r16,r16
    6fdc:	8100042c 	andhi	r4,r16,16
    6fe0:	10c00044 	addi	r3,r2,1
    6fe4:	203ffb26 	beq	r4,zero,6fd4 <__alt_data_end+0xf0006fd4>
    6fe8:	01000804 	movi	r4,32
    6fec:	20c9c83a 	sub	r4,r4,r3
    6ff0:	3108d83a 	srl	r4,r6,r4
    6ff4:	5095c83a 	sub	r10,r10,r2
    6ff8:	30cc983a 	sll	r6,r6,r3
    6ffc:	2420b03a 	or	r16,r4,r16
    7000:	003f8806 	br	6e24 <__alt_data_end+0xf0006e24>
    7004:	280f883a 	mov	r7,r5
    7008:	00088c00 	call	88c0 <__muldf3>
    700c:	880d883a 	mov	r6,r17
    7010:	800f883a 	mov	r7,r16
    7014:	1009883a 	mov	r4,r2
    7018:	180b883a 	mov	r5,r3
    701c:	00074d40 	call	74d4 <__adddf3>
    7020:	003fcf06 	br	6f60 <__alt_data_end+0xf0006f60>
    7024:	2005883a 	mov	r2,r4
    7028:	2807883a 	mov	r3,r5
    702c:	003fcc06 	br	6f60 <__alt_data_end+0xf0006f60>
    7030:	603fba16 	blt	r12,zero,6f1c <__alt_data_end+0xf0006f1c>
    7034:	003fb306 	br	6f04 <__alt_data_end+0xf0006f04>
    7038:	4a400044 	addi	r9,r9,1
    703c:	0005883a 	mov	r2,zero
    7040:	003fc006 	br	6f44 <__alt_data_end+0xf0006f44>
    7044:	01000804 	movi	r4,32
    7048:	00bfffc4 	movi	r2,-1
    704c:	0007883a 	mov	r3,zero
    7050:	003fe706 	br	6ff0 <__alt_data_end+0xf0006ff0>
    7054:	200d883a 	mov	r6,r4
    7058:	280f883a 	mov	r7,r5
    705c:	0008fd80 	call	8fd8 <__subdf3>
    7060:	100d883a 	mov	r6,r2
    7064:	180f883a 	mov	r7,r3
    7068:	1009883a 	mov	r4,r2
    706c:	180b883a 	mov	r5,r3
    7070:	0007d800 	call	7d80 <__divdf3>
    7074:	003fba06 	br	6f60 <__alt_data_end+0xf0006f60>

00007078 <fabs>:
    7078:	00e00034 	movhi	r3,32768
    707c:	18ffffc4 	addi	r3,r3,-1
    7080:	2005883a 	mov	r2,r4
    7084:	28c6703a 	and	r3,r5,r3
    7088:	f800283a 	ret

0000708c <finite>:
    708c:	00a00034 	movhi	r2,32768
    7090:	10bfffc4 	addi	r2,r2,-1
    7094:	288a703a 	and	r5,r5,r2
    7098:	00e00434 	movhi	r3,32784
    709c:	28c5883a 	add	r2,r5,r3
    70a0:	1004d7fa 	srli	r2,r2,31
    70a4:	f800283a 	ret

000070a8 <__fpclassifyd>:
    70a8:	00a00034 	movhi	r2,32768
    70ac:	10bfffc4 	addi	r2,r2,-1
    70b0:	2884703a 	and	r2,r5,r2
    70b4:	10000726 	beq	r2,zero,70d4 <__fpclassifyd+0x2c>
    70b8:	00fffc34 	movhi	r3,65520
    70bc:	019ff834 	movhi	r6,32736
    70c0:	28c7883a 	add	r3,r5,r3
    70c4:	31bfffc4 	addi	r6,r6,-1
    70c8:	30c00536 	bltu	r6,r3,70e0 <__fpclassifyd+0x38>
    70cc:	00800104 	movi	r2,4
    70d0:	f800283a 	ret
    70d4:	2000021e 	bne	r4,zero,70e0 <__fpclassifyd+0x38>
    70d8:	00800084 	movi	r2,2
    70dc:	f800283a 	ret
    70e0:	00dffc34 	movhi	r3,32752
    70e4:	019ff834 	movhi	r6,32736
    70e8:	28cb883a 	add	r5,r5,r3
    70ec:	31bfffc4 	addi	r6,r6,-1
    70f0:	317ff62e 	bgeu	r6,r5,70cc <__alt_data_end+0xf00070cc>
    70f4:	01400434 	movhi	r5,16
    70f8:	297fffc4 	addi	r5,r5,-1
    70fc:	28800236 	bltu	r5,r2,7108 <__fpclassifyd+0x60>
    7100:	008000c4 	movi	r2,3
    7104:	f800283a 	ret
    7108:	10c00226 	beq	r2,r3,7114 <__fpclassifyd+0x6c>
    710c:	0005883a 	mov	r2,zero
    7110:	f800283a 	ret
    7114:	2005003a 	cmpeq	r2,r4,zero
    7118:	f800283a 	ret

0000711c <matherr>:
    711c:	0005883a 	mov	r2,zero
    7120:	f800283a 	ret

00007124 <nan>:
    7124:	0005883a 	mov	r2,zero
    7128:	00dffe34 	movhi	r3,32760
    712c:	f800283a 	ret

00007130 <rint>:
    7130:	2813d53a 	srai	r9,r5,20
    7134:	defff904 	addi	sp,sp,-28
    7138:	dc000215 	stw	r16,8(sp)
    713c:	4a41ffcc 	andi	r9,r9,2047
    7140:	dfc00615 	stw	ra,24(sp)
    7144:	dcc00515 	stw	r19,20(sp)
    7148:	dc800415 	stw	r18,16(sp)
    714c:	dc400315 	stw	r17,12(sp)
    7150:	01c004c4 	movi	r7,19
    7154:	49bf0044 	addi	r6,r9,-1023
    7158:	2811883a 	mov	r8,r5
    715c:	2005883a 	mov	r2,r4
    7160:	2807883a 	mov	r3,r5
    7164:	2015883a 	mov	r10,r4
    7168:	2820d7fa 	srli	r16,r5,31
    716c:	39801316 	blt	r7,r6,71bc <rint+0x8c>
    7170:	30003d16 	blt	r6,zero,7268 <rint+0x138>
    7174:	01000434 	movhi	r4,16
    7178:	213fffc4 	addi	r4,r4,-1
    717c:	2189d83a 	sra	r4,r4,r6
    7180:	290a703a 	and	r5,r5,r4
    7184:	288ab03a 	or	r5,r5,r2
    7188:	28001026 	beq	r5,zero,71cc <rint+0x9c>
    718c:	2008d07a 	srli	r4,r4,1
    7190:	4104703a 	and	r2,r8,r4
    7194:	1294b03a 	or	r10,r2,r10
    7198:	50005626 	beq	r10,zero,72f4 <rint+0x1c4>
    719c:	31c05d26 	beq	r6,r7,7314 <rint+0x1e4>
    71a0:	0015883a 	mov	r10,zero
    71a4:	00c00134 	movhi	r3,4
    71a8:	1987d83a 	sra	r3,r3,r6
    71ac:	0108303a 	nor	r4,zero,r4
    71b0:	2210703a 	and	r8,r4,r8
    71b4:	40c6b03a 	or	r3,r8,r3
    71b8:	00001806 	br	721c <rint+0xec>
    71bc:	01c00cc4 	movi	r7,51
    71c0:	3980090e 	bge	r7,r6,71e8 <rint+0xb8>
    71c4:	01c10004 	movi	r7,1024
    71c8:	31c04e26 	beq	r6,r7,7304 <rint+0x1d4>
    71cc:	dfc00617 	ldw	ra,24(sp)
    71d0:	dcc00517 	ldw	r19,20(sp)
    71d4:	dc800417 	ldw	r18,16(sp)
    71d8:	dc400317 	ldw	r17,12(sp)
    71dc:	dc000217 	ldw	r16,8(sp)
    71e0:	dec00704 	addi	sp,sp,28
    71e4:	f800283a 	ret
    71e8:	4a7efb44 	addi	r9,r9,-1043
    71ec:	013fffc4 	movi	r4,-1
    71f0:	2248d83a 	srl	r4,r4,r9
    71f4:	110a703a 	and	r5,r2,r4
    71f8:	28004026 	beq	r5,zero,72fc <rint+0x1cc>
    71fc:	2008d07a 	srli	r4,r4,1
    7200:	1104703a 	and	r2,r2,r4
    7204:	10000526 	beq	r2,zero,721c <rint+0xec>
    7208:	00900034 	movhi	r2,16384
    720c:	1253d83a 	sra	r9,r2,r9
    7210:	0108303a 	nor	r4,zero,r4
    7214:	2294703a 	and	r10,r4,r10
    7218:	4a94b03a 	or	r10,r9,r10
    721c:	802090fa 	slli	r16,r16,3
    7220:	180b883a 	mov	r5,r3
    7224:	00c20034 	movhi	r3,2048
    7228:	18c07904 	addi	r3,r3,484
    722c:	1c21883a 	add	r16,r3,r16
    7230:	84400017 	ldw	r17,0(r16)
    7234:	84000117 	ldw	r16,4(r16)
    7238:	5009883a 	mov	r4,r10
    723c:	880d883a 	mov	r6,r17
    7240:	800f883a 	mov	r7,r16
    7244:	00074d40 	call	74d4 <__adddf3>
    7248:	d8800015 	stw	r2,0(sp)
    724c:	d8c00115 	stw	r3,4(sp)
    7250:	d9000017 	ldw	r4,0(sp)
    7254:	d9400117 	ldw	r5,4(sp)
    7258:	880d883a 	mov	r6,r17
    725c:	800f883a 	mov	r7,r16
    7260:	0008fd80 	call	8fd8 <__subdf3>
    7264:	003fd906 	br	71cc <__alt_data_end+0xf00071cc>
    7268:	04600034 	movhi	r17,32768
    726c:	8c7fffc4 	addi	r17,r17,-1
    7270:	2c46703a 	and	r3,r5,r17
    7274:	1906b03a 	or	r3,r3,r4
    7278:	18002026 	beq	r3,zero,72fc <rint+0x1cc>
    727c:	01800434 	movhi	r6,16
    7280:	31bfffc4 	addi	r6,r6,-1
    7284:	298c703a 	and	r6,r5,r6
    7288:	3104b03a 	or	r2,r6,r4
    728c:	008bc83a 	sub	r5,zero,r2
    7290:	800690fa 	slli	r3,r16,3
    7294:	2884b03a 	or	r2,r5,r2
    7298:	01420034 	movhi	r5,2048
    729c:	29407904 	addi	r5,r5,484
    72a0:	28c7883a 	add	r3,r5,r3
    72a4:	1004d33a 	srli	r2,r2,12
    72a8:	1cc00017 	ldw	r19,0(r3)
    72ac:	1c800117 	ldw	r18,4(r3)
    72b0:	417fffac 	andhi	r5,r8,65534
    72b4:	1080022c 	andhi	r2,r2,8
    72b8:	980d883a 	mov	r6,r19
    72bc:	900f883a 	mov	r7,r18
    72c0:	114ab03a 	or	r5,r2,r5
    72c4:	00074d40 	call	74d4 <__adddf3>
    72c8:	d8800015 	stw	r2,0(sp)
    72cc:	d8c00115 	stw	r3,4(sp)
    72d0:	d9000017 	ldw	r4,0(sp)
    72d4:	d9400117 	ldw	r5,4(sp)
    72d8:	980d883a 	mov	r6,r19
    72dc:	900f883a 	mov	r7,r18
    72e0:	0008fd80 	call	8fd8 <__subdf3>
    72e4:	800897fa 	slli	r4,r16,31
    72e8:	1c46703a 	and	r3,r3,r17
    72ec:	1906b03a 	or	r3,r3,r4
    72f0:	003fb606 	br	71cc <__alt_data_end+0xf00071cc>
    72f4:	0015883a 	mov	r10,zero
    72f8:	003fc806 	br	721c <__alt_data_end+0xf000721c>
    72fc:	4007883a 	mov	r3,r8
    7300:	003fb206 	br	71cc <__alt_data_end+0xf00071cc>
    7304:	200d883a 	mov	r6,r4
    7308:	280f883a 	mov	r7,r5
    730c:	00074d40 	call	74d4 <__adddf3>
    7310:	003fae06 	br	71cc <__alt_data_end+0xf00071cc>
    7314:	02a00034 	movhi	r10,32768
    7318:	003fa206 	br	71a4 <__alt_data_end+0xf00071a4>

0000731c <scalbn>:
    731c:	2a1ffc2c 	andhi	r8,r5,32752
    7320:	4011d53a 	srai	r8,r8,20
    7324:	defffe04 	addi	sp,sp,-8
    7328:	dc000015 	stw	r16,0(sp)
    732c:	dfc00115 	stw	ra,4(sp)
    7330:	280f883a 	mov	r7,r5
    7334:	2015883a 	mov	r10,r4
    7338:	3021883a 	mov	r16,r6
    733c:	40001e1e 	bne	r8,zero,73b8 <scalbn+0x9c>
    7340:	00a00034 	movhi	r2,32768
    7344:	10bfffc4 	addi	r2,r2,-1
    7348:	2884703a 	and	r2,r5,r2
    734c:	1104b03a 	or	r2,r2,r4
    7350:	10002226 	beq	r2,zero,73dc <scalbn+0xc0>
    7354:	01d0d434 	movhi	r7,17232
    7358:	000d883a 	mov	r6,zero
    735c:	00088c00 	call	88c0 <__muldf3>
    7360:	013ffff4 	movhi	r4,65535
    7364:	210f2c04 	addi	r4,r4,15536
    7368:	1015883a 	mov	r10,r2
    736c:	180f883a 	mov	r7,r3
    7370:	81002a16 	blt	r16,r4,741c <scalbn+0x100>
    7374:	191ffc2c 	andhi	r4,r3,32752
    7378:	2009d53a 	srai	r4,r4,20
    737c:	223ff284 	addi	r8,r4,-54
    7380:	8211883a 	add	r8,r16,r8
    7384:	0081ff84 	movi	r2,2046
    7388:	12002f16 	blt	r2,r8,7448 <scalbn+0x12c>
    738c:	0200190e 	bge	zero,r8,73f4 <scalbn+0xd8>
    7390:	4010953a 	slli	r8,r8,20
    7394:	01600434 	movhi	r5,32784
    7398:	297fffc4 	addi	r5,r5,-1
    739c:	194e703a 	and	r7,r3,r5
    73a0:	5005883a 	mov	r2,r10
    73a4:	3a06b03a 	or	r3,r7,r8
    73a8:	dfc00117 	ldw	ra,4(sp)
    73ac:	dc000017 	ldw	r16,0(sp)
    73b0:	dec00204 	addi	sp,sp,8
    73b4:	f800283a 	ret
    73b8:	0081ffc4 	movi	r2,2047
    73bc:	2807883a 	mov	r3,r5
    73c0:	40bfef1e 	bne	r8,r2,7380 <__alt_data_end+0xf0007380>
    73c4:	200d883a 	mov	r6,r4
    73c8:	00074d40 	call	74d4 <__adddf3>
    73cc:	dfc00117 	ldw	ra,4(sp)
    73d0:	dc000017 	ldw	r16,0(sp)
    73d4:	dec00204 	addi	sp,sp,8
    73d8:	f800283a 	ret
    73dc:	2005883a 	mov	r2,r4
    73e0:	2807883a 	mov	r3,r5
    73e4:	dfc00117 	ldw	ra,4(sp)
    73e8:	dc000017 	ldw	r16,0(sp)
    73ec:	dec00204 	addi	sp,sp,8
    73f0:	f800283a 	ret
    73f4:	00bff2c4 	movi	r2,-53
    73f8:	4080240e 	bge	r8,r2,748c <scalbn+0x170>
    73fc:	00b0d414 	movui	r2,50000
    7400:	14001116 	blt	r2,r16,7448 <scalbn+0x12c>
    7404:	0130be74 	movhi	r4,49913
    7408:	01406974 	movhi	r5,421
    740c:	213cd644 	addi	r4,r4,-3239
    7410:	295b87c4 	addi	r5,r5,28191
    7414:	500d883a 	mov	r6,r10
    7418:	00074b80 	call	74b8 <copysign>
    741c:	01b0be74 	movhi	r6,49913
    7420:	01c06974 	movhi	r7,421
    7424:	31bcd644 	addi	r6,r6,-3239
    7428:	39db87c4 	addi	r7,r7,28191
    742c:	1009883a 	mov	r4,r2
    7430:	180b883a 	mov	r5,r3
    7434:	00088c00 	call	88c0 <__muldf3>
    7438:	dfc00117 	ldw	ra,4(sp)
    743c:	dc000017 	ldw	r16,0(sp)
    7440:	dec00204 	addi	sp,sp,8
    7444:	f800283a 	ret
    7448:	01220034 	movhi	r4,34816
    744c:	015f8e34 	movhi	r5,32312
    7450:	500d883a 	mov	r6,r10
    7454:	211d6704 	addi	r4,r4,30108
    7458:	29790f04 	addi	r5,r5,-7108
    745c:	00074b80 	call	74b8 <copysign>
    7460:	01a20034 	movhi	r6,34816
    7464:	01df8e34 	movhi	r7,32312
    7468:	319d6704 	addi	r6,r6,30108
    746c:	39f90f04 	addi	r7,r7,-7108
    7470:	1009883a 	mov	r4,r2
    7474:	180b883a 	mov	r5,r3
    7478:	00088c00 	call	88c0 <__muldf3>
    747c:	dfc00117 	ldw	ra,4(sp)
    7480:	dc000017 	ldw	r16,0(sp)
    7484:	dec00204 	addi	sp,sp,8
    7488:	f800283a 	ret
    748c:	42000d84 	addi	r8,r8,54
    7490:	4012953a 	slli	r9,r8,20
    7494:	01e00434 	movhi	r7,32784
    7498:	39ffffc4 	addi	r7,r7,-1
    749c:	19ca703a 	and	r5,r3,r7
    74a0:	000d883a 	mov	r6,zero
    74a4:	01cf2434 	movhi	r7,15504
    74a8:	5009883a 	mov	r4,r10
    74ac:	494ab03a 	or	r5,r9,r5
    74b0:	00088c00 	call	88c0 <__muldf3>
    74b4:	003fbc06 	br	73a8 <__alt_data_end+0xf00073a8>

000074b8 <copysign>:
    74b8:	2005883a 	mov	r2,r4
    74bc:	01200034 	movhi	r4,32768
    74c0:	213fffc4 	addi	r4,r4,-1
    74c4:	38e0002c 	andhi	r3,r7,32768
    74c8:	290a703a 	and	r5,r5,r4
    74cc:	28c6b03a 	or	r3,r5,r3
    74d0:	f800283a 	ret

000074d4 <__adddf3>:
    74d4:	02c00434 	movhi	r11,16
    74d8:	5affffc4 	addi	r11,r11,-1
    74dc:	2806d7fa 	srli	r3,r5,31
    74e0:	2ad4703a 	and	r10,r5,r11
    74e4:	3ad2703a 	and	r9,r7,r11
    74e8:	3804d53a 	srli	r2,r7,20
    74ec:	3018d77a 	srli	r12,r6,29
    74f0:	280ad53a 	srli	r5,r5,20
    74f4:	501490fa 	slli	r10,r10,3
    74f8:	2010d77a 	srli	r8,r4,29
    74fc:	481290fa 	slli	r9,r9,3
    7500:	380ed7fa 	srli	r7,r7,31
    7504:	defffb04 	addi	sp,sp,-20
    7508:	dc800215 	stw	r18,8(sp)
    750c:	dc400115 	stw	r17,4(sp)
    7510:	dc000015 	stw	r16,0(sp)
    7514:	dfc00415 	stw	ra,16(sp)
    7518:	dcc00315 	stw	r19,12(sp)
    751c:	1c803fcc 	andi	r18,r3,255
    7520:	2c01ffcc 	andi	r16,r5,2047
    7524:	5210b03a 	or	r8,r10,r8
    7528:	202290fa 	slli	r17,r4,3
    752c:	1081ffcc 	andi	r2,r2,2047
    7530:	4b12b03a 	or	r9,r9,r12
    7534:	300c90fa 	slli	r6,r6,3
    7538:	91c07526 	beq	r18,r7,7710 <__adddf3+0x23c>
    753c:	8087c83a 	sub	r3,r16,r2
    7540:	00c0ab0e 	bge	zero,r3,77f0 <__adddf3+0x31c>
    7544:	10002a1e 	bne	r2,zero,75f0 <__adddf3+0x11c>
    7548:	4984b03a 	or	r2,r9,r6
    754c:	1000961e 	bne	r2,zero,77a8 <__adddf3+0x2d4>
    7550:	888001cc 	andi	r2,r17,7
    7554:	10000726 	beq	r2,zero,7574 <__adddf3+0xa0>
    7558:	888003cc 	andi	r2,r17,15
    755c:	00c00104 	movi	r3,4
    7560:	10c00426 	beq	r2,r3,7574 <__adddf3+0xa0>
    7564:	88c7883a 	add	r3,r17,r3
    7568:	1c63803a 	cmpltu	r17,r3,r17
    756c:	4451883a 	add	r8,r8,r17
    7570:	1823883a 	mov	r17,r3
    7574:	4080202c 	andhi	r2,r8,128
    7578:	10005926 	beq	r2,zero,76e0 <__adddf3+0x20c>
    757c:	84000044 	addi	r16,r16,1
    7580:	0081ffc4 	movi	r2,2047
    7584:	8080ba26 	beq	r16,r2,7870 <__adddf3+0x39c>
    7588:	00bfe034 	movhi	r2,65408
    758c:	10bfffc4 	addi	r2,r2,-1
    7590:	4090703a 	and	r8,r8,r2
    7594:	4004977a 	slli	r2,r8,29
    7598:	4010927a 	slli	r8,r8,9
    759c:	8822d0fa 	srli	r17,r17,3
    75a0:	8401ffcc 	andi	r16,r16,2047
    75a4:	4010d33a 	srli	r8,r8,12
    75a8:	9007883a 	mov	r3,r18
    75ac:	1444b03a 	or	r2,r2,r17
    75b0:	8401ffcc 	andi	r16,r16,2047
    75b4:	8020953a 	slli	r16,r16,20
    75b8:	18c03fcc 	andi	r3,r3,255
    75bc:	01000434 	movhi	r4,16
    75c0:	213fffc4 	addi	r4,r4,-1
    75c4:	180697fa 	slli	r3,r3,31
    75c8:	4110703a 	and	r8,r8,r4
    75cc:	4410b03a 	or	r8,r8,r16
    75d0:	40c6b03a 	or	r3,r8,r3
    75d4:	dfc00417 	ldw	ra,16(sp)
    75d8:	dcc00317 	ldw	r19,12(sp)
    75dc:	dc800217 	ldw	r18,8(sp)
    75e0:	dc400117 	ldw	r17,4(sp)
    75e4:	dc000017 	ldw	r16,0(sp)
    75e8:	dec00504 	addi	sp,sp,20
    75ec:	f800283a 	ret
    75f0:	0081ffc4 	movi	r2,2047
    75f4:	80bfd626 	beq	r16,r2,7550 <__alt_data_end+0xf0007550>
    75f8:	4a402034 	orhi	r9,r9,128
    75fc:	00800e04 	movi	r2,56
    7600:	10c09f16 	blt	r2,r3,7880 <__adddf3+0x3ac>
    7604:	008007c4 	movi	r2,31
    7608:	10c0c216 	blt	r2,r3,7914 <__adddf3+0x440>
    760c:	00800804 	movi	r2,32
    7610:	10c5c83a 	sub	r2,r2,r3
    7614:	488a983a 	sll	r5,r9,r2
    7618:	30c8d83a 	srl	r4,r6,r3
    761c:	3084983a 	sll	r2,r6,r2
    7620:	48c6d83a 	srl	r3,r9,r3
    7624:	290cb03a 	or	r6,r5,r4
    7628:	1004c03a 	cmpne	r2,r2,zero
    762c:	308cb03a 	or	r6,r6,r2
    7630:	898dc83a 	sub	r6,r17,r6
    7634:	89a3803a 	cmpltu	r17,r17,r6
    7638:	40d1c83a 	sub	r8,r8,r3
    763c:	4451c83a 	sub	r8,r8,r17
    7640:	3023883a 	mov	r17,r6
    7644:	4080202c 	andhi	r2,r8,128
    7648:	10002326 	beq	r2,zero,76d8 <__adddf3+0x204>
    764c:	04c02034 	movhi	r19,128
    7650:	9cffffc4 	addi	r19,r19,-1
    7654:	44e6703a 	and	r19,r8,r19
    7658:	98007626 	beq	r19,zero,7834 <__adddf3+0x360>
    765c:	9809883a 	mov	r4,r19
    7660:	0009a300 	call	9a30 <__clzsi2>
    7664:	10fffe04 	addi	r3,r2,-8
    7668:	010007c4 	movi	r4,31
    766c:	20c07716 	blt	r4,r3,784c <__adddf3+0x378>
    7670:	00800804 	movi	r2,32
    7674:	10c5c83a 	sub	r2,r2,r3
    7678:	8884d83a 	srl	r2,r17,r2
    767c:	98d0983a 	sll	r8,r19,r3
    7680:	88e2983a 	sll	r17,r17,r3
    7684:	1204b03a 	or	r2,r2,r8
    7688:	1c007416 	blt	r3,r16,785c <__adddf3+0x388>
    768c:	1c21c83a 	sub	r16,r3,r16
    7690:	82000044 	addi	r8,r16,1
    7694:	00c007c4 	movi	r3,31
    7698:	1a009116 	blt	r3,r8,78e0 <__adddf3+0x40c>
    769c:	00c00804 	movi	r3,32
    76a0:	1a07c83a 	sub	r3,r3,r8
    76a4:	8a08d83a 	srl	r4,r17,r8
    76a8:	88e2983a 	sll	r17,r17,r3
    76ac:	10c6983a 	sll	r3,r2,r3
    76b0:	1210d83a 	srl	r8,r2,r8
    76b4:	8804c03a 	cmpne	r2,r17,zero
    76b8:	1906b03a 	or	r3,r3,r4
    76bc:	18a2b03a 	or	r17,r3,r2
    76c0:	0021883a 	mov	r16,zero
    76c4:	003fa206 	br	7550 <__alt_data_end+0xf0007550>
    76c8:	1890b03a 	or	r8,r3,r2
    76cc:	40017d26 	beq	r8,zero,7cc4 <__adddf3+0x7f0>
    76d0:	1011883a 	mov	r8,r2
    76d4:	1823883a 	mov	r17,r3
    76d8:	888001cc 	andi	r2,r17,7
    76dc:	103f9e1e 	bne	r2,zero,7558 <__alt_data_end+0xf0007558>
    76e0:	4004977a 	slli	r2,r8,29
    76e4:	8822d0fa 	srli	r17,r17,3
    76e8:	4010d0fa 	srli	r8,r8,3
    76ec:	9007883a 	mov	r3,r18
    76f0:	1444b03a 	or	r2,r2,r17
    76f4:	0101ffc4 	movi	r4,2047
    76f8:	81002426 	beq	r16,r4,778c <__adddf3+0x2b8>
    76fc:	8120703a 	and	r16,r16,r4
    7700:	01000434 	movhi	r4,16
    7704:	213fffc4 	addi	r4,r4,-1
    7708:	4110703a 	and	r8,r8,r4
    770c:	003fa806 	br	75b0 <__alt_data_end+0xf00075b0>
    7710:	8089c83a 	sub	r4,r16,r2
    7714:	01005e0e 	bge	zero,r4,7890 <__adddf3+0x3bc>
    7718:	10002b26 	beq	r2,zero,77c8 <__adddf3+0x2f4>
    771c:	0081ffc4 	movi	r2,2047
    7720:	80bf8b26 	beq	r16,r2,7550 <__alt_data_end+0xf0007550>
    7724:	4a402034 	orhi	r9,r9,128
    7728:	00800e04 	movi	r2,56
    772c:	1100a40e 	bge	r2,r4,79c0 <__adddf3+0x4ec>
    7730:	498cb03a 	or	r6,r9,r6
    7734:	300ac03a 	cmpne	r5,r6,zero
    7738:	0013883a 	mov	r9,zero
    773c:	2c4b883a 	add	r5,r5,r17
    7740:	2c63803a 	cmpltu	r17,r5,r17
    7744:	4a11883a 	add	r8,r9,r8
    7748:	8a11883a 	add	r8,r17,r8
    774c:	2823883a 	mov	r17,r5
    7750:	4080202c 	andhi	r2,r8,128
    7754:	103fe026 	beq	r2,zero,76d8 <__alt_data_end+0xf00076d8>
    7758:	84000044 	addi	r16,r16,1
    775c:	0081ffc4 	movi	r2,2047
    7760:	8080d226 	beq	r16,r2,7aac <__adddf3+0x5d8>
    7764:	00bfe034 	movhi	r2,65408
    7768:	10bfffc4 	addi	r2,r2,-1
    776c:	4090703a 	and	r8,r8,r2
    7770:	880ad07a 	srli	r5,r17,1
    7774:	400897fa 	slli	r4,r8,31
    7778:	88c0004c 	andi	r3,r17,1
    777c:	28e2b03a 	or	r17,r5,r3
    7780:	4010d07a 	srli	r8,r8,1
    7784:	2462b03a 	or	r17,r4,r17
    7788:	003f7106 	br	7550 <__alt_data_end+0xf0007550>
    778c:	4088b03a 	or	r4,r8,r2
    7790:	20014526 	beq	r4,zero,7ca8 <__adddf3+0x7d4>
    7794:	01000434 	movhi	r4,16
    7798:	42000234 	orhi	r8,r8,8
    779c:	213fffc4 	addi	r4,r4,-1
    77a0:	4110703a 	and	r8,r8,r4
    77a4:	003f8206 	br	75b0 <__alt_data_end+0xf00075b0>
    77a8:	18ffffc4 	addi	r3,r3,-1
    77ac:	1800491e 	bne	r3,zero,78d4 <__adddf3+0x400>
    77b0:	898bc83a 	sub	r5,r17,r6
    77b4:	8963803a 	cmpltu	r17,r17,r5
    77b8:	4251c83a 	sub	r8,r8,r9
    77bc:	4451c83a 	sub	r8,r8,r17
    77c0:	2823883a 	mov	r17,r5
    77c4:	003f9f06 	br	7644 <__alt_data_end+0xf0007644>
    77c8:	4984b03a 	or	r2,r9,r6
    77cc:	103f6026 	beq	r2,zero,7550 <__alt_data_end+0xf0007550>
    77d0:	213fffc4 	addi	r4,r4,-1
    77d4:	2000931e 	bne	r4,zero,7a24 <__adddf3+0x550>
    77d8:	898d883a 	add	r6,r17,r6
    77dc:	3463803a 	cmpltu	r17,r6,r17
    77e0:	4251883a 	add	r8,r8,r9
    77e4:	8a11883a 	add	r8,r17,r8
    77e8:	3023883a 	mov	r17,r6
    77ec:	003fd806 	br	7750 <__alt_data_end+0xf0007750>
    77f0:	1800541e 	bne	r3,zero,7944 <__adddf3+0x470>
    77f4:	80800044 	addi	r2,r16,1
    77f8:	1081ffcc 	andi	r2,r2,2047
    77fc:	00c00044 	movi	r3,1
    7800:	1880a00e 	bge	r3,r2,7a84 <__adddf3+0x5b0>
    7804:	8989c83a 	sub	r4,r17,r6
    7808:	8905803a 	cmpltu	r2,r17,r4
    780c:	4267c83a 	sub	r19,r8,r9
    7810:	98a7c83a 	sub	r19,r19,r2
    7814:	9880202c 	andhi	r2,r19,128
    7818:	10006326 	beq	r2,zero,79a8 <__adddf3+0x4d4>
    781c:	3463c83a 	sub	r17,r6,r17
    7820:	4a07c83a 	sub	r3,r9,r8
    7824:	344d803a 	cmpltu	r6,r6,r17
    7828:	19a7c83a 	sub	r19,r3,r6
    782c:	3825883a 	mov	r18,r7
    7830:	983f8a1e 	bne	r19,zero,765c <__alt_data_end+0xf000765c>
    7834:	8809883a 	mov	r4,r17
    7838:	0009a300 	call	9a30 <__clzsi2>
    783c:	10800804 	addi	r2,r2,32
    7840:	10fffe04 	addi	r3,r2,-8
    7844:	010007c4 	movi	r4,31
    7848:	20ff890e 	bge	r4,r3,7670 <__alt_data_end+0xf0007670>
    784c:	10bff604 	addi	r2,r2,-40
    7850:	8884983a 	sll	r2,r17,r2
    7854:	0023883a 	mov	r17,zero
    7858:	1c3f8c0e 	bge	r3,r16,768c <__alt_data_end+0xf000768c>
    785c:	023fe034 	movhi	r8,65408
    7860:	423fffc4 	addi	r8,r8,-1
    7864:	80e1c83a 	sub	r16,r16,r3
    7868:	1210703a 	and	r8,r2,r8
    786c:	003f3806 	br	7550 <__alt_data_end+0xf0007550>
    7870:	9007883a 	mov	r3,r18
    7874:	0011883a 	mov	r8,zero
    7878:	0005883a 	mov	r2,zero
    787c:	003f4c06 	br	75b0 <__alt_data_end+0xf00075b0>
    7880:	498cb03a 	or	r6,r9,r6
    7884:	300cc03a 	cmpne	r6,r6,zero
    7888:	0007883a 	mov	r3,zero
    788c:	003f6806 	br	7630 <__alt_data_end+0xf0007630>
    7890:	20009c1e 	bne	r4,zero,7b04 <__adddf3+0x630>
    7894:	80800044 	addi	r2,r16,1
    7898:	1141ffcc 	andi	r5,r2,2047
    789c:	01000044 	movi	r4,1
    78a0:	2140670e 	bge	r4,r5,7a40 <__adddf3+0x56c>
    78a4:	0101ffc4 	movi	r4,2047
    78a8:	11007f26 	beq	r2,r4,7aa8 <__adddf3+0x5d4>
    78ac:	898d883a 	add	r6,r17,r6
    78b0:	4247883a 	add	r3,r8,r9
    78b4:	3451803a 	cmpltu	r8,r6,r17
    78b8:	40d1883a 	add	r8,r8,r3
    78bc:	402297fa 	slli	r17,r8,31
    78c0:	300cd07a 	srli	r6,r6,1
    78c4:	4010d07a 	srli	r8,r8,1
    78c8:	1021883a 	mov	r16,r2
    78cc:	89a2b03a 	or	r17,r17,r6
    78d0:	003f1f06 	br	7550 <__alt_data_end+0xf0007550>
    78d4:	0081ffc4 	movi	r2,2047
    78d8:	80bf481e 	bne	r16,r2,75fc <__alt_data_end+0xf00075fc>
    78dc:	003f1c06 	br	7550 <__alt_data_end+0xf0007550>
    78e0:	843ff844 	addi	r16,r16,-31
    78e4:	01000804 	movi	r4,32
    78e8:	1406d83a 	srl	r3,r2,r16
    78ec:	41005026 	beq	r8,r4,7a30 <__adddf3+0x55c>
    78f0:	01001004 	movi	r4,64
    78f4:	2211c83a 	sub	r8,r4,r8
    78f8:	1204983a 	sll	r2,r2,r8
    78fc:	88a2b03a 	or	r17,r17,r2
    7900:	8822c03a 	cmpne	r17,r17,zero
    7904:	1c62b03a 	or	r17,r3,r17
    7908:	0011883a 	mov	r8,zero
    790c:	0021883a 	mov	r16,zero
    7910:	003f7106 	br	76d8 <__alt_data_end+0xf00076d8>
    7914:	193ff804 	addi	r4,r3,-32
    7918:	00800804 	movi	r2,32
    791c:	4908d83a 	srl	r4,r9,r4
    7920:	18804526 	beq	r3,r2,7a38 <__adddf3+0x564>
    7924:	00801004 	movi	r2,64
    7928:	10c5c83a 	sub	r2,r2,r3
    792c:	4886983a 	sll	r3,r9,r2
    7930:	198cb03a 	or	r6,r3,r6
    7934:	300cc03a 	cmpne	r6,r6,zero
    7938:	218cb03a 	or	r6,r4,r6
    793c:	0007883a 	mov	r3,zero
    7940:	003f3b06 	br	7630 <__alt_data_end+0xf0007630>
    7944:	80002a26 	beq	r16,zero,79f0 <__adddf3+0x51c>
    7948:	0101ffc4 	movi	r4,2047
    794c:	11006826 	beq	r2,r4,7af0 <__adddf3+0x61c>
    7950:	00c7c83a 	sub	r3,zero,r3
    7954:	42002034 	orhi	r8,r8,128
    7958:	01000e04 	movi	r4,56
    795c:	20c07c16 	blt	r4,r3,7b50 <__adddf3+0x67c>
    7960:	010007c4 	movi	r4,31
    7964:	20c0da16 	blt	r4,r3,7cd0 <__adddf3+0x7fc>
    7968:	01000804 	movi	r4,32
    796c:	20c9c83a 	sub	r4,r4,r3
    7970:	4114983a 	sll	r10,r8,r4
    7974:	88cad83a 	srl	r5,r17,r3
    7978:	8908983a 	sll	r4,r17,r4
    797c:	40c6d83a 	srl	r3,r8,r3
    7980:	5162b03a 	or	r17,r10,r5
    7984:	2008c03a 	cmpne	r4,r4,zero
    7988:	8922b03a 	or	r17,r17,r4
    798c:	3463c83a 	sub	r17,r6,r17
    7990:	48c7c83a 	sub	r3,r9,r3
    7994:	344d803a 	cmpltu	r6,r6,r17
    7998:	1991c83a 	sub	r8,r3,r6
    799c:	1021883a 	mov	r16,r2
    79a0:	3825883a 	mov	r18,r7
    79a4:	003f2706 	br	7644 <__alt_data_end+0xf0007644>
    79a8:	24d0b03a 	or	r8,r4,r19
    79ac:	40001b1e 	bne	r8,zero,7a1c <__adddf3+0x548>
    79b0:	0005883a 	mov	r2,zero
    79b4:	0007883a 	mov	r3,zero
    79b8:	0021883a 	mov	r16,zero
    79bc:	003f4d06 	br	76f4 <__alt_data_end+0xf00076f4>
    79c0:	008007c4 	movi	r2,31
    79c4:	11003c16 	blt	r2,r4,7ab8 <__adddf3+0x5e4>
    79c8:	00800804 	movi	r2,32
    79cc:	1105c83a 	sub	r2,r2,r4
    79d0:	488e983a 	sll	r7,r9,r2
    79d4:	310ad83a 	srl	r5,r6,r4
    79d8:	3084983a 	sll	r2,r6,r2
    79dc:	4912d83a 	srl	r9,r9,r4
    79e0:	394ab03a 	or	r5,r7,r5
    79e4:	1004c03a 	cmpne	r2,r2,zero
    79e8:	288ab03a 	or	r5,r5,r2
    79ec:	003f5306 	br	773c <__alt_data_end+0xf000773c>
    79f0:	4448b03a 	or	r4,r8,r17
    79f4:	20003e26 	beq	r4,zero,7af0 <__adddf3+0x61c>
    79f8:	00c6303a 	nor	r3,zero,r3
    79fc:	18003a1e 	bne	r3,zero,7ae8 <__adddf3+0x614>
    7a00:	3463c83a 	sub	r17,r6,r17
    7a04:	4a07c83a 	sub	r3,r9,r8
    7a08:	344d803a 	cmpltu	r6,r6,r17
    7a0c:	1991c83a 	sub	r8,r3,r6
    7a10:	1021883a 	mov	r16,r2
    7a14:	3825883a 	mov	r18,r7
    7a18:	003f0a06 	br	7644 <__alt_data_end+0xf0007644>
    7a1c:	2023883a 	mov	r17,r4
    7a20:	003f0d06 	br	7658 <__alt_data_end+0xf0007658>
    7a24:	0081ffc4 	movi	r2,2047
    7a28:	80bf3f1e 	bne	r16,r2,7728 <__alt_data_end+0xf0007728>
    7a2c:	003ec806 	br	7550 <__alt_data_end+0xf0007550>
    7a30:	0005883a 	mov	r2,zero
    7a34:	003fb106 	br	78fc <__alt_data_end+0xf00078fc>
    7a38:	0007883a 	mov	r3,zero
    7a3c:	003fbc06 	br	7930 <__alt_data_end+0xf0007930>
    7a40:	4444b03a 	or	r2,r8,r17
    7a44:	8000871e 	bne	r16,zero,7c64 <__adddf3+0x790>
    7a48:	1000ba26 	beq	r2,zero,7d34 <__adddf3+0x860>
    7a4c:	4984b03a 	or	r2,r9,r6
    7a50:	103ebf26 	beq	r2,zero,7550 <__alt_data_end+0xf0007550>
    7a54:	8985883a 	add	r2,r17,r6
    7a58:	4247883a 	add	r3,r8,r9
    7a5c:	1451803a 	cmpltu	r8,r2,r17
    7a60:	40d1883a 	add	r8,r8,r3
    7a64:	40c0202c 	andhi	r3,r8,128
    7a68:	1023883a 	mov	r17,r2
    7a6c:	183f1a26 	beq	r3,zero,76d8 <__alt_data_end+0xf00076d8>
    7a70:	00bfe034 	movhi	r2,65408
    7a74:	10bfffc4 	addi	r2,r2,-1
    7a78:	2021883a 	mov	r16,r4
    7a7c:	4090703a 	and	r8,r8,r2
    7a80:	003eb306 	br	7550 <__alt_data_end+0xf0007550>
    7a84:	4444b03a 	or	r2,r8,r17
    7a88:	8000291e 	bne	r16,zero,7b30 <__adddf3+0x65c>
    7a8c:	10004b1e 	bne	r2,zero,7bbc <__adddf3+0x6e8>
    7a90:	4990b03a 	or	r8,r9,r6
    7a94:	40008b26 	beq	r8,zero,7cc4 <__adddf3+0x7f0>
    7a98:	4811883a 	mov	r8,r9
    7a9c:	3023883a 	mov	r17,r6
    7aa0:	3825883a 	mov	r18,r7
    7aa4:	003eaa06 	br	7550 <__alt_data_end+0xf0007550>
    7aa8:	1021883a 	mov	r16,r2
    7aac:	0011883a 	mov	r8,zero
    7ab0:	0005883a 	mov	r2,zero
    7ab4:	003f0f06 	br	76f4 <__alt_data_end+0xf00076f4>
    7ab8:	217ff804 	addi	r5,r4,-32
    7abc:	00800804 	movi	r2,32
    7ac0:	494ad83a 	srl	r5,r9,r5
    7ac4:	20807d26 	beq	r4,r2,7cbc <__adddf3+0x7e8>
    7ac8:	00801004 	movi	r2,64
    7acc:	1109c83a 	sub	r4,r2,r4
    7ad0:	4912983a 	sll	r9,r9,r4
    7ad4:	498cb03a 	or	r6,r9,r6
    7ad8:	300cc03a 	cmpne	r6,r6,zero
    7adc:	298ab03a 	or	r5,r5,r6
    7ae0:	0013883a 	mov	r9,zero
    7ae4:	003f1506 	br	773c <__alt_data_end+0xf000773c>
    7ae8:	0101ffc4 	movi	r4,2047
    7aec:	113f9a1e 	bne	r2,r4,7958 <__alt_data_end+0xf0007958>
    7af0:	4811883a 	mov	r8,r9
    7af4:	3023883a 	mov	r17,r6
    7af8:	1021883a 	mov	r16,r2
    7afc:	3825883a 	mov	r18,r7
    7b00:	003e9306 	br	7550 <__alt_data_end+0xf0007550>
    7b04:	8000161e 	bne	r16,zero,7b60 <__adddf3+0x68c>
    7b08:	444ab03a 	or	r5,r8,r17
    7b0c:	28005126 	beq	r5,zero,7c54 <__adddf3+0x780>
    7b10:	0108303a 	nor	r4,zero,r4
    7b14:	20004d1e 	bne	r4,zero,7c4c <__adddf3+0x778>
    7b18:	89a3883a 	add	r17,r17,r6
    7b1c:	4253883a 	add	r9,r8,r9
    7b20:	898d803a 	cmpltu	r6,r17,r6
    7b24:	3251883a 	add	r8,r6,r9
    7b28:	1021883a 	mov	r16,r2
    7b2c:	003f0806 	br	7750 <__alt_data_end+0xf0007750>
    7b30:	1000301e 	bne	r2,zero,7bf4 <__adddf3+0x720>
    7b34:	4984b03a 	or	r2,r9,r6
    7b38:	10007126 	beq	r2,zero,7d00 <__adddf3+0x82c>
    7b3c:	4811883a 	mov	r8,r9
    7b40:	3023883a 	mov	r17,r6
    7b44:	3825883a 	mov	r18,r7
    7b48:	0401ffc4 	movi	r16,2047
    7b4c:	003e8006 	br	7550 <__alt_data_end+0xf0007550>
    7b50:	4462b03a 	or	r17,r8,r17
    7b54:	8822c03a 	cmpne	r17,r17,zero
    7b58:	0007883a 	mov	r3,zero
    7b5c:	003f8b06 	br	798c <__alt_data_end+0xf000798c>
    7b60:	0141ffc4 	movi	r5,2047
    7b64:	11403b26 	beq	r2,r5,7c54 <__adddf3+0x780>
    7b68:	0109c83a 	sub	r4,zero,r4
    7b6c:	42002034 	orhi	r8,r8,128
    7b70:	01400e04 	movi	r5,56
    7b74:	29006716 	blt	r5,r4,7d14 <__adddf3+0x840>
    7b78:	014007c4 	movi	r5,31
    7b7c:	29007016 	blt	r5,r4,7d40 <__adddf3+0x86c>
    7b80:	01400804 	movi	r5,32
    7b84:	290bc83a 	sub	r5,r5,r4
    7b88:	4154983a 	sll	r10,r8,r5
    7b8c:	890ed83a 	srl	r7,r17,r4
    7b90:	894a983a 	sll	r5,r17,r5
    7b94:	4108d83a 	srl	r4,r8,r4
    7b98:	51e2b03a 	or	r17,r10,r7
    7b9c:	280ac03a 	cmpne	r5,r5,zero
    7ba0:	8962b03a 	or	r17,r17,r5
    7ba4:	89a3883a 	add	r17,r17,r6
    7ba8:	2253883a 	add	r9,r4,r9
    7bac:	898d803a 	cmpltu	r6,r17,r6
    7bb0:	3251883a 	add	r8,r6,r9
    7bb4:	1021883a 	mov	r16,r2
    7bb8:	003ee506 	br	7750 <__alt_data_end+0xf0007750>
    7bbc:	4984b03a 	or	r2,r9,r6
    7bc0:	103e6326 	beq	r2,zero,7550 <__alt_data_end+0xf0007550>
    7bc4:	8987c83a 	sub	r3,r17,r6
    7bc8:	88c9803a 	cmpltu	r4,r17,r3
    7bcc:	4245c83a 	sub	r2,r8,r9
    7bd0:	1105c83a 	sub	r2,r2,r4
    7bd4:	1100202c 	andhi	r4,r2,128
    7bd8:	203ebb26 	beq	r4,zero,76c8 <__alt_data_end+0xf00076c8>
    7bdc:	3463c83a 	sub	r17,r6,r17
    7be0:	4a07c83a 	sub	r3,r9,r8
    7be4:	344d803a 	cmpltu	r6,r6,r17
    7be8:	1991c83a 	sub	r8,r3,r6
    7bec:	3825883a 	mov	r18,r7
    7bf0:	003e5706 	br	7550 <__alt_data_end+0xf0007550>
    7bf4:	4984b03a 	or	r2,r9,r6
    7bf8:	10002e26 	beq	r2,zero,7cb4 <__adddf3+0x7e0>
    7bfc:	4004d0fa 	srli	r2,r8,3
    7c00:	8822d0fa 	srli	r17,r17,3
    7c04:	4010977a 	slli	r8,r8,29
    7c08:	10c0022c 	andhi	r3,r2,8
    7c0c:	4462b03a 	or	r17,r8,r17
    7c10:	18000826 	beq	r3,zero,7c34 <__adddf3+0x760>
    7c14:	4808d0fa 	srli	r4,r9,3
    7c18:	20c0022c 	andhi	r3,r4,8
    7c1c:	1800051e 	bne	r3,zero,7c34 <__adddf3+0x760>
    7c20:	300cd0fa 	srli	r6,r6,3
    7c24:	4806977a 	slli	r3,r9,29
    7c28:	2005883a 	mov	r2,r4
    7c2c:	3825883a 	mov	r18,r7
    7c30:	19a2b03a 	or	r17,r3,r6
    7c34:	8810d77a 	srli	r8,r17,29
    7c38:	100490fa 	slli	r2,r2,3
    7c3c:	882290fa 	slli	r17,r17,3
    7c40:	0401ffc4 	movi	r16,2047
    7c44:	4090b03a 	or	r8,r8,r2
    7c48:	003e4106 	br	7550 <__alt_data_end+0xf0007550>
    7c4c:	0141ffc4 	movi	r5,2047
    7c50:	117fc71e 	bne	r2,r5,7b70 <__alt_data_end+0xf0007b70>
    7c54:	4811883a 	mov	r8,r9
    7c58:	3023883a 	mov	r17,r6
    7c5c:	1021883a 	mov	r16,r2
    7c60:	003e3b06 	br	7550 <__alt_data_end+0xf0007550>
    7c64:	10002f26 	beq	r2,zero,7d24 <__adddf3+0x850>
    7c68:	4984b03a 	or	r2,r9,r6
    7c6c:	10001126 	beq	r2,zero,7cb4 <__adddf3+0x7e0>
    7c70:	4004d0fa 	srli	r2,r8,3
    7c74:	8822d0fa 	srli	r17,r17,3
    7c78:	4010977a 	slli	r8,r8,29
    7c7c:	10c0022c 	andhi	r3,r2,8
    7c80:	4462b03a 	or	r17,r8,r17
    7c84:	183feb26 	beq	r3,zero,7c34 <__alt_data_end+0xf0007c34>
    7c88:	4808d0fa 	srli	r4,r9,3
    7c8c:	20c0022c 	andhi	r3,r4,8
    7c90:	183fe81e 	bne	r3,zero,7c34 <__alt_data_end+0xf0007c34>
    7c94:	300cd0fa 	srli	r6,r6,3
    7c98:	4806977a 	slli	r3,r9,29
    7c9c:	2005883a 	mov	r2,r4
    7ca0:	19a2b03a 	or	r17,r3,r6
    7ca4:	003fe306 	br	7c34 <__alt_data_end+0xf0007c34>
    7ca8:	0011883a 	mov	r8,zero
    7cac:	0005883a 	mov	r2,zero
    7cb0:	003e3f06 	br	75b0 <__alt_data_end+0xf00075b0>
    7cb4:	0401ffc4 	movi	r16,2047
    7cb8:	003e2506 	br	7550 <__alt_data_end+0xf0007550>
    7cbc:	0013883a 	mov	r9,zero
    7cc0:	003f8406 	br	7ad4 <__alt_data_end+0xf0007ad4>
    7cc4:	0005883a 	mov	r2,zero
    7cc8:	0007883a 	mov	r3,zero
    7ccc:	003e8906 	br	76f4 <__alt_data_end+0xf00076f4>
    7cd0:	197ff804 	addi	r5,r3,-32
    7cd4:	01000804 	movi	r4,32
    7cd8:	414ad83a 	srl	r5,r8,r5
    7cdc:	19002426 	beq	r3,r4,7d70 <__adddf3+0x89c>
    7ce0:	01001004 	movi	r4,64
    7ce4:	20c7c83a 	sub	r3,r4,r3
    7ce8:	40c6983a 	sll	r3,r8,r3
    7cec:	1c46b03a 	or	r3,r3,r17
    7cf0:	1806c03a 	cmpne	r3,r3,zero
    7cf4:	28e2b03a 	or	r17,r5,r3
    7cf8:	0007883a 	mov	r3,zero
    7cfc:	003f2306 	br	798c <__alt_data_end+0xf000798c>
    7d00:	0007883a 	mov	r3,zero
    7d04:	5811883a 	mov	r8,r11
    7d08:	00bfffc4 	movi	r2,-1
    7d0c:	0401ffc4 	movi	r16,2047
    7d10:	003e7806 	br	76f4 <__alt_data_end+0xf00076f4>
    7d14:	4462b03a 	or	r17,r8,r17
    7d18:	8822c03a 	cmpne	r17,r17,zero
    7d1c:	0009883a 	mov	r4,zero
    7d20:	003fa006 	br	7ba4 <__alt_data_end+0xf0007ba4>
    7d24:	4811883a 	mov	r8,r9
    7d28:	3023883a 	mov	r17,r6
    7d2c:	0401ffc4 	movi	r16,2047
    7d30:	003e0706 	br	7550 <__alt_data_end+0xf0007550>
    7d34:	4811883a 	mov	r8,r9
    7d38:	3023883a 	mov	r17,r6
    7d3c:	003e0406 	br	7550 <__alt_data_end+0xf0007550>
    7d40:	21fff804 	addi	r7,r4,-32
    7d44:	01400804 	movi	r5,32
    7d48:	41ced83a 	srl	r7,r8,r7
    7d4c:	21400a26 	beq	r4,r5,7d78 <__adddf3+0x8a4>
    7d50:	01401004 	movi	r5,64
    7d54:	2909c83a 	sub	r4,r5,r4
    7d58:	4108983a 	sll	r4,r8,r4
    7d5c:	2448b03a 	or	r4,r4,r17
    7d60:	2008c03a 	cmpne	r4,r4,zero
    7d64:	3922b03a 	or	r17,r7,r4
    7d68:	0009883a 	mov	r4,zero
    7d6c:	003f8d06 	br	7ba4 <__alt_data_end+0xf0007ba4>
    7d70:	0007883a 	mov	r3,zero
    7d74:	003fdd06 	br	7cec <__alt_data_end+0xf0007cec>
    7d78:	0009883a 	mov	r4,zero
    7d7c:	003ff706 	br	7d5c <__alt_data_end+0xf0007d5c>

00007d80 <__divdf3>:
    7d80:	defff204 	addi	sp,sp,-56
    7d84:	dd400915 	stw	r21,36(sp)
    7d88:	282ad53a 	srli	r21,r5,20
    7d8c:	dd000815 	stw	r20,32(sp)
    7d90:	2828d7fa 	srli	r20,r5,31
    7d94:	dc000415 	stw	r16,16(sp)
    7d98:	04000434 	movhi	r16,16
    7d9c:	df000c15 	stw	fp,48(sp)
    7da0:	843fffc4 	addi	r16,r16,-1
    7da4:	dfc00d15 	stw	ra,52(sp)
    7da8:	ddc00b15 	stw	r23,44(sp)
    7dac:	dd800a15 	stw	r22,40(sp)
    7db0:	dcc00715 	stw	r19,28(sp)
    7db4:	dc800615 	stw	r18,24(sp)
    7db8:	dc400515 	stw	r17,20(sp)
    7dbc:	ad41ffcc 	andi	r21,r21,2047
    7dc0:	2c20703a 	and	r16,r5,r16
    7dc4:	a7003fcc 	andi	fp,r20,255
    7dc8:	a8006126 	beq	r21,zero,7f50 <__divdf3+0x1d0>
    7dcc:	0081ffc4 	movi	r2,2047
    7dd0:	2025883a 	mov	r18,r4
    7dd4:	a8803726 	beq	r21,r2,7eb4 <__divdf3+0x134>
    7dd8:	80800434 	orhi	r2,r16,16
    7ddc:	100490fa 	slli	r2,r2,3
    7de0:	2020d77a 	srli	r16,r4,29
    7de4:	202490fa 	slli	r18,r4,3
    7de8:	ad7f0044 	addi	r21,r21,-1023
    7dec:	80a0b03a 	or	r16,r16,r2
    7df0:	0027883a 	mov	r19,zero
    7df4:	0013883a 	mov	r9,zero
    7df8:	3804d53a 	srli	r2,r7,20
    7dfc:	382cd7fa 	srli	r22,r7,31
    7e00:	04400434 	movhi	r17,16
    7e04:	8c7fffc4 	addi	r17,r17,-1
    7e08:	1081ffcc 	andi	r2,r2,2047
    7e0c:	3011883a 	mov	r8,r6
    7e10:	3c62703a 	and	r17,r7,r17
    7e14:	b5c03fcc 	andi	r23,r22,255
    7e18:	10006c26 	beq	r2,zero,7fcc <__divdf3+0x24c>
    7e1c:	00c1ffc4 	movi	r3,2047
    7e20:	10c06426 	beq	r2,r3,7fb4 <__divdf3+0x234>
    7e24:	88c00434 	orhi	r3,r17,16
    7e28:	180690fa 	slli	r3,r3,3
    7e2c:	3022d77a 	srli	r17,r6,29
    7e30:	301090fa 	slli	r8,r6,3
    7e34:	10bf0044 	addi	r2,r2,-1023
    7e38:	88e2b03a 	or	r17,r17,r3
    7e3c:	000f883a 	mov	r7,zero
    7e40:	a58cf03a 	xor	r6,r20,r22
    7e44:	3cc8b03a 	or	r4,r7,r19
    7e48:	a8abc83a 	sub	r21,r21,r2
    7e4c:	008003c4 	movi	r2,15
    7e50:	3007883a 	mov	r3,r6
    7e54:	34c03fcc 	andi	r19,r6,255
    7e58:	11009036 	bltu	r2,r4,809c <__divdf3+0x31c>
    7e5c:	200890ba 	slli	r4,r4,2
    7e60:	00800034 	movhi	r2,0
    7e64:	109f9d04 	addi	r2,r2,32372
    7e68:	2089883a 	add	r4,r4,r2
    7e6c:	20800017 	ldw	r2,0(r4)
    7e70:	1000683a 	jmp	r2
    7e74:	0000809c 	xori	zero,zero,514
    7e78:	00007eec 	andhi	zero,zero,507
    7e7c:	0000808c 	andi	zero,zero,514
    7e80:	00007ee0 	cmpeqi	zero,zero,507
    7e84:	0000808c 	andi	zero,zero,514
    7e88:	00008060 	cmpeqi	zero,zero,513
    7e8c:	0000808c 	andi	zero,zero,514
    7e90:	00007ee0 	cmpeqi	zero,zero,507
    7e94:	00007eec 	andhi	zero,zero,507
    7e98:	00007eec 	andhi	zero,zero,507
    7e9c:	00008060 	cmpeqi	zero,zero,513
    7ea0:	00007ee0 	cmpeqi	zero,zero,507
    7ea4:	00007ed0 	cmplti	zero,zero,507
    7ea8:	00007ed0 	cmplti	zero,zero,507
    7eac:	00007ed0 	cmplti	zero,zero,507
    7eb0:	00008380 	call	838 <prvInitialiseCoRoutineLists+0x7c>
    7eb4:	2404b03a 	or	r2,r4,r16
    7eb8:	1000661e 	bne	r2,zero,8054 <__divdf3+0x2d4>
    7ebc:	04c00204 	movi	r19,8
    7ec0:	0021883a 	mov	r16,zero
    7ec4:	0025883a 	mov	r18,zero
    7ec8:	02400084 	movi	r9,2
    7ecc:	003fca06 	br	7df8 <__alt_data_end+0xf0007df8>
    7ed0:	8023883a 	mov	r17,r16
    7ed4:	9011883a 	mov	r8,r18
    7ed8:	e02f883a 	mov	r23,fp
    7edc:	480f883a 	mov	r7,r9
    7ee0:	00800084 	movi	r2,2
    7ee4:	3881311e 	bne	r7,r2,83ac <__divdf3+0x62c>
    7ee8:	b827883a 	mov	r19,r23
    7eec:	98c0004c 	andi	r3,r19,1
    7ef0:	0081ffc4 	movi	r2,2047
    7ef4:	000b883a 	mov	r5,zero
    7ef8:	0025883a 	mov	r18,zero
    7efc:	1004953a 	slli	r2,r2,20
    7f00:	18c03fcc 	andi	r3,r3,255
    7f04:	04400434 	movhi	r17,16
    7f08:	8c7fffc4 	addi	r17,r17,-1
    7f0c:	180697fa 	slli	r3,r3,31
    7f10:	2c4a703a 	and	r5,r5,r17
    7f14:	288ab03a 	or	r5,r5,r2
    7f18:	28c6b03a 	or	r3,r5,r3
    7f1c:	9005883a 	mov	r2,r18
    7f20:	dfc00d17 	ldw	ra,52(sp)
    7f24:	df000c17 	ldw	fp,48(sp)
    7f28:	ddc00b17 	ldw	r23,44(sp)
    7f2c:	dd800a17 	ldw	r22,40(sp)
    7f30:	dd400917 	ldw	r21,36(sp)
    7f34:	dd000817 	ldw	r20,32(sp)
    7f38:	dcc00717 	ldw	r19,28(sp)
    7f3c:	dc800617 	ldw	r18,24(sp)
    7f40:	dc400517 	ldw	r17,20(sp)
    7f44:	dc000417 	ldw	r16,16(sp)
    7f48:	dec00e04 	addi	sp,sp,56
    7f4c:	f800283a 	ret
    7f50:	2404b03a 	or	r2,r4,r16
    7f54:	2027883a 	mov	r19,r4
    7f58:	10003926 	beq	r2,zero,8040 <__divdf3+0x2c0>
    7f5c:	80012e26 	beq	r16,zero,8418 <__divdf3+0x698>
    7f60:	8009883a 	mov	r4,r16
    7f64:	d9800315 	stw	r6,12(sp)
    7f68:	d9c00215 	stw	r7,8(sp)
    7f6c:	0009a300 	call	9a30 <__clzsi2>
    7f70:	d9800317 	ldw	r6,12(sp)
    7f74:	d9c00217 	ldw	r7,8(sp)
    7f78:	113ffd44 	addi	r4,r2,-11
    7f7c:	00c00704 	movi	r3,28
    7f80:	19012116 	blt	r3,r4,8408 <__divdf3+0x688>
    7f84:	00c00744 	movi	r3,29
    7f88:	147ffe04 	addi	r17,r2,-8
    7f8c:	1907c83a 	sub	r3,r3,r4
    7f90:	8460983a 	sll	r16,r16,r17
    7f94:	98c6d83a 	srl	r3,r19,r3
    7f98:	9c64983a 	sll	r18,r19,r17
    7f9c:	1c20b03a 	or	r16,r3,r16
    7fa0:	1080fcc4 	addi	r2,r2,1011
    7fa4:	00abc83a 	sub	r21,zero,r2
    7fa8:	0027883a 	mov	r19,zero
    7fac:	0013883a 	mov	r9,zero
    7fb0:	003f9106 	br	7df8 <__alt_data_end+0xf0007df8>
    7fb4:	3446b03a 	or	r3,r6,r17
    7fb8:	18001f1e 	bne	r3,zero,8038 <__divdf3+0x2b8>
    7fbc:	0023883a 	mov	r17,zero
    7fc0:	0011883a 	mov	r8,zero
    7fc4:	01c00084 	movi	r7,2
    7fc8:	003f9d06 	br	7e40 <__alt_data_end+0xf0007e40>
    7fcc:	3446b03a 	or	r3,r6,r17
    7fd0:	18001526 	beq	r3,zero,8028 <__divdf3+0x2a8>
    7fd4:	88011b26 	beq	r17,zero,8444 <__divdf3+0x6c4>
    7fd8:	8809883a 	mov	r4,r17
    7fdc:	d9800315 	stw	r6,12(sp)
    7fe0:	da400115 	stw	r9,4(sp)
    7fe4:	0009a300 	call	9a30 <__clzsi2>
    7fe8:	d9800317 	ldw	r6,12(sp)
    7fec:	da400117 	ldw	r9,4(sp)
    7ff0:	113ffd44 	addi	r4,r2,-11
    7ff4:	00c00704 	movi	r3,28
    7ff8:	19010e16 	blt	r3,r4,8434 <__divdf3+0x6b4>
    7ffc:	00c00744 	movi	r3,29
    8000:	123ffe04 	addi	r8,r2,-8
    8004:	1907c83a 	sub	r3,r3,r4
    8008:	8a22983a 	sll	r17,r17,r8
    800c:	30c6d83a 	srl	r3,r6,r3
    8010:	3210983a 	sll	r8,r6,r8
    8014:	1c62b03a 	or	r17,r3,r17
    8018:	1080fcc4 	addi	r2,r2,1011
    801c:	0085c83a 	sub	r2,zero,r2
    8020:	000f883a 	mov	r7,zero
    8024:	003f8606 	br	7e40 <__alt_data_end+0xf0007e40>
    8028:	0023883a 	mov	r17,zero
    802c:	0011883a 	mov	r8,zero
    8030:	01c00044 	movi	r7,1
    8034:	003f8206 	br	7e40 <__alt_data_end+0xf0007e40>
    8038:	01c000c4 	movi	r7,3
    803c:	003f8006 	br	7e40 <__alt_data_end+0xf0007e40>
    8040:	04c00104 	movi	r19,4
    8044:	0021883a 	mov	r16,zero
    8048:	0025883a 	mov	r18,zero
    804c:	02400044 	movi	r9,1
    8050:	003f6906 	br	7df8 <__alt_data_end+0xf0007df8>
    8054:	04c00304 	movi	r19,12
    8058:	024000c4 	movi	r9,3
    805c:	003f6606 	br	7df8 <__alt_data_end+0xf0007df8>
    8060:	01400434 	movhi	r5,16
    8064:	0007883a 	mov	r3,zero
    8068:	297fffc4 	addi	r5,r5,-1
    806c:	04bfffc4 	movi	r18,-1
    8070:	0081ffc4 	movi	r2,2047
    8074:	003fa106 	br	7efc <__alt_data_end+0xf0007efc>
    8078:	00c00044 	movi	r3,1
    807c:	1887c83a 	sub	r3,r3,r2
    8080:	01000e04 	movi	r4,56
    8084:	20c1210e 	bge	r4,r3,850c <__divdf3+0x78c>
    8088:	98c0004c 	andi	r3,r19,1
    808c:	0005883a 	mov	r2,zero
    8090:	000b883a 	mov	r5,zero
    8094:	0025883a 	mov	r18,zero
    8098:	003f9806 	br	7efc <__alt_data_end+0xf0007efc>
    809c:	8c00fd36 	bltu	r17,r16,8494 <__divdf3+0x714>
    80a0:	8440fb26 	beq	r16,r17,8490 <__divdf3+0x710>
    80a4:	8007883a 	mov	r3,r16
    80a8:	ad7fffc4 	addi	r21,r21,-1
    80ac:	0021883a 	mov	r16,zero
    80b0:	4004d63a 	srli	r2,r8,24
    80b4:	8822923a 	slli	r17,r17,8
    80b8:	1809883a 	mov	r4,r3
    80bc:	402c923a 	slli	r22,r8,8
    80c0:	88b8b03a 	or	fp,r17,r2
    80c4:	e028d43a 	srli	r20,fp,16
    80c8:	d8c00015 	stw	r3,0(sp)
    80cc:	e5ffffcc 	andi	r23,fp,65535
    80d0:	a00b883a 	mov	r5,r20
    80d4:	0009b8c0 	call	9b8c <__udivsi3>
    80d8:	d8c00017 	ldw	r3,0(sp)
    80dc:	a00b883a 	mov	r5,r20
    80e0:	d8800315 	stw	r2,12(sp)
    80e4:	1809883a 	mov	r4,r3
    80e8:	0009bf00 	call	9bf0 <__umodsi3>
    80ec:	d9800317 	ldw	r6,12(sp)
    80f0:	1006943a 	slli	r3,r2,16
    80f4:	9004d43a 	srli	r2,r18,16
    80f8:	b9a3383a 	mul	r17,r23,r6
    80fc:	10c4b03a 	or	r2,r2,r3
    8100:	1440062e 	bgeu	r2,r17,811c <__divdf3+0x39c>
    8104:	1705883a 	add	r2,r2,fp
    8108:	30ffffc4 	addi	r3,r6,-1
    810c:	1700ee36 	bltu	r2,fp,84c8 <__divdf3+0x748>
    8110:	1440ed2e 	bgeu	r2,r17,84c8 <__divdf3+0x748>
    8114:	31bfff84 	addi	r6,r6,-2
    8118:	1705883a 	add	r2,r2,fp
    811c:	1463c83a 	sub	r17,r2,r17
    8120:	a00b883a 	mov	r5,r20
    8124:	8809883a 	mov	r4,r17
    8128:	d9800315 	stw	r6,12(sp)
    812c:	0009b8c0 	call	9b8c <__udivsi3>
    8130:	a00b883a 	mov	r5,r20
    8134:	8809883a 	mov	r4,r17
    8138:	d8800215 	stw	r2,8(sp)
    813c:	0009bf00 	call	9bf0 <__umodsi3>
    8140:	d9c00217 	ldw	r7,8(sp)
    8144:	1004943a 	slli	r2,r2,16
    8148:	94bfffcc 	andi	r18,r18,65535
    814c:	b9d1383a 	mul	r8,r23,r7
    8150:	90a4b03a 	or	r18,r18,r2
    8154:	d9800317 	ldw	r6,12(sp)
    8158:	9200062e 	bgeu	r18,r8,8174 <__divdf3+0x3f4>
    815c:	9725883a 	add	r18,r18,fp
    8160:	38bfffc4 	addi	r2,r7,-1
    8164:	9700d636 	bltu	r18,fp,84c0 <__divdf3+0x740>
    8168:	9200d52e 	bgeu	r18,r8,84c0 <__divdf3+0x740>
    816c:	39ffff84 	addi	r7,r7,-2
    8170:	9725883a 	add	r18,r18,fp
    8174:	3004943a 	slli	r2,r6,16
    8178:	b012d43a 	srli	r9,r22,16
    817c:	b1bfffcc 	andi	r6,r22,65535
    8180:	11e2b03a 	or	r17,r2,r7
    8184:	8806d43a 	srli	r3,r17,16
    8188:	893fffcc 	andi	r4,r17,65535
    818c:	218b383a 	mul	r5,r4,r6
    8190:	30c5383a 	mul	r2,r6,r3
    8194:	2249383a 	mul	r4,r4,r9
    8198:	280ed43a 	srli	r7,r5,16
    819c:	9225c83a 	sub	r18,r18,r8
    81a0:	2089883a 	add	r4,r4,r2
    81a4:	3909883a 	add	r4,r7,r4
    81a8:	1a47383a 	mul	r3,r3,r9
    81ac:	2080022e 	bgeu	r4,r2,81b8 <__divdf3+0x438>
    81b0:	00800074 	movhi	r2,1
    81b4:	1887883a 	add	r3,r3,r2
    81b8:	2004d43a 	srli	r2,r4,16
    81bc:	2008943a 	slli	r4,r4,16
    81c0:	297fffcc 	andi	r5,r5,65535
    81c4:	10c7883a 	add	r3,r2,r3
    81c8:	2149883a 	add	r4,r4,r5
    81cc:	90c0a536 	bltu	r18,r3,8464 <__divdf3+0x6e4>
    81d0:	90c0bf26 	beq	r18,r3,84d0 <__divdf3+0x750>
    81d4:	90c7c83a 	sub	r3,r18,r3
    81d8:	810fc83a 	sub	r7,r16,r4
    81dc:	81e5803a 	cmpltu	r18,r16,r7
    81e0:	1ca5c83a 	sub	r18,r3,r18
    81e4:	e480c126 	beq	fp,r18,84ec <__divdf3+0x76c>
    81e8:	a00b883a 	mov	r5,r20
    81ec:	9009883a 	mov	r4,r18
    81f0:	d9800315 	stw	r6,12(sp)
    81f4:	d9c00215 	stw	r7,8(sp)
    81f8:	da400115 	stw	r9,4(sp)
    81fc:	0009b8c0 	call	9b8c <__udivsi3>
    8200:	a00b883a 	mov	r5,r20
    8204:	9009883a 	mov	r4,r18
    8208:	d8800015 	stw	r2,0(sp)
    820c:	0009bf00 	call	9bf0 <__umodsi3>
    8210:	d9c00217 	ldw	r7,8(sp)
    8214:	da000017 	ldw	r8,0(sp)
    8218:	1006943a 	slli	r3,r2,16
    821c:	3804d43a 	srli	r2,r7,16
    8220:	ba21383a 	mul	r16,r23,r8
    8224:	d9800317 	ldw	r6,12(sp)
    8228:	10c4b03a 	or	r2,r2,r3
    822c:	da400117 	ldw	r9,4(sp)
    8230:	1400062e 	bgeu	r2,r16,824c <__divdf3+0x4cc>
    8234:	1705883a 	add	r2,r2,fp
    8238:	40ffffc4 	addi	r3,r8,-1
    823c:	1700ad36 	bltu	r2,fp,84f4 <__divdf3+0x774>
    8240:	1400ac2e 	bgeu	r2,r16,84f4 <__divdf3+0x774>
    8244:	423fff84 	addi	r8,r8,-2
    8248:	1705883a 	add	r2,r2,fp
    824c:	1421c83a 	sub	r16,r2,r16
    8250:	a00b883a 	mov	r5,r20
    8254:	8009883a 	mov	r4,r16
    8258:	d9800315 	stw	r6,12(sp)
    825c:	d9c00215 	stw	r7,8(sp)
    8260:	da000015 	stw	r8,0(sp)
    8264:	da400115 	stw	r9,4(sp)
    8268:	0009b8c0 	call	9b8c <__udivsi3>
    826c:	8009883a 	mov	r4,r16
    8270:	a00b883a 	mov	r5,r20
    8274:	1025883a 	mov	r18,r2
    8278:	0009bf00 	call	9bf0 <__umodsi3>
    827c:	d9c00217 	ldw	r7,8(sp)
    8280:	1004943a 	slli	r2,r2,16
    8284:	bcaf383a 	mul	r23,r23,r18
    8288:	393fffcc 	andi	r4,r7,65535
    828c:	2088b03a 	or	r4,r4,r2
    8290:	d9800317 	ldw	r6,12(sp)
    8294:	da000017 	ldw	r8,0(sp)
    8298:	da400117 	ldw	r9,4(sp)
    829c:	25c0062e 	bgeu	r4,r23,82b8 <__divdf3+0x538>
    82a0:	2709883a 	add	r4,r4,fp
    82a4:	90bfffc4 	addi	r2,r18,-1
    82a8:	27009436 	bltu	r4,fp,84fc <__divdf3+0x77c>
    82ac:	25c0932e 	bgeu	r4,r23,84fc <__divdf3+0x77c>
    82b0:	94bfff84 	addi	r18,r18,-2
    82b4:	2709883a 	add	r4,r4,fp
    82b8:	4004943a 	slli	r2,r8,16
    82bc:	25efc83a 	sub	r23,r4,r23
    82c0:	1490b03a 	or	r8,r2,r18
    82c4:	4008d43a 	srli	r4,r8,16
    82c8:	40ffffcc 	andi	r3,r8,65535
    82cc:	30c5383a 	mul	r2,r6,r3
    82d0:	1a47383a 	mul	r3,r3,r9
    82d4:	310d383a 	mul	r6,r6,r4
    82d8:	100ad43a 	srli	r5,r2,16
    82dc:	4913383a 	mul	r9,r9,r4
    82e0:	1987883a 	add	r3,r3,r6
    82e4:	28c7883a 	add	r3,r5,r3
    82e8:	1980022e 	bgeu	r3,r6,82f4 <__divdf3+0x574>
    82ec:	01000074 	movhi	r4,1
    82f0:	4913883a 	add	r9,r9,r4
    82f4:	1808d43a 	srli	r4,r3,16
    82f8:	1806943a 	slli	r3,r3,16
    82fc:	10bfffcc 	andi	r2,r2,65535
    8300:	2253883a 	add	r9,r4,r9
    8304:	1887883a 	add	r3,r3,r2
    8308:	ba403836 	bltu	r23,r9,83ec <__divdf3+0x66c>
    830c:	ba403626 	beq	r23,r9,83e8 <__divdf3+0x668>
    8310:	42000054 	ori	r8,r8,1
    8314:	a880ffc4 	addi	r2,r21,1023
    8318:	00bf570e 	bge	zero,r2,8078 <__alt_data_end+0xf0008078>
    831c:	40c001cc 	andi	r3,r8,7
    8320:	18000726 	beq	r3,zero,8340 <__divdf3+0x5c0>
    8324:	40c003cc 	andi	r3,r8,15
    8328:	01000104 	movi	r4,4
    832c:	19000426 	beq	r3,r4,8340 <__divdf3+0x5c0>
    8330:	4107883a 	add	r3,r8,r4
    8334:	1a11803a 	cmpltu	r8,r3,r8
    8338:	8a23883a 	add	r17,r17,r8
    833c:	1811883a 	mov	r8,r3
    8340:	88c0402c 	andhi	r3,r17,256
    8344:	18000426 	beq	r3,zero,8358 <__divdf3+0x5d8>
    8348:	00ffc034 	movhi	r3,65280
    834c:	18ffffc4 	addi	r3,r3,-1
    8350:	a8810004 	addi	r2,r21,1024
    8354:	88e2703a 	and	r17,r17,r3
    8358:	00c1ff84 	movi	r3,2046
    835c:	18bee316 	blt	r3,r2,7eec <__alt_data_end+0xf0007eec>
    8360:	8824977a 	slli	r18,r17,29
    8364:	4010d0fa 	srli	r8,r8,3
    8368:	8822927a 	slli	r17,r17,9
    836c:	1081ffcc 	andi	r2,r2,2047
    8370:	9224b03a 	or	r18,r18,r8
    8374:	880ad33a 	srli	r5,r17,12
    8378:	98c0004c 	andi	r3,r19,1
    837c:	003edf06 	br	7efc <__alt_data_end+0xf0007efc>
    8380:	8080022c 	andhi	r2,r16,8
    8384:	10001226 	beq	r2,zero,83d0 <__divdf3+0x650>
    8388:	8880022c 	andhi	r2,r17,8
    838c:	1000101e 	bne	r2,zero,83d0 <__divdf3+0x650>
    8390:	00800434 	movhi	r2,16
    8394:	89400234 	orhi	r5,r17,8
    8398:	10bfffc4 	addi	r2,r2,-1
    839c:	b007883a 	mov	r3,r22
    83a0:	288a703a 	and	r5,r5,r2
    83a4:	4025883a 	mov	r18,r8
    83a8:	003f3106 	br	8070 <__alt_data_end+0xf0008070>
    83ac:	008000c4 	movi	r2,3
    83b0:	3880a626 	beq	r7,r2,864c <__divdf3+0x8cc>
    83b4:	00800044 	movi	r2,1
    83b8:	3880521e 	bne	r7,r2,8504 <__divdf3+0x784>
    83bc:	b807883a 	mov	r3,r23
    83c0:	0005883a 	mov	r2,zero
    83c4:	000b883a 	mov	r5,zero
    83c8:	0025883a 	mov	r18,zero
    83cc:	003ecb06 	br	7efc <__alt_data_end+0xf0007efc>
    83d0:	00800434 	movhi	r2,16
    83d4:	81400234 	orhi	r5,r16,8
    83d8:	10bfffc4 	addi	r2,r2,-1
    83dc:	a007883a 	mov	r3,r20
    83e0:	288a703a 	and	r5,r5,r2
    83e4:	003f2206 	br	8070 <__alt_data_end+0xf0008070>
    83e8:	183fca26 	beq	r3,zero,8314 <__alt_data_end+0xf0008314>
    83ec:	e5ef883a 	add	r23,fp,r23
    83f0:	40bfffc4 	addi	r2,r8,-1
    83f4:	bf00392e 	bgeu	r23,fp,84dc <__divdf3+0x75c>
    83f8:	1011883a 	mov	r8,r2
    83fc:	ba7fc41e 	bne	r23,r9,8310 <__alt_data_end+0xf0008310>
    8400:	b0ffc31e 	bne	r22,r3,8310 <__alt_data_end+0xf0008310>
    8404:	003fc306 	br	8314 <__alt_data_end+0xf0008314>
    8408:	143ff604 	addi	r16,r2,-40
    840c:	9c20983a 	sll	r16,r19,r16
    8410:	0025883a 	mov	r18,zero
    8414:	003ee206 	br	7fa0 <__alt_data_end+0xf0007fa0>
    8418:	d9800315 	stw	r6,12(sp)
    841c:	d9c00215 	stw	r7,8(sp)
    8420:	0009a300 	call	9a30 <__clzsi2>
    8424:	10800804 	addi	r2,r2,32
    8428:	d9c00217 	ldw	r7,8(sp)
    842c:	d9800317 	ldw	r6,12(sp)
    8430:	003ed106 	br	7f78 <__alt_data_end+0xf0007f78>
    8434:	147ff604 	addi	r17,r2,-40
    8438:	3462983a 	sll	r17,r6,r17
    843c:	0011883a 	mov	r8,zero
    8440:	003ef506 	br	8018 <__alt_data_end+0xf0008018>
    8444:	3009883a 	mov	r4,r6
    8448:	d9800315 	stw	r6,12(sp)
    844c:	da400115 	stw	r9,4(sp)
    8450:	0009a300 	call	9a30 <__clzsi2>
    8454:	10800804 	addi	r2,r2,32
    8458:	da400117 	ldw	r9,4(sp)
    845c:	d9800317 	ldw	r6,12(sp)
    8460:	003ee306 	br	7ff0 <__alt_data_end+0xf0007ff0>
    8464:	85a1883a 	add	r16,r16,r22
    8468:	8585803a 	cmpltu	r2,r16,r22
    846c:	1705883a 	add	r2,r2,fp
    8470:	14a5883a 	add	r18,r2,r18
    8474:	88bfffc4 	addi	r2,r17,-1
    8478:	e4800c2e 	bgeu	fp,r18,84ac <__divdf3+0x72c>
    847c:	90c03e36 	bltu	r18,r3,8578 <__divdf3+0x7f8>
    8480:	1c806926 	beq	r3,r18,8628 <__divdf3+0x8a8>
    8484:	90c7c83a 	sub	r3,r18,r3
    8488:	1023883a 	mov	r17,r2
    848c:	003f5206 	br	81d8 <__alt_data_end+0xf00081d8>
    8490:	923f0436 	bltu	r18,r8,80a4 <__alt_data_end+0xf00080a4>
    8494:	800897fa 	slli	r4,r16,31
    8498:	9004d07a 	srli	r2,r18,1
    849c:	8006d07a 	srli	r3,r16,1
    84a0:	902097fa 	slli	r16,r18,31
    84a4:	20a4b03a 	or	r18,r4,r2
    84a8:	003f0106 	br	80b0 <__alt_data_end+0xf00080b0>
    84ac:	e4bff51e 	bne	fp,r18,8484 <__alt_data_end+0xf0008484>
    84b0:	85bff22e 	bgeu	r16,r22,847c <__alt_data_end+0xf000847c>
    84b4:	e0c7c83a 	sub	r3,fp,r3
    84b8:	1023883a 	mov	r17,r2
    84bc:	003f4606 	br	81d8 <__alt_data_end+0xf00081d8>
    84c0:	100f883a 	mov	r7,r2
    84c4:	003f2b06 	br	8174 <__alt_data_end+0xf0008174>
    84c8:	180d883a 	mov	r6,r3
    84cc:	003f1306 	br	811c <__alt_data_end+0xf000811c>
    84d0:	813fe436 	bltu	r16,r4,8464 <__alt_data_end+0xf0008464>
    84d4:	0007883a 	mov	r3,zero
    84d8:	003f3f06 	br	81d8 <__alt_data_end+0xf00081d8>
    84dc:	ba402c36 	bltu	r23,r9,8590 <__divdf3+0x810>
    84e0:	4dc05426 	beq	r9,r23,8634 <__divdf3+0x8b4>
    84e4:	1011883a 	mov	r8,r2
    84e8:	003f8906 	br	8310 <__alt_data_end+0xf0008310>
    84ec:	023fffc4 	movi	r8,-1
    84f0:	003f8806 	br	8314 <__alt_data_end+0xf0008314>
    84f4:	1811883a 	mov	r8,r3
    84f8:	003f5406 	br	824c <__alt_data_end+0xf000824c>
    84fc:	1025883a 	mov	r18,r2
    8500:	003f6d06 	br	82b8 <__alt_data_end+0xf00082b8>
    8504:	b827883a 	mov	r19,r23
    8508:	003f8206 	br	8314 <__alt_data_end+0xf0008314>
    850c:	010007c4 	movi	r4,31
    8510:	20c02616 	blt	r4,r3,85ac <__divdf3+0x82c>
    8514:	00800804 	movi	r2,32
    8518:	10c5c83a 	sub	r2,r2,r3
    851c:	888a983a 	sll	r5,r17,r2
    8520:	40c8d83a 	srl	r4,r8,r3
    8524:	4084983a 	sll	r2,r8,r2
    8528:	88e2d83a 	srl	r17,r17,r3
    852c:	2906b03a 	or	r3,r5,r4
    8530:	1004c03a 	cmpne	r2,r2,zero
    8534:	1886b03a 	or	r3,r3,r2
    8538:	188001cc 	andi	r2,r3,7
    853c:	10000726 	beq	r2,zero,855c <__divdf3+0x7dc>
    8540:	188003cc 	andi	r2,r3,15
    8544:	01000104 	movi	r4,4
    8548:	11000426 	beq	r2,r4,855c <__divdf3+0x7dc>
    854c:	1805883a 	mov	r2,r3
    8550:	10c00104 	addi	r3,r2,4
    8554:	1885803a 	cmpltu	r2,r3,r2
    8558:	88a3883a 	add	r17,r17,r2
    855c:	8880202c 	andhi	r2,r17,128
    8560:	10002726 	beq	r2,zero,8600 <__divdf3+0x880>
    8564:	98c0004c 	andi	r3,r19,1
    8568:	00800044 	movi	r2,1
    856c:	000b883a 	mov	r5,zero
    8570:	0025883a 	mov	r18,zero
    8574:	003e6106 	br	7efc <__alt_data_end+0xf0007efc>
    8578:	85a1883a 	add	r16,r16,r22
    857c:	8585803a 	cmpltu	r2,r16,r22
    8580:	1705883a 	add	r2,r2,fp
    8584:	14a5883a 	add	r18,r2,r18
    8588:	8c7fff84 	addi	r17,r17,-2
    858c:	003f1106 	br	81d4 <__alt_data_end+0xf00081d4>
    8590:	b589883a 	add	r4,r22,r22
    8594:	25ad803a 	cmpltu	r22,r4,r22
    8598:	b739883a 	add	fp,r22,fp
    859c:	40bfff84 	addi	r2,r8,-2
    85a0:	bf2f883a 	add	r23,r23,fp
    85a4:	202d883a 	mov	r22,r4
    85a8:	003f9306 	br	83f8 <__alt_data_end+0xf00083f8>
    85ac:	013ff844 	movi	r4,-31
    85b0:	2085c83a 	sub	r2,r4,r2
    85b4:	8888d83a 	srl	r4,r17,r2
    85b8:	00800804 	movi	r2,32
    85bc:	18802126 	beq	r3,r2,8644 <__divdf3+0x8c4>
    85c0:	00801004 	movi	r2,64
    85c4:	10c5c83a 	sub	r2,r2,r3
    85c8:	8884983a 	sll	r2,r17,r2
    85cc:	1204b03a 	or	r2,r2,r8
    85d0:	1004c03a 	cmpne	r2,r2,zero
    85d4:	2084b03a 	or	r2,r4,r2
    85d8:	144001cc 	andi	r17,r2,7
    85dc:	88000d1e 	bne	r17,zero,8614 <__divdf3+0x894>
    85e0:	000b883a 	mov	r5,zero
    85e4:	1024d0fa 	srli	r18,r2,3
    85e8:	98c0004c 	andi	r3,r19,1
    85ec:	0005883a 	mov	r2,zero
    85f0:	9464b03a 	or	r18,r18,r17
    85f4:	003e4106 	br	7efc <__alt_data_end+0xf0007efc>
    85f8:	1007883a 	mov	r3,r2
    85fc:	0023883a 	mov	r17,zero
    8600:	880a927a 	slli	r5,r17,9
    8604:	1805883a 	mov	r2,r3
    8608:	8822977a 	slli	r17,r17,29
    860c:	280ad33a 	srli	r5,r5,12
    8610:	003ff406 	br	85e4 <__alt_data_end+0xf00085e4>
    8614:	10c003cc 	andi	r3,r2,15
    8618:	01000104 	movi	r4,4
    861c:	193ff626 	beq	r3,r4,85f8 <__alt_data_end+0xf00085f8>
    8620:	0023883a 	mov	r17,zero
    8624:	003fca06 	br	8550 <__alt_data_end+0xf0008550>
    8628:	813fd336 	bltu	r16,r4,8578 <__alt_data_end+0xf0008578>
    862c:	1023883a 	mov	r17,r2
    8630:	003fa806 	br	84d4 <__alt_data_end+0xf00084d4>
    8634:	b0ffd636 	bltu	r22,r3,8590 <__alt_data_end+0xf0008590>
    8638:	1011883a 	mov	r8,r2
    863c:	b0ff341e 	bne	r22,r3,8310 <__alt_data_end+0xf0008310>
    8640:	003f3406 	br	8314 <__alt_data_end+0xf0008314>
    8644:	0005883a 	mov	r2,zero
    8648:	003fe006 	br	85cc <__alt_data_end+0xf00085cc>
    864c:	00800434 	movhi	r2,16
    8650:	89400234 	orhi	r5,r17,8
    8654:	10bfffc4 	addi	r2,r2,-1
    8658:	b807883a 	mov	r3,r23
    865c:	288a703a 	and	r5,r5,r2
    8660:	4025883a 	mov	r18,r8
    8664:	003e8206 	br	8070 <__alt_data_end+0xf0008070>

00008668 <__eqdf2>:
    8668:	2804d53a 	srli	r2,r5,20
    866c:	3806d53a 	srli	r3,r7,20
    8670:	02000434 	movhi	r8,16
    8674:	423fffc4 	addi	r8,r8,-1
    8678:	1081ffcc 	andi	r2,r2,2047
    867c:	0281ffc4 	movi	r10,2047
    8680:	2a12703a 	and	r9,r5,r8
    8684:	18c1ffcc 	andi	r3,r3,2047
    8688:	3a10703a 	and	r8,r7,r8
    868c:	280ad7fa 	srli	r5,r5,31
    8690:	380ed7fa 	srli	r7,r7,31
    8694:	12801026 	beq	r2,r10,86d8 <__eqdf2+0x70>
    8698:	0281ffc4 	movi	r10,2047
    869c:	1a800a26 	beq	r3,r10,86c8 <__eqdf2+0x60>
    86a0:	10c00226 	beq	r2,r3,86ac <__eqdf2+0x44>
    86a4:	00800044 	movi	r2,1
    86a8:	f800283a 	ret
    86ac:	4a3ffd1e 	bne	r9,r8,86a4 <__alt_data_end+0xf00086a4>
    86b0:	21bffc1e 	bne	r4,r6,86a4 <__alt_data_end+0xf00086a4>
    86b4:	29c00c26 	beq	r5,r7,86e8 <__eqdf2+0x80>
    86b8:	103ffa1e 	bne	r2,zero,86a4 <__alt_data_end+0xf00086a4>
    86bc:	2244b03a 	or	r2,r4,r9
    86c0:	1004c03a 	cmpne	r2,r2,zero
    86c4:	f800283a 	ret
    86c8:	3214b03a 	or	r10,r6,r8
    86cc:	503ff426 	beq	r10,zero,86a0 <__alt_data_end+0xf00086a0>
    86d0:	00800044 	movi	r2,1
    86d4:	f800283a 	ret
    86d8:	2254b03a 	or	r10,r4,r9
    86dc:	503fee26 	beq	r10,zero,8698 <__alt_data_end+0xf0008698>
    86e0:	00800044 	movi	r2,1
    86e4:	f800283a 	ret
    86e8:	0005883a 	mov	r2,zero
    86ec:	f800283a 	ret

000086f0 <__gedf2>:
    86f0:	2804d53a 	srli	r2,r5,20
    86f4:	3806d53a 	srli	r3,r7,20
    86f8:	02000434 	movhi	r8,16
    86fc:	423fffc4 	addi	r8,r8,-1
    8700:	1081ffcc 	andi	r2,r2,2047
    8704:	0241ffc4 	movi	r9,2047
    8708:	2a14703a 	and	r10,r5,r8
    870c:	18c1ffcc 	andi	r3,r3,2047
    8710:	3a10703a 	and	r8,r7,r8
    8714:	280ad7fa 	srli	r5,r5,31
    8718:	380ed7fa 	srli	r7,r7,31
    871c:	12401d26 	beq	r2,r9,8794 <__gedf2+0xa4>
    8720:	0241ffc4 	movi	r9,2047
    8724:	1a401226 	beq	r3,r9,8770 <__gedf2+0x80>
    8728:	1000081e 	bne	r2,zero,874c <__gedf2+0x5c>
    872c:	2296b03a 	or	r11,r4,r10
    8730:	5813003a 	cmpeq	r9,r11,zero
    8734:	1800091e 	bne	r3,zero,875c <__gedf2+0x6c>
    8738:	3218b03a 	or	r12,r6,r8
    873c:	6000071e 	bne	r12,zero,875c <__gedf2+0x6c>
    8740:	0005883a 	mov	r2,zero
    8744:	5800101e 	bne	r11,zero,8788 <__gedf2+0x98>
    8748:	f800283a 	ret
    874c:	18000c1e 	bne	r3,zero,8780 <__gedf2+0x90>
    8750:	3212b03a 	or	r9,r6,r8
    8754:	48000c26 	beq	r9,zero,8788 <__gedf2+0x98>
    8758:	0013883a 	mov	r9,zero
    875c:	39c03fcc 	andi	r7,r7,255
    8760:	48000826 	beq	r9,zero,8784 <__gedf2+0x94>
    8764:	38000926 	beq	r7,zero,878c <__gedf2+0x9c>
    8768:	00800044 	movi	r2,1
    876c:	f800283a 	ret
    8770:	3212b03a 	or	r9,r6,r8
    8774:	483fec26 	beq	r9,zero,8728 <__alt_data_end+0xf0008728>
    8778:	00bfff84 	movi	r2,-2
    877c:	f800283a 	ret
    8780:	39c03fcc 	andi	r7,r7,255
    8784:	29c00626 	beq	r5,r7,87a0 <__gedf2+0xb0>
    8788:	283ff726 	beq	r5,zero,8768 <__alt_data_end+0xf0008768>
    878c:	00bfffc4 	movi	r2,-1
    8790:	f800283a 	ret
    8794:	2292b03a 	or	r9,r4,r10
    8798:	483fe126 	beq	r9,zero,8720 <__alt_data_end+0xf0008720>
    879c:	003ff606 	br	8778 <__alt_data_end+0xf0008778>
    87a0:	18bff916 	blt	r3,r2,8788 <__alt_data_end+0xf0008788>
    87a4:	10c00316 	blt	r2,r3,87b4 <__gedf2+0xc4>
    87a8:	42bff736 	bltu	r8,r10,8788 <__alt_data_end+0xf0008788>
    87ac:	52000326 	beq	r10,r8,87bc <__gedf2+0xcc>
    87b0:	5200042e 	bgeu	r10,r8,87c4 <__gedf2+0xd4>
    87b4:	283fec1e 	bne	r5,zero,8768 <__alt_data_end+0xf0008768>
    87b8:	003ff406 	br	878c <__alt_data_end+0xf000878c>
    87bc:	313ff236 	bltu	r6,r4,8788 <__alt_data_end+0xf0008788>
    87c0:	21bffc36 	bltu	r4,r6,87b4 <__alt_data_end+0xf00087b4>
    87c4:	0005883a 	mov	r2,zero
    87c8:	f800283a 	ret

000087cc <__ledf2>:
    87cc:	2804d53a 	srli	r2,r5,20
    87d0:	3810d53a 	srli	r8,r7,20
    87d4:	00c00434 	movhi	r3,16
    87d8:	18ffffc4 	addi	r3,r3,-1
    87dc:	1081ffcc 	andi	r2,r2,2047
    87e0:	0241ffc4 	movi	r9,2047
    87e4:	28d4703a 	and	r10,r5,r3
    87e8:	4201ffcc 	andi	r8,r8,2047
    87ec:	38c6703a 	and	r3,r7,r3
    87f0:	280ad7fa 	srli	r5,r5,31
    87f4:	380ed7fa 	srli	r7,r7,31
    87f8:	12401f26 	beq	r2,r9,8878 <__ledf2+0xac>
    87fc:	0241ffc4 	movi	r9,2047
    8800:	42401426 	beq	r8,r9,8854 <__ledf2+0x88>
    8804:	1000091e 	bne	r2,zero,882c <__ledf2+0x60>
    8808:	2296b03a 	or	r11,r4,r10
    880c:	5813003a 	cmpeq	r9,r11,zero
    8810:	29403fcc 	andi	r5,r5,255
    8814:	40000a1e 	bne	r8,zero,8840 <__ledf2+0x74>
    8818:	30d8b03a 	or	r12,r6,r3
    881c:	6000081e 	bne	r12,zero,8840 <__ledf2+0x74>
    8820:	0005883a 	mov	r2,zero
    8824:	5800111e 	bne	r11,zero,886c <__ledf2+0xa0>
    8828:	f800283a 	ret
    882c:	29403fcc 	andi	r5,r5,255
    8830:	40000c1e 	bne	r8,zero,8864 <__ledf2+0x98>
    8834:	30d2b03a 	or	r9,r6,r3
    8838:	48000c26 	beq	r9,zero,886c <__ledf2+0xa0>
    883c:	0013883a 	mov	r9,zero
    8840:	39c03fcc 	andi	r7,r7,255
    8844:	48000826 	beq	r9,zero,8868 <__ledf2+0x9c>
    8848:	38001126 	beq	r7,zero,8890 <__ledf2+0xc4>
    884c:	00800044 	movi	r2,1
    8850:	f800283a 	ret
    8854:	30d2b03a 	or	r9,r6,r3
    8858:	483fea26 	beq	r9,zero,8804 <__alt_data_end+0xf0008804>
    885c:	00800084 	movi	r2,2
    8860:	f800283a 	ret
    8864:	39c03fcc 	andi	r7,r7,255
    8868:	39400726 	beq	r7,r5,8888 <__ledf2+0xbc>
    886c:	2800081e 	bne	r5,zero,8890 <__ledf2+0xc4>
    8870:	00800044 	movi	r2,1
    8874:	f800283a 	ret
    8878:	2292b03a 	or	r9,r4,r10
    887c:	483fdf26 	beq	r9,zero,87fc <__alt_data_end+0xf00087fc>
    8880:	00800084 	movi	r2,2
    8884:	f800283a 	ret
    8888:	4080030e 	bge	r8,r2,8898 <__ledf2+0xcc>
    888c:	383fef26 	beq	r7,zero,884c <__alt_data_end+0xf000884c>
    8890:	00bfffc4 	movi	r2,-1
    8894:	f800283a 	ret
    8898:	123feb16 	blt	r2,r8,8848 <__alt_data_end+0xf0008848>
    889c:	1abff336 	bltu	r3,r10,886c <__alt_data_end+0xf000886c>
    88a0:	50c00326 	beq	r10,r3,88b0 <__ledf2+0xe4>
    88a4:	50c0042e 	bgeu	r10,r3,88b8 <__ledf2+0xec>
    88a8:	283fe81e 	bne	r5,zero,884c <__alt_data_end+0xf000884c>
    88ac:	003ff806 	br	8890 <__alt_data_end+0xf0008890>
    88b0:	313fee36 	bltu	r6,r4,886c <__alt_data_end+0xf000886c>
    88b4:	21bffc36 	bltu	r4,r6,88a8 <__alt_data_end+0xf00088a8>
    88b8:	0005883a 	mov	r2,zero
    88bc:	f800283a 	ret

000088c0 <__muldf3>:
    88c0:	defff304 	addi	sp,sp,-52
    88c4:	2804d53a 	srli	r2,r5,20
    88c8:	dd800915 	stw	r22,36(sp)
    88cc:	282cd7fa 	srli	r22,r5,31
    88d0:	dc000315 	stw	r16,12(sp)
    88d4:	04000434 	movhi	r16,16
    88d8:	dd400815 	stw	r21,32(sp)
    88dc:	dc800515 	stw	r18,20(sp)
    88e0:	843fffc4 	addi	r16,r16,-1
    88e4:	dfc00c15 	stw	ra,48(sp)
    88e8:	df000b15 	stw	fp,44(sp)
    88ec:	ddc00a15 	stw	r23,40(sp)
    88f0:	dd000715 	stw	r20,28(sp)
    88f4:	dcc00615 	stw	r19,24(sp)
    88f8:	dc400415 	stw	r17,16(sp)
    88fc:	1481ffcc 	andi	r18,r2,2047
    8900:	2c20703a 	and	r16,r5,r16
    8904:	b02b883a 	mov	r21,r22
    8908:	b2403fcc 	andi	r9,r22,255
    890c:	90006026 	beq	r18,zero,8a90 <__muldf3+0x1d0>
    8910:	0081ffc4 	movi	r2,2047
    8914:	2029883a 	mov	r20,r4
    8918:	90803626 	beq	r18,r2,89f4 <__muldf3+0x134>
    891c:	80800434 	orhi	r2,r16,16
    8920:	100490fa 	slli	r2,r2,3
    8924:	2020d77a 	srli	r16,r4,29
    8928:	202890fa 	slli	r20,r4,3
    892c:	94bf0044 	addi	r18,r18,-1023
    8930:	80a0b03a 	or	r16,r16,r2
    8934:	0027883a 	mov	r19,zero
    8938:	0039883a 	mov	fp,zero
    893c:	3804d53a 	srli	r2,r7,20
    8940:	382ed7fa 	srli	r23,r7,31
    8944:	04400434 	movhi	r17,16
    8948:	8c7fffc4 	addi	r17,r17,-1
    894c:	1081ffcc 	andi	r2,r2,2047
    8950:	3011883a 	mov	r8,r6
    8954:	3c62703a 	and	r17,r7,r17
    8958:	ba803fcc 	andi	r10,r23,255
    895c:	10006d26 	beq	r2,zero,8b14 <__muldf3+0x254>
    8960:	00c1ffc4 	movi	r3,2047
    8964:	10c06526 	beq	r2,r3,8afc <__muldf3+0x23c>
    8968:	88c00434 	orhi	r3,r17,16
    896c:	180690fa 	slli	r3,r3,3
    8970:	3022d77a 	srli	r17,r6,29
    8974:	301090fa 	slli	r8,r6,3
    8978:	10bf0044 	addi	r2,r2,-1023
    897c:	88e2b03a 	or	r17,r17,r3
    8980:	000b883a 	mov	r5,zero
    8984:	9085883a 	add	r2,r18,r2
    8988:	2cc8b03a 	or	r4,r5,r19
    898c:	00c003c4 	movi	r3,15
    8990:	bdacf03a 	xor	r22,r23,r22
    8994:	12c00044 	addi	r11,r2,1
    8998:	19009936 	bltu	r3,r4,8c00 <__muldf3+0x340>
    899c:	200890ba 	slli	r4,r4,2
    89a0:	00c00074 	movhi	r3,1
    89a4:	18e26d04 	addi	r3,r3,-30284
    89a8:	20c9883a 	add	r4,r4,r3
    89ac:	20c00017 	ldw	r3,0(r4)
    89b0:	1800683a 	jmp	r3
    89b4:	00008c00 	call	8c0 <xCoRoutineRemoveFromEventList+0x64>
    89b8:	00008a14 	movui	zero,552
    89bc:	00008a14 	movui	zero,552
    89c0:	00008a10 	cmplti	zero,zero,552
    89c4:	00008bdc 	xori	zero,zero,559
    89c8:	00008bdc 	xori	zero,zero,559
    89cc:	00008bc4 	movi	zero,559
    89d0:	00008a10 	cmplti	zero,zero,552
    89d4:	00008bdc 	xori	zero,zero,559
    89d8:	00008bc4 	movi	zero,559
    89dc:	00008bdc 	xori	zero,zero,559
    89e0:	00008a10 	cmplti	zero,zero,552
    89e4:	00008bec 	andhi	zero,zero,559
    89e8:	00008bec 	andhi	zero,zero,559
    89ec:	00008bec 	andhi	zero,zero,559
    89f0:	00008e08 	cmpgei	zero,zero,568
    89f4:	2404b03a 	or	r2,r4,r16
    89f8:	10006f1e 	bne	r2,zero,8bb8 <__muldf3+0x2f8>
    89fc:	04c00204 	movi	r19,8
    8a00:	0021883a 	mov	r16,zero
    8a04:	0029883a 	mov	r20,zero
    8a08:	07000084 	movi	fp,2
    8a0c:	003fcb06 	br	893c <__alt_data_end+0xf000893c>
    8a10:	502d883a 	mov	r22,r10
    8a14:	00800084 	movi	r2,2
    8a18:	28805726 	beq	r5,r2,8b78 <__muldf3+0x2b8>
    8a1c:	008000c4 	movi	r2,3
    8a20:	28816626 	beq	r5,r2,8fbc <__muldf3+0x6fc>
    8a24:	00800044 	movi	r2,1
    8a28:	2881411e 	bne	r5,r2,8f30 <__muldf3+0x670>
    8a2c:	b02b883a 	mov	r21,r22
    8a30:	0005883a 	mov	r2,zero
    8a34:	000b883a 	mov	r5,zero
    8a38:	0029883a 	mov	r20,zero
    8a3c:	1004953a 	slli	r2,r2,20
    8a40:	a8c03fcc 	andi	r3,r21,255
    8a44:	04400434 	movhi	r17,16
    8a48:	8c7fffc4 	addi	r17,r17,-1
    8a4c:	180697fa 	slli	r3,r3,31
    8a50:	2c4a703a 	and	r5,r5,r17
    8a54:	288ab03a 	or	r5,r5,r2
    8a58:	28c6b03a 	or	r3,r5,r3
    8a5c:	a005883a 	mov	r2,r20
    8a60:	dfc00c17 	ldw	ra,48(sp)
    8a64:	df000b17 	ldw	fp,44(sp)
    8a68:	ddc00a17 	ldw	r23,40(sp)
    8a6c:	dd800917 	ldw	r22,36(sp)
    8a70:	dd400817 	ldw	r21,32(sp)
    8a74:	dd000717 	ldw	r20,28(sp)
    8a78:	dcc00617 	ldw	r19,24(sp)
    8a7c:	dc800517 	ldw	r18,20(sp)
    8a80:	dc400417 	ldw	r17,16(sp)
    8a84:	dc000317 	ldw	r16,12(sp)
    8a88:	dec00d04 	addi	sp,sp,52
    8a8c:	f800283a 	ret
    8a90:	2404b03a 	or	r2,r4,r16
    8a94:	2027883a 	mov	r19,r4
    8a98:	10004226 	beq	r2,zero,8ba4 <__muldf3+0x2e4>
    8a9c:	8000fc26 	beq	r16,zero,8e90 <__muldf3+0x5d0>
    8aa0:	8009883a 	mov	r4,r16
    8aa4:	d9800215 	stw	r6,8(sp)
    8aa8:	d9c00015 	stw	r7,0(sp)
    8aac:	da400115 	stw	r9,4(sp)
    8ab0:	0009a300 	call	9a30 <__clzsi2>
    8ab4:	d9800217 	ldw	r6,8(sp)
    8ab8:	d9c00017 	ldw	r7,0(sp)
    8abc:	da400117 	ldw	r9,4(sp)
    8ac0:	113ffd44 	addi	r4,r2,-11
    8ac4:	00c00704 	movi	r3,28
    8ac8:	1900ed16 	blt	r3,r4,8e80 <__muldf3+0x5c0>
    8acc:	00c00744 	movi	r3,29
    8ad0:	147ffe04 	addi	r17,r2,-8
    8ad4:	1907c83a 	sub	r3,r3,r4
    8ad8:	8460983a 	sll	r16,r16,r17
    8adc:	98c6d83a 	srl	r3,r19,r3
    8ae0:	9c68983a 	sll	r20,r19,r17
    8ae4:	1c20b03a 	or	r16,r3,r16
    8ae8:	1080fcc4 	addi	r2,r2,1011
    8aec:	00a5c83a 	sub	r18,zero,r2
    8af0:	0027883a 	mov	r19,zero
    8af4:	0039883a 	mov	fp,zero
    8af8:	003f9006 	br	893c <__alt_data_end+0xf000893c>
    8afc:	3446b03a 	or	r3,r6,r17
    8b00:	1800261e 	bne	r3,zero,8b9c <__muldf3+0x2dc>
    8b04:	0023883a 	mov	r17,zero
    8b08:	0011883a 	mov	r8,zero
    8b0c:	01400084 	movi	r5,2
    8b10:	003f9c06 	br	8984 <__alt_data_end+0xf0008984>
    8b14:	3446b03a 	or	r3,r6,r17
    8b18:	18001c26 	beq	r3,zero,8b8c <__muldf3+0x2cc>
    8b1c:	8800ce26 	beq	r17,zero,8e58 <__muldf3+0x598>
    8b20:	8809883a 	mov	r4,r17
    8b24:	d9800215 	stw	r6,8(sp)
    8b28:	da400115 	stw	r9,4(sp)
    8b2c:	da800015 	stw	r10,0(sp)
    8b30:	0009a300 	call	9a30 <__clzsi2>
    8b34:	d9800217 	ldw	r6,8(sp)
    8b38:	da400117 	ldw	r9,4(sp)
    8b3c:	da800017 	ldw	r10,0(sp)
    8b40:	113ffd44 	addi	r4,r2,-11
    8b44:	00c00704 	movi	r3,28
    8b48:	1900bf16 	blt	r3,r4,8e48 <__muldf3+0x588>
    8b4c:	00c00744 	movi	r3,29
    8b50:	123ffe04 	addi	r8,r2,-8
    8b54:	1907c83a 	sub	r3,r3,r4
    8b58:	8a22983a 	sll	r17,r17,r8
    8b5c:	30c6d83a 	srl	r3,r6,r3
    8b60:	3210983a 	sll	r8,r6,r8
    8b64:	1c62b03a 	or	r17,r3,r17
    8b68:	1080fcc4 	addi	r2,r2,1011
    8b6c:	0085c83a 	sub	r2,zero,r2
    8b70:	000b883a 	mov	r5,zero
    8b74:	003f8306 	br	8984 <__alt_data_end+0xf0008984>
    8b78:	b02b883a 	mov	r21,r22
    8b7c:	0081ffc4 	movi	r2,2047
    8b80:	000b883a 	mov	r5,zero
    8b84:	0029883a 	mov	r20,zero
    8b88:	003fac06 	br	8a3c <__alt_data_end+0xf0008a3c>
    8b8c:	0023883a 	mov	r17,zero
    8b90:	0011883a 	mov	r8,zero
    8b94:	01400044 	movi	r5,1
    8b98:	003f7a06 	br	8984 <__alt_data_end+0xf0008984>
    8b9c:	014000c4 	movi	r5,3
    8ba0:	003f7806 	br	8984 <__alt_data_end+0xf0008984>
    8ba4:	04c00104 	movi	r19,4
    8ba8:	0021883a 	mov	r16,zero
    8bac:	0029883a 	mov	r20,zero
    8bb0:	07000044 	movi	fp,1
    8bb4:	003f6106 	br	893c <__alt_data_end+0xf000893c>
    8bb8:	04c00304 	movi	r19,12
    8bbc:	070000c4 	movi	fp,3
    8bc0:	003f5e06 	br	893c <__alt_data_end+0xf000893c>
    8bc4:	01400434 	movhi	r5,16
    8bc8:	002b883a 	mov	r21,zero
    8bcc:	297fffc4 	addi	r5,r5,-1
    8bd0:	053fffc4 	movi	r20,-1
    8bd4:	0081ffc4 	movi	r2,2047
    8bd8:	003f9806 	br	8a3c <__alt_data_end+0xf0008a3c>
    8bdc:	8023883a 	mov	r17,r16
    8be0:	a011883a 	mov	r8,r20
    8be4:	e00b883a 	mov	r5,fp
    8be8:	003f8a06 	br	8a14 <__alt_data_end+0xf0008a14>
    8bec:	8023883a 	mov	r17,r16
    8bf0:	a011883a 	mov	r8,r20
    8bf4:	482d883a 	mov	r22,r9
    8bf8:	e00b883a 	mov	r5,fp
    8bfc:	003f8506 	br	8a14 <__alt_data_end+0xf0008a14>
    8c00:	a00ad43a 	srli	r5,r20,16
    8c04:	401ad43a 	srli	r13,r8,16
    8c08:	a53fffcc 	andi	r20,r20,65535
    8c0c:	423fffcc 	andi	r8,r8,65535
    8c10:	4519383a 	mul	r12,r8,r20
    8c14:	4147383a 	mul	r3,r8,r5
    8c18:	6d09383a 	mul	r4,r13,r20
    8c1c:	600cd43a 	srli	r6,r12,16
    8c20:	2b5d383a 	mul	r14,r5,r13
    8c24:	20c9883a 	add	r4,r4,r3
    8c28:	310d883a 	add	r6,r6,r4
    8c2c:	30c0022e 	bgeu	r6,r3,8c38 <__muldf3+0x378>
    8c30:	00c00074 	movhi	r3,1
    8c34:	70dd883a 	add	r14,r14,r3
    8c38:	8826d43a 	srli	r19,r17,16
    8c3c:	8bffffcc 	andi	r15,r17,65535
    8c40:	7d23383a 	mul	r17,r15,r20
    8c44:	7949383a 	mul	r4,r15,r5
    8c48:	9d29383a 	mul	r20,r19,r20
    8c4c:	8814d43a 	srli	r10,r17,16
    8c50:	3012943a 	slli	r9,r6,16
    8c54:	a129883a 	add	r20,r20,r4
    8c58:	633fffcc 	andi	r12,r12,65535
    8c5c:	5515883a 	add	r10,r10,r20
    8c60:	3006d43a 	srli	r3,r6,16
    8c64:	4b13883a 	add	r9,r9,r12
    8c68:	2ccb383a 	mul	r5,r5,r19
    8c6c:	5100022e 	bgeu	r10,r4,8c78 <__muldf3+0x3b8>
    8c70:	01000074 	movhi	r4,1
    8c74:	290b883a 	add	r5,r5,r4
    8c78:	802ad43a 	srli	r21,r16,16
    8c7c:	843fffcc 	andi	r16,r16,65535
    8c80:	440d383a 	mul	r6,r8,r16
    8c84:	4565383a 	mul	r18,r8,r21
    8c88:	8349383a 	mul	r4,r16,r13
    8c8c:	500e943a 	slli	r7,r10,16
    8c90:	3010d43a 	srli	r8,r6,16
    8c94:	5028d43a 	srli	r20,r10,16
    8c98:	2489883a 	add	r4,r4,r18
    8c9c:	8abfffcc 	andi	r10,r17,65535
    8ca0:	3a95883a 	add	r10,r7,r10
    8ca4:	4119883a 	add	r12,r8,r4
    8ca8:	a169883a 	add	r20,r20,r5
    8cac:	1a87883a 	add	r3,r3,r10
    8cb0:	6d5b383a 	mul	r13,r13,r21
    8cb4:	6480022e 	bgeu	r12,r18,8cc0 <__muldf3+0x400>
    8cb8:	01000074 	movhi	r4,1
    8cbc:	691b883a 	add	r13,r13,r4
    8cc0:	7c25383a 	mul	r18,r15,r16
    8cc4:	7d4b383a 	mul	r5,r15,r21
    8cc8:	84cf383a 	mul	r7,r16,r19
    8ccc:	901ed43a 	srli	r15,r18,16
    8cd0:	6008d43a 	srli	r4,r12,16
    8cd4:	6010943a 	slli	r8,r12,16
    8cd8:	394f883a 	add	r7,r7,r5
    8cdc:	333fffcc 	andi	r12,r6,65535
    8ce0:	79df883a 	add	r15,r15,r7
    8ce4:	235b883a 	add	r13,r4,r13
    8ce8:	9d63383a 	mul	r17,r19,r21
    8cec:	4309883a 	add	r4,r8,r12
    8cf0:	7940022e 	bgeu	r15,r5,8cfc <__muldf3+0x43c>
    8cf4:	01400074 	movhi	r5,1
    8cf8:	8963883a 	add	r17,r17,r5
    8cfc:	780a943a 	slli	r5,r15,16
    8d00:	91bfffcc 	andi	r6,r18,65535
    8d04:	70c7883a 	add	r3,r14,r3
    8d08:	298d883a 	add	r6,r5,r6
    8d0c:	1a8f803a 	cmpltu	r7,r3,r10
    8d10:	350b883a 	add	r5,r6,r20
    8d14:	20c7883a 	add	r3,r4,r3
    8d18:	3955883a 	add	r10,r7,r5
    8d1c:	1909803a 	cmpltu	r4,r3,r4
    8d20:	6a91883a 	add	r8,r13,r10
    8d24:	780cd43a 	srli	r6,r15,16
    8d28:	2219883a 	add	r12,r4,r8
    8d2c:	2d0b803a 	cmpltu	r5,r5,r20
    8d30:	51cf803a 	cmpltu	r7,r10,r7
    8d34:	29ceb03a 	or	r7,r5,r7
    8d38:	4351803a 	cmpltu	r8,r8,r13
    8d3c:	610b803a 	cmpltu	r5,r12,r4
    8d40:	4148b03a 	or	r4,r8,r5
    8d44:	398f883a 	add	r7,r7,r6
    8d48:	3909883a 	add	r4,r7,r4
    8d4c:	1810927a 	slli	r8,r3,9
    8d50:	2449883a 	add	r4,r4,r17
    8d54:	2008927a 	slli	r4,r4,9
    8d58:	6022d5fa 	srli	r17,r12,23
    8d5c:	1806d5fa 	srli	r3,r3,23
    8d60:	4252b03a 	or	r9,r8,r9
    8d64:	600a927a 	slli	r5,r12,9
    8d68:	4810c03a 	cmpne	r8,r9,zero
    8d6c:	2462b03a 	or	r17,r4,r17
    8d70:	40c6b03a 	or	r3,r8,r3
    8d74:	8900402c 	andhi	r4,r17,256
    8d78:	1950b03a 	or	r8,r3,r5
    8d7c:	20000726 	beq	r4,zero,8d9c <__muldf3+0x4dc>
    8d80:	4006d07a 	srli	r3,r8,1
    8d84:	880497fa 	slli	r2,r17,31
    8d88:	4200004c 	andi	r8,r8,1
    8d8c:	8822d07a 	srli	r17,r17,1
    8d90:	1a10b03a 	or	r8,r3,r8
    8d94:	1210b03a 	or	r8,r2,r8
    8d98:	5805883a 	mov	r2,r11
    8d9c:	1140ffc4 	addi	r5,r2,1023
    8da0:	0140440e 	bge	zero,r5,8eb4 <__muldf3+0x5f4>
    8da4:	40c001cc 	andi	r3,r8,7
    8da8:	18000726 	beq	r3,zero,8dc8 <__muldf3+0x508>
    8dac:	40c003cc 	andi	r3,r8,15
    8db0:	01000104 	movi	r4,4
    8db4:	19000426 	beq	r3,r4,8dc8 <__muldf3+0x508>
    8db8:	4107883a 	add	r3,r8,r4
    8dbc:	1a11803a 	cmpltu	r8,r3,r8
    8dc0:	8a23883a 	add	r17,r17,r8
    8dc4:	1811883a 	mov	r8,r3
    8dc8:	88c0402c 	andhi	r3,r17,256
    8dcc:	18000426 	beq	r3,zero,8de0 <__muldf3+0x520>
    8dd0:	11410004 	addi	r5,r2,1024
    8dd4:	00bfc034 	movhi	r2,65280
    8dd8:	10bfffc4 	addi	r2,r2,-1
    8ddc:	88a2703a 	and	r17,r17,r2
    8de0:	0081ff84 	movi	r2,2046
    8de4:	117f6416 	blt	r2,r5,8b78 <__alt_data_end+0xf0008b78>
    8de8:	8828977a 	slli	r20,r17,29
    8dec:	4010d0fa 	srli	r8,r8,3
    8df0:	8822927a 	slli	r17,r17,9
    8df4:	2881ffcc 	andi	r2,r5,2047
    8df8:	a228b03a 	or	r20,r20,r8
    8dfc:	880ad33a 	srli	r5,r17,12
    8e00:	b02b883a 	mov	r21,r22
    8e04:	003f0d06 	br	8a3c <__alt_data_end+0xf0008a3c>
    8e08:	8080022c 	andhi	r2,r16,8
    8e0c:	10000926 	beq	r2,zero,8e34 <__muldf3+0x574>
    8e10:	8880022c 	andhi	r2,r17,8
    8e14:	1000071e 	bne	r2,zero,8e34 <__muldf3+0x574>
    8e18:	00800434 	movhi	r2,16
    8e1c:	89400234 	orhi	r5,r17,8
    8e20:	10bfffc4 	addi	r2,r2,-1
    8e24:	b82b883a 	mov	r21,r23
    8e28:	288a703a 	and	r5,r5,r2
    8e2c:	4029883a 	mov	r20,r8
    8e30:	003f6806 	br	8bd4 <__alt_data_end+0xf0008bd4>
    8e34:	00800434 	movhi	r2,16
    8e38:	81400234 	orhi	r5,r16,8
    8e3c:	10bfffc4 	addi	r2,r2,-1
    8e40:	288a703a 	and	r5,r5,r2
    8e44:	003f6306 	br	8bd4 <__alt_data_end+0xf0008bd4>
    8e48:	147ff604 	addi	r17,r2,-40
    8e4c:	3462983a 	sll	r17,r6,r17
    8e50:	0011883a 	mov	r8,zero
    8e54:	003f4406 	br	8b68 <__alt_data_end+0xf0008b68>
    8e58:	3009883a 	mov	r4,r6
    8e5c:	d9800215 	stw	r6,8(sp)
    8e60:	da400115 	stw	r9,4(sp)
    8e64:	da800015 	stw	r10,0(sp)
    8e68:	0009a300 	call	9a30 <__clzsi2>
    8e6c:	10800804 	addi	r2,r2,32
    8e70:	da800017 	ldw	r10,0(sp)
    8e74:	da400117 	ldw	r9,4(sp)
    8e78:	d9800217 	ldw	r6,8(sp)
    8e7c:	003f3006 	br	8b40 <__alt_data_end+0xf0008b40>
    8e80:	143ff604 	addi	r16,r2,-40
    8e84:	9c20983a 	sll	r16,r19,r16
    8e88:	0029883a 	mov	r20,zero
    8e8c:	003f1606 	br	8ae8 <__alt_data_end+0xf0008ae8>
    8e90:	d9800215 	stw	r6,8(sp)
    8e94:	d9c00015 	stw	r7,0(sp)
    8e98:	da400115 	stw	r9,4(sp)
    8e9c:	0009a300 	call	9a30 <__clzsi2>
    8ea0:	10800804 	addi	r2,r2,32
    8ea4:	da400117 	ldw	r9,4(sp)
    8ea8:	d9c00017 	ldw	r7,0(sp)
    8eac:	d9800217 	ldw	r6,8(sp)
    8eb0:	003f0306 	br	8ac0 <__alt_data_end+0xf0008ac0>
    8eb4:	00c00044 	movi	r3,1
    8eb8:	1947c83a 	sub	r3,r3,r5
    8ebc:	00800e04 	movi	r2,56
    8ec0:	10feda16 	blt	r2,r3,8a2c <__alt_data_end+0xf0008a2c>
    8ec4:	008007c4 	movi	r2,31
    8ec8:	10c01b16 	blt	r2,r3,8f38 <__muldf3+0x678>
    8ecc:	00800804 	movi	r2,32
    8ed0:	10c5c83a 	sub	r2,r2,r3
    8ed4:	888a983a 	sll	r5,r17,r2
    8ed8:	40c8d83a 	srl	r4,r8,r3
    8edc:	4084983a 	sll	r2,r8,r2
    8ee0:	88e2d83a 	srl	r17,r17,r3
    8ee4:	2906b03a 	or	r3,r5,r4
    8ee8:	1004c03a 	cmpne	r2,r2,zero
    8eec:	1886b03a 	or	r3,r3,r2
    8ef0:	188001cc 	andi	r2,r3,7
    8ef4:	10000726 	beq	r2,zero,8f14 <__muldf3+0x654>
    8ef8:	188003cc 	andi	r2,r3,15
    8efc:	01000104 	movi	r4,4
    8f00:	11000426 	beq	r2,r4,8f14 <__muldf3+0x654>
    8f04:	1805883a 	mov	r2,r3
    8f08:	10c00104 	addi	r3,r2,4
    8f0c:	1885803a 	cmpltu	r2,r3,r2
    8f10:	88a3883a 	add	r17,r17,r2
    8f14:	8880202c 	andhi	r2,r17,128
    8f18:	10001c26 	beq	r2,zero,8f8c <__muldf3+0x6cc>
    8f1c:	b02b883a 	mov	r21,r22
    8f20:	00800044 	movi	r2,1
    8f24:	000b883a 	mov	r5,zero
    8f28:	0029883a 	mov	r20,zero
    8f2c:	003ec306 	br	8a3c <__alt_data_end+0xf0008a3c>
    8f30:	5805883a 	mov	r2,r11
    8f34:	003f9906 	br	8d9c <__alt_data_end+0xf0008d9c>
    8f38:	00bff844 	movi	r2,-31
    8f3c:	1145c83a 	sub	r2,r2,r5
    8f40:	8888d83a 	srl	r4,r17,r2
    8f44:	00800804 	movi	r2,32
    8f48:	18801a26 	beq	r3,r2,8fb4 <__muldf3+0x6f4>
    8f4c:	00801004 	movi	r2,64
    8f50:	10c5c83a 	sub	r2,r2,r3
    8f54:	8884983a 	sll	r2,r17,r2
    8f58:	1204b03a 	or	r2,r2,r8
    8f5c:	1004c03a 	cmpne	r2,r2,zero
    8f60:	2084b03a 	or	r2,r4,r2
    8f64:	144001cc 	andi	r17,r2,7
    8f68:	88000d1e 	bne	r17,zero,8fa0 <__muldf3+0x6e0>
    8f6c:	000b883a 	mov	r5,zero
    8f70:	1028d0fa 	srli	r20,r2,3
    8f74:	b02b883a 	mov	r21,r22
    8f78:	0005883a 	mov	r2,zero
    8f7c:	a468b03a 	or	r20,r20,r17
    8f80:	003eae06 	br	8a3c <__alt_data_end+0xf0008a3c>
    8f84:	1007883a 	mov	r3,r2
    8f88:	0023883a 	mov	r17,zero
    8f8c:	880a927a 	slli	r5,r17,9
    8f90:	1805883a 	mov	r2,r3
    8f94:	8822977a 	slli	r17,r17,29
    8f98:	280ad33a 	srli	r5,r5,12
    8f9c:	003ff406 	br	8f70 <__alt_data_end+0xf0008f70>
    8fa0:	10c003cc 	andi	r3,r2,15
    8fa4:	01000104 	movi	r4,4
    8fa8:	193ff626 	beq	r3,r4,8f84 <__alt_data_end+0xf0008f84>
    8fac:	0023883a 	mov	r17,zero
    8fb0:	003fd506 	br	8f08 <__alt_data_end+0xf0008f08>
    8fb4:	0005883a 	mov	r2,zero
    8fb8:	003fe706 	br	8f58 <__alt_data_end+0xf0008f58>
    8fbc:	00800434 	movhi	r2,16
    8fc0:	89400234 	orhi	r5,r17,8
    8fc4:	10bfffc4 	addi	r2,r2,-1
    8fc8:	b02b883a 	mov	r21,r22
    8fcc:	288a703a 	and	r5,r5,r2
    8fd0:	4029883a 	mov	r20,r8
    8fd4:	003eff06 	br	8bd4 <__alt_data_end+0xf0008bd4>

00008fd8 <__subdf3>:
    8fd8:	02000434 	movhi	r8,16
    8fdc:	423fffc4 	addi	r8,r8,-1
    8fe0:	defffb04 	addi	sp,sp,-20
    8fe4:	2a14703a 	and	r10,r5,r8
    8fe8:	3812d53a 	srli	r9,r7,20
    8fec:	3a10703a 	and	r8,r7,r8
    8ff0:	2006d77a 	srli	r3,r4,29
    8ff4:	3004d77a 	srli	r2,r6,29
    8ff8:	dc000015 	stw	r16,0(sp)
    8ffc:	501490fa 	slli	r10,r10,3
    9000:	2820d53a 	srli	r16,r5,20
    9004:	401090fa 	slli	r8,r8,3
    9008:	dc800215 	stw	r18,8(sp)
    900c:	dc400115 	stw	r17,4(sp)
    9010:	dfc00415 	stw	ra,16(sp)
    9014:	202290fa 	slli	r17,r4,3
    9018:	dcc00315 	stw	r19,12(sp)
    901c:	4a41ffcc 	andi	r9,r9,2047
    9020:	0101ffc4 	movi	r4,2047
    9024:	2824d7fa 	srli	r18,r5,31
    9028:	8401ffcc 	andi	r16,r16,2047
    902c:	50c6b03a 	or	r3,r10,r3
    9030:	380ed7fa 	srli	r7,r7,31
    9034:	408ab03a 	or	r5,r8,r2
    9038:	300c90fa 	slli	r6,r6,3
    903c:	49009626 	beq	r9,r4,9298 <__subdf3+0x2c0>
    9040:	39c0005c 	xori	r7,r7,1
    9044:	8245c83a 	sub	r2,r16,r9
    9048:	3c807426 	beq	r7,r18,921c <__subdf3+0x244>
    904c:	0080af0e 	bge	zero,r2,930c <__subdf3+0x334>
    9050:	48002a1e 	bne	r9,zero,90fc <__subdf3+0x124>
    9054:	2988b03a 	or	r4,r5,r6
    9058:	20009a1e 	bne	r4,zero,92c4 <__subdf3+0x2ec>
    905c:	888001cc 	andi	r2,r17,7
    9060:	10000726 	beq	r2,zero,9080 <__subdf3+0xa8>
    9064:	888003cc 	andi	r2,r17,15
    9068:	01000104 	movi	r4,4
    906c:	11000426 	beq	r2,r4,9080 <__subdf3+0xa8>
    9070:	890b883a 	add	r5,r17,r4
    9074:	2c63803a 	cmpltu	r17,r5,r17
    9078:	1c47883a 	add	r3,r3,r17
    907c:	2823883a 	mov	r17,r5
    9080:	1880202c 	andhi	r2,r3,128
    9084:	10005926 	beq	r2,zero,91ec <__subdf3+0x214>
    9088:	84000044 	addi	r16,r16,1
    908c:	0081ffc4 	movi	r2,2047
    9090:	8080be26 	beq	r16,r2,938c <__subdf3+0x3b4>
    9094:	017fe034 	movhi	r5,65408
    9098:	297fffc4 	addi	r5,r5,-1
    909c:	1946703a 	and	r3,r3,r5
    90a0:	1804977a 	slli	r2,r3,29
    90a4:	1806927a 	slli	r3,r3,9
    90a8:	8822d0fa 	srli	r17,r17,3
    90ac:	8401ffcc 	andi	r16,r16,2047
    90b0:	180ad33a 	srli	r5,r3,12
    90b4:	9100004c 	andi	r4,r18,1
    90b8:	1444b03a 	or	r2,r2,r17
    90bc:	80c1ffcc 	andi	r3,r16,2047
    90c0:	1820953a 	slli	r16,r3,20
    90c4:	20c03fcc 	andi	r3,r4,255
    90c8:	180897fa 	slli	r4,r3,31
    90cc:	00c00434 	movhi	r3,16
    90d0:	18ffffc4 	addi	r3,r3,-1
    90d4:	28c6703a 	and	r3,r5,r3
    90d8:	1c06b03a 	or	r3,r3,r16
    90dc:	1906b03a 	or	r3,r3,r4
    90e0:	dfc00417 	ldw	ra,16(sp)
    90e4:	dcc00317 	ldw	r19,12(sp)
    90e8:	dc800217 	ldw	r18,8(sp)
    90ec:	dc400117 	ldw	r17,4(sp)
    90f0:	dc000017 	ldw	r16,0(sp)
    90f4:	dec00504 	addi	sp,sp,20
    90f8:	f800283a 	ret
    90fc:	0101ffc4 	movi	r4,2047
    9100:	813fd626 	beq	r16,r4,905c <__alt_data_end+0xf000905c>
    9104:	29402034 	orhi	r5,r5,128
    9108:	01000e04 	movi	r4,56
    910c:	2080a316 	blt	r4,r2,939c <__subdf3+0x3c4>
    9110:	010007c4 	movi	r4,31
    9114:	2080c616 	blt	r4,r2,9430 <__subdf3+0x458>
    9118:	01000804 	movi	r4,32
    911c:	2089c83a 	sub	r4,r4,r2
    9120:	2910983a 	sll	r8,r5,r4
    9124:	308ed83a 	srl	r7,r6,r2
    9128:	3108983a 	sll	r4,r6,r4
    912c:	2884d83a 	srl	r2,r5,r2
    9130:	41ccb03a 	or	r6,r8,r7
    9134:	2008c03a 	cmpne	r4,r4,zero
    9138:	310cb03a 	or	r6,r6,r4
    913c:	898dc83a 	sub	r6,r17,r6
    9140:	89a3803a 	cmpltu	r17,r17,r6
    9144:	1887c83a 	sub	r3,r3,r2
    9148:	1c47c83a 	sub	r3,r3,r17
    914c:	3023883a 	mov	r17,r6
    9150:	1880202c 	andhi	r2,r3,128
    9154:	10002326 	beq	r2,zero,91e4 <__subdf3+0x20c>
    9158:	04c02034 	movhi	r19,128
    915c:	9cffffc4 	addi	r19,r19,-1
    9160:	1ce6703a 	and	r19,r3,r19
    9164:	98007a26 	beq	r19,zero,9350 <__subdf3+0x378>
    9168:	9809883a 	mov	r4,r19
    916c:	0009a300 	call	9a30 <__clzsi2>
    9170:	113ffe04 	addi	r4,r2,-8
    9174:	00c007c4 	movi	r3,31
    9178:	19007b16 	blt	r3,r4,9368 <__subdf3+0x390>
    917c:	00800804 	movi	r2,32
    9180:	1105c83a 	sub	r2,r2,r4
    9184:	8884d83a 	srl	r2,r17,r2
    9188:	9906983a 	sll	r3,r19,r4
    918c:	8922983a 	sll	r17,r17,r4
    9190:	10c4b03a 	or	r2,r2,r3
    9194:	24007816 	blt	r4,r16,9378 <__subdf3+0x3a0>
    9198:	2421c83a 	sub	r16,r4,r16
    919c:	80c00044 	addi	r3,r16,1
    91a0:	010007c4 	movi	r4,31
    91a4:	20c09516 	blt	r4,r3,93fc <__subdf3+0x424>
    91a8:	01400804 	movi	r5,32
    91ac:	28cbc83a 	sub	r5,r5,r3
    91b0:	88c8d83a 	srl	r4,r17,r3
    91b4:	8962983a 	sll	r17,r17,r5
    91b8:	114a983a 	sll	r5,r2,r5
    91bc:	10c6d83a 	srl	r3,r2,r3
    91c0:	8804c03a 	cmpne	r2,r17,zero
    91c4:	290ab03a 	or	r5,r5,r4
    91c8:	28a2b03a 	or	r17,r5,r2
    91cc:	0021883a 	mov	r16,zero
    91d0:	003fa206 	br	905c <__alt_data_end+0xf000905c>
    91d4:	2090b03a 	or	r8,r4,r2
    91d8:	40018e26 	beq	r8,zero,9814 <__subdf3+0x83c>
    91dc:	1007883a 	mov	r3,r2
    91e0:	2023883a 	mov	r17,r4
    91e4:	888001cc 	andi	r2,r17,7
    91e8:	103f9e1e 	bne	r2,zero,9064 <__alt_data_end+0xf0009064>
    91ec:	1804977a 	slli	r2,r3,29
    91f0:	8822d0fa 	srli	r17,r17,3
    91f4:	1810d0fa 	srli	r8,r3,3
    91f8:	9100004c 	andi	r4,r18,1
    91fc:	1444b03a 	or	r2,r2,r17
    9200:	00c1ffc4 	movi	r3,2047
    9204:	80c02826 	beq	r16,r3,92a8 <__subdf3+0x2d0>
    9208:	01400434 	movhi	r5,16
    920c:	297fffc4 	addi	r5,r5,-1
    9210:	80e0703a 	and	r16,r16,r3
    9214:	414a703a 	and	r5,r8,r5
    9218:	003fa806 	br	90bc <__alt_data_end+0xf00090bc>
    921c:	0080630e 	bge	zero,r2,93ac <__subdf3+0x3d4>
    9220:	48003026 	beq	r9,zero,92e4 <__subdf3+0x30c>
    9224:	0101ffc4 	movi	r4,2047
    9228:	813f8c26 	beq	r16,r4,905c <__alt_data_end+0xf000905c>
    922c:	29402034 	orhi	r5,r5,128
    9230:	01000e04 	movi	r4,56
    9234:	2080a90e 	bge	r4,r2,94dc <__subdf3+0x504>
    9238:	298cb03a 	or	r6,r5,r6
    923c:	3012c03a 	cmpne	r9,r6,zero
    9240:	0005883a 	mov	r2,zero
    9244:	4c53883a 	add	r9,r9,r17
    9248:	4c63803a 	cmpltu	r17,r9,r17
    924c:	10c7883a 	add	r3,r2,r3
    9250:	88c7883a 	add	r3,r17,r3
    9254:	4823883a 	mov	r17,r9
    9258:	1880202c 	andhi	r2,r3,128
    925c:	1000d026 	beq	r2,zero,95a0 <__subdf3+0x5c8>
    9260:	84000044 	addi	r16,r16,1
    9264:	0081ffc4 	movi	r2,2047
    9268:	8080fe26 	beq	r16,r2,9664 <__subdf3+0x68c>
    926c:	00bfe034 	movhi	r2,65408
    9270:	10bfffc4 	addi	r2,r2,-1
    9274:	1886703a 	and	r3,r3,r2
    9278:	880ad07a 	srli	r5,r17,1
    927c:	180497fa 	slli	r2,r3,31
    9280:	8900004c 	andi	r4,r17,1
    9284:	2922b03a 	or	r17,r5,r4
    9288:	1806d07a 	srli	r3,r3,1
    928c:	1462b03a 	or	r17,r2,r17
    9290:	3825883a 	mov	r18,r7
    9294:	003f7106 	br	905c <__alt_data_end+0xf000905c>
    9298:	2984b03a 	or	r2,r5,r6
    929c:	103f6826 	beq	r2,zero,9040 <__alt_data_end+0xf0009040>
    92a0:	39c03fcc 	andi	r7,r7,255
    92a4:	003f6706 	br	9044 <__alt_data_end+0xf0009044>
    92a8:	4086b03a 	or	r3,r8,r2
    92ac:	18015226 	beq	r3,zero,97f8 <__subdf3+0x820>
    92b0:	00c00434 	movhi	r3,16
    92b4:	41400234 	orhi	r5,r8,8
    92b8:	18ffffc4 	addi	r3,r3,-1
    92bc:	28ca703a 	and	r5,r5,r3
    92c0:	003f7e06 	br	90bc <__alt_data_end+0xf00090bc>
    92c4:	10bfffc4 	addi	r2,r2,-1
    92c8:	1000491e 	bne	r2,zero,93f0 <__subdf3+0x418>
    92cc:	898fc83a 	sub	r7,r17,r6
    92d0:	89e3803a 	cmpltu	r17,r17,r7
    92d4:	1947c83a 	sub	r3,r3,r5
    92d8:	1c47c83a 	sub	r3,r3,r17
    92dc:	3823883a 	mov	r17,r7
    92e0:	003f9b06 	br	9150 <__alt_data_end+0xf0009150>
    92e4:	2988b03a 	or	r4,r5,r6
    92e8:	203f5c26 	beq	r4,zero,905c <__alt_data_end+0xf000905c>
    92ec:	10bfffc4 	addi	r2,r2,-1
    92f0:	1000931e 	bne	r2,zero,9540 <__subdf3+0x568>
    92f4:	898d883a 	add	r6,r17,r6
    92f8:	3463803a 	cmpltu	r17,r6,r17
    92fc:	1947883a 	add	r3,r3,r5
    9300:	88c7883a 	add	r3,r17,r3
    9304:	3023883a 	mov	r17,r6
    9308:	003fd306 	br	9258 <__alt_data_end+0xf0009258>
    930c:	1000541e 	bne	r2,zero,9460 <__subdf3+0x488>
    9310:	80800044 	addi	r2,r16,1
    9314:	1081ffcc 	andi	r2,r2,2047
    9318:	01000044 	movi	r4,1
    931c:	2080a20e 	bge	r4,r2,95a8 <__subdf3+0x5d0>
    9320:	8989c83a 	sub	r4,r17,r6
    9324:	8905803a 	cmpltu	r2,r17,r4
    9328:	1967c83a 	sub	r19,r3,r5
    932c:	98a7c83a 	sub	r19,r19,r2
    9330:	9880202c 	andhi	r2,r19,128
    9334:	10006326 	beq	r2,zero,94c4 <__subdf3+0x4ec>
    9338:	3463c83a 	sub	r17,r6,r17
    933c:	28c7c83a 	sub	r3,r5,r3
    9340:	344d803a 	cmpltu	r6,r6,r17
    9344:	19a7c83a 	sub	r19,r3,r6
    9348:	3825883a 	mov	r18,r7
    934c:	983f861e 	bne	r19,zero,9168 <__alt_data_end+0xf0009168>
    9350:	8809883a 	mov	r4,r17
    9354:	0009a300 	call	9a30 <__clzsi2>
    9358:	10800804 	addi	r2,r2,32
    935c:	113ffe04 	addi	r4,r2,-8
    9360:	00c007c4 	movi	r3,31
    9364:	193f850e 	bge	r3,r4,917c <__alt_data_end+0xf000917c>
    9368:	10bff604 	addi	r2,r2,-40
    936c:	8884983a 	sll	r2,r17,r2
    9370:	0023883a 	mov	r17,zero
    9374:	243f880e 	bge	r4,r16,9198 <__alt_data_end+0xf0009198>
    9378:	00ffe034 	movhi	r3,65408
    937c:	18ffffc4 	addi	r3,r3,-1
    9380:	8121c83a 	sub	r16,r16,r4
    9384:	10c6703a 	and	r3,r2,r3
    9388:	003f3406 	br	905c <__alt_data_end+0xf000905c>
    938c:	9100004c 	andi	r4,r18,1
    9390:	000b883a 	mov	r5,zero
    9394:	0005883a 	mov	r2,zero
    9398:	003f4806 	br	90bc <__alt_data_end+0xf00090bc>
    939c:	298cb03a 	or	r6,r5,r6
    93a0:	300cc03a 	cmpne	r6,r6,zero
    93a4:	0005883a 	mov	r2,zero
    93a8:	003f6406 	br	913c <__alt_data_end+0xf000913c>
    93ac:	10009a1e 	bne	r2,zero,9618 <__subdf3+0x640>
    93b0:	82400044 	addi	r9,r16,1
    93b4:	4881ffcc 	andi	r2,r9,2047
    93b8:	02800044 	movi	r10,1
    93bc:	5080670e 	bge	r10,r2,955c <__subdf3+0x584>
    93c0:	0081ffc4 	movi	r2,2047
    93c4:	4880af26 	beq	r9,r2,9684 <__subdf3+0x6ac>
    93c8:	898d883a 	add	r6,r17,r6
    93cc:	1945883a 	add	r2,r3,r5
    93d0:	3447803a 	cmpltu	r3,r6,r17
    93d4:	1887883a 	add	r3,r3,r2
    93d8:	182297fa 	slli	r17,r3,31
    93dc:	300cd07a 	srli	r6,r6,1
    93e0:	1806d07a 	srli	r3,r3,1
    93e4:	4821883a 	mov	r16,r9
    93e8:	89a2b03a 	or	r17,r17,r6
    93ec:	003f1b06 	br	905c <__alt_data_end+0xf000905c>
    93f0:	0101ffc4 	movi	r4,2047
    93f4:	813f441e 	bne	r16,r4,9108 <__alt_data_end+0xf0009108>
    93f8:	003f1806 	br	905c <__alt_data_end+0xf000905c>
    93fc:	843ff844 	addi	r16,r16,-31
    9400:	01400804 	movi	r5,32
    9404:	1408d83a 	srl	r4,r2,r16
    9408:	19405026 	beq	r3,r5,954c <__subdf3+0x574>
    940c:	01401004 	movi	r5,64
    9410:	28c7c83a 	sub	r3,r5,r3
    9414:	10c4983a 	sll	r2,r2,r3
    9418:	88a2b03a 	or	r17,r17,r2
    941c:	8822c03a 	cmpne	r17,r17,zero
    9420:	2462b03a 	or	r17,r4,r17
    9424:	0007883a 	mov	r3,zero
    9428:	0021883a 	mov	r16,zero
    942c:	003f6d06 	br	91e4 <__alt_data_end+0xf00091e4>
    9430:	11fff804 	addi	r7,r2,-32
    9434:	01000804 	movi	r4,32
    9438:	29ced83a 	srl	r7,r5,r7
    943c:	11004526 	beq	r2,r4,9554 <__subdf3+0x57c>
    9440:	01001004 	movi	r4,64
    9444:	2089c83a 	sub	r4,r4,r2
    9448:	2904983a 	sll	r2,r5,r4
    944c:	118cb03a 	or	r6,r2,r6
    9450:	300cc03a 	cmpne	r6,r6,zero
    9454:	398cb03a 	or	r6,r7,r6
    9458:	0005883a 	mov	r2,zero
    945c:	003f3706 	br	913c <__alt_data_end+0xf000913c>
    9460:	80002a26 	beq	r16,zero,950c <__subdf3+0x534>
    9464:	0101ffc4 	movi	r4,2047
    9468:	49006626 	beq	r9,r4,9604 <__subdf3+0x62c>
    946c:	0085c83a 	sub	r2,zero,r2
    9470:	18c02034 	orhi	r3,r3,128
    9474:	01000e04 	movi	r4,56
    9478:	20807e16 	blt	r4,r2,9674 <__subdf3+0x69c>
    947c:	010007c4 	movi	r4,31
    9480:	2080e716 	blt	r4,r2,9820 <__subdf3+0x848>
    9484:	01000804 	movi	r4,32
    9488:	2089c83a 	sub	r4,r4,r2
    948c:	1914983a 	sll	r10,r3,r4
    9490:	8890d83a 	srl	r8,r17,r2
    9494:	8908983a 	sll	r4,r17,r4
    9498:	1884d83a 	srl	r2,r3,r2
    949c:	5222b03a 	or	r17,r10,r8
    94a0:	2006c03a 	cmpne	r3,r4,zero
    94a4:	88e2b03a 	or	r17,r17,r3
    94a8:	3463c83a 	sub	r17,r6,r17
    94ac:	2885c83a 	sub	r2,r5,r2
    94b0:	344d803a 	cmpltu	r6,r6,r17
    94b4:	1187c83a 	sub	r3,r2,r6
    94b8:	4821883a 	mov	r16,r9
    94bc:	3825883a 	mov	r18,r7
    94c0:	003f2306 	br	9150 <__alt_data_end+0xf0009150>
    94c4:	24d0b03a 	or	r8,r4,r19
    94c8:	40001b1e 	bne	r8,zero,9538 <__subdf3+0x560>
    94cc:	0005883a 	mov	r2,zero
    94d0:	0009883a 	mov	r4,zero
    94d4:	0021883a 	mov	r16,zero
    94d8:	003f4906 	br	9200 <__alt_data_end+0xf0009200>
    94dc:	010007c4 	movi	r4,31
    94e0:	20803a16 	blt	r4,r2,95cc <__subdf3+0x5f4>
    94e4:	01000804 	movi	r4,32
    94e8:	2089c83a 	sub	r4,r4,r2
    94ec:	2912983a 	sll	r9,r5,r4
    94f0:	3090d83a 	srl	r8,r6,r2
    94f4:	3108983a 	sll	r4,r6,r4
    94f8:	2884d83a 	srl	r2,r5,r2
    94fc:	4a12b03a 	or	r9,r9,r8
    9500:	2008c03a 	cmpne	r4,r4,zero
    9504:	4912b03a 	or	r9,r9,r4
    9508:	003f4e06 	br	9244 <__alt_data_end+0xf0009244>
    950c:	1c48b03a 	or	r4,r3,r17
    9510:	20003c26 	beq	r4,zero,9604 <__subdf3+0x62c>
    9514:	0084303a 	nor	r2,zero,r2
    9518:	1000381e 	bne	r2,zero,95fc <__subdf3+0x624>
    951c:	3463c83a 	sub	r17,r6,r17
    9520:	28c5c83a 	sub	r2,r5,r3
    9524:	344d803a 	cmpltu	r6,r6,r17
    9528:	1187c83a 	sub	r3,r2,r6
    952c:	4821883a 	mov	r16,r9
    9530:	3825883a 	mov	r18,r7
    9534:	003f0606 	br	9150 <__alt_data_end+0xf0009150>
    9538:	2023883a 	mov	r17,r4
    953c:	003f0906 	br	9164 <__alt_data_end+0xf0009164>
    9540:	0101ffc4 	movi	r4,2047
    9544:	813f3a1e 	bne	r16,r4,9230 <__alt_data_end+0xf0009230>
    9548:	003ec406 	br	905c <__alt_data_end+0xf000905c>
    954c:	0005883a 	mov	r2,zero
    9550:	003fb106 	br	9418 <__alt_data_end+0xf0009418>
    9554:	0005883a 	mov	r2,zero
    9558:	003fbc06 	br	944c <__alt_data_end+0xf000944c>
    955c:	1c44b03a 	or	r2,r3,r17
    9560:	80008e1e 	bne	r16,zero,979c <__subdf3+0x7c4>
    9564:	1000c826 	beq	r2,zero,9888 <__subdf3+0x8b0>
    9568:	2984b03a 	or	r2,r5,r6
    956c:	103ebb26 	beq	r2,zero,905c <__alt_data_end+0xf000905c>
    9570:	8989883a 	add	r4,r17,r6
    9574:	1945883a 	add	r2,r3,r5
    9578:	2447803a 	cmpltu	r3,r4,r17
    957c:	1887883a 	add	r3,r3,r2
    9580:	1880202c 	andhi	r2,r3,128
    9584:	2023883a 	mov	r17,r4
    9588:	103f1626 	beq	r2,zero,91e4 <__alt_data_end+0xf00091e4>
    958c:	00bfe034 	movhi	r2,65408
    9590:	10bfffc4 	addi	r2,r2,-1
    9594:	5021883a 	mov	r16,r10
    9598:	1886703a 	and	r3,r3,r2
    959c:	003eaf06 	br	905c <__alt_data_end+0xf000905c>
    95a0:	3825883a 	mov	r18,r7
    95a4:	003f0f06 	br	91e4 <__alt_data_end+0xf00091e4>
    95a8:	1c44b03a 	or	r2,r3,r17
    95ac:	8000251e 	bne	r16,zero,9644 <__subdf3+0x66c>
    95b0:	1000661e 	bne	r2,zero,974c <__subdf3+0x774>
    95b4:	2990b03a 	or	r8,r5,r6
    95b8:	40009626 	beq	r8,zero,9814 <__subdf3+0x83c>
    95bc:	2807883a 	mov	r3,r5
    95c0:	3023883a 	mov	r17,r6
    95c4:	3825883a 	mov	r18,r7
    95c8:	003ea406 	br	905c <__alt_data_end+0xf000905c>
    95cc:	127ff804 	addi	r9,r2,-32
    95d0:	01000804 	movi	r4,32
    95d4:	2a52d83a 	srl	r9,r5,r9
    95d8:	11008c26 	beq	r2,r4,980c <__subdf3+0x834>
    95dc:	01001004 	movi	r4,64
    95e0:	2085c83a 	sub	r2,r4,r2
    95e4:	2884983a 	sll	r2,r5,r2
    95e8:	118cb03a 	or	r6,r2,r6
    95ec:	300cc03a 	cmpne	r6,r6,zero
    95f0:	4992b03a 	or	r9,r9,r6
    95f4:	0005883a 	mov	r2,zero
    95f8:	003f1206 	br	9244 <__alt_data_end+0xf0009244>
    95fc:	0101ffc4 	movi	r4,2047
    9600:	493f9c1e 	bne	r9,r4,9474 <__alt_data_end+0xf0009474>
    9604:	2807883a 	mov	r3,r5
    9608:	3023883a 	mov	r17,r6
    960c:	4821883a 	mov	r16,r9
    9610:	3825883a 	mov	r18,r7
    9614:	003e9106 	br	905c <__alt_data_end+0xf000905c>
    9618:	80001f1e 	bne	r16,zero,9698 <__subdf3+0x6c0>
    961c:	1c48b03a 	or	r4,r3,r17
    9620:	20005a26 	beq	r4,zero,978c <__subdf3+0x7b4>
    9624:	0084303a 	nor	r2,zero,r2
    9628:	1000561e 	bne	r2,zero,9784 <__subdf3+0x7ac>
    962c:	89a3883a 	add	r17,r17,r6
    9630:	1945883a 	add	r2,r3,r5
    9634:	898d803a 	cmpltu	r6,r17,r6
    9638:	3087883a 	add	r3,r6,r2
    963c:	4821883a 	mov	r16,r9
    9640:	003f0506 	br	9258 <__alt_data_end+0xf0009258>
    9644:	10002b1e 	bne	r2,zero,96f4 <__subdf3+0x71c>
    9648:	2984b03a 	or	r2,r5,r6
    964c:	10008026 	beq	r2,zero,9850 <__subdf3+0x878>
    9650:	2807883a 	mov	r3,r5
    9654:	3023883a 	mov	r17,r6
    9658:	3825883a 	mov	r18,r7
    965c:	0401ffc4 	movi	r16,2047
    9660:	003e7e06 	br	905c <__alt_data_end+0xf000905c>
    9664:	3809883a 	mov	r4,r7
    9668:	0011883a 	mov	r8,zero
    966c:	0005883a 	mov	r2,zero
    9670:	003ee306 	br	9200 <__alt_data_end+0xf0009200>
    9674:	1c62b03a 	or	r17,r3,r17
    9678:	8822c03a 	cmpne	r17,r17,zero
    967c:	0005883a 	mov	r2,zero
    9680:	003f8906 	br	94a8 <__alt_data_end+0xf00094a8>
    9684:	3809883a 	mov	r4,r7
    9688:	4821883a 	mov	r16,r9
    968c:	0011883a 	mov	r8,zero
    9690:	0005883a 	mov	r2,zero
    9694:	003eda06 	br	9200 <__alt_data_end+0xf0009200>
    9698:	0101ffc4 	movi	r4,2047
    969c:	49003b26 	beq	r9,r4,978c <__subdf3+0x7b4>
    96a0:	0085c83a 	sub	r2,zero,r2
    96a4:	18c02034 	orhi	r3,r3,128
    96a8:	01000e04 	movi	r4,56
    96ac:	20806e16 	blt	r4,r2,9868 <__subdf3+0x890>
    96b0:	010007c4 	movi	r4,31
    96b4:	20807716 	blt	r4,r2,9894 <__subdf3+0x8bc>
    96b8:	01000804 	movi	r4,32
    96bc:	2089c83a 	sub	r4,r4,r2
    96c0:	1914983a 	sll	r10,r3,r4
    96c4:	8890d83a 	srl	r8,r17,r2
    96c8:	8908983a 	sll	r4,r17,r4
    96cc:	1884d83a 	srl	r2,r3,r2
    96d0:	5222b03a 	or	r17,r10,r8
    96d4:	2006c03a 	cmpne	r3,r4,zero
    96d8:	88e2b03a 	or	r17,r17,r3
    96dc:	89a3883a 	add	r17,r17,r6
    96e0:	1145883a 	add	r2,r2,r5
    96e4:	898d803a 	cmpltu	r6,r17,r6
    96e8:	3087883a 	add	r3,r6,r2
    96ec:	4821883a 	mov	r16,r9
    96f0:	003ed906 	br	9258 <__alt_data_end+0xf0009258>
    96f4:	2984b03a 	or	r2,r5,r6
    96f8:	10004226 	beq	r2,zero,9804 <__subdf3+0x82c>
    96fc:	1808d0fa 	srli	r4,r3,3
    9700:	8822d0fa 	srli	r17,r17,3
    9704:	1806977a 	slli	r3,r3,29
    9708:	2080022c 	andhi	r2,r4,8
    970c:	1c62b03a 	or	r17,r3,r17
    9710:	10000826 	beq	r2,zero,9734 <__subdf3+0x75c>
    9714:	2812d0fa 	srli	r9,r5,3
    9718:	4880022c 	andhi	r2,r9,8
    971c:	1000051e 	bne	r2,zero,9734 <__subdf3+0x75c>
    9720:	300cd0fa 	srli	r6,r6,3
    9724:	2804977a 	slli	r2,r5,29
    9728:	4809883a 	mov	r4,r9
    972c:	3825883a 	mov	r18,r7
    9730:	11a2b03a 	or	r17,r2,r6
    9734:	8806d77a 	srli	r3,r17,29
    9738:	200890fa 	slli	r4,r4,3
    973c:	882290fa 	slli	r17,r17,3
    9740:	0401ffc4 	movi	r16,2047
    9744:	1906b03a 	or	r3,r3,r4
    9748:	003e4406 	br	905c <__alt_data_end+0xf000905c>
    974c:	2984b03a 	or	r2,r5,r6
    9750:	103e4226 	beq	r2,zero,905c <__alt_data_end+0xf000905c>
    9754:	8989c83a 	sub	r4,r17,r6
    9758:	8911803a 	cmpltu	r8,r17,r4
    975c:	1945c83a 	sub	r2,r3,r5
    9760:	1205c83a 	sub	r2,r2,r8
    9764:	1200202c 	andhi	r8,r2,128
    9768:	403e9a26 	beq	r8,zero,91d4 <__alt_data_end+0xf00091d4>
    976c:	3463c83a 	sub	r17,r6,r17
    9770:	28c5c83a 	sub	r2,r5,r3
    9774:	344d803a 	cmpltu	r6,r6,r17
    9778:	1187c83a 	sub	r3,r2,r6
    977c:	3825883a 	mov	r18,r7
    9780:	003e3606 	br	905c <__alt_data_end+0xf000905c>
    9784:	0101ffc4 	movi	r4,2047
    9788:	493fc71e 	bne	r9,r4,96a8 <__alt_data_end+0xf00096a8>
    978c:	2807883a 	mov	r3,r5
    9790:	3023883a 	mov	r17,r6
    9794:	4821883a 	mov	r16,r9
    9798:	003e3006 	br	905c <__alt_data_end+0xf000905c>
    979c:	10003626 	beq	r2,zero,9878 <__subdf3+0x8a0>
    97a0:	2984b03a 	or	r2,r5,r6
    97a4:	10001726 	beq	r2,zero,9804 <__subdf3+0x82c>
    97a8:	1808d0fa 	srli	r4,r3,3
    97ac:	8822d0fa 	srli	r17,r17,3
    97b0:	1806977a 	slli	r3,r3,29
    97b4:	2080022c 	andhi	r2,r4,8
    97b8:	1c62b03a 	or	r17,r3,r17
    97bc:	10000726 	beq	r2,zero,97dc <__subdf3+0x804>
    97c0:	2812d0fa 	srli	r9,r5,3
    97c4:	4880022c 	andhi	r2,r9,8
    97c8:	1000041e 	bne	r2,zero,97dc <__subdf3+0x804>
    97cc:	300cd0fa 	srli	r6,r6,3
    97d0:	2804977a 	slli	r2,r5,29
    97d4:	4809883a 	mov	r4,r9
    97d8:	11a2b03a 	or	r17,r2,r6
    97dc:	8806d77a 	srli	r3,r17,29
    97e0:	200890fa 	slli	r4,r4,3
    97e4:	882290fa 	slli	r17,r17,3
    97e8:	3825883a 	mov	r18,r7
    97ec:	1906b03a 	or	r3,r3,r4
    97f0:	0401ffc4 	movi	r16,2047
    97f4:	003e1906 	br	905c <__alt_data_end+0xf000905c>
    97f8:	000b883a 	mov	r5,zero
    97fc:	0005883a 	mov	r2,zero
    9800:	003e2e06 	br	90bc <__alt_data_end+0xf00090bc>
    9804:	0401ffc4 	movi	r16,2047
    9808:	003e1406 	br	905c <__alt_data_end+0xf000905c>
    980c:	0005883a 	mov	r2,zero
    9810:	003f7506 	br	95e8 <__alt_data_end+0xf00095e8>
    9814:	0005883a 	mov	r2,zero
    9818:	0009883a 	mov	r4,zero
    981c:	003e7806 	br	9200 <__alt_data_end+0xf0009200>
    9820:	123ff804 	addi	r8,r2,-32
    9824:	01000804 	movi	r4,32
    9828:	1a10d83a 	srl	r8,r3,r8
    982c:	11002526 	beq	r2,r4,98c4 <__subdf3+0x8ec>
    9830:	01001004 	movi	r4,64
    9834:	2085c83a 	sub	r2,r4,r2
    9838:	1884983a 	sll	r2,r3,r2
    983c:	1444b03a 	or	r2,r2,r17
    9840:	1004c03a 	cmpne	r2,r2,zero
    9844:	40a2b03a 	or	r17,r8,r2
    9848:	0005883a 	mov	r2,zero
    984c:	003f1606 	br	94a8 <__alt_data_end+0xf00094a8>
    9850:	02000434 	movhi	r8,16
    9854:	0009883a 	mov	r4,zero
    9858:	423fffc4 	addi	r8,r8,-1
    985c:	00bfffc4 	movi	r2,-1
    9860:	0401ffc4 	movi	r16,2047
    9864:	003e6606 	br	9200 <__alt_data_end+0xf0009200>
    9868:	1c62b03a 	or	r17,r3,r17
    986c:	8822c03a 	cmpne	r17,r17,zero
    9870:	0005883a 	mov	r2,zero
    9874:	003f9906 	br	96dc <__alt_data_end+0xf00096dc>
    9878:	2807883a 	mov	r3,r5
    987c:	3023883a 	mov	r17,r6
    9880:	0401ffc4 	movi	r16,2047
    9884:	003df506 	br	905c <__alt_data_end+0xf000905c>
    9888:	2807883a 	mov	r3,r5
    988c:	3023883a 	mov	r17,r6
    9890:	003df206 	br	905c <__alt_data_end+0xf000905c>
    9894:	123ff804 	addi	r8,r2,-32
    9898:	01000804 	movi	r4,32
    989c:	1a10d83a 	srl	r8,r3,r8
    98a0:	11000a26 	beq	r2,r4,98cc <__subdf3+0x8f4>
    98a4:	01001004 	movi	r4,64
    98a8:	2085c83a 	sub	r2,r4,r2
    98ac:	1884983a 	sll	r2,r3,r2
    98b0:	1444b03a 	or	r2,r2,r17
    98b4:	1004c03a 	cmpne	r2,r2,zero
    98b8:	40a2b03a 	or	r17,r8,r2
    98bc:	0005883a 	mov	r2,zero
    98c0:	003f8606 	br	96dc <__alt_data_end+0xf00096dc>
    98c4:	0005883a 	mov	r2,zero
    98c8:	003fdc06 	br	983c <__alt_data_end+0xf000983c>
    98cc:	0005883a 	mov	r2,zero
    98d0:	003ff706 	br	98b0 <__alt_data_end+0xf00098b0>

000098d4 <__fixdfsi>:
    98d4:	280cd53a 	srli	r6,r5,20
    98d8:	00c00434 	movhi	r3,16
    98dc:	18ffffc4 	addi	r3,r3,-1
    98e0:	3181ffcc 	andi	r6,r6,2047
    98e4:	01c0ff84 	movi	r7,1022
    98e8:	28c6703a 	and	r3,r5,r3
    98ec:	280ad7fa 	srli	r5,r5,31
    98f0:	3980120e 	bge	r7,r6,993c <__fixdfsi+0x68>
    98f4:	00810744 	movi	r2,1053
    98f8:	11800c16 	blt	r2,r6,992c <__fixdfsi+0x58>
    98fc:	00810cc4 	movi	r2,1075
    9900:	1185c83a 	sub	r2,r2,r6
    9904:	01c007c4 	movi	r7,31
    9908:	18c00434 	orhi	r3,r3,16
    990c:	38800d16 	blt	r7,r2,9944 <__fixdfsi+0x70>
    9910:	31befb44 	addi	r6,r6,-1043
    9914:	2084d83a 	srl	r2,r4,r2
    9918:	1986983a 	sll	r3,r3,r6
    991c:	1884b03a 	or	r2,r3,r2
    9920:	28000726 	beq	r5,zero,9940 <__fixdfsi+0x6c>
    9924:	0085c83a 	sub	r2,zero,r2
    9928:	f800283a 	ret
    992c:	00a00034 	movhi	r2,32768
    9930:	10bfffc4 	addi	r2,r2,-1
    9934:	2885883a 	add	r2,r5,r2
    9938:	f800283a 	ret
    993c:	0005883a 	mov	r2,zero
    9940:	f800283a 	ret
    9944:	008104c4 	movi	r2,1043
    9948:	1185c83a 	sub	r2,r2,r6
    994c:	1884d83a 	srl	r2,r3,r2
    9950:	003ff306 	br	9920 <__alt_data_end+0xf0009920>

00009954 <__floatsidf>:
    9954:	defffd04 	addi	sp,sp,-12
    9958:	dfc00215 	stw	ra,8(sp)
    995c:	dc400115 	stw	r17,4(sp)
    9960:	dc000015 	stw	r16,0(sp)
    9964:	20002b26 	beq	r4,zero,9a14 <__floatsidf+0xc0>
    9968:	2023883a 	mov	r17,r4
    996c:	2020d7fa 	srli	r16,r4,31
    9970:	20002d16 	blt	r4,zero,9a28 <__floatsidf+0xd4>
    9974:	8809883a 	mov	r4,r17
    9978:	0009a300 	call	9a30 <__clzsi2>
    997c:	01410784 	movi	r5,1054
    9980:	288bc83a 	sub	r5,r5,r2
    9984:	01010cc4 	movi	r4,1075
    9988:	2149c83a 	sub	r4,r4,r5
    998c:	00c007c4 	movi	r3,31
    9990:	1900160e 	bge	r3,r4,99ec <__floatsidf+0x98>
    9994:	00c104c4 	movi	r3,1043
    9998:	1947c83a 	sub	r3,r3,r5
    999c:	88c6983a 	sll	r3,r17,r3
    99a0:	00800434 	movhi	r2,16
    99a4:	10bfffc4 	addi	r2,r2,-1
    99a8:	1886703a 	and	r3,r3,r2
    99ac:	2941ffcc 	andi	r5,r5,2047
    99b0:	800d883a 	mov	r6,r16
    99b4:	0005883a 	mov	r2,zero
    99b8:	280a953a 	slli	r5,r5,20
    99bc:	31803fcc 	andi	r6,r6,255
    99c0:	01000434 	movhi	r4,16
    99c4:	300c97fa 	slli	r6,r6,31
    99c8:	213fffc4 	addi	r4,r4,-1
    99cc:	1906703a 	and	r3,r3,r4
    99d0:	1946b03a 	or	r3,r3,r5
    99d4:	1986b03a 	or	r3,r3,r6
    99d8:	dfc00217 	ldw	ra,8(sp)
    99dc:	dc400117 	ldw	r17,4(sp)
    99e0:	dc000017 	ldw	r16,0(sp)
    99e4:	dec00304 	addi	sp,sp,12
    99e8:	f800283a 	ret
    99ec:	00c002c4 	movi	r3,11
    99f0:	1887c83a 	sub	r3,r3,r2
    99f4:	88c6d83a 	srl	r3,r17,r3
    99f8:	8904983a 	sll	r2,r17,r4
    99fc:	01000434 	movhi	r4,16
    9a00:	213fffc4 	addi	r4,r4,-1
    9a04:	2941ffcc 	andi	r5,r5,2047
    9a08:	1906703a 	and	r3,r3,r4
    9a0c:	800d883a 	mov	r6,r16
    9a10:	003fe906 	br	99b8 <__alt_data_end+0xf00099b8>
    9a14:	000d883a 	mov	r6,zero
    9a18:	000b883a 	mov	r5,zero
    9a1c:	0007883a 	mov	r3,zero
    9a20:	0005883a 	mov	r2,zero
    9a24:	003fe406 	br	99b8 <__alt_data_end+0xf00099b8>
    9a28:	0123c83a 	sub	r17,zero,r4
    9a2c:	003fd106 	br	9974 <__alt_data_end+0xf0009974>

00009a30 <__clzsi2>:
    9a30:	00bfffd4 	movui	r2,65535
    9a34:	11000536 	bltu	r2,r4,9a4c <__clzsi2+0x1c>
    9a38:	00803fc4 	movi	r2,255
    9a3c:	11000f36 	bltu	r2,r4,9a7c <__clzsi2+0x4c>
    9a40:	00800804 	movi	r2,32
    9a44:	0007883a 	mov	r3,zero
    9a48:	00000506 	br	9a60 <__clzsi2+0x30>
    9a4c:	00804034 	movhi	r2,256
    9a50:	10bfffc4 	addi	r2,r2,-1
    9a54:	11000c2e 	bgeu	r2,r4,9a88 <__clzsi2+0x58>
    9a58:	00800204 	movi	r2,8
    9a5c:	00c00604 	movi	r3,24
    9a60:	20c8d83a 	srl	r4,r4,r3
    9a64:	00c20034 	movhi	r3,2048
    9a68:	18c07d04 	addi	r3,r3,500
    9a6c:	1909883a 	add	r4,r3,r4
    9a70:	20c00003 	ldbu	r3,0(r4)
    9a74:	10c5c83a 	sub	r2,r2,r3
    9a78:	f800283a 	ret
    9a7c:	00800604 	movi	r2,24
    9a80:	00c00204 	movi	r3,8
    9a84:	003ff606 	br	9a60 <__alt_data_end+0xf0009a60>
    9a88:	00800404 	movi	r2,16
    9a8c:	1007883a 	mov	r3,r2
    9a90:	003ff306 	br	9a60 <__alt_data_end+0xf0009a60>

00009a94 <__divsi3>:
    9a94:	20001b16 	blt	r4,zero,9b04 <__divsi3+0x70>
    9a98:	000f883a 	mov	r7,zero
    9a9c:	28001616 	blt	r5,zero,9af8 <__divsi3+0x64>
    9aa0:	200d883a 	mov	r6,r4
    9aa4:	29001a2e 	bgeu	r5,r4,9b10 <__divsi3+0x7c>
    9aa8:	00800804 	movi	r2,32
    9aac:	00c00044 	movi	r3,1
    9ab0:	00000106 	br	9ab8 <__divsi3+0x24>
    9ab4:	10000d26 	beq	r2,zero,9aec <__divsi3+0x58>
    9ab8:	294b883a 	add	r5,r5,r5
    9abc:	10bfffc4 	addi	r2,r2,-1
    9ac0:	18c7883a 	add	r3,r3,r3
    9ac4:	293ffb36 	bltu	r5,r4,9ab4 <__alt_data_end+0xf0009ab4>
    9ac8:	0005883a 	mov	r2,zero
    9acc:	18000726 	beq	r3,zero,9aec <__divsi3+0x58>
    9ad0:	0005883a 	mov	r2,zero
    9ad4:	31400236 	bltu	r6,r5,9ae0 <__divsi3+0x4c>
    9ad8:	314dc83a 	sub	r6,r6,r5
    9adc:	10c4b03a 	or	r2,r2,r3
    9ae0:	1806d07a 	srli	r3,r3,1
    9ae4:	280ad07a 	srli	r5,r5,1
    9ae8:	183ffa1e 	bne	r3,zero,9ad4 <__alt_data_end+0xf0009ad4>
    9aec:	38000126 	beq	r7,zero,9af4 <__divsi3+0x60>
    9af0:	0085c83a 	sub	r2,zero,r2
    9af4:	f800283a 	ret
    9af8:	014bc83a 	sub	r5,zero,r5
    9afc:	39c0005c 	xori	r7,r7,1
    9b00:	003fe706 	br	9aa0 <__alt_data_end+0xf0009aa0>
    9b04:	0109c83a 	sub	r4,zero,r4
    9b08:	01c00044 	movi	r7,1
    9b0c:	003fe306 	br	9a9c <__alt_data_end+0xf0009a9c>
    9b10:	00c00044 	movi	r3,1
    9b14:	003fee06 	br	9ad0 <__alt_data_end+0xf0009ad0>

00009b18 <__modsi3>:
    9b18:	20001716 	blt	r4,zero,9b78 <__modsi3+0x60>
    9b1c:	000f883a 	mov	r7,zero
    9b20:	2005883a 	mov	r2,r4
    9b24:	28001216 	blt	r5,zero,9b70 <__modsi3+0x58>
    9b28:	2900162e 	bgeu	r5,r4,9b84 <__modsi3+0x6c>
    9b2c:	01800804 	movi	r6,32
    9b30:	00c00044 	movi	r3,1
    9b34:	00000106 	br	9b3c <__modsi3+0x24>
    9b38:	30000a26 	beq	r6,zero,9b64 <__modsi3+0x4c>
    9b3c:	294b883a 	add	r5,r5,r5
    9b40:	31bfffc4 	addi	r6,r6,-1
    9b44:	18c7883a 	add	r3,r3,r3
    9b48:	293ffb36 	bltu	r5,r4,9b38 <__alt_data_end+0xf0009b38>
    9b4c:	18000526 	beq	r3,zero,9b64 <__modsi3+0x4c>
    9b50:	1806d07a 	srli	r3,r3,1
    9b54:	11400136 	bltu	r2,r5,9b5c <__modsi3+0x44>
    9b58:	1145c83a 	sub	r2,r2,r5
    9b5c:	280ad07a 	srli	r5,r5,1
    9b60:	183ffb1e 	bne	r3,zero,9b50 <__alt_data_end+0xf0009b50>
    9b64:	38000126 	beq	r7,zero,9b6c <__modsi3+0x54>
    9b68:	0085c83a 	sub	r2,zero,r2
    9b6c:	f800283a 	ret
    9b70:	014bc83a 	sub	r5,zero,r5
    9b74:	003fec06 	br	9b28 <__alt_data_end+0xf0009b28>
    9b78:	0109c83a 	sub	r4,zero,r4
    9b7c:	01c00044 	movi	r7,1
    9b80:	003fe706 	br	9b20 <__alt_data_end+0xf0009b20>
    9b84:	00c00044 	movi	r3,1
    9b88:	003ff106 	br	9b50 <__alt_data_end+0xf0009b50>

00009b8c <__udivsi3>:
    9b8c:	200d883a 	mov	r6,r4
    9b90:	2900152e 	bgeu	r5,r4,9be8 <__udivsi3+0x5c>
    9b94:	28001416 	blt	r5,zero,9be8 <__udivsi3+0x5c>
    9b98:	00800804 	movi	r2,32
    9b9c:	00c00044 	movi	r3,1
    9ba0:	00000206 	br	9bac <__udivsi3+0x20>
    9ba4:	10000e26 	beq	r2,zero,9be0 <__udivsi3+0x54>
    9ba8:	28000516 	blt	r5,zero,9bc0 <__udivsi3+0x34>
    9bac:	294b883a 	add	r5,r5,r5
    9bb0:	10bfffc4 	addi	r2,r2,-1
    9bb4:	18c7883a 	add	r3,r3,r3
    9bb8:	293ffa36 	bltu	r5,r4,9ba4 <__alt_data_end+0xf0009ba4>
    9bbc:	18000826 	beq	r3,zero,9be0 <__udivsi3+0x54>
    9bc0:	0005883a 	mov	r2,zero
    9bc4:	31400236 	bltu	r6,r5,9bd0 <__udivsi3+0x44>
    9bc8:	314dc83a 	sub	r6,r6,r5
    9bcc:	10c4b03a 	or	r2,r2,r3
    9bd0:	1806d07a 	srli	r3,r3,1
    9bd4:	280ad07a 	srli	r5,r5,1
    9bd8:	183ffa1e 	bne	r3,zero,9bc4 <__alt_data_end+0xf0009bc4>
    9bdc:	f800283a 	ret
    9be0:	0005883a 	mov	r2,zero
    9be4:	f800283a 	ret
    9be8:	00c00044 	movi	r3,1
    9bec:	003ff406 	br	9bc0 <__alt_data_end+0xf0009bc0>

00009bf0 <__umodsi3>:
    9bf0:	2005883a 	mov	r2,r4
    9bf4:	2900122e 	bgeu	r5,r4,9c40 <__umodsi3+0x50>
    9bf8:	28001116 	blt	r5,zero,9c40 <__umodsi3+0x50>
    9bfc:	01800804 	movi	r6,32
    9c00:	00c00044 	movi	r3,1
    9c04:	00000206 	br	9c10 <__umodsi3+0x20>
    9c08:	30000c26 	beq	r6,zero,9c3c <__umodsi3+0x4c>
    9c0c:	28000516 	blt	r5,zero,9c24 <__umodsi3+0x34>
    9c10:	294b883a 	add	r5,r5,r5
    9c14:	31bfffc4 	addi	r6,r6,-1
    9c18:	18c7883a 	add	r3,r3,r3
    9c1c:	293ffa36 	bltu	r5,r4,9c08 <__alt_data_end+0xf0009c08>
    9c20:	18000626 	beq	r3,zero,9c3c <__umodsi3+0x4c>
    9c24:	1806d07a 	srli	r3,r3,1
    9c28:	11400136 	bltu	r2,r5,9c30 <__umodsi3+0x40>
    9c2c:	1145c83a 	sub	r2,r2,r5
    9c30:	280ad07a 	srli	r5,r5,1
    9c34:	183ffb1e 	bne	r3,zero,9c24 <__alt_data_end+0xf0009c24>
    9c38:	f800283a 	ret
    9c3c:	f800283a 	ret
    9c40:	00c00044 	movi	r3,1
    9c44:	003ff706 	br	9c24 <__alt_data_end+0xf0009c24>

00009c48 <__errno>:
    9c48:	00820034 	movhi	r2,2048
    9c4c:	1089a104 	addi	r2,r2,9860
    9c50:	10800017 	ldw	r2,0(r2)
    9c54:	f800283a 	ret

00009c58 <memcmp>:
    9c58:	01c000c4 	movi	r7,3
    9c5c:	3980192e 	bgeu	r7,r6,9cc4 <memcmp+0x6c>
    9c60:	2144b03a 	or	r2,r4,r5
    9c64:	11c4703a 	and	r2,r2,r7
    9c68:	10000f26 	beq	r2,zero,9ca8 <memcmp+0x50>
    9c6c:	20800003 	ldbu	r2,0(r4)
    9c70:	28c00003 	ldbu	r3,0(r5)
    9c74:	10c0151e 	bne	r2,r3,9ccc <memcmp+0x74>
    9c78:	31bfff84 	addi	r6,r6,-2
    9c7c:	01ffffc4 	movi	r7,-1
    9c80:	00000406 	br	9c94 <memcmp+0x3c>
    9c84:	20800003 	ldbu	r2,0(r4)
    9c88:	28c00003 	ldbu	r3,0(r5)
    9c8c:	31bfffc4 	addi	r6,r6,-1
    9c90:	10c00e1e 	bne	r2,r3,9ccc <memcmp+0x74>
    9c94:	21000044 	addi	r4,r4,1
    9c98:	29400044 	addi	r5,r5,1
    9c9c:	31fff91e 	bne	r6,r7,9c84 <__alt_data_end+0xf0009c84>
    9ca0:	0005883a 	mov	r2,zero
    9ca4:	f800283a 	ret
    9ca8:	20c00017 	ldw	r3,0(r4)
    9cac:	28800017 	ldw	r2,0(r5)
    9cb0:	18bfee1e 	bne	r3,r2,9c6c <__alt_data_end+0xf0009c6c>
    9cb4:	31bfff04 	addi	r6,r6,-4
    9cb8:	21000104 	addi	r4,r4,4
    9cbc:	29400104 	addi	r5,r5,4
    9cc0:	39bff936 	bltu	r7,r6,9ca8 <__alt_data_end+0xf0009ca8>
    9cc4:	303fe91e 	bne	r6,zero,9c6c <__alt_data_end+0xf0009c6c>
    9cc8:	003ff506 	br	9ca0 <__alt_data_end+0xf0009ca0>
    9ccc:	10c5c83a 	sub	r2,r2,r3
    9cd0:	f800283a 	ret

00009cd4 <memcpy>:
    9cd4:	defffd04 	addi	sp,sp,-12
    9cd8:	dfc00215 	stw	ra,8(sp)
    9cdc:	dc400115 	stw	r17,4(sp)
    9ce0:	dc000015 	stw	r16,0(sp)
    9ce4:	00c003c4 	movi	r3,15
    9ce8:	2005883a 	mov	r2,r4
    9cec:	1980452e 	bgeu	r3,r6,9e04 <memcpy+0x130>
    9cf0:	2906b03a 	or	r3,r5,r4
    9cf4:	18c000cc 	andi	r3,r3,3
    9cf8:	1800441e 	bne	r3,zero,9e0c <memcpy+0x138>
    9cfc:	347ffc04 	addi	r17,r6,-16
    9d00:	8822d13a 	srli	r17,r17,4
    9d04:	28c00104 	addi	r3,r5,4
    9d08:	23400104 	addi	r13,r4,4
    9d0c:	8820913a 	slli	r16,r17,4
    9d10:	2b000204 	addi	r12,r5,8
    9d14:	22c00204 	addi	r11,r4,8
    9d18:	84000504 	addi	r16,r16,20
    9d1c:	2a800304 	addi	r10,r5,12
    9d20:	22400304 	addi	r9,r4,12
    9d24:	2c21883a 	add	r16,r5,r16
    9d28:	2811883a 	mov	r8,r5
    9d2c:	200f883a 	mov	r7,r4
    9d30:	41000017 	ldw	r4,0(r8)
    9d34:	1fc00017 	ldw	ra,0(r3)
    9d38:	63c00017 	ldw	r15,0(r12)
    9d3c:	39000015 	stw	r4,0(r7)
    9d40:	53800017 	ldw	r14,0(r10)
    9d44:	6fc00015 	stw	ra,0(r13)
    9d48:	5bc00015 	stw	r15,0(r11)
    9d4c:	4b800015 	stw	r14,0(r9)
    9d50:	18c00404 	addi	r3,r3,16
    9d54:	39c00404 	addi	r7,r7,16
    9d58:	42000404 	addi	r8,r8,16
    9d5c:	6b400404 	addi	r13,r13,16
    9d60:	63000404 	addi	r12,r12,16
    9d64:	5ac00404 	addi	r11,r11,16
    9d68:	52800404 	addi	r10,r10,16
    9d6c:	4a400404 	addi	r9,r9,16
    9d70:	1c3fef1e 	bne	r3,r16,9d30 <__alt_data_end+0xf0009d30>
    9d74:	89c00044 	addi	r7,r17,1
    9d78:	380e913a 	slli	r7,r7,4
    9d7c:	310003cc 	andi	r4,r6,15
    9d80:	02c000c4 	movi	r11,3
    9d84:	11c7883a 	add	r3,r2,r7
    9d88:	29cb883a 	add	r5,r5,r7
    9d8c:	5900212e 	bgeu	r11,r4,9e14 <memcpy+0x140>
    9d90:	1813883a 	mov	r9,r3
    9d94:	2811883a 	mov	r8,r5
    9d98:	200f883a 	mov	r7,r4
    9d9c:	42800017 	ldw	r10,0(r8)
    9da0:	4a400104 	addi	r9,r9,4
    9da4:	39ffff04 	addi	r7,r7,-4
    9da8:	4abfff15 	stw	r10,-4(r9)
    9dac:	42000104 	addi	r8,r8,4
    9db0:	59fffa36 	bltu	r11,r7,9d9c <__alt_data_end+0xf0009d9c>
    9db4:	213fff04 	addi	r4,r4,-4
    9db8:	2008d0ba 	srli	r4,r4,2
    9dbc:	318000cc 	andi	r6,r6,3
    9dc0:	21000044 	addi	r4,r4,1
    9dc4:	2109883a 	add	r4,r4,r4
    9dc8:	2109883a 	add	r4,r4,r4
    9dcc:	1907883a 	add	r3,r3,r4
    9dd0:	290b883a 	add	r5,r5,r4
    9dd4:	30000626 	beq	r6,zero,9df0 <memcpy+0x11c>
    9dd8:	198d883a 	add	r6,r3,r6
    9ddc:	29c00003 	ldbu	r7,0(r5)
    9de0:	18c00044 	addi	r3,r3,1
    9de4:	29400044 	addi	r5,r5,1
    9de8:	19ffffc5 	stb	r7,-1(r3)
    9dec:	19bffb1e 	bne	r3,r6,9ddc <__alt_data_end+0xf0009ddc>
    9df0:	dfc00217 	ldw	ra,8(sp)
    9df4:	dc400117 	ldw	r17,4(sp)
    9df8:	dc000017 	ldw	r16,0(sp)
    9dfc:	dec00304 	addi	sp,sp,12
    9e00:	f800283a 	ret
    9e04:	2007883a 	mov	r3,r4
    9e08:	003ff206 	br	9dd4 <__alt_data_end+0xf0009dd4>
    9e0c:	2007883a 	mov	r3,r4
    9e10:	003ff106 	br	9dd8 <__alt_data_end+0xf0009dd8>
    9e14:	200d883a 	mov	r6,r4
    9e18:	003fee06 	br	9dd4 <__alt_data_end+0xf0009dd4>

00009e1c <memset>:
    9e1c:	20c000cc 	andi	r3,r4,3
    9e20:	2005883a 	mov	r2,r4
    9e24:	18004426 	beq	r3,zero,9f38 <memset+0x11c>
    9e28:	31ffffc4 	addi	r7,r6,-1
    9e2c:	30004026 	beq	r6,zero,9f30 <memset+0x114>
    9e30:	2813883a 	mov	r9,r5
    9e34:	200d883a 	mov	r6,r4
    9e38:	2007883a 	mov	r3,r4
    9e3c:	00000406 	br	9e50 <memset+0x34>
    9e40:	3a3fffc4 	addi	r8,r7,-1
    9e44:	31800044 	addi	r6,r6,1
    9e48:	38003926 	beq	r7,zero,9f30 <memset+0x114>
    9e4c:	400f883a 	mov	r7,r8
    9e50:	18c00044 	addi	r3,r3,1
    9e54:	32400005 	stb	r9,0(r6)
    9e58:	1a0000cc 	andi	r8,r3,3
    9e5c:	403ff81e 	bne	r8,zero,9e40 <__alt_data_end+0xf0009e40>
    9e60:	010000c4 	movi	r4,3
    9e64:	21c02d2e 	bgeu	r4,r7,9f1c <memset+0x100>
    9e68:	29003fcc 	andi	r4,r5,255
    9e6c:	200c923a 	slli	r6,r4,8
    9e70:	3108b03a 	or	r4,r6,r4
    9e74:	200c943a 	slli	r6,r4,16
    9e78:	218cb03a 	or	r6,r4,r6
    9e7c:	010003c4 	movi	r4,15
    9e80:	21c0182e 	bgeu	r4,r7,9ee4 <memset+0xc8>
    9e84:	3b3ffc04 	addi	r12,r7,-16
    9e88:	6018d13a 	srli	r12,r12,4
    9e8c:	1a000104 	addi	r8,r3,4
    9e90:	1ac00204 	addi	r11,r3,8
    9e94:	6008913a 	slli	r4,r12,4
    9e98:	1a800304 	addi	r10,r3,12
    9e9c:	1813883a 	mov	r9,r3
    9ea0:	21000504 	addi	r4,r4,20
    9ea4:	1909883a 	add	r4,r3,r4
    9ea8:	49800015 	stw	r6,0(r9)
    9eac:	41800015 	stw	r6,0(r8)
    9eb0:	59800015 	stw	r6,0(r11)
    9eb4:	51800015 	stw	r6,0(r10)
    9eb8:	42000404 	addi	r8,r8,16
    9ebc:	4a400404 	addi	r9,r9,16
    9ec0:	5ac00404 	addi	r11,r11,16
    9ec4:	52800404 	addi	r10,r10,16
    9ec8:	413ff71e 	bne	r8,r4,9ea8 <__alt_data_end+0xf0009ea8>
    9ecc:	63000044 	addi	r12,r12,1
    9ed0:	6018913a 	slli	r12,r12,4
    9ed4:	39c003cc 	andi	r7,r7,15
    9ed8:	010000c4 	movi	r4,3
    9edc:	1b07883a 	add	r3,r3,r12
    9ee0:	21c00e2e 	bgeu	r4,r7,9f1c <memset+0x100>
    9ee4:	1813883a 	mov	r9,r3
    9ee8:	3811883a 	mov	r8,r7
    9eec:	010000c4 	movi	r4,3
    9ef0:	49800015 	stw	r6,0(r9)
    9ef4:	423fff04 	addi	r8,r8,-4
    9ef8:	4a400104 	addi	r9,r9,4
    9efc:	223ffc36 	bltu	r4,r8,9ef0 <__alt_data_end+0xf0009ef0>
    9f00:	393fff04 	addi	r4,r7,-4
    9f04:	2008d0ba 	srli	r4,r4,2
    9f08:	39c000cc 	andi	r7,r7,3
    9f0c:	21000044 	addi	r4,r4,1
    9f10:	2109883a 	add	r4,r4,r4
    9f14:	2109883a 	add	r4,r4,r4
    9f18:	1907883a 	add	r3,r3,r4
    9f1c:	38000526 	beq	r7,zero,9f34 <memset+0x118>
    9f20:	19cf883a 	add	r7,r3,r7
    9f24:	19400005 	stb	r5,0(r3)
    9f28:	18c00044 	addi	r3,r3,1
    9f2c:	38fffd1e 	bne	r7,r3,9f24 <__alt_data_end+0xf0009f24>
    9f30:	f800283a 	ret
    9f34:	f800283a 	ret
    9f38:	2007883a 	mov	r3,r4
    9f3c:	300f883a 	mov	r7,r6
    9f40:	003fc706 	br	9e60 <__alt_data_end+0xf0009e60>

00009f44 <_printf_r>:
    9f44:	defffd04 	addi	sp,sp,-12
    9f48:	2805883a 	mov	r2,r5
    9f4c:	dfc00015 	stw	ra,0(sp)
    9f50:	d9800115 	stw	r6,4(sp)
    9f54:	d9c00215 	stw	r7,8(sp)
    9f58:	21400217 	ldw	r5,8(r4)
    9f5c:	d9c00104 	addi	r7,sp,4
    9f60:	100d883a 	mov	r6,r2
    9f64:	000a11c0 	call	a11c <___vfprintf_internal_r>
    9f68:	dfc00017 	ldw	ra,0(sp)
    9f6c:	dec00304 	addi	sp,sp,12
    9f70:	f800283a 	ret

00009f74 <printf>:
    9f74:	defffc04 	addi	sp,sp,-16
    9f78:	dfc00015 	stw	ra,0(sp)
    9f7c:	d9400115 	stw	r5,4(sp)
    9f80:	d9800215 	stw	r6,8(sp)
    9f84:	d9c00315 	stw	r7,12(sp)
    9f88:	00820034 	movhi	r2,2048
    9f8c:	1089a104 	addi	r2,r2,9860
    9f90:	10800017 	ldw	r2,0(r2)
    9f94:	200b883a 	mov	r5,r4
    9f98:	d9800104 	addi	r6,sp,4
    9f9c:	11000217 	ldw	r4,8(r2)
    9fa0:	000c3140 	call	c314 <__vfprintf_internal>
    9fa4:	dfc00017 	ldw	ra,0(sp)
    9fa8:	dec00404 	addi	sp,sp,16
    9fac:	f800283a 	ret

00009fb0 <_puts_r>:
    9fb0:	defff604 	addi	sp,sp,-40
    9fb4:	dc000715 	stw	r16,28(sp)
    9fb8:	2021883a 	mov	r16,r4
    9fbc:	2809883a 	mov	r4,r5
    9fc0:	dc400815 	stw	r17,32(sp)
    9fc4:	dfc00915 	stw	ra,36(sp)
    9fc8:	2823883a 	mov	r17,r5
    9fcc:	000a0840 	call	a084 <strlen>
    9fd0:	10c00044 	addi	r3,r2,1
    9fd4:	d8800115 	stw	r2,4(sp)
    9fd8:	00820034 	movhi	r2,2048
    9fdc:	1080be04 	addi	r2,r2,760
    9fe0:	d8800215 	stw	r2,8(sp)
    9fe4:	00800044 	movi	r2,1
    9fe8:	d8800315 	stw	r2,12(sp)
    9fec:	00800084 	movi	r2,2
    9ff0:	dc400015 	stw	r17,0(sp)
    9ff4:	d8c00615 	stw	r3,24(sp)
    9ff8:	dec00415 	stw	sp,16(sp)
    9ffc:	d8800515 	stw	r2,20(sp)
    a000:	80000226 	beq	r16,zero,a00c <_puts_r+0x5c>
    a004:	80800e17 	ldw	r2,56(r16)
    a008:	10001426 	beq	r2,zero,a05c <_puts_r+0xac>
    a00c:	81400217 	ldw	r5,8(r16)
    a010:	2880030b 	ldhu	r2,12(r5)
    a014:	10c8000c 	andi	r3,r2,8192
    a018:	1800061e 	bne	r3,zero,a034 <_puts_r+0x84>
    a01c:	29001917 	ldw	r4,100(r5)
    a020:	00f7ffc4 	movi	r3,-8193
    a024:	10880014 	ori	r2,r2,8192
    a028:	20c6703a 	and	r3,r4,r3
    a02c:	2880030d 	sth	r2,12(r5)
    a030:	28c01915 	stw	r3,100(r5)
    a034:	d9800404 	addi	r6,sp,16
    a038:	8009883a 	mov	r4,r16
    a03c:	000e8440 	call	e844 <__sfvwrite_r>
    a040:	1000091e 	bne	r2,zero,a068 <_puts_r+0xb8>
    a044:	00800284 	movi	r2,10
    a048:	dfc00917 	ldw	ra,36(sp)
    a04c:	dc400817 	ldw	r17,32(sp)
    a050:	dc000717 	ldw	r16,28(sp)
    a054:	dec00a04 	addi	sp,sp,40
    a058:	f800283a 	ret
    a05c:	8009883a 	mov	r4,r16
    a060:	000e3c00 	call	e3c0 <__sinit>
    a064:	003fe906 	br	a00c <__alt_data_end+0xf000a00c>
    a068:	00bfffc4 	movi	r2,-1
    a06c:	003ff606 	br	a048 <__alt_data_end+0xf000a048>

0000a070 <puts>:
    a070:	00820034 	movhi	r2,2048
    a074:	1089a104 	addi	r2,r2,9860
    a078:	200b883a 	mov	r5,r4
    a07c:	11000017 	ldw	r4,0(r2)
    a080:	0009fb01 	jmpi	9fb0 <_puts_r>

0000a084 <strlen>:
    a084:	208000cc 	andi	r2,r4,3
    a088:	10002026 	beq	r2,zero,a10c <strlen+0x88>
    a08c:	20800007 	ldb	r2,0(r4)
    a090:	10002026 	beq	r2,zero,a114 <strlen+0x90>
    a094:	2005883a 	mov	r2,r4
    a098:	00000206 	br	a0a4 <strlen+0x20>
    a09c:	10c00007 	ldb	r3,0(r2)
    a0a0:	18001826 	beq	r3,zero,a104 <strlen+0x80>
    a0a4:	10800044 	addi	r2,r2,1
    a0a8:	10c000cc 	andi	r3,r2,3
    a0ac:	183ffb1e 	bne	r3,zero,a09c <__alt_data_end+0xf000a09c>
    a0b0:	10c00017 	ldw	r3,0(r2)
    a0b4:	01ffbff4 	movhi	r7,65279
    a0b8:	39ffbfc4 	addi	r7,r7,-257
    a0bc:	00ca303a 	nor	r5,zero,r3
    a0c0:	01a02074 	movhi	r6,32897
    a0c4:	19c7883a 	add	r3,r3,r7
    a0c8:	31a02004 	addi	r6,r6,-32640
    a0cc:	1946703a 	and	r3,r3,r5
    a0d0:	1986703a 	and	r3,r3,r6
    a0d4:	1800091e 	bne	r3,zero,a0fc <strlen+0x78>
    a0d8:	10800104 	addi	r2,r2,4
    a0dc:	10c00017 	ldw	r3,0(r2)
    a0e0:	19cb883a 	add	r5,r3,r7
    a0e4:	00c6303a 	nor	r3,zero,r3
    a0e8:	28c6703a 	and	r3,r5,r3
    a0ec:	1986703a 	and	r3,r3,r6
    a0f0:	183ff926 	beq	r3,zero,a0d8 <__alt_data_end+0xf000a0d8>
    a0f4:	00000106 	br	a0fc <strlen+0x78>
    a0f8:	10800044 	addi	r2,r2,1
    a0fc:	10c00007 	ldb	r3,0(r2)
    a100:	183ffd1e 	bne	r3,zero,a0f8 <__alt_data_end+0xf000a0f8>
    a104:	1105c83a 	sub	r2,r2,r4
    a108:	f800283a 	ret
    a10c:	2005883a 	mov	r2,r4
    a110:	003fe706 	br	a0b0 <__alt_data_end+0xf000a0b0>
    a114:	0005883a 	mov	r2,zero
    a118:	f800283a 	ret

0000a11c <___vfprintf_internal_r>:
    a11c:	deffb804 	addi	sp,sp,-288
    a120:	dfc04715 	stw	ra,284(sp)
    a124:	ddc04515 	stw	r23,276(sp)
    a128:	dd404315 	stw	r21,268(sp)
    a12c:	d9002c15 	stw	r4,176(sp)
    a130:	282f883a 	mov	r23,r5
    a134:	302b883a 	mov	r21,r6
    a138:	d9c02d15 	stw	r7,180(sp)
    a13c:	df004615 	stw	fp,280(sp)
    a140:	dd804415 	stw	r22,272(sp)
    a144:	dd004215 	stw	r20,264(sp)
    a148:	dcc04115 	stw	r19,260(sp)
    a14c:	dc804015 	stw	r18,256(sp)
    a150:	dc403f15 	stw	r17,252(sp)
    a154:	dc003e15 	stw	r16,248(sp)
    a158:	000ef340 	call	ef34 <_localeconv_r>
    a15c:	10800017 	ldw	r2,0(r2)
    a160:	1009883a 	mov	r4,r2
    a164:	d8803415 	stw	r2,208(sp)
    a168:	000a0840 	call	a084 <strlen>
    a16c:	d8803715 	stw	r2,220(sp)
    a170:	d8802c17 	ldw	r2,176(sp)
    a174:	10000226 	beq	r2,zero,a180 <___vfprintf_internal_r+0x64>
    a178:	10800e17 	ldw	r2,56(r2)
    a17c:	1000f926 	beq	r2,zero,a564 <___vfprintf_internal_r+0x448>
    a180:	b880030b 	ldhu	r2,12(r23)
    a184:	10c8000c 	andi	r3,r2,8192
    a188:	1800061e 	bne	r3,zero,a1a4 <___vfprintf_internal_r+0x88>
    a18c:	b9001917 	ldw	r4,100(r23)
    a190:	00f7ffc4 	movi	r3,-8193
    a194:	10880014 	ori	r2,r2,8192
    a198:	20c6703a 	and	r3,r4,r3
    a19c:	b880030d 	sth	r2,12(r23)
    a1a0:	b8c01915 	stw	r3,100(r23)
    a1a4:	10c0020c 	andi	r3,r2,8
    a1a8:	1800c126 	beq	r3,zero,a4b0 <___vfprintf_internal_r+0x394>
    a1ac:	b8c00417 	ldw	r3,16(r23)
    a1b0:	1800bf26 	beq	r3,zero,a4b0 <___vfprintf_internal_r+0x394>
    a1b4:	1080068c 	andi	r2,r2,26
    a1b8:	00c00284 	movi	r3,10
    a1bc:	10c0c426 	beq	r2,r3,a4d0 <___vfprintf_internal_r+0x3b4>
    a1c0:	d8c00404 	addi	r3,sp,16
    a1c4:	05020034 	movhi	r20,2048
    a1c8:	d9001e04 	addi	r4,sp,120
    a1cc:	a500cf84 	addi	r20,r20,830
    a1d0:	d8c01e15 	stw	r3,120(sp)
    a1d4:	d8002015 	stw	zero,128(sp)
    a1d8:	d8001f15 	stw	zero,124(sp)
    a1dc:	d8003315 	stw	zero,204(sp)
    a1e0:	d8003615 	stw	zero,216(sp)
    a1e4:	d8003815 	stw	zero,224(sp)
    a1e8:	1811883a 	mov	r8,r3
    a1ec:	d8003915 	stw	zero,228(sp)
    a1f0:	d8003a15 	stw	zero,232(sp)
    a1f4:	d8002f15 	stw	zero,188(sp)
    a1f8:	d9002815 	stw	r4,160(sp)
    a1fc:	a8800007 	ldb	r2,0(r21)
    a200:	10027b26 	beq	r2,zero,abf0 <___vfprintf_internal_r+0xad4>
    a204:	00c00944 	movi	r3,37
    a208:	a821883a 	mov	r16,r21
    a20c:	10c0021e 	bne	r2,r3,a218 <___vfprintf_internal_r+0xfc>
    a210:	00001406 	br	a264 <___vfprintf_internal_r+0x148>
    a214:	10c00326 	beq	r2,r3,a224 <___vfprintf_internal_r+0x108>
    a218:	84000044 	addi	r16,r16,1
    a21c:	80800007 	ldb	r2,0(r16)
    a220:	103ffc1e 	bne	r2,zero,a214 <__alt_data_end+0xf000a214>
    a224:	8563c83a 	sub	r17,r16,r21
    a228:	88000e26 	beq	r17,zero,a264 <___vfprintf_internal_r+0x148>
    a22c:	d8c02017 	ldw	r3,128(sp)
    a230:	d8801f17 	ldw	r2,124(sp)
    a234:	45400015 	stw	r21,0(r8)
    a238:	1c47883a 	add	r3,r3,r17
    a23c:	10800044 	addi	r2,r2,1
    a240:	d8c02015 	stw	r3,128(sp)
    a244:	44400115 	stw	r17,4(r8)
    a248:	d8801f15 	stw	r2,124(sp)
    a24c:	00c001c4 	movi	r3,7
    a250:	1880a716 	blt	r3,r2,a4f0 <___vfprintf_internal_r+0x3d4>
    a254:	42000204 	addi	r8,r8,8
    a258:	d9402f17 	ldw	r5,188(sp)
    a25c:	2c4b883a 	add	r5,r5,r17
    a260:	d9402f15 	stw	r5,188(sp)
    a264:	80800007 	ldb	r2,0(r16)
    a268:	1000a826 	beq	r2,zero,a50c <___vfprintf_internal_r+0x3f0>
    a26c:	84400047 	ldb	r17,1(r16)
    a270:	00bfffc4 	movi	r2,-1
    a274:	85400044 	addi	r21,r16,1
    a278:	d8002785 	stb	zero,158(sp)
    a27c:	0007883a 	mov	r3,zero
    a280:	000f883a 	mov	r7,zero
    a284:	d8802915 	stw	r2,164(sp)
    a288:	d8003115 	stw	zero,196(sp)
    a28c:	0025883a 	mov	r18,zero
    a290:	01401604 	movi	r5,88
    a294:	01800244 	movi	r6,9
    a298:	02800a84 	movi	r10,42
    a29c:	02401b04 	movi	r9,108
    a2a0:	ad400044 	addi	r21,r21,1
    a2a4:	88bff804 	addi	r2,r17,-32
    a2a8:	28830436 	bltu	r5,r2,aebc <___vfprintf_internal_r+0xda0>
    a2ac:	100490ba 	slli	r2,r2,2
    a2b0:	01000074 	movhi	r4,1
    a2b4:	2128b104 	addi	r4,r4,-23868
    a2b8:	1105883a 	add	r2,r2,r4
    a2bc:	10800017 	ldw	r2,0(r2)
    a2c0:	1000683a 	jmp	r2
    a2c4:	0000addc 	xori	zero,zero,695
    a2c8:	0000aebc 	xorhi	zero,zero,698
    a2cc:	0000aebc 	xorhi	zero,zero,698
    a2d0:	0000adfc 	xorhi	zero,zero,695
    a2d4:	0000aebc 	xorhi	zero,zero,698
    a2d8:	0000aebc 	xorhi	zero,zero,698
    a2dc:	0000aebc 	xorhi	zero,zero,698
    a2e0:	0000aebc 	xorhi	zero,zero,698
    a2e4:	0000aebc 	xorhi	zero,zero,698
    a2e8:	0000aebc 	xorhi	zero,zero,698
    a2ec:	0000a570 	cmpltui	zero,zero,661
    a2f0:	0000ad18 	cmpnei	zero,zero,692
    a2f4:	0000aebc 	xorhi	zero,zero,698
    a2f8:	0000a438 	rdprs	zero,zero,656
    a2fc:	0000a598 	cmpnei	zero,zero,662
    a300:	0000aebc 	xorhi	zero,zero,698
    a304:	0000a5d8 	cmpnei	zero,zero,663
    a308:	0000a5e4 	muli	zero,zero,663
    a30c:	0000a5e4 	muli	zero,zero,663
    a310:	0000a5e4 	muli	zero,zero,663
    a314:	0000a5e4 	muli	zero,zero,663
    a318:	0000a5e4 	muli	zero,zero,663
    a31c:	0000a5e4 	muli	zero,zero,663
    a320:	0000a5e4 	muli	zero,zero,663
    a324:	0000a5e4 	muli	zero,zero,663
    a328:	0000a5e4 	muli	zero,zero,663
    a32c:	0000aebc 	xorhi	zero,zero,698
    a330:	0000aebc 	xorhi	zero,zero,698
    a334:	0000aebc 	xorhi	zero,zero,698
    a338:	0000aebc 	xorhi	zero,zero,698
    a33c:	0000aebc 	xorhi	zero,zero,698
    a340:	0000aebc 	xorhi	zero,zero,698
    a344:	0000aebc 	xorhi	zero,zero,698
    a348:	0000aebc 	xorhi	zero,zero,698
    a34c:	0000aebc 	xorhi	zero,zero,698
    a350:	0000aebc 	xorhi	zero,zero,698
    a354:	0000a618 	cmpnei	zero,zero,664
    a358:	0000a6d4 	movui	zero,667
    a35c:	0000aebc 	xorhi	zero,zero,698
    a360:	0000a6d4 	movui	zero,667
    a364:	0000aebc 	xorhi	zero,zero,698
    a368:	0000aebc 	xorhi	zero,zero,698
    a36c:	0000aebc 	xorhi	zero,zero,698
    a370:	0000aebc 	xorhi	zero,zero,698
    a374:	0000a774 	movhi	zero,669
    a378:	0000aebc 	xorhi	zero,zero,698
    a37c:	0000aebc 	xorhi	zero,zero,698
    a380:	0000a780 	call	a78 <xEventGroupSync+0x140>
    a384:	0000aebc 	xorhi	zero,zero,698
    a388:	0000aebc 	xorhi	zero,zero,698
    a38c:	0000aebc 	xorhi	zero,zero,698
    a390:	0000aebc 	xorhi	zero,zero,698
    a394:	0000aebc 	xorhi	zero,zero,698
    a398:	0000abf8 	rdprs	zero,zero,687
    a39c:	0000aebc 	xorhi	zero,zero,698
    a3a0:	0000aebc 	xorhi	zero,zero,698
    a3a4:	0000ac58 	cmpnei	zero,zero,689
    a3a8:	0000aebc 	xorhi	zero,zero,698
    a3ac:	0000aebc 	xorhi	zero,zero,698
    a3b0:	0000aebc 	xorhi	zero,zero,698
    a3b4:	0000aebc 	xorhi	zero,zero,698
    a3b8:	0000aebc 	xorhi	zero,zero,698
    a3bc:	0000aebc 	xorhi	zero,zero,698
    a3c0:	0000aebc 	xorhi	zero,zero,698
    a3c4:	0000aebc 	xorhi	zero,zero,698
    a3c8:	0000aebc 	xorhi	zero,zero,698
    a3cc:	0000aebc 	xorhi	zero,zero,698
    a3d0:	0000ae68 	cmpgeui	zero,zero,697
    a3d4:	0000ae08 	cmpgei	zero,zero,696
    a3d8:	0000a6d4 	movui	zero,667
    a3dc:	0000a6d4 	movui	zero,667
    a3e0:	0000a6d4 	movui	zero,667
    a3e4:	0000ae18 	cmpnei	zero,zero,696
    a3e8:	0000ae08 	cmpgei	zero,zero,696
    a3ec:	0000aebc 	xorhi	zero,zero,698
    a3f0:	0000aebc 	xorhi	zero,zero,698
    a3f4:	0000ae24 	muli	zero,zero,696
    a3f8:	0000aebc 	xorhi	zero,zero,698
    a3fc:	0000ae34 	movhi	zero,696
    a400:	0000ad08 	cmpgei	zero,zero,692
    a404:	0000a444 	movi	zero,657
    a408:	0000ad28 	cmpgeui	zero,zero,692
    a40c:	0000aebc 	xorhi	zero,zero,698
    a410:	0000ad34 	movhi	zero,692
    a414:	0000aebc 	xorhi	zero,zero,698
    a418:	0000ad90 	cmplti	zero,zero,694
    a41c:	0000aebc 	xorhi	zero,zero,698
    a420:	0000aebc 	xorhi	zero,zero,698
    a424:	0000ada0 	cmpeqi	zero,zero,694
    a428:	d9003117 	ldw	r4,196(sp)
    a42c:	d8802d15 	stw	r2,180(sp)
    a430:	0109c83a 	sub	r4,zero,r4
    a434:	d9003115 	stw	r4,196(sp)
    a438:	94800114 	ori	r18,r18,4
    a43c:	ac400007 	ldb	r17,0(r21)
    a440:	003f9706 	br	a2a0 <__alt_data_end+0xf000a2a0>
    a444:	00800c04 	movi	r2,48
    a448:	d9002d17 	ldw	r4,180(sp)
    a44c:	d9402917 	ldw	r5,164(sp)
    a450:	d8802705 	stb	r2,156(sp)
    a454:	00801e04 	movi	r2,120
    a458:	d8802745 	stb	r2,157(sp)
    a45c:	d8002785 	stb	zero,158(sp)
    a460:	20c00104 	addi	r3,r4,4
    a464:	24c00017 	ldw	r19,0(r4)
    a468:	002d883a 	mov	r22,zero
    a46c:	90800094 	ori	r2,r18,2
    a470:	28029a16 	blt	r5,zero,aedc <___vfprintf_internal_r+0xdc0>
    a474:	00bfdfc4 	movi	r2,-129
    a478:	90a4703a 	and	r18,r18,r2
    a47c:	d8c02d15 	stw	r3,180(sp)
    a480:	94800094 	ori	r18,r18,2
    a484:	9802871e 	bne	r19,zero,aea4 <___vfprintf_internal_r+0xd88>
    a488:	00820034 	movhi	r2,2048
    a48c:	1080c804 	addi	r2,r2,800
    a490:	d8803915 	stw	r2,228(sp)
    a494:	04401e04 	movi	r17,120
    a498:	d8802917 	ldw	r2,164(sp)
    a49c:	0039883a 	mov	fp,zero
    a4a0:	1001e926 	beq	r2,zero,ac48 <___vfprintf_internal_r+0xb2c>
    a4a4:	0027883a 	mov	r19,zero
    a4a8:	002d883a 	mov	r22,zero
    a4ac:	00020506 	br	acc4 <___vfprintf_internal_r+0xba8>
    a4b0:	d9002c17 	ldw	r4,176(sp)
    a4b4:	b80b883a 	mov	r5,r23
    a4b8:	000c3ec0 	call	c3ec <__swsetup_r>
    a4bc:	1005ac1e 	bne	r2,zero,bb70 <___vfprintf_internal_r+0x1a54>
    a4c0:	b880030b 	ldhu	r2,12(r23)
    a4c4:	00c00284 	movi	r3,10
    a4c8:	1080068c 	andi	r2,r2,26
    a4cc:	10ff3c1e 	bne	r2,r3,a1c0 <__alt_data_end+0xf000a1c0>
    a4d0:	b880038f 	ldh	r2,14(r23)
    a4d4:	103f3a16 	blt	r2,zero,a1c0 <__alt_data_end+0xf000a1c0>
    a4d8:	d9c02d17 	ldw	r7,180(sp)
    a4dc:	d9002c17 	ldw	r4,176(sp)
    a4e0:	a80d883a 	mov	r6,r21
    a4e4:	b80b883a 	mov	r5,r23
    a4e8:	000c3300 	call	c330 <__sbprintf>
    a4ec:	00001106 	br	a534 <___vfprintf_internal_r+0x418>
    a4f0:	d9002c17 	ldw	r4,176(sp)
    a4f4:	d9801e04 	addi	r6,sp,120
    a4f8:	b80b883a 	mov	r5,r23
    a4fc:	00114340 	call	11434 <__sprint_r>
    a500:	1000081e 	bne	r2,zero,a524 <___vfprintf_internal_r+0x408>
    a504:	da000404 	addi	r8,sp,16
    a508:	003f5306 	br	a258 <__alt_data_end+0xf000a258>
    a50c:	d8802017 	ldw	r2,128(sp)
    a510:	10000426 	beq	r2,zero,a524 <___vfprintf_internal_r+0x408>
    a514:	d9002c17 	ldw	r4,176(sp)
    a518:	d9801e04 	addi	r6,sp,120
    a51c:	b80b883a 	mov	r5,r23
    a520:	00114340 	call	11434 <__sprint_r>
    a524:	b880030b 	ldhu	r2,12(r23)
    a528:	1080100c 	andi	r2,r2,64
    a52c:	1005901e 	bne	r2,zero,bb70 <___vfprintf_internal_r+0x1a54>
    a530:	d8802f17 	ldw	r2,188(sp)
    a534:	dfc04717 	ldw	ra,284(sp)
    a538:	df004617 	ldw	fp,280(sp)
    a53c:	ddc04517 	ldw	r23,276(sp)
    a540:	dd804417 	ldw	r22,272(sp)
    a544:	dd404317 	ldw	r21,268(sp)
    a548:	dd004217 	ldw	r20,264(sp)
    a54c:	dcc04117 	ldw	r19,260(sp)
    a550:	dc804017 	ldw	r18,256(sp)
    a554:	dc403f17 	ldw	r17,252(sp)
    a558:	dc003e17 	ldw	r16,248(sp)
    a55c:	dec04804 	addi	sp,sp,288
    a560:	f800283a 	ret
    a564:	d9002c17 	ldw	r4,176(sp)
    a568:	000e3c00 	call	e3c0 <__sinit>
    a56c:	003f0406 	br	a180 <__alt_data_end+0xf000a180>
    a570:	d8802d17 	ldw	r2,180(sp)
    a574:	d9002d17 	ldw	r4,180(sp)
    a578:	10800017 	ldw	r2,0(r2)
    a57c:	d8803115 	stw	r2,196(sp)
    a580:	20800104 	addi	r2,r4,4
    a584:	d9003117 	ldw	r4,196(sp)
    a588:	203fa716 	blt	r4,zero,a428 <__alt_data_end+0xf000a428>
    a58c:	d8802d15 	stw	r2,180(sp)
    a590:	ac400007 	ldb	r17,0(r21)
    a594:	003f4206 	br	a2a0 <__alt_data_end+0xf000a2a0>
    a598:	ac400007 	ldb	r17,0(r21)
    a59c:	aac00044 	addi	r11,r21,1
    a5a0:	8a872826 	beq	r17,r10,c244 <___vfprintf_internal_r+0x2128>
    a5a4:	88bff404 	addi	r2,r17,-48
    a5a8:	0009883a 	mov	r4,zero
    a5ac:	30867d36 	bltu	r6,r2,bfa4 <___vfprintf_internal_r+0x1e88>
    a5b0:	5c400007 	ldb	r17,0(r11)
    a5b4:	210002a4 	muli	r4,r4,10
    a5b8:	5d400044 	addi	r21,r11,1
    a5bc:	a817883a 	mov	r11,r21
    a5c0:	2089883a 	add	r4,r4,r2
    a5c4:	88bff404 	addi	r2,r17,-48
    a5c8:	30bff92e 	bgeu	r6,r2,a5b0 <__alt_data_end+0xf000a5b0>
    a5cc:	2005c916 	blt	r4,zero,bcf4 <___vfprintf_internal_r+0x1bd8>
    a5d0:	d9002915 	stw	r4,164(sp)
    a5d4:	003f3306 	br	a2a4 <__alt_data_end+0xf000a2a4>
    a5d8:	94802014 	ori	r18,r18,128
    a5dc:	ac400007 	ldb	r17,0(r21)
    a5e0:	003f2f06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    a5e4:	a809883a 	mov	r4,r21
    a5e8:	d8003115 	stw	zero,196(sp)
    a5ec:	88bff404 	addi	r2,r17,-48
    a5f0:	0017883a 	mov	r11,zero
    a5f4:	24400007 	ldb	r17,0(r4)
    a5f8:	5ac002a4 	muli	r11,r11,10
    a5fc:	ad400044 	addi	r21,r21,1
    a600:	a809883a 	mov	r4,r21
    a604:	12d7883a 	add	r11,r2,r11
    a608:	88bff404 	addi	r2,r17,-48
    a60c:	30bff92e 	bgeu	r6,r2,a5f4 <__alt_data_end+0xf000a5f4>
    a610:	dac03115 	stw	r11,196(sp)
    a614:	003f2306 	br	a2a4 <__alt_data_end+0xf000a2a4>
    a618:	18c03fcc 	andi	r3,r3,255
    a61c:	18072b1e 	bne	r3,zero,c2cc <___vfprintf_internal_r+0x21b0>
    a620:	94800414 	ori	r18,r18,16
    a624:	9080080c 	andi	r2,r18,32
    a628:	10037b26 	beq	r2,zero,b418 <___vfprintf_internal_r+0x12fc>
    a62c:	d9402d17 	ldw	r5,180(sp)
    a630:	28800117 	ldw	r2,4(r5)
    a634:	2cc00017 	ldw	r19,0(r5)
    a638:	29400204 	addi	r5,r5,8
    a63c:	d9402d15 	stw	r5,180(sp)
    a640:	102d883a 	mov	r22,r2
    a644:	10044b16 	blt	r2,zero,b774 <___vfprintf_internal_r+0x1658>
    a648:	d9402917 	ldw	r5,164(sp)
    a64c:	df002783 	ldbu	fp,158(sp)
    a650:	2803bc16 	blt	r5,zero,b544 <___vfprintf_internal_r+0x1428>
    a654:	00ffdfc4 	movi	r3,-129
    a658:	9d84b03a 	or	r2,r19,r22
    a65c:	90e4703a 	and	r18,r18,r3
    a660:	10017726 	beq	r2,zero,ac40 <___vfprintf_internal_r+0xb24>
    a664:	b0038326 	beq	r22,zero,b474 <___vfprintf_internal_r+0x1358>
    a668:	dc402a15 	stw	r17,168(sp)
    a66c:	dc001e04 	addi	r16,sp,120
    a670:	b023883a 	mov	r17,r22
    a674:	402d883a 	mov	r22,r8
    a678:	9809883a 	mov	r4,r19
    a67c:	880b883a 	mov	r5,r17
    a680:	01800284 	movi	r6,10
    a684:	000f883a 	mov	r7,zero
    a688:	001382c0 	call	1382c <__umoddi3>
    a68c:	10800c04 	addi	r2,r2,48
    a690:	843fffc4 	addi	r16,r16,-1
    a694:	9809883a 	mov	r4,r19
    a698:	880b883a 	mov	r5,r17
    a69c:	80800005 	stb	r2,0(r16)
    a6a0:	01800284 	movi	r6,10
    a6a4:	000f883a 	mov	r7,zero
    a6a8:	00132b40 	call	132b4 <__udivdi3>
    a6ac:	1027883a 	mov	r19,r2
    a6b0:	10c4b03a 	or	r2,r2,r3
    a6b4:	1823883a 	mov	r17,r3
    a6b8:	103fef1e 	bne	r2,zero,a678 <__alt_data_end+0xf000a678>
    a6bc:	d8c02817 	ldw	r3,160(sp)
    a6c0:	dc402a17 	ldw	r17,168(sp)
    a6c4:	b011883a 	mov	r8,r22
    a6c8:	1c07c83a 	sub	r3,r3,r16
    a6cc:	d8c02e15 	stw	r3,184(sp)
    a6d0:	00005906 	br	a838 <___vfprintf_internal_r+0x71c>
    a6d4:	18c03fcc 	andi	r3,r3,255
    a6d8:	1806fa1e 	bne	r3,zero,c2c4 <___vfprintf_internal_r+0x21a8>
    a6dc:	9080020c 	andi	r2,r18,8
    a6e0:	10048a26 	beq	r2,zero,b90c <___vfprintf_internal_r+0x17f0>
    a6e4:	d8c02d17 	ldw	r3,180(sp)
    a6e8:	d9002d17 	ldw	r4,180(sp)
    a6ec:	d9402d17 	ldw	r5,180(sp)
    a6f0:	18c00017 	ldw	r3,0(r3)
    a6f4:	21000117 	ldw	r4,4(r4)
    a6f8:	29400204 	addi	r5,r5,8
    a6fc:	d8c03615 	stw	r3,216(sp)
    a700:	d9003815 	stw	r4,224(sp)
    a704:	d9402d15 	stw	r5,180(sp)
    a708:	d9003617 	ldw	r4,216(sp)
    a70c:	d9403817 	ldw	r5,224(sp)
    a710:	da003d15 	stw	r8,244(sp)
    a714:	04000044 	movi	r16,1
    a718:	00070a80 	call	70a8 <__fpclassifyd>
    a71c:	da003d17 	ldw	r8,244(sp)
    a720:	14041f1e 	bne	r2,r16,b7a0 <___vfprintf_internal_r+0x1684>
    a724:	d9003617 	ldw	r4,216(sp)
    a728:	d9403817 	ldw	r5,224(sp)
    a72c:	000d883a 	mov	r6,zero
    a730:	000f883a 	mov	r7,zero
    a734:	00087cc0 	call	87cc <__ledf2>
    a738:	da003d17 	ldw	r8,244(sp)
    a73c:	1005be16 	blt	r2,zero,be38 <___vfprintf_internal_r+0x1d1c>
    a740:	df002783 	ldbu	fp,158(sp)
    a744:	008011c4 	movi	r2,71
    a748:	1445330e 	bge	r2,r17,bc18 <___vfprintf_internal_r+0x1afc>
    a74c:	04020034 	movhi	r16,2048
    a750:	8400c004 	addi	r16,r16,768
    a754:	00c000c4 	movi	r3,3
    a758:	00bfdfc4 	movi	r2,-129
    a75c:	d8c02a15 	stw	r3,168(sp)
    a760:	90a4703a 	and	r18,r18,r2
    a764:	d8c02e15 	stw	r3,184(sp)
    a768:	d8002915 	stw	zero,164(sp)
    a76c:	d8003215 	stw	zero,200(sp)
    a770:	00003706 	br	a850 <___vfprintf_internal_r+0x734>
    a774:	94800214 	ori	r18,r18,8
    a778:	ac400007 	ldb	r17,0(r21)
    a77c:	003ec806 	br	a2a0 <__alt_data_end+0xf000a2a0>
    a780:	18c03fcc 	andi	r3,r3,255
    a784:	1806db1e 	bne	r3,zero,c2f4 <___vfprintf_internal_r+0x21d8>
    a788:	94800414 	ori	r18,r18,16
    a78c:	9080080c 	andi	r2,r18,32
    a790:	1002d826 	beq	r2,zero,b2f4 <___vfprintf_internal_r+0x11d8>
    a794:	d9402d17 	ldw	r5,180(sp)
    a798:	d8c02917 	ldw	r3,164(sp)
    a79c:	d8002785 	stb	zero,158(sp)
    a7a0:	28800204 	addi	r2,r5,8
    a7a4:	2cc00017 	ldw	r19,0(r5)
    a7a8:	2d800117 	ldw	r22,4(r5)
    a7ac:	18048f16 	blt	r3,zero,b9ec <___vfprintf_internal_r+0x18d0>
    a7b0:	013fdfc4 	movi	r4,-129
    a7b4:	9d86b03a 	or	r3,r19,r22
    a7b8:	d8802d15 	stw	r2,180(sp)
    a7bc:	9124703a 	and	r18,r18,r4
    a7c0:	1802d91e 	bne	r3,zero,b328 <___vfprintf_internal_r+0x120c>
    a7c4:	d8c02917 	ldw	r3,164(sp)
    a7c8:	0039883a 	mov	fp,zero
    a7cc:	1805c326 	beq	r3,zero,bedc <___vfprintf_internal_r+0x1dc0>
    a7d0:	0027883a 	mov	r19,zero
    a7d4:	002d883a 	mov	r22,zero
    a7d8:	dc001e04 	addi	r16,sp,120
    a7dc:	9806d0fa 	srli	r3,r19,3
    a7e0:	b008977a 	slli	r4,r22,29
    a7e4:	b02cd0fa 	srli	r22,r22,3
    a7e8:	9cc001cc 	andi	r19,r19,7
    a7ec:	98800c04 	addi	r2,r19,48
    a7f0:	843fffc4 	addi	r16,r16,-1
    a7f4:	20e6b03a 	or	r19,r4,r3
    a7f8:	80800005 	stb	r2,0(r16)
    a7fc:	9d86b03a 	or	r3,r19,r22
    a800:	183ff61e 	bne	r3,zero,a7dc <__alt_data_end+0xf000a7dc>
    a804:	90c0004c 	andi	r3,r18,1
    a808:	18013b26 	beq	r3,zero,acf8 <___vfprintf_internal_r+0xbdc>
    a80c:	10803fcc 	andi	r2,r2,255
    a810:	1080201c 	xori	r2,r2,128
    a814:	10bfe004 	addi	r2,r2,-128
    a818:	00c00c04 	movi	r3,48
    a81c:	10c13626 	beq	r2,r3,acf8 <___vfprintf_internal_r+0xbdc>
    a820:	80ffffc5 	stb	r3,-1(r16)
    a824:	d8c02817 	ldw	r3,160(sp)
    a828:	80bfffc4 	addi	r2,r16,-1
    a82c:	1021883a 	mov	r16,r2
    a830:	1887c83a 	sub	r3,r3,r2
    a834:	d8c02e15 	stw	r3,184(sp)
    a838:	d8802e17 	ldw	r2,184(sp)
    a83c:	d9002917 	ldw	r4,164(sp)
    a840:	1100010e 	bge	r2,r4,a848 <___vfprintf_internal_r+0x72c>
    a844:	2005883a 	mov	r2,r4
    a848:	d8802a15 	stw	r2,168(sp)
    a84c:	d8003215 	stw	zero,200(sp)
    a850:	e7003fcc 	andi	fp,fp,255
    a854:	e700201c 	xori	fp,fp,128
    a858:	e73fe004 	addi	fp,fp,-128
    a85c:	e0000326 	beq	fp,zero,a86c <___vfprintf_internal_r+0x750>
    a860:	d8c02a17 	ldw	r3,168(sp)
    a864:	18c00044 	addi	r3,r3,1
    a868:	d8c02a15 	stw	r3,168(sp)
    a86c:	90c0008c 	andi	r3,r18,2
    a870:	d8c02b15 	stw	r3,172(sp)
    a874:	18000326 	beq	r3,zero,a884 <___vfprintf_internal_r+0x768>
    a878:	d8c02a17 	ldw	r3,168(sp)
    a87c:	18c00084 	addi	r3,r3,2
    a880:	d8c02a15 	stw	r3,168(sp)
    a884:	90c0210c 	andi	r3,r18,132
    a888:	d8c03015 	stw	r3,192(sp)
    a88c:	1801a31e 	bne	r3,zero,af1c <___vfprintf_internal_r+0xe00>
    a890:	d9003117 	ldw	r4,196(sp)
    a894:	d8c02a17 	ldw	r3,168(sp)
    a898:	20e7c83a 	sub	r19,r4,r3
    a89c:	04c19f0e 	bge	zero,r19,af1c <___vfprintf_internal_r+0xe00>
    a8a0:	02400404 	movi	r9,16
    a8a4:	d8c02017 	ldw	r3,128(sp)
    a8a8:	d8801f17 	ldw	r2,124(sp)
    a8ac:	4cc50d0e 	bge	r9,r19,bce4 <___vfprintf_internal_r+0x1bc8>
    a8b0:	01420034 	movhi	r5,2048
    a8b4:	2940d384 	addi	r5,r5,846
    a8b8:	dc403b15 	stw	r17,236(sp)
    a8bc:	d9403515 	stw	r5,212(sp)
    a8c0:	9823883a 	mov	r17,r19
    a8c4:	482d883a 	mov	r22,r9
    a8c8:	9027883a 	mov	r19,r18
    a8cc:	070001c4 	movi	fp,7
    a8d0:	8025883a 	mov	r18,r16
    a8d4:	dc002c17 	ldw	r16,176(sp)
    a8d8:	00000306 	br	a8e8 <___vfprintf_internal_r+0x7cc>
    a8dc:	8c7ffc04 	addi	r17,r17,-16
    a8e0:	42000204 	addi	r8,r8,8
    a8e4:	b440130e 	bge	r22,r17,a934 <___vfprintf_internal_r+0x818>
    a8e8:	01020034 	movhi	r4,2048
    a8ec:	18c00404 	addi	r3,r3,16
    a8f0:	10800044 	addi	r2,r2,1
    a8f4:	2100d384 	addi	r4,r4,846
    a8f8:	41000015 	stw	r4,0(r8)
    a8fc:	45800115 	stw	r22,4(r8)
    a900:	d8c02015 	stw	r3,128(sp)
    a904:	d8801f15 	stw	r2,124(sp)
    a908:	e0bff40e 	bge	fp,r2,a8dc <__alt_data_end+0xf000a8dc>
    a90c:	d9801e04 	addi	r6,sp,120
    a910:	b80b883a 	mov	r5,r23
    a914:	8009883a 	mov	r4,r16
    a918:	00114340 	call	11434 <__sprint_r>
    a91c:	103f011e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    a920:	8c7ffc04 	addi	r17,r17,-16
    a924:	d8c02017 	ldw	r3,128(sp)
    a928:	d8801f17 	ldw	r2,124(sp)
    a92c:	da000404 	addi	r8,sp,16
    a930:	b47fed16 	blt	r22,r17,a8e8 <__alt_data_end+0xf000a8e8>
    a934:	9021883a 	mov	r16,r18
    a938:	9825883a 	mov	r18,r19
    a93c:	8827883a 	mov	r19,r17
    a940:	dc403b17 	ldw	r17,236(sp)
    a944:	d9403517 	ldw	r5,212(sp)
    a948:	98c7883a 	add	r3,r19,r3
    a94c:	10800044 	addi	r2,r2,1
    a950:	41400015 	stw	r5,0(r8)
    a954:	44c00115 	stw	r19,4(r8)
    a958:	d8c02015 	stw	r3,128(sp)
    a95c:	d8801f15 	stw	r2,124(sp)
    a960:	010001c4 	movi	r4,7
    a964:	2082a316 	blt	r4,r2,b3f4 <___vfprintf_internal_r+0x12d8>
    a968:	df002787 	ldb	fp,158(sp)
    a96c:	42000204 	addi	r8,r8,8
    a970:	e0000c26 	beq	fp,zero,a9a4 <___vfprintf_internal_r+0x888>
    a974:	d8801f17 	ldw	r2,124(sp)
    a978:	d9002784 	addi	r4,sp,158
    a97c:	18c00044 	addi	r3,r3,1
    a980:	10800044 	addi	r2,r2,1
    a984:	41000015 	stw	r4,0(r8)
    a988:	01000044 	movi	r4,1
    a98c:	41000115 	stw	r4,4(r8)
    a990:	d8c02015 	stw	r3,128(sp)
    a994:	d8801f15 	stw	r2,124(sp)
    a998:	010001c4 	movi	r4,7
    a99c:	20823c16 	blt	r4,r2,b290 <___vfprintf_internal_r+0x1174>
    a9a0:	42000204 	addi	r8,r8,8
    a9a4:	d8802b17 	ldw	r2,172(sp)
    a9a8:	10000c26 	beq	r2,zero,a9dc <___vfprintf_internal_r+0x8c0>
    a9ac:	d8801f17 	ldw	r2,124(sp)
    a9b0:	d9002704 	addi	r4,sp,156
    a9b4:	18c00084 	addi	r3,r3,2
    a9b8:	10800044 	addi	r2,r2,1
    a9bc:	41000015 	stw	r4,0(r8)
    a9c0:	01000084 	movi	r4,2
    a9c4:	41000115 	stw	r4,4(r8)
    a9c8:	d8c02015 	stw	r3,128(sp)
    a9cc:	d8801f15 	stw	r2,124(sp)
    a9d0:	010001c4 	movi	r4,7
    a9d4:	20823616 	blt	r4,r2,b2b0 <___vfprintf_internal_r+0x1194>
    a9d8:	42000204 	addi	r8,r8,8
    a9dc:	d9003017 	ldw	r4,192(sp)
    a9e0:	00802004 	movi	r2,128
    a9e4:	20819926 	beq	r4,r2,b04c <___vfprintf_internal_r+0xf30>
    a9e8:	d9402917 	ldw	r5,164(sp)
    a9ec:	d8802e17 	ldw	r2,184(sp)
    a9f0:	28adc83a 	sub	r22,r5,r2
    a9f4:	0580310e 	bge	zero,r22,aabc <___vfprintf_internal_r+0x9a0>
    a9f8:	07000404 	movi	fp,16
    a9fc:	d8801f17 	ldw	r2,124(sp)
    aa00:	e584140e 	bge	fp,r22,ba54 <___vfprintf_internal_r+0x1938>
    aa04:	01420034 	movhi	r5,2048
    aa08:	2940cf84 	addi	r5,r5,830
    aa0c:	dc402915 	stw	r17,164(sp)
    aa10:	d9402b15 	stw	r5,172(sp)
    aa14:	b023883a 	mov	r17,r22
    aa18:	04c001c4 	movi	r19,7
    aa1c:	a82d883a 	mov	r22,r21
    aa20:	902b883a 	mov	r21,r18
    aa24:	8025883a 	mov	r18,r16
    aa28:	dc002c17 	ldw	r16,176(sp)
    aa2c:	00000306 	br	aa3c <___vfprintf_internal_r+0x920>
    aa30:	8c7ffc04 	addi	r17,r17,-16
    aa34:	42000204 	addi	r8,r8,8
    aa38:	e440110e 	bge	fp,r17,aa80 <___vfprintf_internal_r+0x964>
    aa3c:	18c00404 	addi	r3,r3,16
    aa40:	10800044 	addi	r2,r2,1
    aa44:	45000015 	stw	r20,0(r8)
    aa48:	47000115 	stw	fp,4(r8)
    aa4c:	d8c02015 	stw	r3,128(sp)
    aa50:	d8801f15 	stw	r2,124(sp)
    aa54:	98bff60e 	bge	r19,r2,aa30 <__alt_data_end+0xf000aa30>
    aa58:	d9801e04 	addi	r6,sp,120
    aa5c:	b80b883a 	mov	r5,r23
    aa60:	8009883a 	mov	r4,r16
    aa64:	00114340 	call	11434 <__sprint_r>
    aa68:	103eae1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    aa6c:	8c7ffc04 	addi	r17,r17,-16
    aa70:	d8c02017 	ldw	r3,128(sp)
    aa74:	d8801f17 	ldw	r2,124(sp)
    aa78:	da000404 	addi	r8,sp,16
    aa7c:	e47fef16 	blt	fp,r17,aa3c <__alt_data_end+0xf000aa3c>
    aa80:	9021883a 	mov	r16,r18
    aa84:	a825883a 	mov	r18,r21
    aa88:	b02b883a 	mov	r21,r22
    aa8c:	882d883a 	mov	r22,r17
    aa90:	dc402917 	ldw	r17,164(sp)
    aa94:	d9002b17 	ldw	r4,172(sp)
    aa98:	1d87883a 	add	r3,r3,r22
    aa9c:	10800044 	addi	r2,r2,1
    aaa0:	41000015 	stw	r4,0(r8)
    aaa4:	45800115 	stw	r22,4(r8)
    aaa8:	d8c02015 	stw	r3,128(sp)
    aaac:	d8801f15 	stw	r2,124(sp)
    aab0:	010001c4 	movi	r4,7
    aab4:	2081ee16 	blt	r4,r2,b270 <___vfprintf_internal_r+0x1154>
    aab8:	42000204 	addi	r8,r8,8
    aabc:	9080400c 	andi	r2,r18,256
    aac0:	1001181e 	bne	r2,zero,af24 <___vfprintf_internal_r+0xe08>
    aac4:	d9402e17 	ldw	r5,184(sp)
    aac8:	d8801f17 	ldw	r2,124(sp)
    aacc:	44000015 	stw	r16,0(r8)
    aad0:	1947883a 	add	r3,r3,r5
    aad4:	10800044 	addi	r2,r2,1
    aad8:	41400115 	stw	r5,4(r8)
    aadc:	d8c02015 	stw	r3,128(sp)
    aae0:	d8801f15 	stw	r2,124(sp)
    aae4:	010001c4 	movi	r4,7
    aae8:	2081d316 	blt	r4,r2,b238 <___vfprintf_internal_r+0x111c>
    aaec:	42000204 	addi	r8,r8,8
    aaf0:	9480010c 	andi	r18,r18,4
    aaf4:	90003226 	beq	r18,zero,abc0 <___vfprintf_internal_r+0xaa4>
    aaf8:	d9403117 	ldw	r5,196(sp)
    aafc:	d8802a17 	ldw	r2,168(sp)
    ab00:	28a1c83a 	sub	r16,r5,r2
    ab04:	04002e0e 	bge	zero,r16,abc0 <___vfprintf_internal_r+0xaa4>
    ab08:	04400404 	movi	r17,16
    ab0c:	d8801f17 	ldw	r2,124(sp)
    ab10:	8c04a20e 	bge	r17,r16,bd9c <___vfprintf_internal_r+0x1c80>
    ab14:	01420034 	movhi	r5,2048
    ab18:	2940d384 	addi	r5,r5,846
    ab1c:	d9403515 	stw	r5,212(sp)
    ab20:	048001c4 	movi	r18,7
    ab24:	dcc02c17 	ldw	r19,176(sp)
    ab28:	00000306 	br	ab38 <___vfprintf_internal_r+0xa1c>
    ab2c:	843ffc04 	addi	r16,r16,-16
    ab30:	42000204 	addi	r8,r8,8
    ab34:	8c00130e 	bge	r17,r16,ab84 <___vfprintf_internal_r+0xa68>
    ab38:	01020034 	movhi	r4,2048
    ab3c:	18c00404 	addi	r3,r3,16
    ab40:	10800044 	addi	r2,r2,1
    ab44:	2100d384 	addi	r4,r4,846
    ab48:	41000015 	stw	r4,0(r8)
    ab4c:	44400115 	stw	r17,4(r8)
    ab50:	d8c02015 	stw	r3,128(sp)
    ab54:	d8801f15 	stw	r2,124(sp)
    ab58:	90bff40e 	bge	r18,r2,ab2c <__alt_data_end+0xf000ab2c>
    ab5c:	d9801e04 	addi	r6,sp,120
    ab60:	b80b883a 	mov	r5,r23
    ab64:	9809883a 	mov	r4,r19
    ab68:	00114340 	call	11434 <__sprint_r>
    ab6c:	103e6d1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    ab70:	843ffc04 	addi	r16,r16,-16
    ab74:	d8c02017 	ldw	r3,128(sp)
    ab78:	d8801f17 	ldw	r2,124(sp)
    ab7c:	da000404 	addi	r8,sp,16
    ab80:	8c3fed16 	blt	r17,r16,ab38 <__alt_data_end+0xf000ab38>
    ab84:	d9403517 	ldw	r5,212(sp)
    ab88:	1c07883a 	add	r3,r3,r16
    ab8c:	10800044 	addi	r2,r2,1
    ab90:	41400015 	stw	r5,0(r8)
    ab94:	44000115 	stw	r16,4(r8)
    ab98:	d8c02015 	stw	r3,128(sp)
    ab9c:	d8801f15 	stw	r2,124(sp)
    aba0:	010001c4 	movi	r4,7
    aba4:	2080060e 	bge	r4,r2,abc0 <___vfprintf_internal_r+0xaa4>
    aba8:	d9002c17 	ldw	r4,176(sp)
    abac:	d9801e04 	addi	r6,sp,120
    abb0:	b80b883a 	mov	r5,r23
    abb4:	00114340 	call	11434 <__sprint_r>
    abb8:	103e5a1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    abbc:	d8c02017 	ldw	r3,128(sp)
    abc0:	d8803117 	ldw	r2,196(sp)
    abc4:	d9002a17 	ldw	r4,168(sp)
    abc8:	1100010e 	bge	r2,r4,abd0 <___vfprintf_internal_r+0xab4>
    abcc:	2005883a 	mov	r2,r4
    abd0:	d9402f17 	ldw	r5,188(sp)
    abd4:	288b883a 	add	r5,r5,r2
    abd8:	d9402f15 	stw	r5,188(sp)
    abdc:	18019e1e 	bne	r3,zero,b258 <___vfprintf_internal_r+0x113c>
    abe0:	a8800007 	ldb	r2,0(r21)
    abe4:	d8001f15 	stw	zero,124(sp)
    abe8:	da000404 	addi	r8,sp,16
    abec:	103d851e 	bne	r2,zero,a204 <__alt_data_end+0xf000a204>
    abf0:	a821883a 	mov	r16,r21
    abf4:	003d9b06 	br	a264 <__alt_data_end+0xf000a264>
    abf8:	18c03fcc 	andi	r3,r3,255
    abfc:	1805c11e 	bne	r3,zero,c304 <___vfprintf_internal_r+0x21e8>
    ac00:	94800414 	ori	r18,r18,16
    ac04:	9080080c 	andi	r2,r18,32
    ac08:	10020c26 	beq	r2,zero,b43c <___vfprintf_internal_r+0x1320>
    ac0c:	d8802d17 	ldw	r2,180(sp)
    ac10:	d9002917 	ldw	r4,164(sp)
    ac14:	d8002785 	stb	zero,158(sp)
    ac18:	10c00204 	addi	r3,r2,8
    ac1c:	14c00017 	ldw	r19,0(r2)
    ac20:	15800117 	ldw	r22,4(r2)
    ac24:	20040f16 	blt	r4,zero,bc64 <___vfprintf_internal_r+0x1b48>
    ac28:	013fdfc4 	movi	r4,-129
    ac2c:	9d84b03a 	or	r2,r19,r22
    ac30:	d8c02d15 	stw	r3,180(sp)
    ac34:	9124703a 	and	r18,r18,r4
    ac38:	0039883a 	mov	fp,zero
    ac3c:	103e891e 	bne	r2,zero,a664 <__alt_data_end+0xf000a664>
    ac40:	d9002917 	ldw	r4,164(sp)
    ac44:	2002c11e 	bne	r4,zero,b74c <___vfprintf_internal_r+0x1630>
    ac48:	d8002915 	stw	zero,164(sp)
    ac4c:	d8002e15 	stw	zero,184(sp)
    ac50:	dc001e04 	addi	r16,sp,120
    ac54:	003ef806 	br	a838 <__alt_data_end+0xf000a838>
    ac58:	18c03fcc 	andi	r3,r3,255
    ac5c:	18059d1e 	bne	r3,zero,c2d4 <___vfprintf_internal_r+0x21b8>
    ac60:	01420034 	movhi	r5,2048
    ac64:	2940c304 	addi	r5,r5,780
    ac68:	d9403915 	stw	r5,228(sp)
    ac6c:	9080080c 	andi	r2,r18,32
    ac70:	10005226 	beq	r2,zero,adbc <___vfprintf_internal_r+0xca0>
    ac74:	d8802d17 	ldw	r2,180(sp)
    ac78:	14c00017 	ldw	r19,0(r2)
    ac7c:	15800117 	ldw	r22,4(r2)
    ac80:	10800204 	addi	r2,r2,8
    ac84:	d8802d15 	stw	r2,180(sp)
    ac88:	9080004c 	andi	r2,r18,1
    ac8c:	10019026 	beq	r2,zero,b2d0 <___vfprintf_internal_r+0x11b4>
    ac90:	9d84b03a 	or	r2,r19,r22
    ac94:	10036926 	beq	r2,zero,ba3c <___vfprintf_internal_r+0x1920>
    ac98:	d8c02917 	ldw	r3,164(sp)
    ac9c:	00800c04 	movi	r2,48
    aca0:	d8802705 	stb	r2,156(sp)
    aca4:	dc402745 	stb	r17,157(sp)
    aca8:	d8002785 	stb	zero,158(sp)
    acac:	90800094 	ori	r2,r18,2
    acb0:	18045d16 	blt	r3,zero,be28 <___vfprintf_internal_r+0x1d0c>
    acb4:	00bfdfc4 	movi	r2,-129
    acb8:	90a4703a 	and	r18,r18,r2
    acbc:	94800094 	ori	r18,r18,2
    acc0:	0039883a 	mov	fp,zero
    acc4:	d9003917 	ldw	r4,228(sp)
    acc8:	dc001e04 	addi	r16,sp,120
    accc:	988003cc 	andi	r2,r19,15
    acd0:	b006973a 	slli	r3,r22,28
    acd4:	2085883a 	add	r2,r4,r2
    acd8:	9826d13a 	srli	r19,r19,4
    acdc:	10800003 	ldbu	r2,0(r2)
    ace0:	b02cd13a 	srli	r22,r22,4
    ace4:	843fffc4 	addi	r16,r16,-1
    ace8:	1ce6b03a 	or	r19,r3,r19
    acec:	80800005 	stb	r2,0(r16)
    acf0:	9d84b03a 	or	r2,r19,r22
    acf4:	103ff51e 	bne	r2,zero,accc <__alt_data_end+0xf000accc>
    acf8:	d8c02817 	ldw	r3,160(sp)
    acfc:	1c07c83a 	sub	r3,r3,r16
    ad00:	d8c02e15 	stw	r3,184(sp)
    ad04:	003ecc06 	br	a838 <__alt_data_end+0xf000a838>
    ad08:	18c03fcc 	andi	r3,r3,255
    ad0c:	183e9f26 	beq	r3,zero,a78c <__alt_data_end+0xf000a78c>
    ad10:	d9c02785 	stb	r7,158(sp)
    ad14:	003e9d06 	br	a78c <__alt_data_end+0xf000a78c>
    ad18:	00c00044 	movi	r3,1
    ad1c:	01c00ac4 	movi	r7,43
    ad20:	ac400007 	ldb	r17,0(r21)
    ad24:	003d5e06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    ad28:	94800814 	ori	r18,r18,32
    ad2c:	ac400007 	ldb	r17,0(r21)
    ad30:	003d5b06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    ad34:	d8c02d17 	ldw	r3,180(sp)
    ad38:	d8002785 	stb	zero,158(sp)
    ad3c:	1c000017 	ldw	r16,0(r3)
    ad40:	1cc00104 	addi	r19,r3,4
    ad44:	80041926 	beq	r16,zero,bdac <___vfprintf_internal_r+0x1c90>
    ad48:	d9002917 	ldw	r4,164(sp)
    ad4c:	2003d016 	blt	r4,zero,bc90 <___vfprintf_internal_r+0x1b74>
    ad50:	200d883a 	mov	r6,r4
    ad54:	000b883a 	mov	r5,zero
    ad58:	8009883a 	mov	r4,r16
    ad5c:	da003d15 	stw	r8,244(sp)
    ad60:	000f92c0 	call	f92c <memchr>
    ad64:	da003d17 	ldw	r8,244(sp)
    ad68:	10045426 	beq	r2,zero,bebc <___vfprintf_internal_r+0x1da0>
    ad6c:	1405c83a 	sub	r2,r2,r16
    ad70:	d8802e15 	stw	r2,184(sp)
    ad74:	1003cc16 	blt	r2,zero,bca8 <___vfprintf_internal_r+0x1b8c>
    ad78:	df002783 	ldbu	fp,158(sp)
    ad7c:	d8802a15 	stw	r2,168(sp)
    ad80:	dcc02d15 	stw	r19,180(sp)
    ad84:	d8002915 	stw	zero,164(sp)
    ad88:	d8003215 	stw	zero,200(sp)
    ad8c:	003eb006 	br	a850 <__alt_data_end+0xf000a850>
    ad90:	18c03fcc 	andi	r3,r3,255
    ad94:	183f9b26 	beq	r3,zero,ac04 <__alt_data_end+0xf000ac04>
    ad98:	d9c02785 	stb	r7,158(sp)
    ad9c:	003f9906 	br	ac04 <__alt_data_end+0xf000ac04>
    ada0:	18c03fcc 	andi	r3,r3,255
    ada4:	1805551e 	bne	r3,zero,c2fc <___vfprintf_internal_r+0x21e0>
    ada8:	01420034 	movhi	r5,2048
    adac:	2940c804 	addi	r5,r5,800
    adb0:	d9403915 	stw	r5,228(sp)
    adb4:	9080080c 	andi	r2,r18,32
    adb8:	103fae1e 	bne	r2,zero,ac74 <__alt_data_end+0xf000ac74>
    adbc:	9080040c 	andi	r2,r18,16
    adc0:	1002de26 	beq	r2,zero,b93c <___vfprintf_internal_r+0x1820>
    adc4:	d8c02d17 	ldw	r3,180(sp)
    adc8:	002d883a 	mov	r22,zero
    adcc:	1cc00017 	ldw	r19,0(r3)
    add0:	18c00104 	addi	r3,r3,4
    add4:	d8c02d15 	stw	r3,180(sp)
    add8:	003fab06 	br	ac88 <__alt_data_end+0xf000ac88>
    addc:	38803fcc 	andi	r2,r7,255
    ade0:	1080201c 	xori	r2,r2,128
    ade4:	10bfe004 	addi	r2,r2,-128
    ade8:	1002d21e 	bne	r2,zero,b934 <___vfprintf_internal_r+0x1818>
    adec:	00c00044 	movi	r3,1
    adf0:	01c00804 	movi	r7,32
    adf4:	ac400007 	ldb	r17,0(r21)
    adf8:	003d2906 	br	a2a0 <__alt_data_end+0xf000a2a0>
    adfc:	94800054 	ori	r18,r18,1
    ae00:	ac400007 	ldb	r17,0(r21)
    ae04:	003d2606 	br	a2a0 <__alt_data_end+0xf000a2a0>
    ae08:	18c03fcc 	andi	r3,r3,255
    ae0c:	183e0526 	beq	r3,zero,a624 <__alt_data_end+0xf000a624>
    ae10:	d9c02785 	stb	r7,158(sp)
    ae14:	003e0306 	br	a624 <__alt_data_end+0xf000a624>
    ae18:	94801014 	ori	r18,r18,64
    ae1c:	ac400007 	ldb	r17,0(r21)
    ae20:	003d1f06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    ae24:	ac400007 	ldb	r17,0(r21)
    ae28:	8a438726 	beq	r17,r9,bc48 <___vfprintf_internal_r+0x1b2c>
    ae2c:	94800414 	ori	r18,r18,16
    ae30:	003d1b06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    ae34:	18c03fcc 	andi	r3,r3,255
    ae38:	1805341e 	bne	r3,zero,c30c <___vfprintf_internal_r+0x21f0>
    ae3c:	9080080c 	andi	r2,r18,32
    ae40:	1002cd26 	beq	r2,zero,b978 <___vfprintf_internal_r+0x185c>
    ae44:	d9402d17 	ldw	r5,180(sp)
    ae48:	d9002f17 	ldw	r4,188(sp)
    ae4c:	28800017 	ldw	r2,0(r5)
    ae50:	2007d7fa 	srai	r3,r4,31
    ae54:	29400104 	addi	r5,r5,4
    ae58:	d9402d15 	stw	r5,180(sp)
    ae5c:	11000015 	stw	r4,0(r2)
    ae60:	10c00115 	stw	r3,4(r2)
    ae64:	003ce506 	br	a1fc <__alt_data_end+0xf000a1fc>
    ae68:	d8c02d17 	ldw	r3,180(sp)
    ae6c:	d9002d17 	ldw	r4,180(sp)
    ae70:	d8002785 	stb	zero,158(sp)
    ae74:	18800017 	ldw	r2,0(r3)
    ae78:	21000104 	addi	r4,r4,4
    ae7c:	00c00044 	movi	r3,1
    ae80:	d8c02a15 	stw	r3,168(sp)
    ae84:	d8801405 	stb	r2,80(sp)
    ae88:	d9002d15 	stw	r4,180(sp)
    ae8c:	d8c02e15 	stw	r3,184(sp)
    ae90:	d8002915 	stw	zero,164(sp)
    ae94:	d8003215 	stw	zero,200(sp)
    ae98:	dc001404 	addi	r16,sp,80
    ae9c:	0039883a 	mov	fp,zero
    aea0:	003e7206 	br	a86c <__alt_data_end+0xf000a86c>
    aea4:	01020034 	movhi	r4,2048
    aea8:	2100c804 	addi	r4,r4,800
    aeac:	0039883a 	mov	fp,zero
    aeb0:	d9003915 	stw	r4,228(sp)
    aeb4:	04401e04 	movi	r17,120
    aeb8:	003f8206 	br	acc4 <__alt_data_end+0xf000acc4>
    aebc:	18c03fcc 	andi	r3,r3,255
    aec0:	1805061e 	bne	r3,zero,c2dc <___vfprintf_internal_r+0x21c0>
    aec4:	883d9126 	beq	r17,zero,a50c <__alt_data_end+0xf000a50c>
    aec8:	00c00044 	movi	r3,1
    aecc:	d8c02a15 	stw	r3,168(sp)
    aed0:	dc401405 	stb	r17,80(sp)
    aed4:	d8002785 	stb	zero,158(sp)
    aed8:	003fec06 	br	ae8c <__alt_data_end+0xf000ae8c>
    aedc:	01420034 	movhi	r5,2048
    aee0:	2940c804 	addi	r5,r5,800
    aee4:	d9403915 	stw	r5,228(sp)
    aee8:	d8c02d15 	stw	r3,180(sp)
    aeec:	1025883a 	mov	r18,r2
    aef0:	04401e04 	movi	r17,120
    aef4:	9d84b03a 	or	r2,r19,r22
    aef8:	1000fc1e 	bne	r2,zero,b2ec <___vfprintf_internal_r+0x11d0>
    aefc:	0039883a 	mov	fp,zero
    af00:	00800084 	movi	r2,2
    af04:	10803fcc 	andi	r2,r2,255
    af08:	00c00044 	movi	r3,1
    af0c:	10c20f26 	beq	r2,r3,b74c <___vfprintf_internal_r+0x1630>
    af10:	00c00084 	movi	r3,2
    af14:	10fd6326 	beq	r2,r3,a4a4 <__alt_data_end+0xf000a4a4>
    af18:	003e2d06 	br	a7d0 <__alt_data_end+0xf000a7d0>
    af1c:	d8c02017 	ldw	r3,128(sp)
    af20:	003e9306 	br	a970 <__alt_data_end+0xf000a970>
    af24:	00801944 	movi	r2,101
    af28:	14407e0e 	bge	r2,r17,b124 <___vfprintf_internal_r+0x1008>
    af2c:	d9003617 	ldw	r4,216(sp)
    af30:	d9403817 	ldw	r5,224(sp)
    af34:	000d883a 	mov	r6,zero
    af38:	000f883a 	mov	r7,zero
    af3c:	d8c03c15 	stw	r3,240(sp)
    af40:	da003d15 	stw	r8,244(sp)
    af44:	00086680 	call	8668 <__eqdf2>
    af48:	d8c03c17 	ldw	r3,240(sp)
    af4c:	da003d17 	ldw	r8,244(sp)
    af50:	1000f71e 	bne	r2,zero,b330 <___vfprintf_internal_r+0x1214>
    af54:	d8801f17 	ldw	r2,124(sp)
    af58:	01020034 	movhi	r4,2048
    af5c:	2100cf04 	addi	r4,r4,828
    af60:	18c00044 	addi	r3,r3,1
    af64:	10800044 	addi	r2,r2,1
    af68:	41000015 	stw	r4,0(r8)
    af6c:	01000044 	movi	r4,1
    af70:	41000115 	stw	r4,4(r8)
    af74:	d8c02015 	stw	r3,128(sp)
    af78:	d8801f15 	stw	r2,124(sp)
    af7c:	010001c4 	movi	r4,7
    af80:	2082b816 	blt	r4,r2,ba64 <___vfprintf_internal_r+0x1948>
    af84:	42000204 	addi	r8,r8,8
    af88:	d8802617 	ldw	r2,152(sp)
    af8c:	d9403317 	ldw	r5,204(sp)
    af90:	11400216 	blt	r2,r5,af9c <___vfprintf_internal_r+0xe80>
    af94:	9080004c 	andi	r2,r18,1
    af98:	103ed526 	beq	r2,zero,aaf0 <__alt_data_end+0xf000aaf0>
    af9c:	d8803717 	ldw	r2,220(sp)
    afa0:	d9003417 	ldw	r4,208(sp)
    afa4:	d9403717 	ldw	r5,220(sp)
    afa8:	1887883a 	add	r3,r3,r2
    afac:	d8801f17 	ldw	r2,124(sp)
    afb0:	41000015 	stw	r4,0(r8)
    afb4:	41400115 	stw	r5,4(r8)
    afb8:	10800044 	addi	r2,r2,1
    afbc:	d8c02015 	stw	r3,128(sp)
    afc0:	d8801f15 	stw	r2,124(sp)
    afc4:	010001c4 	movi	r4,7
    afc8:	20832916 	blt	r4,r2,bc70 <___vfprintf_internal_r+0x1b54>
    afcc:	42000204 	addi	r8,r8,8
    afd0:	d8803317 	ldw	r2,204(sp)
    afd4:	143fffc4 	addi	r16,r2,-1
    afd8:	043ec50e 	bge	zero,r16,aaf0 <__alt_data_end+0xf000aaf0>
    afdc:	04400404 	movi	r17,16
    afe0:	d8801f17 	ldw	r2,124(sp)
    afe4:	8c00880e 	bge	r17,r16,b208 <___vfprintf_internal_r+0x10ec>
    afe8:	01420034 	movhi	r5,2048
    afec:	2940cf84 	addi	r5,r5,830
    aff0:	d9402b15 	stw	r5,172(sp)
    aff4:	058001c4 	movi	r22,7
    aff8:	dcc02c17 	ldw	r19,176(sp)
    affc:	00000306 	br	b00c <___vfprintf_internal_r+0xef0>
    b000:	42000204 	addi	r8,r8,8
    b004:	843ffc04 	addi	r16,r16,-16
    b008:	8c00820e 	bge	r17,r16,b214 <___vfprintf_internal_r+0x10f8>
    b00c:	18c00404 	addi	r3,r3,16
    b010:	10800044 	addi	r2,r2,1
    b014:	45000015 	stw	r20,0(r8)
    b018:	44400115 	stw	r17,4(r8)
    b01c:	d8c02015 	stw	r3,128(sp)
    b020:	d8801f15 	stw	r2,124(sp)
    b024:	b0bff60e 	bge	r22,r2,b000 <__alt_data_end+0xf000b000>
    b028:	d9801e04 	addi	r6,sp,120
    b02c:	b80b883a 	mov	r5,r23
    b030:	9809883a 	mov	r4,r19
    b034:	00114340 	call	11434 <__sprint_r>
    b038:	103d3a1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b03c:	d8c02017 	ldw	r3,128(sp)
    b040:	d8801f17 	ldw	r2,124(sp)
    b044:	da000404 	addi	r8,sp,16
    b048:	003fee06 	br	b004 <__alt_data_end+0xf000b004>
    b04c:	d9403117 	ldw	r5,196(sp)
    b050:	d8802a17 	ldw	r2,168(sp)
    b054:	28adc83a 	sub	r22,r5,r2
    b058:	05be630e 	bge	zero,r22,a9e8 <__alt_data_end+0xf000a9e8>
    b05c:	07000404 	movi	fp,16
    b060:	d8801f17 	ldw	r2,124(sp)
    b064:	e5838f0e 	bge	fp,r22,bea4 <___vfprintf_internal_r+0x1d88>
    b068:	01420034 	movhi	r5,2048
    b06c:	2940cf84 	addi	r5,r5,830
    b070:	dc403015 	stw	r17,192(sp)
    b074:	d9402b15 	stw	r5,172(sp)
    b078:	b023883a 	mov	r17,r22
    b07c:	04c001c4 	movi	r19,7
    b080:	a82d883a 	mov	r22,r21
    b084:	902b883a 	mov	r21,r18
    b088:	8025883a 	mov	r18,r16
    b08c:	dc002c17 	ldw	r16,176(sp)
    b090:	00000306 	br	b0a0 <___vfprintf_internal_r+0xf84>
    b094:	8c7ffc04 	addi	r17,r17,-16
    b098:	42000204 	addi	r8,r8,8
    b09c:	e440110e 	bge	fp,r17,b0e4 <___vfprintf_internal_r+0xfc8>
    b0a0:	18c00404 	addi	r3,r3,16
    b0a4:	10800044 	addi	r2,r2,1
    b0a8:	45000015 	stw	r20,0(r8)
    b0ac:	47000115 	stw	fp,4(r8)
    b0b0:	d8c02015 	stw	r3,128(sp)
    b0b4:	d8801f15 	stw	r2,124(sp)
    b0b8:	98bff60e 	bge	r19,r2,b094 <__alt_data_end+0xf000b094>
    b0bc:	d9801e04 	addi	r6,sp,120
    b0c0:	b80b883a 	mov	r5,r23
    b0c4:	8009883a 	mov	r4,r16
    b0c8:	00114340 	call	11434 <__sprint_r>
    b0cc:	103d151e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b0d0:	8c7ffc04 	addi	r17,r17,-16
    b0d4:	d8c02017 	ldw	r3,128(sp)
    b0d8:	d8801f17 	ldw	r2,124(sp)
    b0dc:	da000404 	addi	r8,sp,16
    b0e0:	e47fef16 	blt	fp,r17,b0a0 <__alt_data_end+0xf000b0a0>
    b0e4:	9021883a 	mov	r16,r18
    b0e8:	a825883a 	mov	r18,r21
    b0ec:	b02b883a 	mov	r21,r22
    b0f0:	882d883a 	mov	r22,r17
    b0f4:	dc403017 	ldw	r17,192(sp)
    b0f8:	d9002b17 	ldw	r4,172(sp)
    b0fc:	1d87883a 	add	r3,r3,r22
    b100:	10800044 	addi	r2,r2,1
    b104:	41000015 	stw	r4,0(r8)
    b108:	45800115 	stw	r22,4(r8)
    b10c:	d8c02015 	stw	r3,128(sp)
    b110:	d8801f15 	stw	r2,124(sp)
    b114:	010001c4 	movi	r4,7
    b118:	20818e16 	blt	r4,r2,b754 <___vfprintf_internal_r+0x1638>
    b11c:	42000204 	addi	r8,r8,8
    b120:	003e3106 	br	a9e8 <__alt_data_end+0xf000a9e8>
    b124:	d9403317 	ldw	r5,204(sp)
    b128:	00800044 	movi	r2,1
    b12c:	18c00044 	addi	r3,r3,1
    b130:	1141530e 	bge	r2,r5,b680 <___vfprintf_internal_r+0x1564>
    b134:	dc401f17 	ldw	r17,124(sp)
    b138:	00800044 	movi	r2,1
    b13c:	40800115 	stw	r2,4(r8)
    b140:	8c400044 	addi	r17,r17,1
    b144:	44000015 	stw	r16,0(r8)
    b148:	d8c02015 	stw	r3,128(sp)
    b14c:	dc401f15 	stw	r17,124(sp)
    b150:	008001c4 	movi	r2,7
    b154:	14416b16 	blt	r2,r17,b704 <___vfprintf_internal_r+0x15e8>
    b158:	42000204 	addi	r8,r8,8
    b15c:	d8803717 	ldw	r2,220(sp)
    b160:	d9003417 	ldw	r4,208(sp)
    b164:	8c400044 	addi	r17,r17,1
    b168:	10c7883a 	add	r3,r2,r3
    b16c:	40800115 	stw	r2,4(r8)
    b170:	41000015 	stw	r4,0(r8)
    b174:	d8c02015 	stw	r3,128(sp)
    b178:	dc401f15 	stw	r17,124(sp)
    b17c:	008001c4 	movi	r2,7
    b180:	14416916 	blt	r2,r17,b728 <___vfprintf_internal_r+0x160c>
    b184:	45800204 	addi	r22,r8,8
    b188:	d9003617 	ldw	r4,216(sp)
    b18c:	d9403817 	ldw	r5,224(sp)
    b190:	000d883a 	mov	r6,zero
    b194:	000f883a 	mov	r7,zero
    b198:	d8c03c15 	stw	r3,240(sp)
    b19c:	00086680 	call	8668 <__eqdf2>
    b1a0:	d8c03c17 	ldw	r3,240(sp)
    b1a4:	1000bc26 	beq	r2,zero,b498 <___vfprintf_internal_r+0x137c>
    b1a8:	d9403317 	ldw	r5,204(sp)
    b1ac:	84000044 	addi	r16,r16,1
    b1b0:	8c400044 	addi	r17,r17,1
    b1b4:	28bfffc4 	addi	r2,r5,-1
    b1b8:	1887883a 	add	r3,r3,r2
    b1bc:	b0800115 	stw	r2,4(r22)
    b1c0:	b4000015 	stw	r16,0(r22)
    b1c4:	d8c02015 	stw	r3,128(sp)
    b1c8:	dc401f15 	stw	r17,124(sp)
    b1cc:	008001c4 	movi	r2,7
    b1d0:	14414316 	blt	r2,r17,b6e0 <___vfprintf_internal_r+0x15c4>
    b1d4:	b5800204 	addi	r22,r22,8
    b1d8:	d9003a17 	ldw	r4,232(sp)
    b1dc:	df0022c4 	addi	fp,sp,139
    b1e0:	8c400044 	addi	r17,r17,1
    b1e4:	20c7883a 	add	r3,r4,r3
    b1e8:	b7000015 	stw	fp,0(r22)
    b1ec:	b1000115 	stw	r4,4(r22)
    b1f0:	d8c02015 	stw	r3,128(sp)
    b1f4:	dc401f15 	stw	r17,124(sp)
    b1f8:	008001c4 	movi	r2,7
    b1fc:	14400e16 	blt	r2,r17,b238 <___vfprintf_internal_r+0x111c>
    b200:	b2000204 	addi	r8,r22,8
    b204:	003e3a06 	br	aaf0 <__alt_data_end+0xf000aaf0>
    b208:	01020034 	movhi	r4,2048
    b20c:	2100cf84 	addi	r4,r4,830
    b210:	d9002b15 	stw	r4,172(sp)
    b214:	d9002b17 	ldw	r4,172(sp)
    b218:	1c07883a 	add	r3,r3,r16
    b21c:	44000115 	stw	r16,4(r8)
    b220:	41000015 	stw	r4,0(r8)
    b224:	10800044 	addi	r2,r2,1
    b228:	d8c02015 	stw	r3,128(sp)
    b22c:	d8801f15 	stw	r2,124(sp)
    b230:	010001c4 	movi	r4,7
    b234:	20be2d0e 	bge	r4,r2,aaec <__alt_data_end+0xf000aaec>
    b238:	d9002c17 	ldw	r4,176(sp)
    b23c:	d9801e04 	addi	r6,sp,120
    b240:	b80b883a 	mov	r5,r23
    b244:	00114340 	call	11434 <__sprint_r>
    b248:	103cb61e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b24c:	d8c02017 	ldw	r3,128(sp)
    b250:	da000404 	addi	r8,sp,16
    b254:	003e2606 	br	aaf0 <__alt_data_end+0xf000aaf0>
    b258:	d9002c17 	ldw	r4,176(sp)
    b25c:	d9801e04 	addi	r6,sp,120
    b260:	b80b883a 	mov	r5,r23
    b264:	00114340 	call	11434 <__sprint_r>
    b268:	103e5d26 	beq	r2,zero,abe0 <__alt_data_end+0xf000abe0>
    b26c:	003cad06 	br	a524 <__alt_data_end+0xf000a524>
    b270:	d9002c17 	ldw	r4,176(sp)
    b274:	d9801e04 	addi	r6,sp,120
    b278:	b80b883a 	mov	r5,r23
    b27c:	00114340 	call	11434 <__sprint_r>
    b280:	103ca81e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b284:	d8c02017 	ldw	r3,128(sp)
    b288:	da000404 	addi	r8,sp,16
    b28c:	003e0b06 	br	aabc <__alt_data_end+0xf000aabc>
    b290:	d9002c17 	ldw	r4,176(sp)
    b294:	d9801e04 	addi	r6,sp,120
    b298:	b80b883a 	mov	r5,r23
    b29c:	00114340 	call	11434 <__sprint_r>
    b2a0:	103ca01e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b2a4:	d8c02017 	ldw	r3,128(sp)
    b2a8:	da000404 	addi	r8,sp,16
    b2ac:	003dbd06 	br	a9a4 <__alt_data_end+0xf000a9a4>
    b2b0:	d9002c17 	ldw	r4,176(sp)
    b2b4:	d9801e04 	addi	r6,sp,120
    b2b8:	b80b883a 	mov	r5,r23
    b2bc:	00114340 	call	11434 <__sprint_r>
    b2c0:	103c981e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b2c4:	d8c02017 	ldw	r3,128(sp)
    b2c8:	da000404 	addi	r8,sp,16
    b2cc:	003dc306 	br	a9dc <__alt_data_end+0xf000a9dc>
    b2d0:	d8802917 	ldw	r2,164(sp)
    b2d4:	d8002785 	stb	zero,158(sp)
    b2d8:	103f0616 	blt	r2,zero,aef4 <__alt_data_end+0xf000aef4>
    b2dc:	00ffdfc4 	movi	r3,-129
    b2e0:	9d84b03a 	or	r2,r19,r22
    b2e4:	90e4703a 	and	r18,r18,r3
    b2e8:	103c6b26 	beq	r2,zero,a498 <__alt_data_end+0xf000a498>
    b2ec:	0039883a 	mov	fp,zero
    b2f0:	003e7406 	br	acc4 <__alt_data_end+0xf000acc4>
    b2f4:	9080040c 	andi	r2,r18,16
    b2f8:	1001b326 	beq	r2,zero,b9c8 <___vfprintf_internal_r+0x18ac>
    b2fc:	d9002d17 	ldw	r4,180(sp)
    b300:	d9402917 	ldw	r5,164(sp)
    b304:	d8002785 	stb	zero,158(sp)
    b308:	20800104 	addi	r2,r4,4
    b30c:	24c00017 	ldw	r19,0(r4)
    b310:	002d883a 	mov	r22,zero
    b314:	2801b516 	blt	r5,zero,b9ec <___vfprintf_internal_r+0x18d0>
    b318:	00ffdfc4 	movi	r3,-129
    b31c:	d8802d15 	stw	r2,180(sp)
    b320:	90e4703a 	and	r18,r18,r3
    b324:	983d2726 	beq	r19,zero,a7c4 <__alt_data_end+0xf000a7c4>
    b328:	0039883a 	mov	fp,zero
    b32c:	003d2a06 	br	a7d8 <__alt_data_end+0xf000a7d8>
    b330:	dc402617 	ldw	r17,152(sp)
    b334:	0441d30e 	bge	zero,r17,ba84 <___vfprintf_internal_r+0x1968>
    b338:	dc403217 	ldw	r17,200(sp)
    b33c:	d8803317 	ldw	r2,204(sp)
    b340:	1440010e 	bge	r2,r17,b348 <___vfprintf_internal_r+0x122c>
    b344:	1023883a 	mov	r17,r2
    b348:	04400a0e 	bge	zero,r17,b374 <___vfprintf_internal_r+0x1258>
    b34c:	d8801f17 	ldw	r2,124(sp)
    b350:	1c47883a 	add	r3,r3,r17
    b354:	44000015 	stw	r16,0(r8)
    b358:	10800044 	addi	r2,r2,1
    b35c:	44400115 	stw	r17,4(r8)
    b360:	d8c02015 	stw	r3,128(sp)
    b364:	d8801f15 	stw	r2,124(sp)
    b368:	010001c4 	movi	r4,7
    b36c:	20826516 	blt	r4,r2,bd04 <___vfprintf_internal_r+0x1be8>
    b370:	42000204 	addi	r8,r8,8
    b374:	88026116 	blt	r17,zero,bcfc <___vfprintf_internal_r+0x1be0>
    b378:	d9003217 	ldw	r4,200(sp)
    b37c:	2463c83a 	sub	r17,r4,r17
    b380:	04407b0e 	bge	zero,r17,b570 <___vfprintf_internal_r+0x1454>
    b384:	05800404 	movi	r22,16
    b388:	d8801f17 	ldw	r2,124(sp)
    b38c:	b4419d0e 	bge	r22,r17,ba04 <___vfprintf_internal_r+0x18e8>
    b390:	01020034 	movhi	r4,2048
    b394:	2100cf84 	addi	r4,r4,830
    b398:	d9002b15 	stw	r4,172(sp)
    b39c:	070001c4 	movi	fp,7
    b3a0:	dcc02c17 	ldw	r19,176(sp)
    b3a4:	00000306 	br	b3b4 <___vfprintf_internal_r+0x1298>
    b3a8:	42000204 	addi	r8,r8,8
    b3ac:	8c7ffc04 	addi	r17,r17,-16
    b3b0:	b441970e 	bge	r22,r17,ba10 <___vfprintf_internal_r+0x18f4>
    b3b4:	18c00404 	addi	r3,r3,16
    b3b8:	10800044 	addi	r2,r2,1
    b3bc:	45000015 	stw	r20,0(r8)
    b3c0:	45800115 	stw	r22,4(r8)
    b3c4:	d8c02015 	stw	r3,128(sp)
    b3c8:	d8801f15 	stw	r2,124(sp)
    b3cc:	e0bff60e 	bge	fp,r2,b3a8 <__alt_data_end+0xf000b3a8>
    b3d0:	d9801e04 	addi	r6,sp,120
    b3d4:	b80b883a 	mov	r5,r23
    b3d8:	9809883a 	mov	r4,r19
    b3dc:	00114340 	call	11434 <__sprint_r>
    b3e0:	103c501e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b3e4:	d8c02017 	ldw	r3,128(sp)
    b3e8:	d8801f17 	ldw	r2,124(sp)
    b3ec:	da000404 	addi	r8,sp,16
    b3f0:	003fee06 	br	b3ac <__alt_data_end+0xf000b3ac>
    b3f4:	d9002c17 	ldw	r4,176(sp)
    b3f8:	d9801e04 	addi	r6,sp,120
    b3fc:	b80b883a 	mov	r5,r23
    b400:	00114340 	call	11434 <__sprint_r>
    b404:	103c471e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b408:	d8c02017 	ldw	r3,128(sp)
    b40c:	df002787 	ldb	fp,158(sp)
    b410:	da000404 	addi	r8,sp,16
    b414:	003d5606 	br	a970 <__alt_data_end+0xf000a970>
    b418:	9080040c 	andi	r2,r18,16
    b41c:	10016126 	beq	r2,zero,b9a4 <___vfprintf_internal_r+0x1888>
    b420:	d8802d17 	ldw	r2,180(sp)
    b424:	14c00017 	ldw	r19,0(r2)
    b428:	10800104 	addi	r2,r2,4
    b42c:	d8802d15 	stw	r2,180(sp)
    b430:	982dd7fa 	srai	r22,r19,31
    b434:	b005883a 	mov	r2,r22
    b438:	003c8206 	br	a644 <__alt_data_end+0xf000a644>
    b43c:	9080040c 	andi	r2,r18,16
    b440:	10003526 	beq	r2,zero,b518 <___vfprintf_internal_r+0x13fc>
    b444:	d9402d17 	ldw	r5,180(sp)
    b448:	d8c02917 	ldw	r3,164(sp)
    b44c:	d8002785 	stb	zero,158(sp)
    b450:	28800104 	addi	r2,r5,4
    b454:	2cc00017 	ldw	r19,0(r5)
    b458:	002d883a 	mov	r22,zero
    b45c:	18003716 	blt	r3,zero,b53c <___vfprintf_internal_r+0x1420>
    b460:	00ffdfc4 	movi	r3,-129
    b464:	d8802d15 	stw	r2,180(sp)
    b468:	90e4703a 	and	r18,r18,r3
    b46c:	0039883a 	mov	fp,zero
    b470:	983df326 	beq	r19,zero,ac40 <__alt_data_end+0xf000ac40>
    b474:	00800244 	movi	r2,9
    b478:	14fc7b36 	bltu	r2,r19,a668 <__alt_data_end+0xf000a668>
    b47c:	d8c02817 	ldw	r3,160(sp)
    b480:	dc001dc4 	addi	r16,sp,119
    b484:	9cc00c04 	addi	r19,r19,48
    b488:	1c07c83a 	sub	r3,r3,r16
    b48c:	dcc01dc5 	stb	r19,119(sp)
    b490:	d8c02e15 	stw	r3,184(sp)
    b494:	003ce806 	br	a838 <__alt_data_end+0xf000a838>
    b498:	d8803317 	ldw	r2,204(sp)
    b49c:	143fffc4 	addi	r16,r2,-1
    b4a0:	043f4d0e 	bge	zero,r16,b1d8 <__alt_data_end+0xf000b1d8>
    b4a4:	07000404 	movi	fp,16
    b4a8:	e400810e 	bge	fp,r16,b6b0 <___vfprintf_internal_r+0x1594>
    b4ac:	01420034 	movhi	r5,2048
    b4b0:	2940cf84 	addi	r5,r5,830
    b4b4:	d9402b15 	stw	r5,172(sp)
    b4b8:	01c001c4 	movi	r7,7
    b4bc:	dcc02c17 	ldw	r19,176(sp)
    b4c0:	00000306 	br	b4d0 <___vfprintf_internal_r+0x13b4>
    b4c4:	b5800204 	addi	r22,r22,8
    b4c8:	843ffc04 	addi	r16,r16,-16
    b4cc:	e4007b0e 	bge	fp,r16,b6bc <___vfprintf_internal_r+0x15a0>
    b4d0:	18c00404 	addi	r3,r3,16
    b4d4:	8c400044 	addi	r17,r17,1
    b4d8:	b5000015 	stw	r20,0(r22)
    b4dc:	b7000115 	stw	fp,4(r22)
    b4e0:	d8c02015 	stw	r3,128(sp)
    b4e4:	dc401f15 	stw	r17,124(sp)
    b4e8:	3c7ff60e 	bge	r7,r17,b4c4 <__alt_data_end+0xf000b4c4>
    b4ec:	d9801e04 	addi	r6,sp,120
    b4f0:	b80b883a 	mov	r5,r23
    b4f4:	9809883a 	mov	r4,r19
    b4f8:	d9c03c15 	stw	r7,240(sp)
    b4fc:	00114340 	call	11434 <__sprint_r>
    b500:	d9c03c17 	ldw	r7,240(sp)
    b504:	103c071e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b508:	d8c02017 	ldw	r3,128(sp)
    b50c:	dc401f17 	ldw	r17,124(sp)
    b510:	dd800404 	addi	r22,sp,16
    b514:	003fec06 	br	b4c8 <__alt_data_end+0xf000b4c8>
    b518:	9080100c 	andi	r2,r18,64
    b51c:	d8002785 	stb	zero,158(sp)
    b520:	10010e26 	beq	r2,zero,b95c <___vfprintf_internal_r+0x1840>
    b524:	d9002d17 	ldw	r4,180(sp)
    b528:	d9402917 	ldw	r5,164(sp)
    b52c:	002d883a 	mov	r22,zero
    b530:	20800104 	addi	r2,r4,4
    b534:	24c0000b 	ldhu	r19,0(r4)
    b538:	283fc90e 	bge	r5,zero,b460 <__alt_data_end+0xf000b460>
    b53c:	d8802d15 	stw	r2,180(sp)
    b540:	0039883a 	mov	fp,zero
    b544:	9d84b03a 	or	r2,r19,r22
    b548:	103c461e 	bne	r2,zero,a664 <__alt_data_end+0xf000a664>
    b54c:	00800044 	movi	r2,1
    b550:	003e6c06 	br	af04 <__alt_data_end+0xf000af04>
    b554:	d9002c17 	ldw	r4,176(sp)
    b558:	d9801e04 	addi	r6,sp,120
    b55c:	b80b883a 	mov	r5,r23
    b560:	00114340 	call	11434 <__sprint_r>
    b564:	103bef1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b568:	d8c02017 	ldw	r3,128(sp)
    b56c:	da000404 	addi	r8,sp,16
    b570:	d9003217 	ldw	r4,200(sp)
    b574:	d8802617 	ldw	r2,152(sp)
    b578:	d9403317 	ldw	r5,204(sp)
    b57c:	8123883a 	add	r17,r16,r4
    b580:	11400216 	blt	r2,r5,b58c <___vfprintf_internal_r+0x1470>
    b584:	9100004c 	andi	r4,r18,1
    b588:	20000d26 	beq	r4,zero,b5c0 <___vfprintf_internal_r+0x14a4>
    b58c:	d9003717 	ldw	r4,220(sp)
    b590:	d9403417 	ldw	r5,208(sp)
    b594:	1907883a 	add	r3,r3,r4
    b598:	d9001f17 	ldw	r4,124(sp)
    b59c:	41400015 	stw	r5,0(r8)
    b5a0:	d9403717 	ldw	r5,220(sp)
    b5a4:	21000044 	addi	r4,r4,1
    b5a8:	d8c02015 	stw	r3,128(sp)
    b5ac:	41400115 	stw	r5,4(r8)
    b5b0:	d9001f15 	stw	r4,124(sp)
    b5b4:	014001c4 	movi	r5,7
    b5b8:	2901e816 	blt	r5,r4,bd5c <___vfprintf_internal_r+0x1c40>
    b5bc:	42000204 	addi	r8,r8,8
    b5c0:	d9003317 	ldw	r4,204(sp)
    b5c4:	8121883a 	add	r16,r16,r4
    b5c8:	2085c83a 	sub	r2,r4,r2
    b5cc:	8461c83a 	sub	r16,r16,r17
    b5d0:	1400010e 	bge	r2,r16,b5d8 <___vfprintf_internal_r+0x14bc>
    b5d4:	1021883a 	mov	r16,r2
    b5d8:	04000a0e 	bge	zero,r16,b604 <___vfprintf_internal_r+0x14e8>
    b5dc:	d9001f17 	ldw	r4,124(sp)
    b5e0:	1c07883a 	add	r3,r3,r16
    b5e4:	44400015 	stw	r17,0(r8)
    b5e8:	21000044 	addi	r4,r4,1
    b5ec:	44000115 	stw	r16,4(r8)
    b5f0:	d8c02015 	stw	r3,128(sp)
    b5f4:	d9001f15 	stw	r4,124(sp)
    b5f8:	014001c4 	movi	r5,7
    b5fc:	2901fb16 	blt	r5,r4,bdec <___vfprintf_internal_r+0x1cd0>
    b600:	42000204 	addi	r8,r8,8
    b604:	8001f716 	blt	r16,zero,bde4 <___vfprintf_internal_r+0x1cc8>
    b608:	1421c83a 	sub	r16,r2,r16
    b60c:	043d380e 	bge	zero,r16,aaf0 <__alt_data_end+0xf000aaf0>
    b610:	04400404 	movi	r17,16
    b614:	d8801f17 	ldw	r2,124(sp)
    b618:	8c3efb0e 	bge	r17,r16,b208 <__alt_data_end+0xf000b208>
    b61c:	01420034 	movhi	r5,2048
    b620:	2940cf84 	addi	r5,r5,830
    b624:	d9402b15 	stw	r5,172(sp)
    b628:	058001c4 	movi	r22,7
    b62c:	dcc02c17 	ldw	r19,176(sp)
    b630:	00000306 	br	b640 <___vfprintf_internal_r+0x1524>
    b634:	42000204 	addi	r8,r8,8
    b638:	843ffc04 	addi	r16,r16,-16
    b63c:	8c3ef50e 	bge	r17,r16,b214 <__alt_data_end+0xf000b214>
    b640:	18c00404 	addi	r3,r3,16
    b644:	10800044 	addi	r2,r2,1
    b648:	45000015 	stw	r20,0(r8)
    b64c:	44400115 	stw	r17,4(r8)
    b650:	d8c02015 	stw	r3,128(sp)
    b654:	d8801f15 	stw	r2,124(sp)
    b658:	b0bff60e 	bge	r22,r2,b634 <__alt_data_end+0xf000b634>
    b65c:	d9801e04 	addi	r6,sp,120
    b660:	b80b883a 	mov	r5,r23
    b664:	9809883a 	mov	r4,r19
    b668:	00114340 	call	11434 <__sprint_r>
    b66c:	103bad1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b670:	d8c02017 	ldw	r3,128(sp)
    b674:	d8801f17 	ldw	r2,124(sp)
    b678:	da000404 	addi	r8,sp,16
    b67c:	003fee06 	br	b638 <__alt_data_end+0xf000b638>
    b680:	9088703a 	and	r4,r18,r2
    b684:	203eab1e 	bne	r4,zero,b134 <__alt_data_end+0xf000b134>
    b688:	dc401f17 	ldw	r17,124(sp)
    b68c:	40800115 	stw	r2,4(r8)
    b690:	44000015 	stw	r16,0(r8)
    b694:	8c400044 	addi	r17,r17,1
    b698:	d8c02015 	stw	r3,128(sp)
    b69c:	dc401f15 	stw	r17,124(sp)
    b6a0:	008001c4 	movi	r2,7
    b6a4:	14400e16 	blt	r2,r17,b6e0 <___vfprintf_internal_r+0x15c4>
    b6a8:	45800204 	addi	r22,r8,8
    b6ac:	003eca06 	br	b1d8 <__alt_data_end+0xf000b1d8>
    b6b0:	01020034 	movhi	r4,2048
    b6b4:	2100cf84 	addi	r4,r4,830
    b6b8:	d9002b15 	stw	r4,172(sp)
    b6bc:	d8802b17 	ldw	r2,172(sp)
    b6c0:	1c07883a 	add	r3,r3,r16
    b6c4:	8c400044 	addi	r17,r17,1
    b6c8:	b0800015 	stw	r2,0(r22)
    b6cc:	b4000115 	stw	r16,4(r22)
    b6d0:	d8c02015 	stw	r3,128(sp)
    b6d4:	dc401f15 	stw	r17,124(sp)
    b6d8:	008001c4 	movi	r2,7
    b6dc:	147ebd0e 	bge	r2,r17,b1d4 <__alt_data_end+0xf000b1d4>
    b6e0:	d9002c17 	ldw	r4,176(sp)
    b6e4:	d9801e04 	addi	r6,sp,120
    b6e8:	b80b883a 	mov	r5,r23
    b6ec:	00114340 	call	11434 <__sprint_r>
    b6f0:	103b8c1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b6f4:	d8c02017 	ldw	r3,128(sp)
    b6f8:	dc401f17 	ldw	r17,124(sp)
    b6fc:	dd800404 	addi	r22,sp,16
    b700:	003eb506 	br	b1d8 <__alt_data_end+0xf000b1d8>
    b704:	d9002c17 	ldw	r4,176(sp)
    b708:	d9801e04 	addi	r6,sp,120
    b70c:	b80b883a 	mov	r5,r23
    b710:	00114340 	call	11434 <__sprint_r>
    b714:	103b831e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b718:	d8c02017 	ldw	r3,128(sp)
    b71c:	dc401f17 	ldw	r17,124(sp)
    b720:	da000404 	addi	r8,sp,16
    b724:	003e8d06 	br	b15c <__alt_data_end+0xf000b15c>
    b728:	d9002c17 	ldw	r4,176(sp)
    b72c:	d9801e04 	addi	r6,sp,120
    b730:	b80b883a 	mov	r5,r23
    b734:	00114340 	call	11434 <__sprint_r>
    b738:	103b7a1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b73c:	d8c02017 	ldw	r3,128(sp)
    b740:	dc401f17 	ldw	r17,124(sp)
    b744:	dd800404 	addi	r22,sp,16
    b748:	003e8f06 	br	b188 <__alt_data_end+0xf000b188>
    b74c:	0027883a 	mov	r19,zero
    b750:	003f4a06 	br	b47c <__alt_data_end+0xf000b47c>
    b754:	d9002c17 	ldw	r4,176(sp)
    b758:	d9801e04 	addi	r6,sp,120
    b75c:	b80b883a 	mov	r5,r23
    b760:	00114340 	call	11434 <__sprint_r>
    b764:	103b6f1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    b768:	d8c02017 	ldw	r3,128(sp)
    b76c:	da000404 	addi	r8,sp,16
    b770:	003c9d06 	br	a9e8 <__alt_data_end+0xf000a9e8>
    b774:	04e7c83a 	sub	r19,zero,r19
    b778:	9804c03a 	cmpne	r2,r19,zero
    b77c:	05adc83a 	sub	r22,zero,r22
    b780:	b0adc83a 	sub	r22,r22,r2
    b784:	d8802917 	ldw	r2,164(sp)
    b788:	07000b44 	movi	fp,45
    b78c:	df002785 	stb	fp,158(sp)
    b790:	10017b16 	blt	r2,zero,bd80 <___vfprintf_internal_r+0x1c64>
    b794:	00bfdfc4 	movi	r2,-129
    b798:	90a4703a 	and	r18,r18,r2
    b79c:	003bb106 	br	a664 <__alt_data_end+0xf000a664>
    b7a0:	d9003617 	ldw	r4,216(sp)
    b7a4:	d9403817 	ldw	r5,224(sp)
    b7a8:	da003d15 	stw	r8,244(sp)
    b7ac:	00070a80 	call	70a8 <__fpclassifyd>
    b7b0:	da003d17 	ldw	r8,244(sp)
    b7b4:	1000f026 	beq	r2,zero,bb78 <___vfprintf_internal_r+0x1a5c>
    b7b8:	d9002917 	ldw	r4,164(sp)
    b7bc:	05bff7c4 	movi	r22,-33
    b7c0:	00bfffc4 	movi	r2,-1
    b7c4:	8dac703a 	and	r22,r17,r22
    b7c8:	20820026 	beq	r4,r2,bfcc <___vfprintf_internal_r+0x1eb0>
    b7cc:	008011c4 	movi	r2,71
    b7d0:	b081f726 	beq	r22,r2,bfb0 <___vfprintf_internal_r+0x1e94>
    b7d4:	d9003817 	ldw	r4,224(sp)
    b7d8:	90c04014 	ori	r3,r18,256
    b7dc:	d8c02b15 	stw	r3,172(sp)
    b7e0:	20021516 	blt	r4,zero,c038 <___vfprintf_internal_r+0x1f1c>
    b7e4:	dcc03817 	ldw	r19,224(sp)
    b7e8:	d8002a05 	stb	zero,168(sp)
    b7ec:	00801984 	movi	r2,102
    b7f0:	8881f926 	beq	r17,r2,bfd8 <___vfprintf_internal_r+0x1ebc>
    b7f4:	00801184 	movi	r2,70
    b7f8:	88821c26 	beq	r17,r2,c06c <___vfprintf_internal_r+0x1f50>
    b7fc:	00801144 	movi	r2,69
    b800:	b081ef26 	beq	r22,r2,bfc0 <___vfprintf_internal_r+0x1ea4>
    b804:	d8c02917 	ldw	r3,164(sp)
    b808:	d8802104 	addi	r2,sp,132
    b80c:	d8800315 	stw	r2,12(sp)
    b810:	d9403617 	ldw	r5,216(sp)
    b814:	d8802504 	addi	r2,sp,148
    b818:	d9002c17 	ldw	r4,176(sp)
    b81c:	d8800215 	stw	r2,8(sp)
    b820:	d8802604 	addi	r2,sp,152
    b824:	d8c00015 	stw	r3,0(sp)
    b828:	d8800115 	stw	r2,4(sp)
    b82c:	01c00084 	movi	r7,2
    b830:	980d883a 	mov	r6,r19
    b834:	d8c03c15 	stw	r3,240(sp)
    b838:	da003d15 	stw	r8,244(sp)
    b83c:	000c7400 	call	c740 <_dtoa_r>
    b840:	1021883a 	mov	r16,r2
    b844:	008019c4 	movi	r2,103
    b848:	d8c03c17 	ldw	r3,240(sp)
    b84c:	da003d17 	ldw	r8,244(sp)
    b850:	88817126 	beq	r17,r2,be18 <___vfprintf_internal_r+0x1cfc>
    b854:	008011c4 	movi	r2,71
    b858:	88829226 	beq	r17,r2,c2a4 <___vfprintf_internal_r+0x2188>
    b85c:	80f9883a 	add	fp,r16,r3
    b860:	d9003617 	ldw	r4,216(sp)
    b864:	000d883a 	mov	r6,zero
    b868:	000f883a 	mov	r7,zero
    b86c:	980b883a 	mov	r5,r19
    b870:	da003d15 	stw	r8,244(sp)
    b874:	00086680 	call	8668 <__eqdf2>
    b878:	da003d17 	ldw	r8,244(sp)
    b87c:	10018d26 	beq	r2,zero,beb4 <___vfprintf_internal_r+0x1d98>
    b880:	d8802117 	ldw	r2,132(sp)
    b884:	1700062e 	bgeu	r2,fp,b8a0 <___vfprintf_internal_r+0x1784>
    b888:	01000c04 	movi	r4,48
    b88c:	10c00044 	addi	r3,r2,1
    b890:	d8c02115 	stw	r3,132(sp)
    b894:	11000005 	stb	r4,0(r2)
    b898:	d8802117 	ldw	r2,132(sp)
    b89c:	173ffb36 	bltu	r2,fp,b88c <__alt_data_end+0xf000b88c>
    b8a0:	1405c83a 	sub	r2,r2,r16
    b8a4:	d8803315 	stw	r2,204(sp)
    b8a8:	008011c4 	movi	r2,71
    b8ac:	b0817626 	beq	r22,r2,be88 <___vfprintf_internal_r+0x1d6c>
    b8b0:	00801944 	movi	r2,101
    b8b4:	1442810e 	bge	r2,r17,c2bc <___vfprintf_internal_r+0x21a0>
    b8b8:	d8c02617 	ldw	r3,152(sp)
    b8bc:	00801984 	movi	r2,102
    b8c0:	d8c03215 	stw	r3,200(sp)
    b8c4:	8881fe26 	beq	r17,r2,c0c0 <___vfprintf_internal_r+0x1fa4>
    b8c8:	d8c03217 	ldw	r3,200(sp)
    b8cc:	d9003317 	ldw	r4,204(sp)
    b8d0:	1901dd16 	blt	r3,r4,c048 <___vfprintf_internal_r+0x1f2c>
    b8d4:	9480004c 	andi	r18,r18,1
    b8d8:	90022b1e 	bne	r18,zero,c188 <___vfprintf_internal_r+0x206c>
    b8dc:	1805883a 	mov	r2,r3
    b8e0:	18028016 	blt	r3,zero,c2e4 <___vfprintf_internal_r+0x21c8>
    b8e4:	d8c03217 	ldw	r3,200(sp)
    b8e8:	044019c4 	movi	r17,103
    b8ec:	d8c02e15 	stw	r3,184(sp)
    b8f0:	df002a07 	ldb	fp,168(sp)
    b8f4:	e001531e 	bne	fp,zero,be44 <___vfprintf_internal_r+0x1d28>
    b8f8:	df002783 	ldbu	fp,158(sp)
    b8fc:	d8802a15 	stw	r2,168(sp)
    b900:	dc802b17 	ldw	r18,172(sp)
    b904:	d8002915 	stw	zero,164(sp)
    b908:	003bd106 	br	a850 <__alt_data_end+0xf000a850>
    b90c:	d8802d17 	ldw	r2,180(sp)
    b910:	d8c02d17 	ldw	r3,180(sp)
    b914:	d9002d17 	ldw	r4,180(sp)
    b918:	10800017 	ldw	r2,0(r2)
    b91c:	18c00117 	ldw	r3,4(r3)
    b920:	21000204 	addi	r4,r4,8
    b924:	d8803615 	stw	r2,216(sp)
    b928:	d8c03815 	stw	r3,224(sp)
    b92c:	d9002d15 	stw	r4,180(sp)
    b930:	003b7506 	br	a708 <__alt_data_end+0xf000a708>
    b934:	ac400007 	ldb	r17,0(r21)
    b938:	003a5906 	br	a2a0 <__alt_data_end+0xf000a2a0>
    b93c:	9080100c 	andi	r2,r18,64
    b940:	1000a826 	beq	r2,zero,bbe4 <___vfprintf_internal_r+0x1ac8>
    b944:	d9002d17 	ldw	r4,180(sp)
    b948:	002d883a 	mov	r22,zero
    b94c:	24c0000b 	ldhu	r19,0(r4)
    b950:	21000104 	addi	r4,r4,4
    b954:	d9002d15 	stw	r4,180(sp)
    b958:	003ccb06 	br	ac88 <__alt_data_end+0xf000ac88>
    b95c:	d8c02d17 	ldw	r3,180(sp)
    b960:	d9002917 	ldw	r4,164(sp)
    b964:	002d883a 	mov	r22,zero
    b968:	18800104 	addi	r2,r3,4
    b96c:	1cc00017 	ldw	r19,0(r3)
    b970:	203ebb0e 	bge	r4,zero,b460 <__alt_data_end+0xf000b460>
    b974:	003ef106 	br	b53c <__alt_data_end+0xf000b53c>
    b978:	9080040c 	andi	r2,r18,16
    b97c:	1000921e 	bne	r2,zero,bbc8 <___vfprintf_internal_r+0x1aac>
    b980:	9480100c 	andi	r18,r18,64
    b984:	90013926 	beq	r18,zero,be6c <___vfprintf_internal_r+0x1d50>
    b988:	d9002d17 	ldw	r4,180(sp)
    b98c:	d9402f17 	ldw	r5,188(sp)
    b990:	20800017 	ldw	r2,0(r4)
    b994:	21000104 	addi	r4,r4,4
    b998:	d9002d15 	stw	r4,180(sp)
    b99c:	1140000d 	sth	r5,0(r2)
    b9a0:	003a1606 	br	a1fc <__alt_data_end+0xf000a1fc>
    b9a4:	9080100c 	andi	r2,r18,64
    b9a8:	10008026 	beq	r2,zero,bbac <___vfprintf_internal_r+0x1a90>
    b9ac:	d8c02d17 	ldw	r3,180(sp)
    b9b0:	1cc0000f 	ldh	r19,0(r3)
    b9b4:	18c00104 	addi	r3,r3,4
    b9b8:	d8c02d15 	stw	r3,180(sp)
    b9bc:	982dd7fa 	srai	r22,r19,31
    b9c0:	b005883a 	mov	r2,r22
    b9c4:	003b1f06 	br	a644 <__alt_data_end+0xf000a644>
    b9c8:	9080100c 	andi	r2,r18,64
    b9cc:	d8002785 	stb	zero,158(sp)
    b9d0:	10008a1e 	bne	r2,zero,bbfc <___vfprintf_internal_r+0x1ae0>
    b9d4:	d9402d17 	ldw	r5,180(sp)
    b9d8:	d8c02917 	ldw	r3,164(sp)
    b9dc:	002d883a 	mov	r22,zero
    b9e0:	28800104 	addi	r2,r5,4
    b9e4:	2cc00017 	ldw	r19,0(r5)
    b9e8:	183e4b0e 	bge	r3,zero,b318 <__alt_data_end+0xf000b318>
    b9ec:	9d86b03a 	or	r3,r19,r22
    b9f0:	d8802d15 	stw	r2,180(sp)
    b9f4:	183e4c1e 	bne	r3,zero,b328 <__alt_data_end+0xf000b328>
    b9f8:	0039883a 	mov	fp,zero
    b9fc:	0005883a 	mov	r2,zero
    ba00:	003d4006 	br	af04 <__alt_data_end+0xf000af04>
    ba04:	01420034 	movhi	r5,2048
    ba08:	2940cf84 	addi	r5,r5,830
    ba0c:	d9402b15 	stw	r5,172(sp)
    ba10:	d9402b17 	ldw	r5,172(sp)
    ba14:	1c47883a 	add	r3,r3,r17
    ba18:	10800044 	addi	r2,r2,1
    ba1c:	41400015 	stw	r5,0(r8)
    ba20:	44400115 	stw	r17,4(r8)
    ba24:	d8c02015 	stw	r3,128(sp)
    ba28:	d8801f15 	stw	r2,124(sp)
    ba2c:	010001c4 	movi	r4,7
    ba30:	20bec816 	blt	r4,r2,b554 <__alt_data_end+0xf000b554>
    ba34:	42000204 	addi	r8,r8,8
    ba38:	003ecd06 	br	b570 <__alt_data_end+0xf000b570>
    ba3c:	d9002917 	ldw	r4,164(sp)
    ba40:	d8002785 	stb	zero,158(sp)
    ba44:	203d2d16 	blt	r4,zero,aefc <__alt_data_end+0xf000aefc>
    ba48:	00bfdfc4 	movi	r2,-129
    ba4c:	90a4703a 	and	r18,r18,r2
    ba50:	003a9106 	br	a498 <__alt_data_end+0xf000a498>
    ba54:	01020034 	movhi	r4,2048
    ba58:	2100cf84 	addi	r4,r4,830
    ba5c:	d9002b15 	stw	r4,172(sp)
    ba60:	003c0c06 	br	aa94 <__alt_data_end+0xf000aa94>
    ba64:	d9002c17 	ldw	r4,176(sp)
    ba68:	d9801e04 	addi	r6,sp,120
    ba6c:	b80b883a 	mov	r5,r23
    ba70:	00114340 	call	11434 <__sprint_r>
    ba74:	103aab1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    ba78:	d8c02017 	ldw	r3,128(sp)
    ba7c:	da000404 	addi	r8,sp,16
    ba80:	003d4106 	br	af88 <__alt_data_end+0xf000af88>
    ba84:	d8801f17 	ldw	r2,124(sp)
    ba88:	01420034 	movhi	r5,2048
    ba8c:	01000044 	movi	r4,1
    ba90:	18c00044 	addi	r3,r3,1
    ba94:	10800044 	addi	r2,r2,1
    ba98:	2940cf04 	addi	r5,r5,828
    ba9c:	41000115 	stw	r4,4(r8)
    baa0:	41400015 	stw	r5,0(r8)
    baa4:	d8c02015 	stw	r3,128(sp)
    baa8:	d8801f15 	stw	r2,124(sp)
    baac:	010001c4 	movi	r4,7
    bab0:	20805c16 	blt	r4,r2,bc24 <___vfprintf_internal_r+0x1b08>
    bab4:	42000204 	addi	r8,r8,8
    bab8:	8800041e 	bne	r17,zero,bacc <___vfprintf_internal_r+0x19b0>
    babc:	d8803317 	ldw	r2,204(sp)
    bac0:	1000021e 	bne	r2,zero,bacc <___vfprintf_internal_r+0x19b0>
    bac4:	9080004c 	andi	r2,r18,1
    bac8:	103c0926 	beq	r2,zero,aaf0 <__alt_data_end+0xf000aaf0>
    bacc:	d9003717 	ldw	r4,220(sp)
    bad0:	d8801f17 	ldw	r2,124(sp)
    bad4:	d9403417 	ldw	r5,208(sp)
    bad8:	20c7883a 	add	r3,r4,r3
    badc:	10800044 	addi	r2,r2,1
    bae0:	41000115 	stw	r4,4(r8)
    bae4:	41400015 	stw	r5,0(r8)
    bae8:	d8c02015 	stw	r3,128(sp)
    baec:	d8801f15 	stw	r2,124(sp)
    baf0:	010001c4 	movi	r4,7
    baf4:	20812116 	blt	r4,r2,bf7c <___vfprintf_internal_r+0x1e60>
    baf8:	42000204 	addi	r8,r8,8
    bafc:	0463c83a 	sub	r17,zero,r17
    bb00:	0440730e 	bge	zero,r17,bcd0 <___vfprintf_internal_r+0x1bb4>
    bb04:	05800404 	movi	r22,16
    bb08:	b440860e 	bge	r22,r17,bd24 <___vfprintf_internal_r+0x1c08>
    bb0c:	01420034 	movhi	r5,2048
    bb10:	2940cf84 	addi	r5,r5,830
    bb14:	d9402b15 	stw	r5,172(sp)
    bb18:	070001c4 	movi	fp,7
    bb1c:	dcc02c17 	ldw	r19,176(sp)
    bb20:	00000306 	br	bb30 <___vfprintf_internal_r+0x1a14>
    bb24:	42000204 	addi	r8,r8,8
    bb28:	8c7ffc04 	addi	r17,r17,-16
    bb2c:	b440800e 	bge	r22,r17,bd30 <___vfprintf_internal_r+0x1c14>
    bb30:	18c00404 	addi	r3,r3,16
    bb34:	10800044 	addi	r2,r2,1
    bb38:	45000015 	stw	r20,0(r8)
    bb3c:	45800115 	stw	r22,4(r8)
    bb40:	d8c02015 	stw	r3,128(sp)
    bb44:	d8801f15 	stw	r2,124(sp)
    bb48:	e0bff60e 	bge	fp,r2,bb24 <__alt_data_end+0xf000bb24>
    bb4c:	d9801e04 	addi	r6,sp,120
    bb50:	b80b883a 	mov	r5,r23
    bb54:	9809883a 	mov	r4,r19
    bb58:	00114340 	call	11434 <__sprint_r>
    bb5c:	103a711e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    bb60:	d8c02017 	ldw	r3,128(sp)
    bb64:	d8801f17 	ldw	r2,124(sp)
    bb68:	da000404 	addi	r8,sp,16
    bb6c:	003fee06 	br	bb28 <__alt_data_end+0xf000bb28>
    bb70:	00bfffc4 	movi	r2,-1
    bb74:	003a6f06 	br	a534 <__alt_data_end+0xf000a534>
    bb78:	008011c4 	movi	r2,71
    bb7c:	1440b816 	blt	r2,r17,be60 <___vfprintf_internal_r+0x1d44>
    bb80:	04020034 	movhi	r16,2048
    bb84:	8400c104 	addi	r16,r16,772
    bb88:	00c000c4 	movi	r3,3
    bb8c:	00bfdfc4 	movi	r2,-129
    bb90:	d8c02a15 	stw	r3,168(sp)
    bb94:	90a4703a 	and	r18,r18,r2
    bb98:	df002783 	ldbu	fp,158(sp)
    bb9c:	d8c02e15 	stw	r3,184(sp)
    bba0:	d8002915 	stw	zero,164(sp)
    bba4:	d8003215 	stw	zero,200(sp)
    bba8:	003b2906 	br	a850 <__alt_data_end+0xf000a850>
    bbac:	d9002d17 	ldw	r4,180(sp)
    bbb0:	24c00017 	ldw	r19,0(r4)
    bbb4:	21000104 	addi	r4,r4,4
    bbb8:	d9002d15 	stw	r4,180(sp)
    bbbc:	982dd7fa 	srai	r22,r19,31
    bbc0:	b005883a 	mov	r2,r22
    bbc4:	003a9f06 	br	a644 <__alt_data_end+0xf000a644>
    bbc8:	d9402d17 	ldw	r5,180(sp)
    bbcc:	d8c02f17 	ldw	r3,188(sp)
    bbd0:	28800017 	ldw	r2,0(r5)
    bbd4:	29400104 	addi	r5,r5,4
    bbd8:	d9402d15 	stw	r5,180(sp)
    bbdc:	10c00015 	stw	r3,0(r2)
    bbe0:	00398606 	br	a1fc <__alt_data_end+0xf000a1fc>
    bbe4:	d9402d17 	ldw	r5,180(sp)
    bbe8:	002d883a 	mov	r22,zero
    bbec:	2cc00017 	ldw	r19,0(r5)
    bbf0:	29400104 	addi	r5,r5,4
    bbf4:	d9402d15 	stw	r5,180(sp)
    bbf8:	003c2306 	br	ac88 <__alt_data_end+0xf000ac88>
    bbfc:	d8c02d17 	ldw	r3,180(sp)
    bc00:	d9002917 	ldw	r4,164(sp)
    bc04:	002d883a 	mov	r22,zero
    bc08:	18800104 	addi	r2,r3,4
    bc0c:	1cc0000b 	ldhu	r19,0(r3)
    bc10:	203dc10e 	bge	r4,zero,b318 <__alt_data_end+0xf000b318>
    bc14:	003f7506 	br	b9ec <__alt_data_end+0xf000b9ec>
    bc18:	04020034 	movhi	r16,2048
    bc1c:	8400bf04 	addi	r16,r16,764
    bc20:	003acc06 	br	a754 <__alt_data_end+0xf000a754>
    bc24:	d9002c17 	ldw	r4,176(sp)
    bc28:	d9801e04 	addi	r6,sp,120
    bc2c:	b80b883a 	mov	r5,r23
    bc30:	00114340 	call	11434 <__sprint_r>
    bc34:	103a3b1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    bc38:	dc402617 	ldw	r17,152(sp)
    bc3c:	d8c02017 	ldw	r3,128(sp)
    bc40:	da000404 	addi	r8,sp,16
    bc44:	003f9c06 	br	bab8 <__alt_data_end+0xf000bab8>
    bc48:	ac400043 	ldbu	r17,1(r21)
    bc4c:	94800814 	ori	r18,r18,32
    bc50:	ad400044 	addi	r21,r21,1
    bc54:	8c403fcc 	andi	r17,r17,255
    bc58:	8c40201c 	xori	r17,r17,128
    bc5c:	8c7fe004 	addi	r17,r17,-128
    bc60:	00398f06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    bc64:	d8c02d15 	stw	r3,180(sp)
    bc68:	0039883a 	mov	fp,zero
    bc6c:	003e3506 	br	b544 <__alt_data_end+0xf000b544>
    bc70:	d9002c17 	ldw	r4,176(sp)
    bc74:	d9801e04 	addi	r6,sp,120
    bc78:	b80b883a 	mov	r5,r23
    bc7c:	00114340 	call	11434 <__sprint_r>
    bc80:	103a281e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    bc84:	d8c02017 	ldw	r3,128(sp)
    bc88:	da000404 	addi	r8,sp,16
    bc8c:	003cd006 	br	afd0 <__alt_data_end+0xf000afd0>
    bc90:	8009883a 	mov	r4,r16
    bc94:	da003d15 	stw	r8,244(sp)
    bc98:	000a0840 	call	a084 <strlen>
    bc9c:	d8802e15 	stw	r2,184(sp)
    bca0:	da003d17 	ldw	r8,244(sp)
    bca4:	103c340e 	bge	r2,zero,ad78 <__alt_data_end+0xf000ad78>
    bca8:	0005883a 	mov	r2,zero
    bcac:	003c3206 	br	ad78 <__alt_data_end+0xf000ad78>
    bcb0:	d9002c17 	ldw	r4,176(sp)
    bcb4:	d9801e04 	addi	r6,sp,120
    bcb8:	b80b883a 	mov	r5,r23
    bcbc:	00114340 	call	11434 <__sprint_r>
    bcc0:	103a181e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    bcc4:	d8c02017 	ldw	r3,128(sp)
    bcc8:	d8801f17 	ldw	r2,124(sp)
    bccc:	da000404 	addi	r8,sp,16
    bcd0:	d9403317 	ldw	r5,204(sp)
    bcd4:	10800044 	addi	r2,r2,1
    bcd8:	44000015 	stw	r16,0(r8)
    bcdc:	28c7883a 	add	r3,r5,r3
    bce0:	003b7d06 	br	aad8 <__alt_data_end+0xf000aad8>
    bce4:	01020034 	movhi	r4,2048
    bce8:	2100d384 	addi	r4,r4,846
    bcec:	d9003515 	stw	r4,212(sp)
    bcf0:	003b1406 	br	a944 <__alt_data_end+0xf000a944>
    bcf4:	013fffc4 	movi	r4,-1
    bcf8:	003a3506 	br	a5d0 <__alt_data_end+0xf000a5d0>
    bcfc:	0023883a 	mov	r17,zero
    bd00:	003d9d06 	br	b378 <__alt_data_end+0xf000b378>
    bd04:	d9002c17 	ldw	r4,176(sp)
    bd08:	d9801e04 	addi	r6,sp,120
    bd0c:	b80b883a 	mov	r5,r23
    bd10:	00114340 	call	11434 <__sprint_r>
    bd14:	103a031e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    bd18:	d8c02017 	ldw	r3,128(sp)
    bd1c:	da000404 	addi	r8,sp,16
    bd20:	003d9406 	br	b374 <__alt_data_end+0xf000b374>
    bd24:	01020034 	movhi	r4,2048
    bd28:	2100cf84 	addi	r4,r4,830
    bd2c:	d9002b15 	stw	r4,172(sp)
    bd30:	d9002b17 	ldw	r4,172(sp)
    bd34:	1c47883a 	add	r3,r3,r17
    bd38:	10800044 	addi	r2,r2,1
    bd3c:	41000015 	stw	r4,0(r8)
    bd40:	44400115 	stw	r17,4(r8)
    bd44:	d8c02015 	stw	r3,128(sp)
    bd48:	d8801f15 	stw	r2,124(sp)
    bd4c:	010001c4 	movi	r4,7
    bd50:	20bfd716 	blt	r4,r2,bcb0 <__alt_data_end+0xf000bcb0>
    bd54:	42000204 	addi	r8,r8,8
    bd58:	003fdd06 	br	bcd0 <__alt_data_end+0xf000bcd0>
    bd5c:	d9002c17 	ldw	r4,176(sp)
    bd60:	d9801e04 	addi	r6,sp,120
    bd64:	b80b883a 	mov	r5,r23
    bd68:	00114340 	call	11434 <__sprint_r>
    bd6c:	1039ed1e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    bd70:	d8802617 	ldw	r2,152(sp)
    bd74:	d8c02017 	ldw	r3,128(sp)
    bd78:	da000404 	addi	r8,sp,16
    bd7c:	003e1006 	br	b5c0 <__alt_data_end+0xf000b5c0>
    bd80:	00800044 	movi	r2,1
    bd84:	10803fcc 	andi	r2,r2,255
    bd88:	00c00044 	movi	r3,1
    bd8c:	10fa3526 	beq	r2,r3,a664 <__alt_data_end+0xf000a664>
    bd90:	00c00084 	movi	r3,2
    bd94:	10fbcb26 	beq	r2,r3,acc4 <__alt_data_end+0xf000acc4>
    bd98:	003a8f06 	br	a7d8 <__alt_data_end+0xf000a7d8>
    bd9c:	01020034 	movhi	r4,2048
    bda0:	2100d384 	addi	r4,r4,846
    bda4:	d9003515 	stw	r4,212(sp)
    bda8:	003b7606 	br	ab84 <__alt_data_end+0xf000ab84>
    bdac:	d8802917 	ldw	r2,164(sp)
    bdb0:	00c00184 	movi	r3,6
    bdb4:	1880012e 	bgeu	r3,r2,bdbc <___vfprintf_internal_r+0x1ca0>
    bdb8:	1805883a 	mov	r2,r3
    bdbc:	d8802e15 	stw	r2,184(sp)
    bdc0:	1000ef16 	blt	r2,zero,c180 <___vfprintf_internal_r+0x2064>
    bdc4:	04020034 	movhi	r16,2048
    bdc8:	d8802a15 	stw	r2,168(sp)
    bdcc:	dcc02d15 	stw	r19,180(sp)
    bdd0:	d8002915 	stw	zero,164(sp)
    bdd4:	d8003215 	stw	zero,200(sp)
    bdd8:	8400cd04 	addi	r16,r16,820
    bddc:	0039883a 	mov	fp,zero
    bde0:	003aa206 	br	a86c <__alt_data_end+0xf000a86c>
    bde4:	0021883a 	mov	r16,zero
    bde8:	003e0706 	br	b608 <__alt_data_end+0xf000b608>
    bdec:	d9002c17 	ldw	r4,176(sp)
    bdf0:	d9801e04 	addi	r6,sp,120
    bdf4:	b80b883a 	mov	r5,r23
    bdf8:	00114340 	call	11434 <__sprint_r>
    bdfc:	1039c91e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    be00:	d8802617 	ldw	r2,152(sp)
    be04:	d9403317 	ldw	r5,204(sp)
    be08:	d8c02017 	ldw	r3,128(sp)
    be0c:	da000404 	addi	r8,sp,16
    be10:	2885c83a 	sub	r2,r5,r2
    be14:	003dfb06 	br	b604 <__alt_data_end+0xf000b604>
    be18:	9080004c 	andi	r2,r18,1
    be1c:	103e8f1e 	bne	r2,zero,b85c <__alt_data_end+0xf000b85c>
    be20:	d8802117 	ldw	r2,132(sp)
    be24:	003e9e06 	br	b8a0 <__alt_data_end+0xf000b8a0>
    be28:	1025883a 	mov	r18,r2
    be2c:	0039883a 	mov	fp,zero
    be30:	00800084 	movi	r2,2
    be34:	003fd306 	br	bd84 <__alt_data_end+0xf000bd84>
    be38:	07000b44 	movi	fp,45
    be3c:	df002785 	stb	fp,158(sp)
    be40:	003a4006 	br	a744 <__alt_data_end+0xf000a744>
    be44:	00c00b44 	movi	r3,45
    be48:	d8c02785 	stb	r3,158(sp)
    be4c:	d8802a15 	stw	r2,168(sp)
    be50:	dc802b17 	ldw	r18,172(sp)
    be54:	d8002915 	stw	zero,164(sp)
    be58:	07000b44 	movi	fp,45
    be5c:	003a8006 	br	a860 <__alt_data_end+0xf000a860>
    be60:	04020034 	movhi	r16,2048
    be64:	8400c204 	addi	r16,r16,776
    be68:	003f4706 	br	bb88 <__alt_data_end+0xf000bb88>
    be6c:	d8c02d17 	ldw	r3,180(sp)
    be70:	d9002f17 	ldw	r4,188(sp)
    be74:	18800017 	ldw	r2,0(r3)
    be78:	18c00104 	addi	r3,r3,4
    be7c:	d8c02d15 	stw	r3,180(sp)
    be80:	11000015 	stw	r4,0(r2)
    be84:	0038dd06 	br	a1fc <__alt_data_end+0xf000a1fc>
    be88:	dd802617 	ldw	r22,152(sp)
    be8c:	00bfff44 	movi	r2,-3
    be90:	b0801c16 	blt	r22,r2,bf04 <___vfprintf_internal_r+0x1de8>
    be94:	d9402917 	ldw	r5,164(sp)
    be98:	2d801a16 	blt	r5,r22,bf04 <___vfprintf_internal_r+0x1de8>
    be9c:	dd803215 	stw	r22,200(sp)
    bea0:	003e8906 	br	b8c8 <__alt_data_end+0xf000b8c8>
    bea4:	01020034 	movhi	r4,2048
    bea8:	2100cf84 	addi	r4,r4,830
    beac:	d9002b15 	stw	r4,172(sp)
    beb0:	003c9106 	br	b0f8 <__alt_data_end+0xf000b0f8>
    beb4:	e005883a 	mov	r2,fp
    beb8:	003e7906 	br	b8a0 <__alt_data_end+0xf000b8a0>
    bebc:	d9402917 	ldw	r5,164(sp)
    bec0:	df002783 	ldbu	fp,158(sp)
    bec4:	dcc02d15 	stw	r19,180(sp)
    bec8:	d9402a15 	stw	r5,168(sp)
    becc:	d9402e15 	stw	r5,184(sp)
    bed0:	d8002915 	stw	zero,164(sp)
    bed4:	d8003215 	stw	zero,200(sp)
    bed8:	003a5d06 	br	a850 <__alt_data_end+0xf000a850>
    bedc:	9080004c 	andi	r2,r18,1
    bee0:	0039883a 	mov	fp,zero
    bee4:	10000426 	beq	r2,zero,bef8 <___vfprintf_internal_r+0x1ddc>
    bee8:	00800c04 	movi	r2,48
    beec:	dc001dc4 	addi	r16,sp,119
    bef0:	d8801dc5 	stb	r2,119(sp)
    bef4:	003b8006 	br	acf8 <__alt_data_end+0xf000acf8>
    bef8:	d8002e15 	stw	zero,184(sp)
    befc:	dc001e04 	addi	r16,sp,120
    bf00:	003a4d06 	br	a838 <__alt_data_end+0xf000a838>
    bf04:	8c7fff84 	addi	r17,r17,-2
    bf08:	b5bfffc4 	addi	r22,r22,-1
    bf0c:	dd802615 	stw	r22,152(sp)
    bf10:	dc4022c5 	stb	r17,139(sp)
    bf14:	b000bf16 	blt	r22,zero,c214 <___vfprintf_internal_r+0x20f8>
    bf18:	00800ac4 	movi	r2,43
    bf1c:	d8802305 	stb	r2,140(sp)
    bf20:	00800244 	movi	r2,9
    bf24:	15807016 	blt	r2,r22,c0e8 <___vfprintf_internal_r+0x1fcc>
    bf28:	00800c04 	movi	r2,48
    bf2c:	b5800c04 	addi	r22,r22,48
    bf30:	d8802345 	stb	r2,141(sp)
    bf34:	dd802385 	stb	r22,142(sp)
    bf38:	d88023c4 	addi	r2,sp,143
    bf3c:	df0022c4 	addi	fp,sp,139
    bf40:	d8c03317 	ldw	r3,204(sp)
    bf44:	1739c83a 	sub	fp,r2,fp
    bf48:	d9003317 	ldw	r4,204(sp)
    bf4c:	e0c7883a 	add	r3,fp,r3
    bf50:	df003a15 	stw	fp,232(sp)
    bf54:	d8c02e15 	stw	r3,184(sp)
    bf58:	00800044 	movi	r2,1
    bf5c:	1100b30e 	bge	r2,r4,c22c <___vfprintf_internal_r+0x2110>
    bf60:	d8c02e17 	ldw	r3,184(sp)
    bf64:	18c00044 	addi	r3,r3,1
    bf68:	d8c02e15 	stw	r3,184(sp)
    bf6c:	1805883a 	mov	r2,r3
    bf70:	1800ac16 	blt	r3,zero,c224 <___vfprintf_internal_r+0x2108>
    bf74:	d8003215 	stw	zero,200(sp)
    bf78:	003e5d06 	br	b8f0 <__alt_data_end+0xf000b8f0>
    bf7c:	d9002c17 	ldw	r4,176(sp)
    bf80:	d9801e04 	addi	r6,sp,120
    bf84:	b80b883a 	mov	r5,r23
    bf88:	00114340 	call	11434 <__sprint_r>
    bf8c:	1039651e 	bne	r2,zero,a524 <__alt_data_end+0xf000a524>
    bf90:	dc402617 	ldw	r17,152(sp)
    bf94:	d8c02017 	ldw	r3,128(sp)
    bf98:	d8801f17 	ldw	r2,124(sp)
    bf9c:	da000404 	addi	r8,sp,16
    bfa0:	003ed606 	br	bafc <__alt_data_end+0xf000bafc>
    bfa4:	582b883a 	mov	r21,r11
    bfa8:	d8002915 	stw	zero,164(sp)
    bfac:	0038bd06 	br	a2a4 <__alt_data_end+0xf000a2a4>
    bfb0:	d8802917 	ldw	r2,164(sp)
    bfb4:	103e071e 	bne	r2,zero,b7d4 <__alt_data_end+0xf000b7d4>
    bfb8:	dc002915 	stw	r16,164(sp)
    bfbc:	003e0506 	br	b7d4 <__alt_data_end+0xf000b7d4>
    bfc0:	d9002917 	ldw	r4,164(sp)
    bfc4:	20c00044 	addi	r3,r4,1
    bfc8:	003e0f06 	br	b808 <__alt_data_end+0xf000b808>
    bfcc:	01400184 	movi	r5,6
    bfd0:	d9402915 	stw	r5,164(sp)
    bfd4:	003dff06 	br	b7d4 <__alt_data_end+0xf000b7d4>
    bfd8:	d8802104 	addi	r2,sp,132
    bfdc:	d8800315 	stw	r2,12(sp)
    bfe0:	d8802504 	addi	r2,sp,148
    bfe4:	d8800215 	stw	r2,8(sp)
    bfe8:	d8802604 	addi	r2,sp,152
    bfec:	d8800115 	stw	r2,4(sp)
    bff0:	d8802917 	ldw	r2,164(sp)
    bff4:	d9403617 	ldw	r5,216(sp)
    bff8:	d9002c17 	ldw	r4,176(sp)
    bffc:	d8800015 	stw	r2,0(sp)
    c000:	01c000c4 	movi	r7,3
    c004:	980d883a 	mov	r6,r19
    c008:	da003d15 	stw	r8,244(sp)
    c00c:	000c7400 	call	c740 <_dtoa_r>
    c010:	d8c02917 	ldw	r3,164(sp)
    c014:	da003d17 	ldw	r8,244(sp)
    c018:	1021883a 	mov	r16,r2
    c01c:	10f9883a 	add	fp,r2,r3
    c020:	81000007 	ldb	r4,0(r16)
    c024:	00800c04 	movi	r2,48
    c028:	20805e26 	beq	r4,r2,c1a4 <___vfprintf_internal_r+0x2088>
    c02c:	d8c02617 	ldw	r3,152(sp)
    c030:	e0f9883a 	add	fp,fp,r3
    c034:	003e0a06 	br	b860 <__alt_data_end+0xf000b860>
    c038:	00c00b44 	movi	r3,45
    c03c:	24e0003c 	xorhi	r19,r4,32768
    c040:	d8c02a05 	stb	r3,168(sp)
    c044:	003de906 	br	b7ec <__alt_data_end+0xf000b7ec>
    c048:	d8c03217 	ldw	r3,200(sp)
    c04c:	00c07a0e 	bge	zero,r3,c238 <___vfprintf_internal_r+0x211c>
    c050:	00800044 	movi	r2,1
    c054:	d9003317 	ldw	r4,204(sp)
    c058:	1105883a 	add	r2,r2,r4
    c05c:	d8802e15 	stw	r2,184(sp)
    c060:	10004e16 	blt	r2,zero,c19c <___vfprintf_internal_r+0x2080>
    c064:	044019c4 	movi	r17,103
    c068:	003e2106 	br	b8f0 <__alt_data_end+0xf000b8f0>
    c06c:	d9002917 	ldw	r4,164(sp)
    c070:	d8802104 	addi	r2,sp,132
    c074:	d8800315 	stw	r2,12(sp)
    c078:	d9000015 	stw	r4,0(sp)
    c07c:	d8802504 	addi	r2,sp,148
    c080:	d9403617 	ldw	r5,216(sp)
    c084:	d9002c17 	ldw	r4,176(sp)
    c088:	d8800215 	stw	r2,8(sp)
    c08c:	d8802604 	addi	r2,sp,152
    c090:	d8800115 	stw	r2,4(sp)
    c094:	01c000c4 	movi	r7,3
    c098:	980d883a 	mov	r6,r19
    c09c:	da003d15 	stw	r8,244(sp)
    c0a0:	000c7400 	call	c740 <_dtoa_r>
    c0a4:	d8c02917 	ldw	r3,164(sp)
    c0a8:	da003d17 	ldw	r8,244(sp)
    c0ac:	1021883a 	mov	r16,r2
    c0b0:	00801184 	movi	r2,70
    c0b4:	80f9883a 	add	fp,r16,r3
    c0b8:	88bfd926 	beq	r17,r2,c020 <__alt_data_end+0xf000c020>
    c0bc:	003de806 	br	b860 <__alt_data_end+0xf000b860>
    c0c0:	d9002917 	ldw	r4,164(sp)
    c0c4:	00c04d0e 	bge	zero,r3,c1fc <___vfprintf_internal_r+0x20e0>
    c0c8:	2000441e 	bne	r4,zero,c1dc <___vfprintf_internal_r+0x20c0>
    c0cc:	9480004c 	andi	r18,r18,1
    c0d0:	9000421e 	bne	r18,zero,c1dc <___vfprintf_internal_r+0x20c0>
    c0d4:	1805883a 	mov	r2,r3
    c0d8:	18007016 	blt	r3,zero,c29c <___vfprintf_internal_r+0x2180>
    c0dc:	d8c03217 	ldw	r3,200(sp)
    c0e0:	d8c02e15 	stw	r3,184(sp)
    c0e4:	003e0206 	br	b8f0 <__alt_data_end+0xf000b8f0>
    c0e8:	df0022c4 	addi	fp,sp,139
    c0ec:	dc002915 	stw	r16,164(sp)
    c0f0:	4027883a 	mov	r19,r8
    c0f4:	e021883a 	mov	r16,fp
    c0f8:	b009883a 	mov	r4,r22
    c0fc:	01400284 	movi	r5,10
    c100:	0009b180 	call	9b18 <__modsi3>
    c104:	10800c04 	addi	r2,r2,48
    c108:	843fffc4 	addi	r16,r16,-1
    c10c:	b009883a 	mov	r4,r22
    c110:	01400284 	movi	r5,10
    c114:	80800005 	stb	r2,0(r16)
    c118:	0009a940 	call	9a94 <__divsi3>
    c11c:	102d883a 	mov	r22,r2
    c120:	00800244 	movi	r2,9
    c124:	15bff416 	blt	r2,r22,c0f8 <__alt_data_end+0xf000c0f8>
    c128:	9811883a 	mov	r8,r19
    c12c:	b0800c04 	addi	r2,r22,48
    c130:	8027883a 	mov	r19,r16
    c134:	997fffc4 	addi	r5,r19,-1
    c138:	98bfffc5 	stb	r2,-1(r19)
    c13c:	dc002917 	ldw	r16,164(sp)
    c140:	2f006a2e 	bgeu	r5,fp,c2ec <___vfprintf_internal_r+0x21d0>
    c144:	d9c02384 	addi	r7,sp,142
    c148:	3ccfc83a 	sub	r7,r7,r19
    c14c:	d9002344 	addi	r4,sp,141
    c150:	e1cf883a 	add	r7,fp,r7
    c154:	00000106 	br	c15c <___vfprintf_internal_r+0x2040>
    c158:	28800003 	ldbu	r2,0(r5)
    c15c:	20800005 	stb	r2,0(r4)
    c160:	21000044 	addi	r4,r4,1
    c164:	29400044 	addi	r5,r5,1
    c168:	393ffb1e 	bne	r7,r4,c158 <__alt_data_end+0xf000c158>
    c16c:	d8802304 	addi	r2,sp,140
    c170:	14c5c83a 	sub	r2,r2,r19
    c174:	d8c02344 	addi	r3,sp,141
    c178:	1885883a 	add	r2,r3,r2
    c17c:	003f7006 	br	bf40 <__alt_data_end+0xf000bf40>
    c180:	0005883a 	mov	r2,zero
    c184:	003f0f06 	br	bdc4 <__alt_data_end+0xf000bdc4>
    c188:	d8c03217 	ldw	r3,200(sp)
    c18c:	18c00044 	addi	r3,r3,1
    c190:	d8c02e15 	stw	r3,184(sp)
    c194:	1805883a 	mov	r2,r3
    c198:	183fb20e 	bge	r3,zero,c064 <__alt_data_end+0xf000c064>
    c19c:	0005883a 	mov	r2,zero
    c1a0:	003fb006 	br	c064 <__alt_data_end+0xf000c064>
    c1a4:	d9003617 	ldw	r4,216(sp)
    c1a8:	000d883a 	mov	r6,zero
    c1ac:	000f883a 	mov	r7,zero
    c1b0:	980b883a 	mov	r5,r19
    c1b4:	d8c03c15 	stw	r3,240(sp)
    c1b8:	da003d15 	stw	r8,244(sp)
    c1bc:	00086680 	call	8668 <__eqdf2>
    c1c0:	d8c03c17 	ldw	r3,240(sp)
    c1c4:	da003d17 	ldw	r8,244(sp)
    c1c8:	103f9826 	beq	r2,zero,c02c <__alt_data_end+0xf000c02c>
    c1cc:	00800044 	movi	r2,1
    c1d0:	10c7c83a 	sub	r3,r2,r3
    c1d4:	d8c02615 	stw	r3,152(sp)
    c1d8:	003f9506 	br	c030 <__alt_data_end+0xf000c030>
    c1dc:	d9002917 	ldw	r4,164(sp)
    c1e0:	d8c03217 	ldw	r3,200(sp)
    c1e4:	20800044 	addi	r2,r4,1
    c1e8:	1885883a 	add	r2,r3,r2
    c1ec:	d8802e15 	stw	r2,184(sp)
    c1f0:	103dbf0e 	bge	r2,zero,b8f0 <__alt_data_end+0xf000b8f0>
    c1f4:	0005883a 	mov	r2,zero
    c1f8:	003dbd06 	br	b8f0 <__alt_data_end+0xf000b8f0>
    c1fc:	2000211e 	bne	r4,zero,c284 <___vfprintf_internal_r+0x2168>
    c200:	9480004c 	andi	r18,r18,1
    c204:	90001f1e 	bne	r18,zero,c284 <___vfprintf_internal_r+0x2168>
    c208:	00800044 	movi	r2,1
    c20c:	d8802e15 	stw	r2,184(sp)
    c210:	003db706 	br	b8f0 <__alt_data_end+0xf000b8f0>
    c214:	00800b44 	movi	r2,45
    c218:	05adc83a 	sub	r22,zero,r22
    c21c:	d8802305 	stb	r2,140(sp)
    c220:	003f3f06 	br	bf20 <__alt_data_end+0xf000bf20>
    c224:	0005883a 	mov	r2,zero
    c228:	003f5206 	br	bf74 <__alt_data_end+0xf000bf74>
    c22c:	90a4703a 	and	r18,r18,r2
    c230:	903f4e26 	beq	r18,zero,bf6c <__alt_data_end+0xf000bf6c>
    c234:	003f4a06 	br	bf60 <__alt_data_end+0xf000bf60>
    c238:	00800084 	movi	r2,2
    c23c:	10c5c83a 	sub	r2,r2,r3
    c240:	003f8406 	br	c054 <__alt_data_end+0xf000c054>
    c244:	d8802d17 	ldw	r2,180(sp)
    c248:	d9002d17 	ldw	r4,180(sp)
    c24c:	ac400043 	ldbu	r17,1(r21)
    c250:	10800017 	ldw	r2,0(r2)
    c254:	582b883a 	mov	r21,r11
    c258:	d8802915 	stw	r2,164(sp)
    c25c:	20800104 	addi	r2,r4,4
    c260:	d9002917 	ldw	r4,164(sp)
    c264:	d8802d15 	stw	r2,180(sp)
    c268:	203e7a0e 	bge	r4,zero,bc54 <__alt_data_end+0xf000bc54>
    c26c:	8c403fcc 	andi	r17,r17,255
    c270:	00bfffc4 	movi	r2,-1
    c274:	8c40201c 	xori	r17,r17,128
    c278:	d8802915 	stw	r2,164(sp)
    c27c:	8c7fe004 	addi	r17,r17,-128
    c280:	00380706 	br	a2a0 <__alt_data_end+0xf000a2a0>
    c284:	d8c02917 	ldw	r3,164(sp)
    c288:	18c00084 	addi	r3,r3,2
    c28c:	d8c02e15 	stw	r3,184(sp)
    c290:	1805883a 	mov	r2,r3
    c294:	183d960e 	bge	r3,zero,b8f0 <__alt_data_end+0xf000b8f0>
    c298:	003fd606 	br	c1f4 <__alt_data_end+0xf000c1f4>
    c29c:	0005883a 	mov	r2,zero
    c2a0:	003f8e06 	br	c0dc <__alt_data_end+0xf000c0dc>
    c2a4:	9080004c 	andi	r2,r18,1
    c2a8:	103f811e 	bne	r2,zero,c0b0 <__alt_data_end+0xf000c0b0>
    c2ac:	d8802117 	ldw	r2,132(sp)
    c2b0:	1405c83a 	sub	r2,r2,r16
    c2b4:	d8803315 	stw	r2,204(sp)
    c2b8:	b47ef326 	beq	r22,r17,be88 <__alt_data_end+0xf000be88>
    c2bc:	dd802617 	ldw	r22,152(sp)
    c2c0:	003f1106 	br	bf08 <__alt_data_end+0xf000bf08>
    c2c4:	d9c02785 	stb	r7,158(sp)
    c2c8:	00390406 	br	a6dc <__alt_data_end+0xf000a6dc>
    c2cc:	d9c02785 	stb	r7,158(sp)
    c2d0:	0038d306 	br	a620 <__alt_data_end+0xf000a620>
    c2d4:	d9c02785 	stb	r7,158(sp)
    c2d8:	003a6106 	br	ac60 <__alt_data_end+0xf000ac60>
    c2dc:	d9c02785 	stb	r7,158(sp)
    c2e0:	003af806 	br	aec4 <__alt_data_end+0xf000aec4>
    c2e4:	0005883a 	mov	r2,zero
    c2e8:	003d7e06 	br	b8e4 <__alt_data_end+0xf000b8e4>
    c2ec:	d8802344 	addi	r2,sp,141
    c2f0:	003f1306 	br	bf40 <__alt_data_end+0xf000bf40>
    c2f4:	d9c02785 	stb	r7,158(sp)
    c2f8:	00392306 	br	a788 <__alt_data_end+0xf000a788>
    c2fc:	d9c02785 	stb	r7,158(sp)
    c300:	003aa906 	br	ada8 <__alt_data_end+0xf000ada8>
    c304:	d9c02785 	stb	r7,158(sp)
    c308:	003a3d06 	br	ac00 <__alt_data_end+0xf000ac00>
    c30c:	d9c02785 	stb	r7,158(sp)
    c310:	003aca06 	br	ae3c <__alt_data_end+0xf000ae3c>

0000c314 <__vfprintf_internal>:
    c314:	00820034 	movhi	r2,2048
    c318:	1089a104 	addi	r2,r2,9860
    c31c:	300f883a 	mov	r7,r6
    c320:	280d883a 	mov	r6,r5
    c324:	200b883a 	mov	r5,r4
    c328:	11000017 	ldw	r4,0(r2)
    c32c:	000a11c1 	jmpi	a11c <___vfprintf_internal_r>

0000c330 <__sbprintf>:
    c330:	2880030b 	ldhu	r2,12(r5)
    c334:	2ac01917 	ldw	r11,100(r5)
    c338:	2a80038b 	ldhu	r10,14(r5)
    c33c:	2a400717 	ldw	r9,28(r5)
    c340:	2a000917 	ldw	r8,36(r5)
    c344:	defee204 	addi	sp,sp,-1144
    c348:	00c10004 	movi	r3,1024
    c34c:	dc011a15 	stw	r16,1128(sp)
    c350:	10bfff4c 	andi	r2,r2,65533
    c354:	2821883a 	mov	r16,r5
    c358:	d8cb883a 	add	r5,sp,r3
    c35c:	dc811c15 	stw	r18,1136(sp)
    c360:	dc411b15 	stw	r17,1132(sp)
    c364:	dfc11d15 	stw	ra,1140(sp)
    c368:	2025883a 	mov	r18,r4
    c36c:	d881030d 	sth	r2,1036(sp)
    c370:	dac11915 	stw	r11,1124(sp)
    c374:	da81038d 	sth	r10,1038(sp)
    c378:	da410715 	stw	r9,1052(sp)
    c37c:	da010915 	stw	r8,1060(sp)
    c380:	dec10015 	stw	sp,1024(sp)
    c384:	dec10415 	stw	sp,1040(sp)
    c388:	d8c10215 	stw	r3,1032(sp)
    c38c:	d8c10515 	stw	r3,1044(sp)
    c390:	d8010615 	stw	zero,1048(sp)
    c394:	000a11c0 	call	a11c <___vfprintf_internal_r>
    c398:	1023883a 	mov	r17,r2
    c39c:	10000416 	blt	r2,zero,c3b0 <__sbprintf+0x80>
    c3a0:	d9410004 	addi	r5,sp,1024
    c3a4:	9009883a 	mov	r4,r18
    c3a8:	000dfe40 	call	dfe4 <_fflush_r>
    c3ac:	10000d1e 	bne	r2,zero,c3e4 <__sbprintf+0xb4>
    c3b0:	d881030b 	ldhu	r2,1036(sp)
    c3b4:	1080100c 	andi	r2,r2,64
    c3b8:	10000326 	beq	r2,zero,c3c8 <__sbprintf+0x98>
    c3bc:	8080030b 	ldhu	r2,12(r16)
    c3c0:	10801014 	ori	r2,r2,64
    c3c4:	8080030d 	sth	r2,12(r16)
    c3c8:	8805883a 	mov	r2,r17
    c3cc:	dfc11d17 	ldw	ra,1140(sp)
    c3d0:	dc811c17 	ldw	r18,1136(sp)
    c3d4:	dc411b17 	ldw	r17,1132(sp)
    c3d8:	dc011a17 	ldw	r16,1128(sp)
    c3dc:	dec11e04 	addi	sp,sp,1144
    c3e0:	f800283a 	ret
    c3e4:	047fffc4 	movi	r17,-1
    c3e8:	003ff106 	br	c3b0 <__alt_data_end+0xf000c3b0>

0000c3ec <__swsetup_r>:
    c3ec:	00820034 	movhi	r2,2048
    c3f0:	defffd04 	addi	sp,sp,-12
    c3f4:	1089a104 	addi	r2,r2,9860
    c3f8:	dc400115 	stw	r17,4(sp)
    c3fc:	2023883a 	mov	r17,r4
    c400:	11000017 	ldw	r4,0(r2)
    c404:	dc000015 	stw	r16,0(sp)
    c408:	dfc00215 	stw	ra,8(sp)
    c40c:	2821883a 	mov	r16,r5
    c410:	20000226 	beq	r4,zero,c41c <__swsetup_r+0x30>
    c414:	20800e17 	ldw	r2,56(r4)
    c418:	10003126 	beq	r2,zero,c4e0 <__swsetup_r+0xf4>
    c41c:	8080030b 	ldhu	r2,12(r16)
    c420:	10c0020c 	andi	r3,r2,8
    c424:	1009883a 	mov	r4,r2
    c428:	18000f26 	beq	r3,zero,c468 <__swsetup_r+0x7c>
    c42c:	80c00417 	ldw	r3,16(r16)
    c430:	18001526 	beq	r3,zero,c488 <__swsetup_r+0x9c>
    c434:	1100004c 	andi	r4,r2,1
    c438:	20001c1e 	bne	r4,zero,c4ac <__swsetup_r+0xc0>
    c43c:	1080008c 	andi	r2,r2,2
    c440:	1000291e 	bne	r2,zero,c4e8 <__swsetup_r+0xfc>
    c444:	80800517 	ldw	r2,20(r16)
    c448:	80800215 	stw	r2,8(r16)
    c44c:	18001c26 	beq	r3,zero,c4c0 <__swsetup_r+0xd4>
    c450:	0005883a 	mov	r2,zero
    c454:	dfc00217 	ldw	ra,8(sp)
    c458:	dc400117 	ldw	r17,4(sp)
    c45c:	dc000017 	ldw	r16,0(sp)
    c460:	dec00304 	addi	sp,sp,12
    c464:	f800283a 	ret
    c468:	2080040c 	andi	r2,r4,16
    c46c:	10002e26 	beq	r2,zero,c528 <__swsetup_r+0x13c>
    c470:	2080010c 	andi	r2,r4,4
    c474:	10001e1e 	bne	r2,zero,c4f0 <__swsetup_r+0x104>
    c478:	80c00417 	ldw	r3,16(r16)
    c47c:	20800214 	ori	r2,r4,8
    c480:	8080030d 	sth	r2,12(r16)
    c484:	183feb1e 	bne	r3,zero,c434 <__alt_data_end+0xf000c434>
    c488:	1100a00c 	andi	r4,r2,640
    c48c:	01408004 	movi	r5,512
    c490:	217fe826 	beq	r4,r5,c434 <__alt_data_end+0xf000c434>
    c494:	800b883a 	mov	r5,r16
    c498:	8809883a 	mov	r4,r17
    c49c:	000ef640 	call	ef64 <__smakebuf_r>
    c4a0:	8080030b 	ldhu	r2,12(r16)
    c4a4:	80c00417 	ldw	r3,16(r16)
    c4a8:	003fe206 	br	c434 <__alt_data_end+0xf000c434>
    c4ac:	80800517 	ldw	r2,20(r16)
    c4b0:	80000215 	stw	zero,8(r16)
    c4b4:	0085c83a 	sub	r2,zero,r2
    c4b8:	80800615 	stw	r2,24(r16)
    c4bc:	183fe41e 	bne	r3,zero,c450 <__alt_data_end+0xf000c450>
    c4c0:	80c0030b 	ldhu	r3,12(r16)
    c4c4:	0005883a 	mov	r2,zero
    c4c8:	1900200c 	andi	r4,r3,128
    c4cc:	203fe126 	beq	r4,zero,c454 <__alt_data_end+0xf000c454>
    c4d0:	18c01014 	ori	r3,r3,64
    c4d4:	80c0030d 	sth	r3,12(r16)
    c4d8:	00bfffc4 	movi	r2,-1
    c4dc:	003fdd06 	br	c454 <__alt_data_end+0xf000c454>
    c4e0:	000e3c00 	call	e3c0 <__sinit>
    c4e4:	003fcd06 	br	c41c <__alt_data_end+0xf000c41c>
    c4e8:	0005883a 	mov	r2,zero
    c4ec:	003fd606 	br	c448 <__alt_data_end+0xf000c448>
    c4f0:	81400c17 	ldw	r5,48(r16)
    c4f4:	28000626 	beq	r5,zero,c510 <__swsetup_r+0x124>
    c4f8:	80801004 	addi	r2,r16,64
    c4fc:	28800326 	beq	r5,r2,c50c <__swsetup_r+0x120>
    c500:	8809883a 	mov	r4,r17
    c504:	000e5340 	call	e534 <_free_r>
    c508:	8100030b 	ldhu	r4,12(r16)
    c50c:	80000c15 	stw	zero,48(r16)
    c510:	80c00417 	ldw	r3,16(r16)
    c514:	00bff6c4 	movi	r2,-37
    c518:	1108703a 	and	r4,r2,r4
    c51c:	80000115 	stw	zero,4(r16)
    c520:	80c00015 	stw	r3,0(r16)
    c524:	003fd506 	br	c47c <__alt_data_end+0xf000c47c>
    c528:	00800244 	movi	r2,9
    c52c:	88800015 	stw	r2,0(r17)
    c530:	20801014 	ori	r2,r4,64
    c534:	8080030d 	sth	r2,12(r16)
    c538:	00bfffc4 	movi	r2,-1
    c53c:	003fc506 	br	c454 <__alt_data_end+0xf000c454>

0000c540 <quorem>:
    c540:	defff704 	addi	sp,sp,-36
    c544:	dc800215 	stw	r18,8(sp)
    c548:	20800417 	ldw	r2,16(r4)
    c54c:	2c800417 	ldw	r18,16(r5)
    c550:	dfc00815 	stw	ra,32(sp)
    c554:	ddc00715 	stw	r23,28(sp)
    c558:	dd800615 	stw	r22,24(sp)
    c55c:	dd400515 	stw	r21,20(sp)
    c560:	dd000415 	stw	r20,16(sp)
    c564:	dcc00315 	stw	r19,12(sp)
    c568:	dc400115 	stw	r17,4(sp)
    c56c:	dc000015 	stw	r16,0(sp)
    c570:	14807116 	blt	r2,r18,c738 <quorem+0x1f8>
    c574:	94bfffc4 	addi	r18,r18,-1
    c578:	94ad883a 	add	r22,r18,r18
    c57c:	b5ad883a 	add	r22,r22,r22
    c580:	2c400504 	addi	r17,r5,20
    c584:	8da9883a 	add	r20,r17,r22
    c588:	25400504 	addi	r21,r4,20
    c58c:	282f883a 	mov	r23,r5
    c590:	adad883a 	add	r22,r21,r22
    c594:	a1400017 	ldw	r5,0(r20)
    c598:	2021883a 	mov	r16,r4
    c59c:	b1000017 	ldw	r4,0(r22)
    c5a0:	29400044 	addi	r5,r5,1
    c5a4:	0009b8c0 	call	9b8c <__udivsi3>
    c5a8:	1027883a 	mov	r19,r2
    c5ac:	10002c26 	beq	r2,zero,c660 <quorem+0x120>
    c5b0:	a813883a 	mov	r9,r21
    c5b4:	880b883a 	mov	r5,r17
    c5b8:	0009883a 	mov	r4,zero
    c5bc:	000d883a 	mov	r6,zero
    c5c0:	2a000017 	ldw	r8,0(r5)
    c5c4:	49c00017 	ldw	r7,0(r9)
    c5c8:	29400104 	addi	r5,r5,4
    c5cc:	40bfffcc 	andi	r2,r8,65535
    c5d0:	14c5383a 	mul	r2,r2,r19
    c5d4:	4010d43a 	srli	r8,r8,16
    c5d8:	38ffffcc 	andi	r3,r7,65535
    c5dc:	1105883a 	add	r2,r2,r4
    c5e0:	1008d43a 	srli	r4,r2,16
    c5e4:	44d1383a 	mul	r8,r8,r19
    c5e8:	198d883a 	add	r6,r3,r6
    c5ec:	10ffffcc 	andi	r3,r2,65535
    c5f0:	30c7c83a 	sub	r3,r6,r3
    c5f4:	380ed43a 	srli	r7,r7,16
    c5f8:	4105883a 	add	r2,r8,r4
    c5fc:	180dd43a 	srai	r6,r3,16
    c600:	113fffcc 	andi	r4,r2,65535
    c604:	390fc83a 	sub	r7,r7,r4
    c608:	398d883a 	add	r6,r7,r6
    c60c:	300e943a 	slli	r7,r6,16
    c610:	18ffffcc 	andi	r3,r3,65535
    c614:	1008d43a 	srli	r4,r2,16
    c618:	38ceb03a 	or	r7,r7,r3
    c61c:	49c00015 	stw	r7,0(r9)
    c620:	300dd43a 	srai	r6,r6,16
    c624:	4a400104 	addi	r9,r9,4
    c628:	a17fe52e 	bgeu	r20,r5,c5c0 <__alt_data_end+0xf000c5c0>
    c62c:	b0800017 	ldw	r2,0(r22)
    c630:	10000b1e 	bne	r2,zero,c660 <quorem+0x120>
    c634:	b0bfff04 	addi	r2,r22,-4
    c638:	a880082e 	bgeu	r21,r2,c65c <quorem+0x11c>
    c63c:	b0ffff17 	ldw	r3,-4(r22)
    c640:	18000326 	beq	r3,zero,c650 <quorem+0x110>
    c644:	00000506 	br	c65c <quorem+0x11c>
    c648:	10c00017 	ldw	r3,0(r2)
    c64c:	1800031e 	bne	r3,zero,c65c <quorem+0x11c>
    c650:	10bfff04 	addi	r2,r2,-4
    c654:	94bfffc4 	addi	r18,r18,-1
    c658:	a8bffb36 	bltu	r21,r2,c648 <__alt_data_end+0xf000c648>
    c65c:	84800415 	stw	r18,16(r16)
    c660:	b80b883a 	mov	r5,r23
    c664:	8009883a 	mov	r4,r16
    c668:	00104340 	call	10434 <__mcmp>
    c66c:	10002616 	blt	r2,zero,c708 <quorem+0x1c8>
    c670:	9cc00044 	addi	r19,r19,1
    c674:	a805883a 	mov	r2,r21
    c678:	000b883a 	mov	r5,zero
    c67c:	11000017 	ldw	r4,0(r2)
    c680:	89800017 	ldw	r6,0(r17)
    c684:	10800104 	addi	r2,r2,4
    c688:	20ffffcc 	andi	r3,r4,65535
    c68c:	194b883a 	add	r5,r3,r5
    c690:	30ffffcc 	andi	r3,r6,65535
    c694:	28c7c83a 	sub	r3,r5,r3
    c698:	300cd43a 	srli	r6,r6,16
    c69c:	2008d43a 	srli	r4,r4,16
    c6a0:	180bd43a 	srai	r5,r3,16
    c6a4:	18ffffcc 	andi	r3,r3,65535
    c6a8:	2189c83a 	sub	r4,r4,r6
    c6ac:	2149883a 	add	r4,r4,r5
    c6b0:	200c943a 	slli	r6,r4,16
    c6b4:	8c400104 	addi	r17,r17,4
    c6b8:	200bd43a 	srai	r5,r4,16
    c6bc:	30c6b03a 	or	r3,r6,r3
    c6c0:	10ffff15 	stw	r3,-4(r2)
    c6c4:	a47fed2e 	bgeu	r20,r17,c67c <__alt_data_end+0xf000c67c>
    c6c8:	9485883a 	add	r2,r18,r18
    c6cc:	1085883a 	add	r2,r2,r2
    c6d0:	a887883a 	add	r3,r21,r2
    c6d4:	18800017 	ldw	r2,0(r3)
    c6d8:	10000b1e 	bne	r2,zero,c708 <quorem+0x1c8>
    c6dc:	18bfff04 	addi	r2,r3,-4
    c6e0:	a880082e 	bgeu	r21,r2,c704 <quorem+0x1c4>
    c6e4:	18ffff17 	ldw	r3,-4(r3)
    c6e8:	18000326 	beq	r3,zero,c6f8 <quorem+0x1b8>
    c6ec:	00000506 	br	c704 <quorem+0x1c4>
    c6f0:	10c00017 	ldw	r3,0(r2)
    c6f4:	1800031e 	bne	r3,zero,c704 <quorem+0x1c4>
    c6f8:	10bfff04 	addi	r2,r2,-4
    c6fc:	94bfffc4 	addi	r18,r18,-1
    c700:	a8bffb36 	bltu	r21,r2,c6f0 <__alt_data_end+0xf000c6f0>
    c704:	84800415 	stw	r18,16(r16)
    c708:	9805883a 	mov	r2,r19
    c70c:	dfc00817 	ldw	ra,32(sp)
    c710:	ddc00717 	ldw	r23,28(sp)
    c714:	dd800617 	ldw	r22,24(sp)
    c718:	dd400517 	ldw	r21,20(sp)
    c71c:	dd000417 	ldw	r20,16(sp)
    c720:	dcc00317 	ldw	r19,12(sp)
    c724:	dc800217 	ldw	r18,8(sp)
    c728:	dc400117 	ldw	r17,4(sp)
    c72c:	dc000017 	ldw	r16,0(sp)
    c730:	dec00904 	addi	sp,sp,36
    c734:	f800283a 	ret
    c738:	0005883a 	mov	r2,zero
    c73c:	003ff306 	br	c70c <__alt_data_end+0xf000c70c>

0000c740 <_dtoa_r>:
    c740:	20801017 	ldw	r2,64(r4)
    c744:	deffde04 	addi	sp,sp,-136
    c748:	df002015 	stw	fp,128(sp)
    c74c:	dcc01b15 	stw	r19,108(sp)
    c750:	dc801a15 	stw	r18,104(sp)
    c754:	dc401915 	stw	r17,100(sp)
    c758:	dc001815 	stw	r16,96(sp)
    c75c:	dfc02115 	stw	ra,132(sp)
    c760:	ddc01f15 	stw	r23,124(sp)
    c764:	dd801e15 	stw	r22,120(sp)
    c768:	dd401d15 	stw	r21,116(sp)
    c76c:	dd001c15 	stw	r20,112(sp)
    c770:	d9c00315 	stw	r7,12(sp)
    c774:	2039883a 	mov	fp,r4
    c778:	3023883a 	mov	r17,r6
    c77c:	2825883a 	mov	r18,r5
    c780:	dc002417 	ldw	r16,144(sp)
    c784:	3027883a 	mov	r19,r6
    c788:	10000826 	beq	r2,zero,c7ac <_dtoa_r+0x6c>
    c78c:	21801117 	ldw	r6,68(r4)
    c790:	00c00044 	movi	r3,1
    c794:	100b883a 	mov	r5,r2
    c798:	1986983a 	sll	r3,r3,r6
    c79c:	11800115 	stw	r6,4(r2)
    c7a0:	10c00215 	stw	r3,8(r2)
    c7a4:	000fc140 	call	fc14 <_Bfree>
    c7a8:	e0001015 	stw	zero,64(fp)
    c7ac:	88002e16 	blt	r17,zero,c868 <_dtoa_r+0x128>
    c7b0:	80000015 	stw	zero,0(r16)
    c7b4:	889ffc2c 	andhi	r2,r17,32752
    c7b8:	00dffc34 	movhi	r3,32752
    c7bc:	10c01c26 	beq	r2,r3,c830 <_dtoa_r+0xf0>
    c7c0:	000d883a 	mov	r6,zero
    c7c4:	000f883a 	mov	r7,zero
    c7c8:	9009883a 	mov	r4,r18
    c7cc:	980b883a 	mov	r5,r19
    c7d0:	00086680 	call	8668 <__eqdf2>
    c7d4:	10002b1e 	bne	r2,zero,c884 <_dtoa_r+0x144>
    c7d8:	d9c02317 	ldw	r7,140(sp)
    c7dc:	00800044 	movi	r2,1
    c7e0:	38800015 	stw	r2,0(r7)
    c7e4:	d8802517 	ldw	r2,148(sp)
    c7e8:	10019e26 	beq	r2,zero,ce64 <_dtoa_r+0x724>
    c7ec:	d8c02517 	ldw	r3,148(sp)
    c7f0:	00820034 	movhi	r2,2048
    c7f4:	1080cf44 	addi	r2,r2,829
    c7f8:	18800015 	stw	r2,0(r3)
    c7fc:	10bfffc4 	addi	r2,r2,-1
    c800:	dfc02117 	ldw	ra,132(sp)
    c804:	df002017 	ldw	fp,128(sp)
    c808:	ddc01f17 	ldw	r23,124(sp)
    c80c:	dd801e17 	ldw	r22,120(sp)
    c810:	dd401d17 	ldw	r21,116(sp)
    c814:	dd001c17 	ldw	r20,112(sp)
    c818:	dcc01b17 	ldw	r19,108(sp)
    c81c:	dc801a17 	ldw	r18,104(sp)
    c820:	dc401917 	ldw	r17,100(sp)
    c824:	dc001817 	ldw	r16,96(sp)
    c828:	dec02204 	addi	sp,sp,136
    c82c:	f800283a 	ret
    c830:	d8c02317 	ldw	r3,140(sp)
    c834:	0089c3c4 	movi	r2,9999
    c838:	18800015 	stw	r2,0(r3)
    c83c:	90017726 	beq	r18,zero,ce1c <_dtoa_r+0x6dc>
    c840:	00820034 	movhi	r2,2048
    c844:	1080db04 	addi	r2,r2,876
    c848:	d9002517 	ldw	r4,148(sp)
    c84c:	203fec26 	beq	r4,zero,c800 <__alt_data_end+0xf000c800>
    c850:	10c000c7 	ldb	r3,3(r2)
    c854:	1801781e 	bne	r3,zero,ce38 <_dtoa_r+0x6f8>
    c858:	10c000c4 	addi	r3,r2,3
    c85c:	d9802517 	ldw	r6,148(sp)
    c860:	30c00015 	stw	r3,0(r6)
    c864:	003fe606 	br	c800 <__alt_data_end+0xf000c800>
    c868:	04e00034 	movhi	r19,32768
    c86c:	9cffffc4 	addi	r19,r19,-1
    c870:	00800044 	movi	r2,1
    c874:	8ce6703a 	and	r19,r17,r19
    c878:	80800015 	stw	r2,0(r16)
    c87c:	9823883a 	mov	r17,r19
    c880:	003fcc06 	br	c7b4 <__alt_data_end+0xf000c7b4>
    c884:	d8800204 	addi	r2,sp,8
    c888:	d8800015 	stw	r2,0(sp)
    c88c:	d9c00104 	addi	r7,sp,4
    c890:	900b883a 	mov	r5,r18
    c894:	980d883a 	mov	r6,r19
    c898:	e009883a 	mov	r4,fp
    c89c:	8820d53a 	srli	r16,r17,20
    c8a0:	00108000 	call	10800 <__d2b>
    c8a4:	d8800915 	stw	r2,36(sp)
    c8a8:	8001651e 	bne	r16,zero,ce40 <_dtoa_r+0x700>
    c8ac:	dd800217 	ldw	r22,8(sp)
    c8b0:	dc000117 	ldw	r16,4(sp)
    c8b4:	00800804 	movi	r2,32
    c8b8:	b421883a 	add	r16,r22,r16
    c8bc:	80c10c84 	addi	r3,r16,1074
    c8c0:	10c2d10e 	bge	r2,r3,d408 <_dtoa_r+0xcc8>
    c8c4:	00801004 	movi	r2,64
    c8c8:	81010484 	addi	r4,r16,1042
    c8cc:	10c7c83a 	sub	r3,r2,r3
    c8d0:	9108d83a 	srl	r4,r18,r4
    c8d4:	88e2983a 	sll	r17,r17,r3
    c8d8:	2448b03a 	or	r4,r4,r17
    c8dc:	0013d640 	call	13d64 <__floatunsidf>
    c8e0:	017f8434 	movhi	r5,65040
    c8e4:	01800044 	movi	r6,1
    c8e8:	1009883a 	mov	r4,r2
    c8ec:	194b883a 	add	r5,r3,r5
    c8f0:	843fffc4 	addi	r16,r16,-1
    c8f4:	d9801115 	stw	r6,68(sp)
    c8f8:	000d883a 	mov	r6,zero
    c8fc:	01cffe34 	movhi	r7,16376
    c900:	0008fd80 	call	8fd8 <__subdf3>
    c904:	0198dbf4 	movhi	r6,25455
    c908:	01cff4f4 	movhi	r7,16339
    c90c:	3190d844 	addi	r6,r6,17249
    c910:	39e1e9c4 	addi	r7,r7,-30809
    c914:	1009883a 	mov	r4,r2
    c918:	180b883a 	mov	r5,r3
    c91c:	00088c00 	call	88c0 <__muldf3>
    c920:	01a2d874 	movhi	r6,35681
    c924:	01cff1f4 	movhi	r7,16327
    c928:	31b22cc4 	addi	r6,r6,-14157
    c92c:	39e28a04 	addi	r7,r7,-30168
    c930:	180b883a 	mov	r5,r3
    c934:	1009883a 	mov	r4,r2
    c938:	00074d40 	call	74d4 <__adddf3>
    c93c:	8009883a 	mov	r4,r16
    c940:	1029883a 	mov	r20,r2
    c944:	1823883a 	mov	r17,r3
    c948:	00099540 	call	9954 <__floatsidf>
    c94c:	019427f4 	movhi	r6,20639
    c950:	01cff4f4 	movhi	r7,16339
    c954:	319e7ec4 	addi	r6,r6,31227
    c958:	39d104c4 	addi	r7,r7,17427
    c95c:	1009883a 	mov	r4,r2
    c960:	180b883a 	mov	r5,r3
    c964:	00088c00 	call	88c0 <__muldf3>
    c968:	100d883a 	mov	r6,r2
    c96c:	180f883a 	mov	r7,r3
    c970:	a009883a 	mov	r4,r20
    c974:	880b883a 	mov	r5,r17
    c978:	00074d40 	call	74d4 <__adddf3>
    c97c:	1009883a 	mov	r4,r2
    c980:	180b883a 	mov	r5,r3
    c984:	1029883a 	mov	r20,r2
    c988:	1823883a 	mov	r17,r3
    c98c:	00098d40 	call	98d4 <__fixdfsi>
    c990:	000d883a 	mov	r6,zero
    c994:	000f883a 	mov	r7,zero
    c998:	a009883a 	mov	r4,r20
    c99c:	880b883a 	mov	r5,r17
    c9a0:	d8800515 	stw	r2,20(sp)
    c9a4:	00087cc0 	call	87cc <__ledf2>
    c9a8:	10028716 	blt	r2,zero,d3c8 <_dtoa_r+0xc88>
    c9ac:	d8c00517 	ldw	r3,20(sp)
    c9b0:	00800584 	movi	r2,22
    c9b4:	10c27536 	bltu	r2,r3,d38c <_dtoa_r+0xc4c>
    c9b8:	180490fa 	slli	r2,r3,3
    c9bc:	00c20034 	movhi	r3,2048
    c9c0:	18c0f604 	addi	r3,r3,984
    c9c4:	1885883a 	add	r2,r3,r2
    c9c8:	11000017 	ldw	r4,0(r2)
    c9cc:	11400117 	ldw	r5,4(r2)
    c9d0:	900d883a 	mov	r6,r18
    c9d4:	980f883a 	mov	r7,r19
    c9d8:	00086f00 	call	86f0 <__gedf2>
    c9dc:	00828d0e 	bge	zero,r2,d414 <_dtoa_r+0xcd4>
    c9e0:	d9000517 	ldw	r4,20(sp)
    c9e4:	d8000e15 	stw	zero,56(sp)
    c9e8:	213fffc4 	addi	r4,r4,-1
    c9ec:	d9000515 	stw	r4,20(sp)
    c9f0:	b42dc83a 	sub	r22,r22,r16
    c9f4:	b5bfffc4 	addi	r22,r22,-1
    c9f8:	b0026f16 	blt	r22,zero,d3b8 <_dtoa_r+0xc78>
    c9fc:	d8000815 	stw	zero,32(sp)
    ca00:	d9c00517 	ldw	r7,20(sp)
    ca04:	38026416 	blt	r7,zero,d398 <_dtoa_r+0xc58>
    ca08:	b1ed883a 	add	r22,r22,r7
    ca0c:	d9c00d15 	stw	r7,52(sp)
    ca10:	d8000a15 	stw	zero,40(sp)
    ca14:	d9800317 	ldw	r6,12(sp)
    ca18:	00800244 	movi	r2,9
    ca1c:	11811436 	bltu	r2,r6,ce70 <_dtoa_r+0x730>
    ca20:	00800144 	movi	r2,5
    ca24:	1184e10e 	bge	r2,r6,ddac <_dtoa_r+0x166c>
    ca28:	31bfff04 	addi	r6,r6,-4
    ca2c:	d9800315 	stw	r6,12(sp)
    ca30:	0023883a 	mov	r17,zero
    ca34:	d9800317 	ldw	r6,12(sp)
    ca38:	008000c4 	movi	r2,3
    ca3c:	30836726 	beq	r6,r2,d7dc <_dtoa_r+0x109c>
    ca40:	1183410e 	bge	r2,r6,d748 <_dtoa_r+0x1008>
    ca44:	d9c00317 	ldw	r7,12(sp)
    ca48:	00800104 	movi	r2,4
    ca4c:	38827c26 	beq	r7,r2,d440 <_dtoa_r+0xd00>
    ca50:	00800144 	movi	r2,5
    ca54:	3884c41e 	bne	r7,r2,dd68 <_dtoa_r+0x1628>
    ca58:	00800044 	movi	r2,1
    ca5c:	d8800b15 	stw	r2,44(sp)
    ca60:	d8c00517 	ldw	r3,20(sp)
    ca64:	d9002217 	ldw	r4,136(sp)
    ca68:	1907883a 	add	r3,r3,r4
    ca6c:	19800044 	addi	r6,r3,1
    ca70:	d8c00c15 	stw	r3,48(sp)
    ca74:	d9800615 	stw	r6,24(sp)
    ca78:	0183a40e 	bge	zero,r6,d90c <_dtoa_r+0x11cc>
    ca7c:	d9800617 	ldw	r6,24(sp)
    ca80:	3021883a 	mov	r16,r6
    ca84:	e0001115 	stw	zero,68(fp)
    ca88:	008005c4 	movi	r2,23
    ca8c:	1184c92e 	bgeu	r2,r6,ddb4 <_dtoa_r+0x1674>
    ca90:	00c00044 	movi	r3,1
    ca94:	00800104 	movi	r2,4
    ca98:	1085883a 	add	r2,r2,r2
    ca9c:	11000504 	addi	r4,r2,20
    caa0:	180b883a 	mov	r5,r3
    caa4:	18c00044 	addi	r3,r3,1
    caa8:	313ffb2e 	bgeu	r6,r4,ca98 <__alt_data_end+0xf000ca98>
    caac:	e1401115 	stw	r5,68(fp)
    cab0:	e009883a 	mov	r4,fp
    cab4:	000fb6c0 	call	fb6c <_Balloc>
    cab8:	d8800715 	stw	r2,28(sp)
    cabc:	e0801015 	stw	r2,64(fp)
    cac0:	00800384 	movi	r2,14
    cac4:	1400f736 	bltu	r2,r16,cea4 <_dtoa_r+0x764>
    cac8:	8800f626 	beq	r17,zero,cea4 <_dtoa_r+0x764>
    cacc:	d9c00517 	ldw	r7,20(sp)
    cad0:	01c39a0e 	bge	zero,r7,d93c <_dtoa_r+0x11fc>
    cad4:	388003cc 	andi	r2,r7,15
    cad8:	100490fa 	slli	r2,r2,3
    cadc:	382bd13a 	srai	r21,r7,4
    cae0:	00c20034 	movhi	r3,2048
    cae4:	18c0f604 	addi	r3,r3,984
    cae8:	1885883a 	add	r2,r3,r2
    caec:	a8c0040c 	andi	r3,r21,16
    caf0:	12400017 	ldw	r9,0(r2)
    caf4:	12000117 	ldw	r8,4(r2)
    caf8:	18037926 	beq	r3,zero,d8e0 <_dtoa_r+0x11a0>
    cafc:	00820034 	movhi	r2,2048
    cb00:	1080ec04 	addi	r2,r2,944
    cb04:	11800817 	ldw	r6,32(r2)
    cb08:	11c00917 	ldw	r7,36(r2)
    cb0c:	9009883a 	mov	r4,r18
    cb10:	980b883a 	mov	r5,r19
    cb14:	da001715 	stw	r8,92(sp)
    cb18:	da401615 	stw	r9,88(sp)
    cb1c:	0007d800 	call	7d80 <__divdf3>
    cb20:	da001717 	ldw	r8,92(sp)
    cb24:	da401617 	ldw	r9,88(sp)
    cb28:	ad4003cc 	andi	r21,r21,15
    cb2c:	040000c4 	movi	r16,3
    cb30:	1023883a 	mov	r17,r2
    cb34:	1829883a 	mov	r20,r3
    cb38:	a8001126 	beq	r21,zero,cb80 <_dtoa_r+0x440>
    cb3c:	05c20034 	movhi	r23,2048
    cb40:	bdc0ec04 	addi	r23,r23,944
    cb44:	4805883a 	mov	r2,r9
    cb48:	4007883a 	mov	r3,r8
    cb4c:	a980004c 	andi	r6,r21,1
    cb50:	1009883a 	mov	r4,r2
    cb54:	a82bd07a 	srai	r21,r21,1
    cb58:	180b883a 	mov	r5,r3
    cb5c:	30000426 	beq	r6,zero,cb70 <_dtoa_r+0x430>
    cb60:	b9800017 	ldw	r6,0(r23)
    cb64:	b9c00117 	ldw	r7,4(r23)
    cb68:	84000044 	addi	r16,r16,1
    cb6c:	00088c00 	call	88c0 <__muldf3>
    cb70:	bdc00204 	addi	r23,r23,8
    cb74:	a83ff51e 	bne	r21,zero,cb4c <__alt_data_end+0xf000cb4c>
    cb78:	1013883a 	mov	r9,r2
    cb7c:	1811883a 	mov	r8,r3
    cb80:	480d883a 	mov	r6,r9
    cb84:	400f883a 	mov	r7,r8
    cb88:	8809883a 	mov	r4,r17
    cb8c:	a00b883a 	mov	r5,r20
    cb90:	0007d800 	call	7d80 <__divdf3>
    cb94:	d8800f15 	stw	r2,60(sp)
    cb98:	d8c01015 	stw	r3,64(sp)
    cb9c:	d8c00e17 	ldw	r3,56(sp)
    cba0:	18000626 	beq	r3,zero,cbbc <_dtoa_r+0x47c>
    cba4:	d9000f17 	ldw	r4,60(sp)
    cba8:	d9401017 	ldw	r5,64(sp)
    cbac:	000d883a 	mov	r6,zero
    cbb0:	01cffc34 	movhi	r7,16368
    cbb4:	00087cc0 	call	87cc <__ledf2>
    cbb8:	10040b16 	blt	r2,zero,dbe8 <_dtoa_r+0x14a8>
    cbbc:	8009883a 	mov	r4,r16
    cbc0:	00099540 	call	9954 <__floatsidf>
    cbc4:	d9800f17 	ldw	r6,60(sp)
    cbc8:	d9c01017 	ldw	r7,64(sp)
    cbcc:	1009883a 	mov	r4,r2
    cbd0:	180b883a 	mov	r5,r3
    cbd4:	00088c00 	call	88c0 <__muldf3>
    cbd8:	000d883a 	mov	r6,zero
    cbdc:	01d00734 	movhi	r7,16412
    cbe0:	1009883a 	mov	r4,r2
    cbe4:	180b883a 	mov	r5,r3
    cbe8:	00074d40 	call	74d4 <__adddf3>
    cbec:	1021883a 	mov	r16,r2
    cbf0:	d8800617 	ldw	r2,24(sp)
    cbf4:	047f3034 	movhi	r17,64704
    cbf8:	1c63883a 	add	r17,r3,r17
    cbfc:	10031826 	beq	r2,zero,d860 <_dtoa_r+0x1120>
    cc00:	d8c00517 	ldw	r3,20(sp)
    cc04:	db000617 	ldw	r12,24(sp)
    cc08:	d8c01315 	stw	r3,76(sp)
    cc0c:	d9000b17 	ldw	r4,44(sp)
    cc10:	20038f26 	beq	r4,zero,da50 <_dtoa_r+0x1310>
    cc14:	60bfffc4 	addi	r2,r12,-1
    cc18:	100490fa 	slli	r2,r2,3
    cc1c:	00c20034 	movhi	r3,2048
    cc20:	18c0f604 	addi	r3,r3,984
    cc24:	1885883a 	add	r2,r3,r2
    cc28:	11800017 	ldw	r6,0(r2)
    cc2c:	11c00117 	ldw	r7,4(r2)
    cc30:	d8800717 	ldw	r2,28(sp)
    cc34:	0009883a 	mov	r4,zero
    cc38:	014ff834 	movhi	r5,16352
    cc3c:	db001615 	stw	r12,88(sp)
    cc40:	15c00044 	addi	r23,r2,1
    cc44:	0007d800 	call	7d80 <__divdf3>
    cc48:	800d883a 	mov	r6,r16
    cc4c:	880f883a 	mov	r7,r17
    cc50:	1009883a 	mov	r4,r2
    cc54:	180b883a 	mov	r5,r3
    cc58:	0008fd80 	call	8fd8 <__subdf3>
    cc5c:	d9401017 	ldw	r5,64(sp)
    cc60:	d9000f17 	ldw	r4,60(sp)
    cc64:	102b883a 	mov	r21,r2
    cc68:	d8c01215 	stw	r3,72(sp)
    cc6c:	00098d40 	call	98d4 <__fixdfsi>
    cc70:	1009883a 	mov	r4,r2
    cc74:	1029883a 	mov	r20,r2
    cc78:	00099540 	call	9954 <__floatsidf>
    cc7c:	d9000f17 	ldw	r4,60(sp)
    cc80:	d9401017 	ldw	r5,64(sp)
    cc84:	100d883a 	mov	r6,r2
    cc88:	180f883a 	mov	r7,r3
    cc8c:	0008fd80 	call	8fd8 <__subdf3>
    cc90:	1823883a 	mov	r17,r3
    cc94:	d8c00717 	ldw	r3,28(sp)
    cc98:	d9401217 	ldw	r5,72(sp)
    cc9c:	a2000c04 	addi	r8,r20,48
    cca0:	1021883a 	mov	r16,r2
    cca4:	1a000005 	stb	r8,0(r3)
    cca8:	800d883a 	mov	r6,r16
    ccac:	880f883a 	mov	r7,r17
    ccb0:	a809883a 	mov	r4,r21
    ccb4:	4029883a 	mov	r20,r8
    ccb8:	00086f00 	call	86f0 <__gedf2>
    ccbc:	00841d16 	blt	zero,r2,dd34 <_dtoa_r+0x15f4>
    ccc0:	800d883a 	mov	r6,r16
    ccc4:	880f883a 	mov	r7,r17
    ccc8:	0009883a 	mov	r4,zero
    cccc:	014ffc34 	movhi	r5,16368
    ccd0:	0008fd80 	call	8fd8 <__subdf3>
    ccd4:	d9401217 	ldw	r5,72(sp)
    ccd8:	100d883a 	mov	r6,r2
    ccdc:	180f883a 	mov	r7,r3
    cce0:	a809883a 	mov	r4,r21
    cce4:	00086f00 	call	86f0 <__gedf2>
    cce8:	db001617 	ldw	r12,88(sp)
    ccec:	00840e16 	blt	zero,r2,dd28 <_dtoa_r+0x15e8>
    ccf0:	00800044 	movi	r2,1
    ccf4:	13006b0e 	bge	r2,r12,cea4 <_dtoa_r+0x764>
    ccf8:	d9000717 	ldw	r4,28(sp)
    ccfc:	dd800f15 	stw	r22,60(sp)
    cd00:	dcc01015 	stw	r19,64(sp)
    cd04:	2319883a 	add	r12,r4,r12
    cd08:	dcc01217 	ldw	r19,72(sp)
    cd0c:	602d883a 	mov	r22,r12
    cd10:	dc801215 	stw	r18,72(sp)
    cd14:	b825883a 	mov	r18,r23
    cd18:	00000906 	br	cd40 <_dtoa_r+0x600>
    cd1c:	0008fd80 	call	8fd8 <__subdf3>
    cd20:	a80d883a 	mov	r6,r21
    cd24:	980f883a 	mov	r7,r19
    cd28:	1009883a 	mov	r4,r2
    cd2c:	180b883a 	mov	r5,r3
    cd30:	00087cc0 	call	87cc <__ledf2>
    cd34:	1003e816 	blt	r2,zero,dcd8 <_dtoa_r+0x1598>
    cd38:	b825883a 	mov	r18,r23
    cd3c:	bd83e926 	beq	r23,r22,dce4 <_dtoa_r+0x15a4>
    cd40:	a809883a 	mov	r4,r21
    cd44:	980b883a 	mov	r5,r19
    cd48:	000d883a 	mov	r6,zero
    cd4c:	01d00934 	movhi	r7,16420
    cd50:	00088c00 	call	88c0 <__muldf3>
    cd54:	000d883a 	mov	r6,zero
    cd58:	01d00934 	movhi	r7,16420
    cd5c:	8009883a 	mov	r4,r16
    cd60:	880b883a 	mov	r5,r17
    cd64:	102b883a 	mov	r21,r2
    cd68:	1827883a 	mov	r19,r3
    cd6c:	00088c00 	call	88c0 <__muldf3>
    cd70:	180b883a 	mov	r5,r3
    cd74:	1009883a 	mov	r4,r2
    cd78:	1821883a 	mov	r16,r3
    cd7c:	1023883a 	mov	r17,r2
    cd80:	00098d40 	call	98d4 <__fixdfsi>
    cd84:	1009883a 	mov	r4,r2
    cd88:	1029883a 	mov	r20,r2
    cd8c:	00099540 	call	9954 <__floatsidf>
    cd90:	8809883a 	mov	r4,r17
    cd94:	800b883a 	mov	r5,r16
    cd98:	100d883a 	mov	r6,r2
    cd9c:	180f883a 	mov	r7,r3
    cda0:	0008fd80 	call	8fd8 <__subdf3>
    cda4:	a5000c04 	addi	r20,r20,48
    cda8:	a80d883a 	mov	r6,r21
    cdac:	980f883a 	mov	r7,r19
    cdb0:	1009883a 	mov	r4,r2
    cdb4:	180b883a 	mov	r5,r3
    cdb8:	95000005 	stb	r20,0(r18)
    cdbc:	1021883a 	mov	r16,r2
    cdc0:	1823883a 	mov	r17,r3
    cdc4:	00087cc0 	call	87cc <__ledf2>
    cdc8:	bdc00044 	addi	r23,r23,1
    cdcc:	800d883a 	mov	r6,r16
    cdd0:	880f883a 	mov	r7,r17
    cdd4:	0009883a 	mov	r4,zero
    cdd8:	014ffc34 	movhi	r5,16368
    cddc:	103fcf0e 	bge	r2,zero,cd1c <__alt_data_end+0xf000cd1c>
    cde0:	d8c01317 	ldw	r3,76(sp)
    cde4:	d8c00515 	stw	r3,20(sp)
    cde8:	d9400917 	ldw	r5,36(sp)
    cdec:	e009883a 	mov	r4,fp
    cdf0:	000fc140 	call	fc14 <_Bfree>
    cdf4:	d9000517 	ldw	r4,20(sp)
    cdf8:	d9802317 	ldw	r6,140(sp)
    cdfc:	d9c02517 	ldw	r7,148(sp)
    ce00:	b8000005 	stb	zero,0(r23)
    ce04:	20800044 	addi	r2,r4,1
    ce08:	30800015 	stw	r2,0(r6)
    ce0c:	3802aa26 	beq	r7,zero,d8b8 <_dtoa_r+0x1178>
    ce10:	3dc00015 	stw	r23,0(r7)
    ce14:	d8800717 	ldw	r2,28(sp)
    ce18:	003e7906 	br	c800 <__alt_data_end+0xf000c800>
    ce1c:	00800434 	movhi	r2,16
    ce20:	10bfffc4 	addi	r2,r2,-1
    ce24:	88a2703a 	and	r17,r17,r2
    ce28:	883e851e 	bne	r17,zero,c840 <__alt_data_end+0xf000c840>
    ce2c:	00820034 	movhi	r2,2048
    ce30:	1080d804 	addi	r2,r2,864
    ce34:	003e8406 	br	c848 <__alt_data_end+0xf000c848>
    ce38:	10c00204 	addi	r3,r2,8
    ce3c:	003e8706 	br	c85c <__alt_data_end+0xf000c85c>
    ce40:	01400434 	movhi	r5,16
    ce44:	297fffc4 	addi	r5,r5,-1
    ce48:	994a703a 	and	r5,r19,r5
    ce4c:	9009883a 	mov	r4,r18
    ce50:	843f0044 	addi	r16,r16,-1023
    ce54:	294ffc34 	orhi	r5,r5,16368
    ce58:	dd800217 	ldw	r22,8(sp)
    ce5c:	d8001115 	stw	zero,68(sp)
    ce60:	003ea506 	br	c8f8 <__alt_data_end+0xf000c8f8>
    ce64:	00820034 	movhi	r2,2048
    ce68:	1080cf04 	addi	r2,r2,828
    ce6c:	003e6406 	br	c800 <__alt_data_end+0xf000c800>
    ce70:	e0001115 	stw	zero,68(fp)
    ce74:	000b883a 	mov	r5,zero
    ce78:	e009883a 	mov	r4,fp
    ce7c:	000fb6c0 	call	fb6c <_Balloc>
    ce80:	01bfffc4 	movi	r6,-1
    ce84:	01c00044 	movi	r7,1
    ce88:	d8800715 	stw	r2,28(sp)
    ce8c:	d9800c15 	stw	r6,48(sp)
    ce90:	e0801015 	stw	r2,64(fp)
    ce94:	d8000315 	stw	zero,12(sp)
    ce98:	d9c00b15 	stw	r7,44(sp)
    ce9c:	d9800615 	stw	r6,24(sp)
    cea0:	d8002215 	stw	zero,136(sp)
    cea4:	d8800117 	ldw	r2,4(sp)
    cea8:	10008916 	blt	r2,zero,d0d0 <_dtoa_r+0x990>
    ceac:	d9000517 	ldw	r4,20(sp)
    ceb0:	00c00384 	movi	r3,14
    ceb4:	19008616 	blt	r3,r4,d0d0 <_dtoa_r+0x990>
    ceb8:	200490fa 	slli	r2,r4,3
    cebc:	00c20034 	movhi	r3,2048
    cec0:	d9802217 	ldw	r6,136(sp)
    cec4:	18c0f604 	addi	r3,r3,984
    cec8:	1885883a 	add	r2,r3,r2
    cecc:	14000017 	ldw	r16,0(r2)
    ced0:	14400117 	ldw	r17,4(r2)
    ced4:	30016316 	blt	r6,zero,d464 <_dtoa_r+0xd24>
    ced8:	800d883a 	mov	r6,r16
    cedc:	880f883a 	mov	r7,r17
    cee0:	9009883a 	mov	r4,r18
    cee4:	980b883a 	mov	r5,r19
    cee8:	0007d800 	call	7d80 <__divdf3>
    ceec:	180b883a 	mov	r5,r3
    cef0:	1009883a 	mov	r4,r2
    cef4:	00098d40 	call	98d4 <__fixdfsi>
    cef8:	1009883a 	mov	r4,r2
    cefc:	102b883a 	mov	r21,r2
    cf00:	00099540 	call	9954 <__floatsidf>
    cf04:	800d883a 	mov	r6,r16
    cf08:	880f883a 	mov	r7,r17
    cf0c:	1009883a 	mov	r4,r2
    cf10:	180b883a 	mov	r5,r3
    cf14:	00088c00 	call	88c0 <__muldf3>
    cf18:	100d883a 	mov	r6,r2
    cf1c:	180f883a 	mov	r7,r3
    cf20:	9009883a 	mov	r4,r18
    cf24:	980b883a 	mov	r5,r19
    cf28:	0008fd80 	call	8fd8 <__subdf3>
    cf2c:	d9c00717 	ldw	r7,28(sp)
    cf30:	1009883a 	mov	r4,r2
    cf34:	a8800c04 	addi	r2,r21,48
    cf38:	38800005 	stb	r2,0(r7)
    cf3c:	3dc00044 	addi	r23,r7,1
    cf40:	d9c00617 	ldw	r7,24(sp)
    cf44:	01800044 	movi	r6,1
    cf48:	180b883a 	mov	r5,r3
    cf4c:	2005883a 	mov	r2,r4
    cf50:	39803826 	beq	r7,r6,d034 <_dtoa_r+0x8f4>
    cf54:	000d883a 	mov	r6,zero
    cf58:	01d00934 	movhi	r7,16420
    cf5c:	00088c00 	call	88c0 <__muldf3>
    cf60:	000d883a 	mov	r6,zero
    cf64:	000f883a 	mov	r7,zero
    cf68:	1009883a 	mov	r4,r2
    cf6c:	180b883a 	mov	r5,r3
    cf70:	1025883a 	mov	r18,r2
    cf74:	1827883a 	mov	r19,r3
    cf78:	00086680 	call	8668 <__eqdf2>
    cf7c:	103f9a26 	beq	r2,zero,cde8 <__alt_data_end+0xf000cde8>
    cf80:	d9c00617 	ldw	r7,24(sp)
    cf84:	d8c00717 	ldw	r3,28(sp)
    cf88:	b829883a 	mov	r20,r23
    cf8c:	38bfffc4 	addi	r2,r7,-1
    cf90:	18ad883a 	add	r22,r3,r2
    cf94:	00000a06 	br	cfc0 <_dtoa_r+0x880>
    cf98:	00088c00 	call	88c0 <__muldf3>
    cf9c:	000d883a 	mov	r6,zero
    cfa0:	000f883a 	mov	r7,zero
    cfa4:	1009883a 	mov	r4,r2
    cfa8:	180b883a 	mov	r5,r3
    cfac:	1025883a 	mov	r18,r2
    cfb0:	1827883a 	mov	r19,r3
    cfb4:	b829883a 	mov	r20,r23
    cfb8:	00086680 	call	8668 <__eqdf2>
    cfbc:	103f8a26 	beq	r2,zero,cde8 <__alt_data_end+0xf000cde8>
    cfc0:	800d883a 	mov	r6,r16
    cfc4:	880f883a 	mov	r7,r17
    cfc8:	9009883a 	mov	r4,r18
    cfcc:	980b883a 	mov	r5,r19
    cfd0:	0007d800 	call	7d80 <__divdf3>
    cfd4:	180b883a 	mov	r5,r3
    cfd8:	1009883a 	mov	r4,r2
    cfdc:	00098d40 	call	98d4 <__fixdfsi>
    cfe0:	1009883a 	mov	r4,r2
    cfe4:	102b883a 	mov	r21,r2
    cfe8:	00099540 	call	9954 <__floatsidf>
    cfec:	800d883a 	mov	r6,r16
    cff0:	880f883a 	mov	r7,r17
    cff4:	1009883a 	mov	r4,r2
    cff8:	180b883a 	mov	r5,r3
    cffc:	00088c00 	call	88c0 <__muldf3>
    d000:	100d883a 	mov	r6,r2
    d004:	180f883a 	mov	r7,r3
    d008:	9009883a 	mov	r4,r18
    d00c:	980b883a 	mov	r5,r19
    d010:	0008fd80 	call	8fd8 <__subdf3>
    d014:	aa000c04 	addi	r8,r21,48
    d018:	a2000005 	stb	r8,0(r20)
    d01c:	000d883a 	mov	r6,zero
    d020:	01d00934 	movhi	r7,16420
    d024:	1009883a 	mov	r4,r2
    d028:	180b883a 	mov	r5,r3
    d02c:	a5c00044 	addi	r23,r20,1
    d030:	b53fd91e 	bne	r22,r20,cf98 <__alt_data_end+0xf000cf98>
    d034:	100d883a 	mov	r6,r2
    d038:	180f883a 	mov	r7,r3
    d03c:	1009883a 	mov	r4,r2
    d040:	180b883a 	mov	r5,r3
    d044:	00074d40 	call	74d4 <__adddf3>
    d048:	100d883a 	mov	r6,r2
    d04c:	180f883a 	mov	r7,r3
    d050:	8009883a 	mov	r4,r16
    d054:	880b883a 	mov	r5,r17
    d058:	1027883a 	mov	r19,r2
    d05c:	1825883a 	mov	r18,r3
    d060:	00087cc0 	call	87cc <__ledf2>
    d064:	10000816 	blt	r2,zero,d088 <_dtoa_r+0x948>
    d068:	980d883a 	mov	r6,r19
    d06c:	900f883a 	mov	r7,r18
    d070:	8009883a 	mov	r4,r16
    d074:	880b883a 	mov	r5,r17
    d078:	00086680 	call	8668 <__eqdf2>
    d07c:	103f5a1e 	bne	r2,zero,cde8 <__alt_data_end+0xf000cde8>
    d080:	ad40004c 	andi	r21,r21,1
    d084:	a83f5826 	beq	r21,zero,cde8 <__alt_data_end+0xf000cde8>
    d088:	bd3fffc3 	ldbu	r20,-1(r23)
    d08c:	b8bfffc4 	addi	r2,r23,-1
    d090:	1007883a 	mov	r3,r2
    d094:	01400e44 	movi	r5,57
    d098:	d9800717 	ldw	r6,28(sp)
    d09c:	00000506 	br	d0b4 <_dtoa_r+0x974>
    d0a0:	18ffffc4 	addi	r3,r3,-1
    d0a4:	11824726 	beq	r2,r6,d9c4 <_dtoa_r+0x1284>
    d0a8:	1d000003 	ldbu	r20,0(r3)
    d0ac:	102f883a 	mov	r23,r2
    d0b0:	10bfffc4 	addi	r2,r2,-1
    d0b4:	a1003fcc 	andi	r4,r20,255
    d0b8:	2100201c 	xori	r4,r4,128
    d0bc:	213fe004 	addi	r4,r4,-128
    d0c0:	217ff726 	beq	r4,r5,d0a0 <__alt_data_end+0xf000d0a0>
    d0c4:	a2000044 	addi	r8,r20,1
    d0c8:	12000005 	stb	r8,0(r2)
    d0cc:	003f4606 	br	cde8 <__alt_data_end+0xf000cde8>
    d0d0:	d9000b17 	ldw	r4,44(sp)
    d0d4:	2000c826 	beq	r4,zero,d3f8 <_dtoa_r+0xcb8>
    d0d8:	d9800317 	ldw	r6,12(sp)
    d0dc:	00c00044 	movi	r3,1
    d0e0:	1980f90e 	bge	r3,r6,d4c8 <_dtoa_r+0xd88>
    d0e4:	d8800617 	ldw	r2,24(sp)
    d0e8:	d8c00a17 	ldw	r3,40(sp)
    d0ec:	157fffc4 	addi	r21,r2,-1
    d0f0:	1d41f316 	blt	r3,r21,d8c0 <_dtoa_r+0x1180>
    d0f4:	1d6bc83a 	sub	r21,r3,r21
    d0f8:	d9c00617 	ldw	r7,24(sp)
    d0fc:	3802aa16 	blt	r7,zero,dba8 <_dtoa_r+0x1468>
    d100:	dd000817 	ldw	r20,32(sp)
    d104:	d8800617 	ldw	r2,24(sp)
    d108:	d8c00817 	ldw	r3,32(sp)
    d10c:	01400044 	movi	r5,1
    d110:	e009883a 	mov	r4,fp
    d114:	1887883a 	add	r3,r3,r2
    d118:	d8c00815 	stw	r3,32(sp)
    d11c:	b0ad883a 	add	r22,r22,r2
    d120:	000ff780 	call	ff78 <__i2b>
    d124:	1023883a 	mov	r17,r2
    d128:	a0000826 	beq	r20,zero,d14c <_dtoa_r+0xa0c>
    d12c:	0580070e 	bge	zero,r22,d14c <_dtoa_r+0xa0c>
    d130:	a005883a 	mov	r2,r20
    d134:	b500b916 	blt	r22,r20,d41c <_dtoa_r+0xcdc>
    d138:	d9000817 	ldw	r4,32(sp)
    d13c:	a0a9c83a 	sub	r20,r20,r2
    d140:	b0adc83a 	sub	r22,r22,r2
    d144:	2089c83a 	sub	r4,r4,r2
    d148:	d9000815 	stw	r4,32(sp)
    d14c:	d9800a17 	ldw	r6,40(sp)
    d150:	0181810e 	bge	zero,r6,d758 <_dtoa_r+0x1018>
    d154:	d9c00b17 	ldw	r7,44(sp)
    d158:	3800b326 	beq	r7,zero,d428 <_dtoa_r+0xce8>
    d15c:	a800b226 	beq	r21,zero,d428 <_dtoa_r+0xce8>
    d160:	880b883a 	mov	r5,r17
    d164:	a80d883a 	mov	r6,r21
    d168:	e009883a 	mov	r4,fp
    d16c:	00101ac0 	call	101ac <__pow5mult>
    d170:	d9800917 	ldw	r6,36(sp)
    d174:	100b883a 	mov	r5,r2
    d178:	e009883a 	mov	r4,fp
    d17c:	1023883a 	mov	r17,r2
    d180:	000ffb40 	call	ffb4 <__multiply>
    d184:	1021883a 	mov	r16,r2
    d188:	d8800a17 	ldw	r2,40(sp)
    d18c:	d9400917 	ldw	r5,36(sp)
    d190:	e009883a 	mov	r4,fp
    d194:	1545c83a 	sub	r2,r2,r21
    d198:	d8800a15 	stw	r2,40(sp)
    d19c:	000fc140 	call	fc14 <_Bfree>
    d1a0:	d8c00a17 	ldw	r3,40(sp)
    d1a4:	18009f1e 	bne	r3,zero,d424 <_dtoa_r+0xce4>
    d1a8:	05c00044 	movi	r23,1
    d1ac:	e009883a 	mov	r4,fp
    d1b0:	b80b883a 	mov	r5,r23
    d1b4:	000ff780 	call	ff78 <__i2b>
    d1b8:	d9000d17 	ldw	r4,52(sp)
    d1bc:	102b883a 	mov	r21,r2
    d1c0:	2000ce26 	beq	r4,zero,d4fc <_dtoa_r+0xdbc>
    d1c4:	200d883a 	mov	r6,r4
    d1c8:	100b883a 	mov	r5,r2
    d1cc:	e009883a 	mov	r4,fp
    d1d0:	00101ac0 	call	101ac <__pow5mult>
    d1d4:	d9800317 	ldw	r6,12(sp)
    d1d8:	102b883a 	mov	r21,r2
    d1dc:	b981810e 	bge	r23,r6,d7e4 <_dtoa_r+0x10a4>
    d1e0:	0027883a 	mov	r19,zero
    d1e4:	a8800417 	ldw	r2,16(r21)
    d1e8:	05c00804 	movi	r23,32
    d1ec:	10800104 	addi	r2,r2,4
    d1f0:	1085883a 	add	r2,r2,r2
    d1f4:	1085883a 	add	r2,r2,r2
    d1f8:	a885883a 	add	r2,r21,r2
    d1fc:	11000017 	ldw	r4,0(r2)
    d200:	000fe600 	call	fe60 <__hi0bits>
    d204:	b885c83a 	sub	r2,r23,r2
    d208:	1585883a 	add	r2,r2,r22
    d20c:	108007cc 	andi	r2,r2,31
    d210:	1000b326 	beq	r2,zero,d4e0 <_dtoa_r+0xda0>
    d214:	00c00804 	movi	r3,32
    d218:	1887c83a 	sub	r3,r3,r2
    d21c:	01000104 	movi	r4,4
    d220:	20c2cd0e 	bge	r4,r3,dd58 <_dtoa_r+0x1618>
    d224:	00c00704 	movi	r3,28
    d228:	1885c83a 	sub	r2,r3,r2
    d22c:	d8c00817 	ldw	r3,32(sp)
    d230:	a0a9883a 	add	r20,r20,r2
    d234:	b0ad883a 	add	r22,r22,r2
    d238:	1887883a 	add	r3,r3,r2
    d23c:	d8c00815 	stw	r3,32(sp)
    d240:	d9800817 	ldw	r6,32(sp)
    d244:	0180040e 	bge	zero,r6,d258 <_dtoa_r+0xb18>
    d248:	800b883a 	mov	r5,r16
    d24c:	e009883a 	mov	r4,fp
    d250:	00102ec0 	call	102ec <__lshift>
    d254:	1021883a 	mov	r16,r2
    d258:	0580050e 	bge	zero,r22,d270 <_dtoa_r+0xb30>
    d25c:	a80b883a 	mov	r5,r21
    d260:	b00d883a 	mov	r6,r22
    d264:	e009883a 	mov	r4,fp
    d268:	00102ec0 	call	102ec <__lshift>
    d26c:	102b883a 	mov	r21,r2
    d270:	d9c00e17 	ldw	r7,56(sp)
    d274:	3801211e 	bne	r7,zero,d6fc <_dtoa_r+0xfbc>
    d278:	d9800617 	ldw	r6,24(sp)
    d27c:	0181380e 	bge	zero,r6,d760 <_dtoa_r+0x1020>
    d280:	d8c00b17 	ldw	r3,44(sp)
    d284:	1800ab1e 	bne	r3,zero,d534 <_dtoa_r+0xdf4>
    d288:	dc800717 	ldw	r18,28(sp)
    d28c:	dcc00617 	ldw	r19,24(sp)
    d290:	9029883a 	mov	r20,r18
    d294:	00000206 	br	d2a0 <_dtoa_r+0xb60>
    d298:	000fc3c0 	call	fc3c <__multadd>
    d29c:	1021883a 	mov	r16,r2
    d2a0:	a80b883a 	mov	r5,r21
    d2a4:	8009883a 	mov	r4,r16
    d2a8:	000c5400 	call	c540 <quorem>
    d2ac:	10800c04 	addi	r2,r2,48
    d2b0:	90800005 	stb	r2,0(r18)
    d2b4:	94800044 	addi	r18,r18,1
    d2b8:	9507c83a 	sub	r3,r18,r20
    d2bc:	000f883a 	mov	r7,zero
    d2c0:	01800284 	movi	r6,10
    d2c4:	800b883a 	mov	r5,r16
    d2c8:	e009883a 	mov	r4,fp
    d2cc:	1cfff216 	blt	r3,r19,d298 <__alt_data_end+0xf000d298>
    d2d0:	1011883a 	mov	r8,r2
    d2d4:	d8800617 	ldw	r2,24(sp)
    d2d8:	0082370e 	bge	zero,r2,dbb8 <_dtoa_r+0x1478>
    d2dc:	d9000717 	ldw	r4,28(sp)
    d2e0:	0025883a 	mov	r18,zero
    d2e4:	20af883a 	add	r23,r4,r2
    d2e8:	01800044 	movi	r6,1
    d2ec:	800b883a 	mov	r5,r16
    d2f0:	e009883a 	mov	r4,fp
    d2f4:	da001715 	stw	r8,92(sp)
    d2f8:	00102ec0 	call	102ec <__lshift>
    d2fc:	a80b883a 	mov	r5,r21
    d300:	1009883a 	mov	r4,r2
    d304:	d8800915 	stw	r2,36(sp)
    d308:	00104340 	call	10434 <__mcmp>
    d30c:	da001717 	ldw	r8,92(sp)
    d310:	0081800e 	bge	zero,r2,d914 <_dtoa_r+0x11d4>
    d314:	b93fffc3 	ldbu	r4,-1(r23)
    d318:	b8bfffc4 	addi	r2,r23,-1
    d31c:	1007883a 	mov	r3,r2
    d320:	01800e44 	movi	r6,57
    d324:	d9c00717 	ldw	r7,28(sp)
    d328:	00000506 	br	d340 <_dtoa_r+0xc00>
    d32c:	18ffffc4 	addi	r3,r3,-1
    d330:	11c12326 	beq	r2,r7,d7c0 <_dtoa_r+0x1080>
    d334:	19000003 	ldbu	r4,0(r3)
    d338:	102f883a 	mov	r23,r2
    d33c:	10bfffc4 	addi	r2,r2,-1
    d340:	21403fcc 	andi	r5,r4,255
    d344:	2940201c 	xori	r5,r5,128
    d348:	297fe004 	addi	r5,r5,-128
    d34c:	29bff726 	beq	r5,r6,d32c <__alt_data_end+0xf000d32c>
    d350:	21000044 	addi	r4,r4,1
    d354:	11000005 	stb	r4,0(r2)
    d358:	a80b883a 	mov	r5,r21
    d35c:	e009883a 	mov	r4,fp
    d360:	000fc140 	call	fc14 <_Bfree>
    d364:	883ea026 	beq	r17,zero,cde8 <__alt_data_end+0xf000cde8>
    d368:	90000426 	beq	r18,zero,d37c <_dtoa_r+0xc3c>
    d36c:	94400326 	beq	r18,r17,d37c <_dtoa_r+0xc3c>
    d370:	900b883a 	mov	r5,r18
    d374:	e009883a 	mov	r4,fp
    d378:	000fc140 	call	fc14 <_Bfree>
    d37c:	880b883a 	mov	r5,r17
    d380:	e009883a 	mov	r4,fp
    d384:	000fc140 	call	fc14 <_Bfree>
    d388:	003e9706 	br	cde8 <__alt_data_end+0xf000cde8>
    d38c:	01800044 	movi	r6,1
    d390:	d9800e15 	stw	r6,56(sp)
    d394:	003d9606 	br	c9f0 <__alt_data_end+0xf000c9f0>
    d398:	d8800817 	ldw	r2,32(sp)
    d39c:	d8c00517 	ldw	r3,20(sp)
    d3a0:	d8000d15 	stw	zero,52(sp)
    d3a4:	10c5c83a 	sub	r2,r2,r3
    d3a8:	00c9c83a 	sub	r4,zero,r3
    d3ac:	d8800815 	stw	r2,32(sp)
    d3b0:	d9000a15 	stw	r4,40(sp)
    d3b4:	003d9706 	br	ca14 <__alt_data_end+0xf000ca14>
    d3b8:	05adc83a 	sub	r22,zero,r22
    d3bc:	dd800815 	stw	r22,32(sp)
    d3c0:	002d883a 	mov	r22,zero
    d3c4:	003d8e06 	br	ca00 <__alt_data_end+0xf000ca00>
    d3c8:	d9000517 	ldw	r4,20(sp)
    d3cc:	00099540 	call	9954 <__floatsidf>
    d3d0:	100d883a 	mov	r6,r2
    d3d4:	180f883a 	mov	r7,r3
    d3d8:	a009883a 	mov	r4,r20
    d3dc:	880b883a 	mov	r5,r17
    d3e0:	00086680 	call	8668 <__eqdf2>
    d3e4:	103d7126 	beq	r2,zero,c9ac <__alt_data_end+0xf000c9ac>
    d3e8:	d9c00517 	ldw	r7,20(sp)
    d3ec:	39ffffc4 	addi	r7,r7,-1
    d3f0:	d9c00515 	stw	r7,20(sp)
    d3f4:	003d6d06 	br	c9ac <__alt_data_end+0xf000c9ac>
    d3f8:	dd400a17 	ldw	r21,40(sp)
    d3fc:	dd000817 	ldw	r20,32(sp)
    d400:	0023883a 	mov	r17,zero
    d404:	003f4806 	br	d128 <__alt_data_end+0xf000d128>
    d408:	10e3c83a 	sub	r17,r2,r3
    d40c:	9448983a 	sll	r4,r18,r17
    d410:	003d3206 	br	c8dc <__alt_data_end+0xf000c8dc>
    d414:	d8000e15 	stw	zero,56(sp)
    d418:	003d7506 	br	c9f0 <__alt_data_end+0xf000c9f0>
    d41c:	b005883a 	mov	r2,r22
    d420:	003f4506 	br	d138 <__alt_data_end+0xf000d138>
    d424:	dc000915 	stw	r16,36(sp)
    d428:	d9800a17 	ldw	r6,40(sp)
    d42c:	d9400917 	ldw	r5,36(sp)
    d430:	e009883a 	mov	r4,fp
    d434:	00101ac0 	call	101ac <__pow5mult>
    d438:	1021883a 	mov	r16,r2
    d43c:	003f5a06 	br	d1a8 <__alt_data_end+0xf000d1a8>
    d440:	01c00044 	movi	r7,1
    d444:	d9c00b15 	stw	r7,44(sp)
    d448:	d8802217 	ldw	r2,136(sp)
    d44c:	0081280e 	bge	zero,r2,d8f0 <_dtoa_r+0x11b0>
    d450:	100d883a 	mov	r6,r2
    d454:	1021883a 	mov	r16,r2
    d458:	d8800c15 	stw	r2,48(sp)
    d45c:	d8800615 	stw	r2,24(sp)
    d460:	003d8806 	br	ca84 <__alt_data_end+0xf000ca84>
    d464:	d8800617 	ldw	r2,24(sp)
    d468:	00be9b16 	blt	zero,r2,ced8 <__alt_data_end+0xf000ced8>
    d46c:	10010f1e 	bne	r2,zero,d8ac <_dtoa_r+0x116c>
    d470:	880b883a 	mov	r5,r17
    d474:	000d883a 	mov	r6,zero
    d478:	01d00534 	movhi	r7,16404
    d47c:	8009883a 	mov	r4,r16
    d480:	00088c00 	call	88c0 <__muldf3>
    d484:	900d883a 	mov	r6,r18
    d488:	980f883a 	mov	r7,r19
    d48c:	1009883a 	mov	r4,r2
    d490:	180b883a 	mov	r5,r3
    d494:	00086f00 	call	86f0 <__gedf2>
    d498:	002b883a 	mov	r21,zero
    d49c:	0023883a 	mov	r17,zero
    d4a0:	1000bf16 	blt	r2,zero,d7a0 <_dtoa_r+0x1060>
    d4a4:	d9802217 	ldw	r6,136(sp)
    d4a8:	ddc00717 	ldw	r23,28(sp)
    d4ac:	018c303a 	nor	r6,zero,r6
    d4b0:	d9800515 	stw	r6,20(sp)
    d4b4:	a80b883a 	mov	r5,r21
    d4b8:	e009883a 	mov	r4,fp
    d4bc:	000fc140 	call	fc14 <_Bfree>
    d4c0:	883e4926 	beq	r17,zero,cde8 <__alt_data_end+0xf000cde8>
    d4c4:	003fad06 	br	d37c <__alt_data_end+0xf000d37c>
    d4c8:	d9c01117 	ldw	r7,68(sp)
    d4cc:	3801bc26 	beq	r7,zero,dbc0 <_dtoa_r+0x1480>
    d4d0:	10810cc4 	addi	r2,r2,1075
    d4d4:	dd400a17 	ldw	r21,40(sp)
    d4d8:	dd000817 	ldw	r20,32(sp)
    d4dc:	003f0a06 	br	d108 <__alt_data_end+0xf000d108>
    d4e0:	00800704 	movi	r2,28
    d4e4:	d9000817 	ldw	r4,32(sp)
    d4e8:	a0a9883a 	add	r20,r20,r2
    d4ec:	b0ad883a 	add	r22,r22,r2
    d4f0:	2089883a 	add	r4,r4,r2
    d4f4:	d9000815 	stw	r4,32(sp)
    d4f8:	003f5106 	br	d240 <__alt_data_end+0xf000d240>
    d4fc:	d8c00317 	ldw	r3,12(sp)
    d500:	b8c1fc0e 	bge	r23,r3,dcf4 <_dtoa_r+0x15b4>
    d504:	0027883a 	mov	r19,zero
    d508:	b805883a 	mov	r2,r23
    d50c:	003f3e06 	br	d208 <__alt_data_end+0xf000d208>
    d510:	880b883a 	mov	r5,r17
    d514:	e009883a 	mov	r4,fp
    d518:	000f883a 	mov	r7,zero
    d51c:	01800284 	movi	r6,10
    d520:	000fc3c0 	call	fc3c <__multadd>
    d524:	d9000c17 	ldw	r4,48(sp)
    d528:	1023883a 	mov	r17,r2
    d52c:	0102040e 	bge	zero,r4,dd40 <_dtoa_r+0x1600>
    d530:	d9000615 	stw	r4,24(sp)
    d534:	0500050e 	bge	zero,r20,d54c <_dtoa_r+0xe0c>
    d538:	880b883a 	mov	r5,r17
    d53c:	a00d883a 	mov	r6,r20
    d540:	e009883a 	mov	r4,fp
    d544:	00102ec0 	call	102ec <__lshift>
    d548:	1023883a 	mov	r17,r2
    d54c:	9801241e 	bne	r19,zero,d9e0 <_dtoa_r+0x12a0>
    d550:	8829883a 	mov	r20,r17
    d554:	d9000617 	ldw	r4,24(sp)
    d558:	dcc00717 	ldw	r19,28(sp)
    d55c:	9480004c 	andi	r18,r18,1
    d560:	20bfffc4 	addi	r2,r4,-1
    d564:	9885883a 	add	r2,r19,r2
    d568:	d8800415 	stw	r2,16(sp)
    d56c:	dc800615 	stw	r18,24(sp)
    d570:	a80b883a 	mov	r5,r21
    d574:	8009883a 	mov	r4,r16
    d578:	000c5400 	call	c540 <quorem>
    d57c:	880b883a 	mov	r5,r17
    d580:	8009883a 	mov	r4,r16
    d584:	102f883a 	mov	r23,r2
    d588:	00104340 	call	10434 <__mcmp>
    d58c:	a80b883a 	mov	r5,r21
    d590:	a00d883a 	mov	r6,r20
    d594:	e009883a 	mov	r4,fp
    d598:	102d883a 	mov	r22,r2
    d59c:	00104940 	call	10494 <__mdiff>
    d5a0:	1007883a 	mov	r3,r2
    d5a4:	10800317 	ldw	r2,12(r2)
    d5a8:	bc800c04 	addi	r18,r23,48
    d5ac:	180b883a 	mov	r5,r3
    d5b0:	10004e1e 	bne	r2,zero,d6ec <_dtoa_r+0xfac>
    d5b4:	8009883a 	mov	r4,r16
    d5b8:	d8c01615 	stw	r3,88(sp)
    d5bc:	00104340 	call	10434 <__mcmp>
    d5c0:	d8c01617 	ldw	r3,88(sp)
    d5c4:	e009883a 	mov	r4,fp
    d5c8:	d8801615 	stw	r2,88(sp)
    d5cc:	180b883a 	mov	r5,r3
    d5d0:	000fc140 	call	fc14 <_Bfree>
    d5d4:	d8801617 	ldw	r2,88(sp)
    d5d8:	1000041e 	bne	r2,zero,d5ec <_dtoa_r+0xeac>
    d5dc:	d9800317 	ldw	r6,12(sp)
    d5e0:	3000021e 	bne	r6,zero,d5ec <_dtoa_r+0xeac>
    d5e4:	d8c00617 	ldw	r3,24(sp)
    d5e8:	18003726 	beq	r3,zero,d6c8 <_dtoa_r+0xf88>
    d5ec:	b0002016 	blt	r22,zero,d670 <_dtoa_r+0xf30>
    d5f0:	b000041e 	bne	r22,zero,d604 <_dtoa_r+0xec4>
    d5f4:	d9000317 	ldw	r4,12(sp)
    d5f8:	2000021e 	bne	r4,zero,d604 <_dtoa_r+0xec4>
    d5fc:	d8c00617 	ldw	r3,24(sp)
    d600:	18001b26 	beq	r3,zero,d670 <_dtoa_r+0xf30>
    d604:	00810716 	blt	zero,r2,da24 <_dtoa_r+0x12e4>
    d608:	d8c00417 	ldw	r3,16(sp)
    d60c:	9d800044 	addi	r22,r19,1
    d610:	9c800005 	stb	r18,0(r19)
    d614:	b02f883a 	mov	r23,r22
    d618:	98c10626 	beq	r19,r3,da34 <_dtoa_r+0x12f4>
    d61c:	800b883a 	mov	r5,r16
    d620:	000f883a 	mov	r7,zero
    d624:	01800284 	movi	r6,10
    d628:	e009883a 	mov	r4,fp
    d62c:	000fc3c0 	call	fc3c <__multadd>
    d630:	1021883a 	mov	r16,r2
    d634:	000f883a 	mov	r7,zero
    d638:	01800284 	movi	r6,10
    d63c:	880b883a 	mov	r5,r17
    d640:	e009883a 	mov	r4,fp
    d644:	8d002526 	beq	r17,r20,d6dc <_dtoa_r+0xf9c>
    d648:	000fc3c0 	call	fc3c <__multadd>
    d64c:	a00b883a 	mov	r5,r20
    d650:	000f883a 	mov	r7,zero
    d654:	01800284 	movi	r6,10
    d658:	e009883a 	mov	r4,fp
    d65c:	1023883a 	mov	r17,r2
    d660:	000fc3c0 	call	fc3c <__multadd>
    d664:	1029883a 	mov	r20,r2
    d668:	b027883a 	mov	r19,r22
    d66c:	003fc006 	br	d570 <__alt_data_end+0xf000d570>
    d670:	9011883a 	mov	r8,r18
    d674:	00800e0e 	bge	zero,r2,d6b0 <_dtoa_r+0xf70>
    d678:	800b883a 	mov	r5,r16
    d67c:	01800044 	movi	r6,1
    d680:	e009883a 	mov	r4,fp
    d684:	da001715 	stw	r8,92(sp)
    d688:	00102ec0 	call	102ec <__lshift>
    d68c:	a80b883a 	mov	r5,r21
    d690:	1009883a 	mov	r4,r2
    d694:	1021883a 	mov	r16,r2
    d698:	00104340 	call	10434 <__mcmp>
    d69c:	da001717 	ldw	r8,92(sp)
    d6a0:	0081960e 	bge	zero,r2,dcfc <_dtoa_r+0x15bc>
    d6a4:	00800e44 	movi	r2,57
    d6a8:	40817026 	beq	r8,r2,dc6c <_dtoa_r+0x152c>
    d6ac:	ba000c44 	addi	r8,r23,49
    d6b0:	8825883a 	mov	r18,r17
    d6b4:	9dc00044 	addi	r23,r19,1
    d6b8:	9a000005 	stb	r8,0(r19)
    d6bc:	a023883a 	mov	r17,r20
    d6c0:	dc000915 	stw	r16,36(sp)
    d6c4:	003f2406 	br	d358 <__alt_data_end+0xf000d358>
    d6c8:	00800e44 	movi	r2,57
    d6cc:	9011883a 	mov	r8,r18
    d6d0:	90816626 	beq	r18,r2,dc6c <_dtoa_r+0x152c>
    d6d4:	05bff516 	blt	zero,r22,d6ac <__alt_data_end+0xf000d6ac>
    d6d8:	003ff506 	br	d6b0 <__alt_data_end+0xf000d6b0>
    d6dc:	000fc3c0 	call	fc3c <__multadd>
    d6e0:	1023883a 	mov	r17,r2
    d6e4:	1029883a 	mov	r20,r2
    d6e8:	003fdf06 	br	d668 <__alt_data_end+0xf000d668>
    d6ec:	e009883a 	mov	r4,fp
    d6f0:	000fc140 	call	fc14 <_Bfree>
    d6f4:	00800044 	movi	r2,1
    d6f8:	003fbc06 	br	d5ec <__alt_data_end+0xf000d5ec>
    d6fc:	a80b883a 	mov	r5,r21
    d700:	8009883a 	mov	r4,r16
    d704:	00104340 	call	10434 <__mcmp>
    d708:	103edb0e 	bge	r2,zero,d278 <__alt_data_end+0xf000d278>
    d70c:	800b883a 	mov	r5,r16
    d710:	000f883a 	mov	r7,zero
    d714:	01800284 	movi	r6,10
    d718:	e009883a 	mov	r4,fp
    d71c:	000fc3c0 	call	fc3c <__multadd>
    d720:	1021883a 	mov	r16,r2
    d724:	d8800517 	ldw	r2,20(sp)
    d728:	d8c00b17 	ldw	r3,44(sp)
    d72c:	10bfffc4 	addi	r2,r2,-1
    d730:	d8800515 	stw	r2,20(sp)
    d734:	183f761e 	bne	r3,zero,d510 <__alt_data_end+0xf000d510>
    d738:	d9000c17 	ldw	r4,48(sp)
    d73c:	0101730e 	bge	zero,r4,dd0c <_dtoa_r+0x15cc>
    d740:	d9000615 	stw	r4,24(sp)
    d744:	003ed006 	br	d288 <__alt_data_end+0xf000d288>
    d748:	00800084 	movi	r2,2
    d74c:	3081861e 	bne	r6,r2,dd68 <_dtoa_r+0x1628>
    d750:	d8000b15 	stw	zero,44(sp)
    d754:	003f3c06 	br	d448 <__alt_data_end+0xf000d448>
    d758:	dc000917 	ldw	r16,36(sp)
    d75c:	003e9206 	br	d1a8 <__alt_data_end+0xf000d1a8>
    d760:	d9c00317 	ldw	r7,12(sp)
    d764:	00800084 	movi	r2,2
    d768:	11fec50e 	bge	r2,r7,d280 <__alt_data_end+0xf000d280>
    d76c:	d9000617 	ldw	r4,24(sp)
    d770:	20013c1e 	bne	r4,zero,dc64 <_dtoa_r+0x1524>
    d774:	a80b883a 	mov	r5,r21
    d778:	000f883a 	mov	r7,zero
    d77c:	01800144 	movi	r6,5
    d780:	e009883a 	mov	r4,fp
    d784:	000fc3c0 	call	fc3c <__multadd>
    d788:	100b883a 	mov	r5,r2
    d78c:	8009883a 	mov	r4,r16
    d790:	102b883a 	mov	r21,r2
    d794:	00104340 	call	10434 <__mcmp>
    d798:	dc000915 	stw	r16,36(sp)
    d79c:	00bf410e 	bge	zero,r2,d4a4 <__alt_data_end+0xf000d4a4>
    d7a0:	d9c00717 	ldw	r7,28(sp)
    d7a4:	00800c44 	movi	r2,49
    d7a8:	38800005 	stb	r2,0(r7)
    d7ac:	d8800517 	ldw	r2,20(sp)
    d7b0:	3dc00044 	addi	r23,r7,1
    d7b4:	10800044 	addi	r2,r2,1
    d7b8:	d8800515 	stw	r2,20(sp)
    d7bc:	003f3d06 	br	d4b4 <__alt_data_end+0xf000d4b4>
    d7c0:	d9800517 	ldw	r6,20(sp)
    d7c4:	d9c00717 	ldw	r7,28(sp)
    d7c8:	00800c44 	movi	r2,49
    d7cc:	31800044 	addi	r6,r6,1
    d7d0:	d9800515 	stw	r6,20(sp)
    d7d4:	38800005 	stb	r2,0(r7)
    d7d8:	003edf06 	br	d358 <__alt_data_end+0xf000d358>
    d7dc:	d8000b15 	stw	zero,44(sp)
    d7e0:	003c9f06 	br	ca60 <__alt_data_end+0xf000ca60>
    d7e4:	903e7e1e 	bne	r18,zero,d1e0 <__alt_data_end+0xf000d1e0>
    d7e8:	00800434 	movhi	r2,16
    d7ec:	10bfffc4 	addi	r2,r2,-1
    d7f0:	9884703a 	and	r2,r19,r2
    d7f4:	1000ea1e 	bne	r2,zero,dba0 <_dtoa_r+0x1460>
    d7f8:	9cdffc2c 	andhi	r19,r19,32752
    d7fc:	9800e826 	beq	r19,zero,dba0 <_dtoa_r+0x1460>
    d800:	d9c00817 	ldw	r7,32(sp)
    d804:	b5800044 	addi	r22,r22,1
    d808:	04c00044 	movi	r19,1
    d80c:	39c00044 	addi	r7,r7,1
    d810:	d9c00815 	stw	r7,32(sp)
    d814:	d8800d17 	ldw	r2,52(sp)
    d818:	103e721e 	bne	r2,zero,d1e4 <__alt_data_end+0xf000d1e4>
    d81c:	00800044 	movi	r2,1
    d820:	003e7906 	br	d208 <__alt_data_end+0xf000d208>
    d824:	8009883a 	mov	r4,r16
    d828:	00099540 	call	9954 <__floatsidf>
    d82c:	d9800f17 	ldw	r6,60(sp)
    d830:	d9c01017 	ldw	r7,64(sp)
    d834:	1009883a 	mov	r4,r2
    d838:	180b883a 	mov	r5,r3
    d83c:	00088c00 	call	88c0 <__muldf3>
    d840:	000d883a 	mov	r6,zero
    d844:	01d00734 	movhi	r7,16412
    d848:	1009883a 	mov	r4,r2
    d84c:	180b883a 	mov	r5,r3
    d850:	00074d40 	call	74d4 <__adddf3>
    d854:	047f3034 	movhi	r17,64704
    d858:	1021883a 	mov	r16,r2
    d85c:	1c63883a 	add	r17,r3,r17
    d860:	d9000f17 	ldw	r4,60(sp)
    d864:	d9401017 	ldw	r5,64(sp)
    d868:	000d883a 	mov	r6,zero
    d86c:	01d00534 	movhi	r7,16404
    d870:	0008fd80 	call	8fd8 <__subdf3>
    d874:	800d883a 	mov	r6,r16
    d878:	880f883a 	mov	r7,r17
    d87c:	1009883a 	mov	r4,r2
    d880:	180b883a 	mov	r5,r3
    d884:	102b883a 	mov	r21,r2
    d888:	1829883a 	mov	r20,r3
    d88c:	00086f00 	call	86f0 <__gedf2>
    d890:	00806c16 	blt	zero,r2,da44 <_dtoa_r+0x1304>
    d894:	89e0003c 	xorhi	r7,r17,32768
    d898:	800d883a 	mov	r6,r16
    d89c:	a809883a 	mov	r4,r21
    d8a0:	a00b883a 	mov	r5,r20
    d8a4:	00087cc0 	call	87cc <__ledf2>
    d8a8:	103d7e0e 	bge	r2,zero,cea4 <__alt_data_end+0xf000cea4>
    d8ac:	002b883a 	mov	r21,zero
    d8b0:	0023883a 	mov	r17,zero
    d8b4:	003efb06 	br	d4a4 <__alt_data_end+0xf000d4a4>
    d8b8:	d8800717 	ldw	r2,28(sp)
    d8bc:	003bd006 	br	c800 <__alt_data_end+0xf000c800>
    d8c0:	d9000a17 	ldw	r4,40(sp)
    d8c4:	d9800d17 	ldw	r6,52(sp)
    d8c8:	dd400a15 	stw	r21,40(sp)
    d8cc:	a905c83a 	sub	r2,r21,r4
    d8d0:	308d883a 	add	r6,r6,r2
    d8d4:	d9800d15 	stw	r6,52(sp)
    d8d8:	002b883a 	mov	r21,zero
    d8dc:	003e0606 	br	d0f8 <__alt_data_end+0xf000d0f8>
    d8e0:	9023883a 	mov	r17,r18
    d8e4:	9829883a 	mov	r20,r19
    d8e8:	04000084 	movi	r16,2
    d8ec:	003c9206 	br	cb38 <__alt_data_end+0xf000cb38>
    d8f0:	04000044 	movi	r16,1
    d8f4:	dc000c15 	stw	r16,48(sp)
    d8f8:	dc000615 	stw	r16,24(sp)
    d8fc:	dc002215 	stw	r16,136(sp)
    d900:	e0001115 	stw	zero,68(fp)
    d904:	000b883a 	mov	r5,zero
    d908:	003c6906 	br	cab0 <__alt_data_end+0xf000cab0>
    d90c:	3021883a 	mov	r16,r6
    d910:	003ffb06 	br	d900 <__alt_data_end+0xf000d900>
    d914:	1000021e 	bne	r2,zero,d920 <_dtoa_r+0x11e0>
    d918:	4200004c 	andi	r8,r8,1
    d91c:	403e7d1e 	bne	r8,zero,d314 <__alt_data_end+0xf000d314>
    d920:	01000c04 	movi	r4,48
    d924:	00000106 	br	d92c <_dtoa_r+0x11ec>
    d928:	102f883a 	mov	r23,r2
    d92c:	b8bfffc4 	addi	r2,r23,-1
    d930:	10c00007 	ldb	r3,0(r2)
    d934:	193ffc26 	beq	r3,r4,d928 <__alt_data_end+0xf000d928>
    d938:	003e8706 	br	d358 <__alt_data_end+0xf000d358>
    d93c:	d8800517 	ldw	r2,20(sp)
    d940:	00a3c83a 	sub	r17,zero,r2
    d944:	8800a426 	beq	r17,zero,dbd8 <_dtoa_r+0x1498>
    d948:	888003cc 	andi	r2,r17,15
    d94c:	100490fa 	slli	r2,r2,3
    d950:	00c20034 	movhi	r3,2048
    d954:	18c0f604 	addi	r3,r3,984
    d958:	1885883a 	add	r2,r3,r2
    d95c:	11800017 	ldw	r6,0(r2)
    d960:	11c00117 	ldw	r7,4(r2)
    d964:	9009883a 	mov	r4,r18
    d968:	980b883a 	mov	r5,r19
    d96c:	8823d13a 	srai	r17,r17,4
    d970:	00088c00 	call	88c0 <__muldf3>
    d974:	d8800f15 	stw	r2,60(sp)
    d978:	d8c01015 	stw	r3,64(sp)
    d97c:	8800e826 	beq	r17,zero,dd20 <_dtoa_r+0x15e0>
    d980:	05020034 	movhi	r20,2048
    d984:	a500ec04 	addi	r20,r20,944
    d988:	04000084 	movi	r16,2
    d98c:	8980004c 	andi	r6,r17,1
    d990:	1009883a 	mov	r4,r2
    d994:	8823d07a 	srai	r17,r17,1
    d998:	180b883a 	mov	r5,r3
    d99c:	30000426 	beq	r6,zero,d9b0 <_dtoa_r+0x1270>
    d9a0:	a1800017 	ldw	r6,0(r20)
    d9a4:	a1c00117 	ldw	r7,4(r20)
    d9a8:	84000044 	addi	r16,r16,1
    d9ac:	00088c00 	call	88c0 <__muldf3>
    d9b0:	a5000204 	addi	r20,r20,8
    d9b4:	883ff51e 	bne	r17,zero,d98c <__alt_data_end+0xf000d98c>
    d9b8:	d8800f15 	stw	r2,60(sp)
    d9bc:	d8c01015 	stw	r3,64(sp)
    d9c0:	003c7606 	br	cb9c <__alt_data_end+0xf000cb9c>
    d9c4:	00c00c04 	movi	r3,48
    d9c8:	10c00005 	stb	r3,0(r2)
    d9cc:	d8c00517 	ldw	r3,20(sp)
    d9d0:	bd3fffc3 	ldbu	r20,-1(r23)
    d9d4:	18c00044 	addi	r3,r3,1
    d9d8:	d8c00515 	stw	r3,20(sp)
    d9dc:	003db906 	br	d0c4 <__alt_data_end+0xf000d0c4>
    d9e0:	89400117 	ldw	r5,4(r17)
    d9e4:	e009883a 	mov	r4,fp
    d9e8:	000fb6c0 	call	fb6c <_Balloc>
    d9ec:	89800417 	ldw	r6,16(r17)
    d9f0:	89400304 	addi	r5,r17,12
    d9f4:	11000304 	addi	r4,r2,12
    d9f8:	31800084 	addi	r6,r6,2
    d9fc:	318d883a 	add	r6,r6,r6
    da00:	318d883a 	add	r6,r6,r6
    da04:	1027883a 	mov	r19,r2
    da08:	0009cd40 	call	9cd4 <memcpy>
    da0c:	01800044 	movi	r6,1
    da10:	980b883a 	mov	r5,r19
    da14:	e009883a 	mov	r4,fp
    da18:	00102ec0 	call	102ec <__lshift>
    da1c:	1029883a 	mov	r20,r2
    da20:	003ecc06 	br	d554 <__alt_data_end+0xf000d554>
    da24:	00800e44 	movi	r2,57
    da28:	90809026 	beq	r18,r2,dc6c <_dtoa_r+0x152c>
    da2c:	92000044 	addi	r8,r18,1
    da30:	003f1f06 	br	d6b0 <__alt_data_end+0xf000d6b0>
    da34:	9011883a 	mov	r8,r18
    da38:	8825883a 	mov	r18,r17
    da3c:	a023883a 	mov	r17,r20
    da40:	003e2906 	br	d2e8 <__alt_data_end+0xf000d2e8>
    da44:	002b883a 	mov	r21,zero
    da48:	0023883a 	mov	r17,zero
    da4c:	003f5406 	br	d7a0 <__alt_data_end+0xf000d7a0>
    da50:	61bfffc4 	addi	r6,r12,-1
    da54:	300490fa 	slli	r2,r6,3
    da58:	00c20034 	movhi	r3,2048
    da5c:	18c0f604 	addi	r3,r3,984
    da60:	1885883a 	add	r2,r3,r2
    da64:	11000017 	ldw	r4,0(r2)
    da68:	11400117 	ldw	r5,4(r2)
    da6c:	d8800717 	ldw	r2,28(sp)
    da70:	880f883a 	mov	r7,r17
    da74:	d9801215 	stw	r6,72(sp)
    da78:	800d883a 	mov	r6,r16
    da7c:	db001615 	stw	r12,88(sp)
    da80:	15c00044 	addi	r23,r2,1
    da84:	00088c00 	call	88c0 <__muldf3>
    da88:	d9401017 	ldw	r5,64(sp)
    da8c:	d9000f17 	ldw	r4,60(sp)
    da90:	d8c01515 	stw	r3,84(sp)
    da94:	d8801415 	stw	r2,80(sp)
    da98:	00098d40 	call	98d4 <__fixdfsi>
    da9c:	1009883a 	mov	r4,r2
    daa0:	1021883a 	mov	r16,r2
    daa4:	00099540 	call	9954 <__floatsidf>
    daa8:	d9000f17 	ldw	r4,60(sp)
    daac:	d9401017 	ldw	r5,64(sp)
    dab0:	100d883a 	mov	r6,r2
    dab4:	180f883a 	mov	r7,r3
    dab8:	0008fd80 	call	8fd8 <__subdf3>
    dabc:	1829883a 	mov	r20,r3
    dac0:	d8c00717 	ldw	r3,28(sp)
    dac4:	84000c04 	addi	r16,r16,48
    dac8:	1023883a 	mov	r17,r2
    dacc:	1c000005 	stb	r16,0(r3)
    dad0:	db001617 	ldw	r12,88(sp)
    dad4:	00800044 	movi	r2,1
    dad8:	60802226 	beq	r12,r2,db64 <_dtoa_r+0x1424>
    dadc:	d9c00717 	ldw	r7,28(sp)
    dae0:	8805883a 	mov	r2,r17
    dae4:	b82b883a 	mov	r21,r23
    dae8:	3b19883a 	add	r12,r7,r12
    daec:	6023883a 	mov	r17,r12
    daf0:	a007883a 	mov	r3,r20
    daf4:	dc800f15 	stw	r18,60(sp)
    daf8:	000d883a 	mov	r6,zero
    dafc:	01d00934 	movhi	r7,16420
    db00:	1009883a 	mov	r4,r2
    db04:	180b883a 	mov	r5,r3
    db08:	00088c00 	call	88c0 <__muldf3>
    db0c:	180b883a 	mov	r5,r3
    db10:	1009883a 	mov	r4,r2
    db14:	1829883a 	mov	r20,r3
    db18:	1025883a 	mov	r18,r2
    db1c:	00098d40 	call	98d4 <__fixdfsi>
    db20:	1009883a 	mov	r4,r2
    db24:	1021883a 	mov	r16,r2
    db28:	00099540 	call	9954 <__floatsidf>
    db2c:	100d883a 	mov	r6,r2
    db30:	180f883a 	mov	r7,r3
    db34:	9009883a 	mov	r4,r18
    db38:	a00b883a 	mov	r5,r20
    db3c:	84000c04 	addi	r16,r16,48
    db40:	0008fd80 	call	8fd8 <__subdf3>
    db44:	ad400044 	addi	r21,r21,1
    db48:	ac3fffc5 	stb	r16,-1(r21)
    db4c:	ac7fea1e 	bne	r21,r17,daf8 <__alt_data_end+0xf000daf8>
    db50:	1023883a 	mov	r17,r2
    db54:	d8801217 	ldw	r2,72(sp)
    db58:	dc800f17 	ldw	r18,60(sp)
    db5c:	1829883a 	mov	r20,r3
    db60:	b8af883a 	add	r23,r23,r2
    db64:	d9001417 	ldw	r4,80(sp)
    db68:	d9401517 	ldw	r5,84(sp)
    db6c:	000d883a 	mov	r6,zero
    db70:	01cff834 	movhi	r7,16352
    db74:	00074d40 	call	74d4 <__adddf3>
    db78:	880d883a 	mov	r6,r17
    db7c:	a00f883a 	mov	r7,r20
    db80:	1009883a 	mov	r4,r2
    db84:	180b883a 	mov	r5,r3
    db88:	00087cc0 	call	87cc <__ledf2>
    db8c:	10003e0e 	bge	r2,zero,dc88 <_dtoa_r+0x1548>
    db90:	d9001317 	ldw	r4,76(sp)
    db94:	bd3fffc3 	ldbu	r20,-1(r23)
    db98:	d9000515 	stw	r4,20(sp)
    db9c:	003d3b06 	br	d08c <__alt_data_end+0xf000d08c>
    dba0:	0027883a 	mov	r19,zero
    dba4:	003f1b06 	br	d814 <__alt_data_end+0xf000d814>
    dba8:	d8800817 	ldw	r2,32(sp)
    dbac:	11e9c83a 	sub	r20,r2,r7
    dbb0:	0005883a 	mov	r2,zero
    dbb4:	003d5406 	br	d108 <__alt_data_end+0xf000d108>
    dbb8:	00800044 	movi	r2,1
    dbbc:	003dc706 	br	d2dc <__alt_data_end+0xf000d2dc>
    dbc0:	d8c00217 	ldw	r3,8(sp)
    dbc4:	00800d84 	movi	r2,54
    dbc8:	dd400a17 	ldw	r21,40(sp)
    dbcc:	10c5c83a 	sub	r2,r2,r3
    dbd0:	dd000817 	ldw	r20,32(sp)
    dbd4:	003d4c06 	br	d108 <__alt_data_end+0xf000d108>
    dbd8:	dc800f15 	stw	r18,60(sp)
    dbdc:	dcc01015 	stw	r19,64(sp)
    dbe0:	04000084 	movi	r16,2
    dbe4:	003bed06 	br	cb9c <__alt_data_end+0xf000cb9c>
    dbe8:	d9000617 	ldw	r4,24(sp)
    dbec:	203f0d26 	beq	r4,zero,d824 <__alt_data_end+0xf000d824>
    dbf0:	d9800c17 	ldw	r6,48(sp)
    dbf4:	01bcab0e 	bge	zero,r6,cea4 <__alt_data_end+0xf000cea4>
    dbf8:	d9401017 	ldw	r5,64(sp)
    dbfc:	d9000f17 	ldw	r4,60(sp)
    dc00:	000d883a 	mov	r6,zero
    dc04:	01d00934 	movhi	r7,16420
    dc08:	00088c00 	call	88c0 <__muldf3>
    dc0c:	81000044 	addi	r4,r16,1
    dc10:	d8800f15 	stw	r2,60(sp)
    dc14:	d8c01015 	stw	r3,64(sp)
    dc18:	00099540 	call	9954 <__floatsidf>
    dc1c:	d9800f17 	ldw	r6,60(sp)
    dc20:	d9c01017 	ldw	r7,64(sp)
    dc24:	1009883a 	mov	r4,r2
    dc28:	180b883a 	mov	r5,r3
    dc2c:	00088c00 	call	88c0 <__muldf3>
    dc30:	01d00734 	movhi	r7,16412
    dc34:	000d883a 	mov	r6,zero
    dc38:	1009883a 	mov	r4,r2
    dc3c:	180b883a 	mov	r5,r3
    dc40:	00074d40 	call	74d4 <__adddf3>
    dc44:	d9c00517 	ldw	r7,20(sp)
    dc48:	047f3034 	movhi	r17,64704
    dc4c:	1021883a 	mov	r16,r2
    dc50:	39ffffc4 	addi	r7,r7,-1
    dc54:	d9c01315 	stw	r7,76(sp)
    dc58:	1c63883a 	add	r17,r3,r17
    dc5c:	db000c17 	ldw	r12,48(sp)
    dc60:	003bea06 	br	cc0c <__alt_data_end+0xf000cc0c>
    dc64:	dc000915 	stw	r16,36(sp)
    dc68:	003e0e06 	br	d4a4 <__alt_data_end+0xf000d4a4>
    dc6c:	01000e44 	movi	r4,57
    dc70:	8825883a 	mov	r18,r17
    dc74:	9dc00044 	addi	r23,r19,1
    dc78:	99000005 	stb	r4,0(r19)
    dc7c:	a023883a 	mov	r17,r20
    dc80:	dc000915 	stw	r16,36(sp)
    dc84:	003da406 	br	d318 <__alt_data_end+0xf000d318>
    dc88:	d9801417 	ldw	r6,80(sp)
    dc8c:	d9c01517 	ldw	r7,84(sp)
    dc90:	0009883a 	mov	r4,zero
    dc94:	014ff834 	movhi	r5,16352
    dc98:	0008fd80 	call	8fd8 <__subdf3>
    dc9c:	880d883a 	mov	r6,r17
    dca0:	a00f883a 	mov	r7,r20
    dca4:	1009883a 	mov	r4,r2
    dca8:	180b883a 	mov	r5,r3
    dcac:	00086f00 	call	86f0 <__gedf2>
    dcb0:	00bc7c0e 	bge	zero,r2,cea4 <__alt_data_end+0xf000cea4>
    dcb4:	01000c04 	movi	r4,48
    dcb8:	00000106 	br	dcc0 <_dtoa_r+0x1580>
    dcbc:	102f883a 	mov	r23,r2
    dcc0:	b8bfffc4 	addi	r2,r23,-1
    dcc4:	10c00007 	ldb	r3,0(r2)
    dcc8:	193ffc26 	beq	r3,r4,dcbc <__alt_data_end+0xf000dcbc>
    dccc:	d9801317 	ldw	r6,76(sp)
    dcd0:	d9800515 	stw	r6,20(sp)
    dcd4:	003c4406 	br	cde8 <__alt_data_end+0xf000cde8>
    dcd8:	d9801317 	ldw	r6,76(sp)
    dcdc:	d9800515 	stw	r6,20(sp)
    dce0:	003cea06 	br	d08c <__alt_data_end+0xf000d08c>
    dce4:	dd800f17 	ldw	r22,60(sp)
    dce8:	dcc01017 	ldw	r19,64(sp)
    dcec:	dc801217 	ldw	r18,72(sp)
    dcf0:	003c6c06 	br	cea4 <__alt_data_end+0xf000cea4>
    dcf4:	903e031e 	bne	r18,zero,d504 <__alt_data_end+0xf000d504>
    dcf8:	003ebb06 	br	d7e8 <__alt_data_end+0xf000d7e8>
    dcfc:	103e6c1e 	bne	r2,zero,d6b0 <__alt_data_end+0xf000d6b0>
    dd00:	4080004c 	andi	r2,r8,1
    dd04:	103e6a26 	beq	r2,zero,d6b0 <__alt_data_end+0xf000d6b0>
    dd08:	003e6606 	br	d6a4 <__alt_data_end+0xf000d6a4>
    dd0c:	d8c00317 	ldw	r3,12(sp)
    dd10:	00800084 	movi	r2,2
    dd14:	10c02916 	blt	r2,r3,ddbc <_dtoa_r+0x167c>
    dd18:	d9000c17 	ldw	r4,48(sp)
    dd1c:	003e8806 	br	d740 <__alt_data_end+0xf000d740>
    dd20:	04000084 	movi	r16,2
    dd24:	003b9d06 	br	cb9c <__alt_data_end+0xf000cb9c>
    dd28:	d9001317 	ldw	r4,76(sp)
    dd2c:	d9000515 	stw	r4,20(sp)
    dd30:	003cd606 	br	d08c <__alt_data_end+0xf000d08c>
    dd34:	d8801317 	ldw	r2,76(sp)
    dd38:	d8800515 	stw	r2,20(sp)
    dd3c:	003c2a06 	br	cde8 <__alt_data_end+0xf000cde8>
    dd40:	d9800317 	ldw	r6,12(sp)
    dd44:	00800084 	movi	r2,2
    dd48:	11801516 	blt	r2,r6,dda0 <_dtoa_r+0x1660>
    dd4c:	d9c00c17 	ldw	r7,48(sp)
    dd50:	d9c00615 	stw	r7,24(sp)
    dd54:	003df706 	br	d534 <__alt_data_end+0xf000d534>
    dd58:	193d3926 	beq	r3,r4,d240 <__alt_data_end+0xf000d240>
    dd5c:	00c00f04 	movi	r3,60
    dd60:	1885c83a 	sub	r2,r3,r2
    dd64:	003ddf06 	br	d4e4 <__alt_data_end+0xf000d4e4>
    dd68:	e009883a 	mov	r4,fp
    dd6c:	e0001115 	stw	zero,68(fp)
    dd70:	000b883a 	mov	r5,zero
    dd74:	000fb6c0 	call	fb6c <_Balloc>
    dd78:	d8800715 	stw	r2,28(sp)
    dd7c:	d8c00717 	ldw	r3,28(sp)
    dd80:	00bfffc4 	movi	r2,-1
    dd84:	01000044 	movi	r4,1
    dd88:	d8800c15 	stw	r2,48(sp)
    dd8c:	e0c01015 	stw	r3,64(fp)
    dd90:	d9000b15 	stw	r4,44(sp)
    dd94:	d8800615 	stw	r2,24(sp)
    dd98:	d8002215 	stw	zero,136(sp)
    dd9c:	003c4106 	br	cea4 <__alt_data_end+0xf000cea4>
    dda0:	d8c00c17 	ldw	r3,48(sp)
    dda4:	d8c00615 	stw	r3,24(sp)
    dda8:	003e7006 	br	d76c <__alt_data_end+0xf000d76c>
    ddac:	04400044 	movi	r17,1
    ddb0:	003b2006 	br	ca34 <__alt_data_end+0xf000ca34>
    ddb4:	000b883a 	mov	r5,zero
    ddb8:	003b3d06 	br	cab0 <__alt_data_end+0xf000cab0>
    ddbc:	d8800c17 	ldw	r2,48(sp)
    ddc0:	d8800615 	stw	r2,24(sp)
    ddc4:	003e6906 	br	d76c <__alt_data_end+0xf000d76c>

0000ddc8 <__sflush_r>:
    ddc8:	2880030b 	ldhu	r2,12(r5)
    ddcc:	defffb04 	addi	sp,sp,-20
    ddd0:	dcc00315 	stw	r19,12(sp)
    ddd4:	dc400115 	stw	r17,4(sp)
    ddd8:	dfc00415 	stw	ra,16(sp)
    dddc:	dc800215 	stw	r18,8(sp)
    dde0:	dc000015 	stw	r16,0(sp)
    dde4:	10c0020c 	andi	r3,r2,8
    dde8:	2823883a 	mov	r17,r5
    ddec:	2027883a 	mov	r19,r4
    ddf0:	1800311e 	bne	r3,zero,deb8 <__sflush_r+0xf0>
    ddf4:	28c00117 	ldw	r3,4(r5)
    ddf8:	10820014 	ori	r2,r2,2048
    ddfc:	2880030d 	sth	r2,12(r5)
    de00:	00c04b0e 	bge	zero,r3,df30 <__sflush_r+0x168>
    de04:	8a000a17 	ldw	r8,40(r17)
    de08:	40002326 	beq	r8,zero,de98 <__sflush_r+0xd0>
    de0c:	9c000017 	ldw	r16,0(r19)
    de10:	10c4000c 	andi	r3,r2,4096
    de14:	98000015 	stw	zero,0(r19)
    de18:	18004826 	beq	r3,zero,df3c <__sflush_r+0x174>
    de1c:	89801417 	ldw	r6,80(r17)
    de20:	10c0010c 	andi	r3,r2,4
    de24:	18000626 	beq	r3,zero,de40 <__sflush_r+0x78>
    de28:	88c00117 	ldw	r3,4(r17)
    de2c:	88800c17 	ldw	r2,48(r17)
    de30:	30cdc83a 	sub	r6,r6,r3
    de34:	10000226 	beq	r2,zero,de40 <__sflush_r+0x78>
    de38:	88800f17 	ldw	r2,60(r17)
    de3c:	308dc83a 	sub	r6,r6,r2
    de40:	89400717 	ldw	r5,28(r17)
    de44:	000f883a 	mov	r7,zero
    de48:	9809883a 	mov	r4,r19
    de4c:	403ee83a 	callr	r8
    de50:	00ffffc4 	movi	r3,-1
    de54:	10c04426 	beq	r2,r3,df68 <__sflush_r+0x1a0>
    de58:	88c0030b 	ldhu	r3,12(r17)
    de5c:	89000417 	ldw	r4,16(r17)
    de60:	88000115 	stw	zero,4(r17)
    de64:	197dffcc 	andi	r5,r3,63487
    de68:	8940030d 	sth	r5,12(r17)
    de6c:	89000015 	stw	r4,0(r17)
    de70:	18c4000c 	andi	r3,r3,4096
    de74:	18002c1e 	bne	r3,zero,df28 <__sflush_r+0x160>
    de78:	89400c17 	ldw	r5,48(r17)
    de7c:	9c000015 	stw	r16,0(r19)
    de80:	28000526 	beq	r5,zero,de98 <__sflush_r+0xd0>
    de84:	88801004 	addi	r2,r17,64
    de88:	28800226 	beq	r5,r2,de94 <__sflush_r+0xcc>
    de8c:	9809883a 	mov	r4,r19
    de90:	000e5340 	call	e534 <_free_r>
    de94:	88000c15 	stw	zero,48(r17)
    de98:	0005883a 	mov	r2,zero
    de9c:	dfc00417 	ldw	ra,16(sp)
    dea0:	dcc00317 	ldw	r19,12(sp)
    dea4:	dc800217 	ldw	r18,8(sp)
    dea8:	dc400117 	ldw	r17,4(sp)
    deac:	dc000017 	ldw	r16,0(sp)
    deb0:	dec00504 	addi	sp,sp,20
    deb4:	f800283a 	ret
    deb8:	2c800417 	ldw	r18,16(r5)
    debc:	903ff626 	beq	r18,zero,de98 <__alt_data_end+0xf000de98>
    dec0:	2c000017 	ldw	r16,0(r5)
    dec4:	108000cc 	andi	r2,r2,3
    dec8:	2c800015 	stw	r18,0(r5)
    decc:	84a1c83a 	sub	r16,r16,r18
    ded0:	1000131e 	bne	r2,zero,df20 <__sflush_r+0x158>
    ded4:	28800517 	ldw	r2,20(r5)
    ded8:	88800215 	stw	r2,8(r17)
    dedc:	04000316 	blt	zero,r16,deec <__sflush_r+0x124>
    dee0:	003fed06 	br	de98 <__alt_data_end+0xf000de98>
    dee4:	90a5883a 	add	r18,r18,r2
    dee8:	043feb0e 	bge	zero,r16,de98 <__alt_data_end+0xf000de98>
    deec:	88800917 	ldw	r2,36(r17)
    def0:	89400717 	ldw	r5,28(r17)
    def4:	800f883a 	mov	r7,r16
    def8:	900d883a 	mov	r6,r18
    defc:	9809883a 	mov	r4,r19
    df00:	103ee83a 	callr	r2
    df04:	80a1c83a 	sub	r16,r16,r2
    df08:	00bff616 	blt	zero,r2,dee4 <__alt_data_end+0xf000dee4>
    df0c:	88c0030b 	ldhu	r3,12(r17)
    df10:	00bfffc4 	movi	r2,-1
    df14:	18c01014 	ori	r3,r3,64
    df18:	88c0030d 	sth	r3,12(r17)
    df1c:	003fdf06 	br	de9c <__alt_data_end+0xf000de9c>
    df20:	0005883a 	mov	r2,zero
    df24:	003fec06 	br	ded8 <__alt_data_end+0xf000ded8>
    df28:	88801415 	stw	r2,80(r17)
    df2c:	003fd206 	br	de78 <__alt_data_end+0xf000de78>
    df30:	28c00f17 	ldw	r3,60(r5)
    df34:	00ffb316 	blt	zero,r3,de04 <__alt_data_end+0xf000de04>
    df38:	003fd706 	br	de98 <__alt_data_end+0xf000de98>
    df3c:	89400717 	ldw	r5,28(r17)
    df40:	000d883a 	mov	r6,zero
    df44:	01c00044 	movi	r7,1
    df48:	9809883a 	mov	r4,r19
    df4c:	403ee83a 	callr	r8
    df50:	100d883a 	mov	r6,r2
    df54:	00bfffc4 	movi	r2,-1
    df58:	30801426 	beq	r6,r2,dfac <__sflush_r+0x1e4>
    df5c:	8880030b 	ldhu	r2,12(r17)
    df60:	8a000a17 	ldw	r8,40(r17)
    df64:	003fae06 	br	de20 <__alt_data_end+0xf000de20>
    df68:	98c00017 	ldw	r3,0(r19)
    df6c:	183fba26 	beq	r3,zero,de58 <__alt_data_end+0xf000de58>
    df70:	01000744 	movi	r4,29
    df74:	19000626 	beq	r3,r4,df90 <__sflush_r+0x1c8>
    df78:	01000584 	movi	r4,22
    df7c:	19000426 	beq	r3,r4,df90 <__sflush_r+0x1c8>
    df80:	88c0030b 	ldhu	r3,12(r17)
    df84:	18c01014 	ori	r3,r3,64
    df88:	88c0030d 	sth	r3,12(r17)
    df8c:	003fc306 	br	de9c <__alt_data_end+0xf000de9c>
    df90:	8880030b 	ldhu	r2,12(r17)
    df94:	88c00417 	ldw	r3,16(r17)
    df98:	88000115 	stw	zero,4(r17)
    df9c:	10bdffcc 	andi	r2,r2,63487
    dfa0:	8880030d 	sth	r2,12(r17)
    dfa4:	88c00015 	stw	r3,0(r17)
    dfa8:	003fb306 	br	de78 <__alt_data_end+0xf000de78>
    dfac:	98800017 	ldw	r2,0(r19)
    dfb0:	103fea26 	beq	r2,zero,df5c <__alt_data_end+0xf000df5c>
    dfb4:	00c00744 	movi	r3,29
    dfb8:	10c00226 	beq	r2,r3,dfc4 <__sflush_r+0x1fc>
    dfbc:	00c00584 	movi	r3,22
    dfc0:	10c0031e 	bne	r2,r3,dfd0 <__sflush_r+0x208>
    dfc4:	9c000015 	stw	r16,0(r19)
    dfc8:	0005883a 	mov	r2,zero
    dfcc:	003fb306 	br	de9c <__alt_data_end+0xf000de9c>
    dfd0:	88c0030b 	ldhu	r3,12(r17)
    dfd4:	3005883a 	mov	r2,r6
    dfd8:	18c01014 	ori	r3,r3,64
    dfdc:	88c0030d 	sth	r3,12(r17)
    dfe0:	003fae06 	br	de9c <__alt_data_end+0xf000de9c>

0000dfe4 <_fflush_r>:
    dfe4:	defffd04 	addi	sp,sp,-12
    dfe8:	dc000115 	stw	r16,4(sp)
    dfec:	dfc00215 	stw	ra,8(sp)
    dff0:	2021883a 	mov	r16,r4
    dff4:	20000226 	beq	r4,zero,e000 <_fflush_r+0x1c>
    dff8:	20800e17 	ldw	r2,56(r4)
    dffc:	10000c26 	beq	r2,zero,e030 <_fflush_r+0x4c>
    e000:	2880030f 	ldh	r2,12(r5)
    e004:	1000051e 	bne	r2,zero,e01c <_fflush_r+0x38>
    e008:	0005883a 	mov	r2,zero
    e00c:	dfc00217 	ldw	ra,8(sp)
    e010:	dc000117 	ldw	r16,4(sp)
    e014:	dec00304 	addi	sp,sp,12
    e018:	f800283a 	ret
    e01c:	8009883a 	mov	r4,r16
    e020:	dfc00217 	ldw	ra,8(sp)
    e024:	dc000117 	ldw	r16,4(sp)
    e028:	dec00304 	addi	sp,sp,12
    e02c:	000ddc81 	jmpi	ddc8 <__sflush_r>
    e030:	d9400015 	stw	r5,0(sp)
    e034:	000e3c00 	call	e3c0 <__sinit>
    e038:	d9400017 	ldw	r5,0(sp)
    e03c:	003ff006 	br	e000 <__alt_data_end+0xf000e000>

0000e040 <fflush>:
    e040:	20000526 	beq	r4,zero,e058 <fflush+0x18>
    e044:	00820034 	movhi	r2,2048
    e048:	1089a104 	addi	r2,r2,9860
    e04c:	200b883a 	mov	r5,r4
    e050:	11000017 	ldw	r4,0(r2)
    e054:	000dfe41 	jmpi	dfe4 <_fflush_r>
    e058:	00820034 	movhi	r2,2048
    e05c:	1089a004 	addi	r2,r2,9856
    e060:	11000017 	ldw	r4,0(r2)
    e064:	01400074 	movhi	r5,1
    e068:	2977f904 	addi	r5,r5,-8220
    e06c:	000edc41 	jmpi	edc4 <_fwalk_reent>

0000e070 <__fp_unlock>:
    e070:	0005883a 	mov	r2,zero
    e074:	f800283a 	ret

0000e078 <_cleanup_r>:
    e078:	01400074 	movhi	r5,1
    e07c:	294abe04 	addi	r5,r5,11000
    e080:	000edc41 	jmpi	edc4 <_fwalk_reent>

0000e084 <__sinit.part.1>:
    e084:	defff704 	addi	sp,sp,-36
    e088:	00c00074 	movhi	r3,1
    e08c:	dfc00815 	stw	ra,32(sp)
    e090:	ddc00715 	stw	r23,28(sp)
    e094:	dd800615 	stw	r22,24(sp)
    e098:	dd400515 	stw	r21,20(sp)
    e09c:	dd000415 	stw	r20,16(sp)
    e0a0:	dcc00315 	stw	r19,12(sp)
    e0a4:	dc800215 	stw	r18,8(sp)
    e0a8:	dc400115 	stw	r17,4(sp)
    e0ac:	dc000015 	stw	r16,0(sp)
    e0b0:	18f81e04 	addi	r3,r3,-8072
    e0b4:	24000117 	ldw	r16,4(r4)
    e0b8:	20c00f15 	stw	r3,60(r4)
    e0bc:	2080bb04 	addi	r2,r4,748
    e0c0:	00c000c4 	movi	r3,3
    e0c4:	20c0b915 	stw	r3,740(r4)
    e0c8:	2080ba15 	stw	r2,744(r4)
    e0cc:	2000b815 	stw	zero,736(r4)
    e0d0:	05c00204 	movi	r23,8
    e0d4:	00800104 	movi	r2,4
    e0d8:	2025883a 	mov	r18,r4
    e0dc:	b80d883a 	mov	r6,r23
    e0e0:	81001704 	addi	r4,r16,92
    e0e4:	000b883a 	mov	r5,zero
    e0e8:	80000015 	stw	zero,0(r16)
    e0ec:	80000115 	stw	zero,4(r16)
    e0f0:	80000215 	stw	zero,8(r16)
    e0f4:	8080030d 	sth	r2,12(r16)
    e0f8:	80001915 	stw	zero,100(r16)
    e0fc:	8000038d 	sth	zero,14(r16)
    e100:	80000415 	stw	zero,16(r16)
    e104:	80000515 	stw	zero,20(r16)
    e108:	80000615 	stw	zero,24(r16)
    e10c:	0009e1c0 	call	9e1c <memset>
    e110:	05800074 	movhi	r22,1
    e114:	94400217 	ldw	r17,8(r18)
    e118:	05400074 	movhi	r21,1
    e11c:	05000074 	movhi	r20,1
    e120:	04c00074 	movhi	r19,1
    e124:	b5844804 	addi	r22,r22,4384
    e128:	ad445f04 	addi	r21,r21,4476
    e12c:	a5047e04 	addi	r20,r20,4600
    e130:	9cc49504 	addi	r19,r19,4692
    e134:	85800815 	stw	r22,32(r16)
    e138:	85400915 	stw	r21,36(r16)
    e13c:	85000a15 	stw	r20,40(r16)
    e140:	84c00b15 	stw	r19,44(r16)
    e144:	84000715 	stw	r16,28(r16)
    e148:	00800284 	movi	r2,10
    e14c:	8880030d 	sth	r2,12(r17)
    e150:	00800044 	movi	r2,1
    e154:	b80d883a 	mov	r6,r23
    e158:	89001704 	addi	r4,r17,92
    e15c:	000b883a 	mov	r5,zero
    e160:	88000015 	stw	zero,0(r17)
    e164:	88000115 	stw	zero,4(r17)
    e168:	88000215 	stw	zero,8(r17)
    e16c:	88001915 	stw	zero,100(r17)
    e170:	8880038d 	sth	r2,14(r17)
    e174:	88000415 	stw	zero,16(r17)
    e178:	88000515 	stw	zero,20(r17)
    e17c:	88000615 	stw	zero,24(r17)
    e180:	0009e1c0 	call	9e1c <memset>
    e184:	94000317 	ldw	r16,12(r18)
    e188:	00800484 	movi	r2,18
    e18c:	8c400715 	stw	r17,28(r17)
    e190:	8d800815 	stw	r22,32(r17)
    e194:	8d400915 	stw	r21,36(r17)
    e198:	8d000a15 	stw	r20,40(r17)
    e19c:	8cc00b15 	stw	r19,44(r17)
    e1a0:	8080030d 	sth	r2,12(r16)
    e1a4:	00800084 	movi	r2,2
    e1a8:	80000015 	stw	zero,0(r16)
    e1ac:	80000115 	stw	zero,4(r16)
    e1b0:	80000215 	stw	zero,8(r16)
    e1b4:	80001915 	stw	zero,100(r16)
    e1b8:	8080038d 	sth	r2,14(r16)
    e1bc:	80000415 	stw	zero,16(r16)
    e1c0:	80000515 	stw	zero,20(r16)
    e1c4:	80000615 	stw	zero,24(r16)
    e1c8:	b80d883a 	mov	r6,r23
    e1cc:	000b883a 	mov	r5,zero
    e1d0:	81001704 	addi	r4,r16,92
    e1d4:	0009e1c0 	call	9e1c <memset>
    e1d8:	00800044 	movi	r2,1
    e1dc:	84000715 	stw	r16,28(r16)
    e1e0:	85800815 	stw	r22,32(r16)
    e1e4:	85400915 	stw	r21,36(r16)
    e1e8:	85000a15 	stw	r20,40(r16)
    e1ec:	84c00b15 	stw	r19,44(r16)
    e1f0:	90800e15 	stw	r2,56(r18)
    e1f4:	dfc00817 	ldw	ra,32(sp)
    e1f8:	ddc00717 	ldw	r23,28(sp)
    e1fc:	dd800617 	ldw	r22,24(sp)
    e200:	dd400517 	ldw	r21,20(sp)
    e204:	dd000417 	ldw	r20,16(sp)
    e208:	dcc00317 	ldw	r19,12(sp)
    e20c:	dc800217 	ldw	r18,8(sp)
    e210:	dc400117 	ldw	r17,4(sp)
    e214:	dc000017 	ldw	r16,0(sp)
    e218:	dec00904 	addi	sp,sp,36
    e21c:	f800283a 	ret

0000e220 <__fp_lock>:
    e220:	0005883a 	mov	r2,zero
    e224:	f800283a 	ret

0000e228 <__sfmoreglue>:
    e228:	defffc04 	addi	sp,sp,-16
    e22c:	dc400115 	stw	r17,4(sp)
    e230:	2c7fffc4 	addi	r17,r5,-1
    e234:	8c401a24 	muli	r17,r17,104
    e238:	dc800215 	stw	r18,8(sp)
    e23c:	2825883a 	mov	r18,r5
    e240:	89401d04 	addi	r5,r17,116
    e244:	dc000015 	stw	r16,0(sp)
    e248:	dfc00315 	stw	ra,12(sp)
    e24c:	000f1200 	call	f120 <_malloc_r>
    e250:	1021883a 	mov	r16,r2
    e254:	10000726 	beq	r2,zero,e274 <__sfmoreglue+0x4c>
    e258:	11000304 	addi	r4,r2,12
    e25c:	10000015 	stw	zero,0(r2)
    e260:	14800115 	stw	r18,4(r2)
    e264:	11000215 	stw	r4,8(r2)
    e268:	89801a04 	addi	r6,r17,104
    e26c:	000b883a 	mov	r5,zero
    e270:	0009e1c0 	call	9e1c <memset>
    e274:	8005883a 	mov	r2,r16
    e278:	dfc00317 	ldw	ra,12(sp)
    e27c:	dc800217 	ldw	r18,8(sp)
    e280:	dc400117 	ldw	r17,4(sp)
    e284:	dc000017 	ldw	r16,0(sp)
    e288:	dec00404 	addi	sp,sp,16
    e28c:	f800283a 	ret

0000e290 <__sfp>:
    e290:	defffb04 	addi	sp,sp,-20
    e294:	dc000015 	stw	r16,0(sp)
    e298:	04020034 	movhi	r16,2048
    e29c:	8409a004 	addi	r16,r16,9856
    e2a0:	dcc00315 	stw	r19,12(sp)
    e2a4:	2027883a 	mov	r19,r4
    e2a8:	81000017 	ldw	r4,0(r16)
    e2ac:	dfc00415 	stw	ra,16(sp)
    e2b0:	dc800215 	stw	r18,8(sp)
    e2b4:	20800e17 	ldw	r2,56(r4)
    e2b8:	dc400115 	stw	r17,4(sp)
    e2bc:	1000021e 	bne	r2,zero,e2c8 <__sfp+0x38>
    e2c0:	000e0840 	call	e084 <__sinit.part.1>
    e2c4:	81000017 	ldw	r4,0(r16)
    e2c8:	2480b804 	addi	r18,r4,736
    e2cc:	047fffc4 	movi	r17,-1
    e2d0:	91000117 	ldw	r4,4(r18)
    e2d4:	94000217 	ldw	r16,8(r18)
    e2d8:	213fffc4 	addi	r4,r4,-1
    e2dc:	20000a16 	blt	r4,zero,e308 <__sfp+0x78>
    e2e0:	8080030f 	ldh	r2,12(r16)
    e2e4:	10000c26 	beq	r2,zero,e318 <__sfp+0x88>
    e2e8:	80c01d04 	addi	r3,r16,116
    e2ec:	00000206 	br	e2f8 <__sfp+0x68>
    e2f0:	18bfe60f 	ldh	r2,-104(r3)
    e2f4:	10000826 	beq	r2,zero,e318 <__sfp+0x88>
    e2f8:	213fffc4 	addi	r4,r4,-1
    e2fc:	1c3ffd04 	addi	r16,r3,-12
    e300:	18c01a04 	addi	r3,r3,104
    e304:	247ffa1e 	bne	r4,r17,e2f0 <__alt_data_end+0xf000e2f0>
    e308:	90800017 	ldw	r2,0(r18)
    e30c:	10001d26 	beq	r2,zero,e384 <__sfp+0xf4>
    e310:	1025883a 	mov	r18,r2
    e314:	003fee06 	br	e2d0 <__alt_data_end+0xf000e2d0>
    e318:	00bfffc4 	movi	r2,-1
    e31c:	8080038d 	sth	r2,14(r16)
    e320:	00800044 	movi	r2,1
    e324:	8080030d 	sth	r2,12(r16)
    e328:	80001915 	stw	zero,100(r16)
    e32c:	80000015 	stw	zero,0(r16)
    e330:	80000215 	stw	zero,8(r16)
    e334:	80000115 	stw	zero,4(r16)
    e338:	80000415 	stw	zero,16(r16)
    e33c:	80000515 	stw	zero,20(r16)
    e340:	80000615 	stw	zero,24(r16)
    e344:	01800204 	movi	r6,8
    e348:	000b883a 	mov	r5,zero
    e34c:	81001704 	addi	r4,r16,92
    e350:	0009e1c0 	call	9e1c <memset>
    e354:	8005883a 	mov	r2,r16
    e358:	80000c15 	stw	zero,48(r16)
    e35c:	80000d15 	stw	zero,52(r16)
    e360:	80001115 	stw	zero,68(r16)
    e364:	80001215 	stw	zero,72(r16)
    e368:	dfc00417 	ldw	ra,16(sp)
    e36c:	dcc00317 	ldw	r19,12(sp)
    e370:	dc800217 	ldw	r18,8(sp)
    e374:	dc400117 	ldw	r17,4(sp)
    e378:	dc000017 	ldw	r16,0(sp)
    e37c:	dec00504 	addi	sp,sp,20
    e380:	f800283a 	ret
    e384:	01400104 	movi	r5,4
    e388:	9809883a 	mov	r4,r19
    e38c:	000e2280 	call	e228 <__sfmoreglue>
    e390:	90800015 	stw	r2,0(r18)
    e394:	103fde1e 	bne	r2,zero,e310 <__alt_data_end+0xf000e310>
    e398:	00800304 	movi	r2,12
    e39c:	98800015 	stw	r2,0(r19)
    e3a0:	0005883a 	mov	r2,zero
    e3a4:	003ff006 	br	e368 <__alt_data_end+0xf000e368>

0000e3a8 <_cleanup>:
    e3a8:	00820034 	movhi	r2,2048
    e3ac:	1089a004 	addi	r2,r2,9856
    e3b0:	11000017 	ldw	r4,0(r2)
    e3b4:	01400074 	movhi	r5,1
    e3b8:	294abe04 	addi	r5,r5,11000
    e3bc:	000edc41 	jmpi	edc4 <_fwalk_reent>

0000e3c0 <__sinit>:
    e3c0:	20800e17 	ldw	r2,56(r4)
    e3c4:	10000126 	beq	r2,zero,e3cc <__sinit+0xc>
    e3c8:	f800283a 	ret
    e3cc:	000e0841 	jmpi	e084 <__sinit.part.1>

0000e3d0 <__sfp_lock_acquire>:
    e3d0:	f800283a 	ret

0000e3d4 <__sfp_lock_release>:
    e3d4:	f800283a 	ret

0000e3d8 <__sinit_lock_acquire>:
    e3d8:	f800283a 	ret

0000e3dc <__sinit_lock_release>:
    e3dc:	f800283a 	ret

0000e3e0 <__fp_lock_all>:
    e3e0:	00820034 	movhi	r2,2048
    e3e4:	1089a104 	addi	r2,r2,9860
    e3e8:	11000017 	ldw	r4,0(r2)
    e3ec:	01400074 	movhi	r5,1
    e3f0:	29788804 	addi	r5,r5,-7648
    e3f4:	000ed001 	jmpi	ed00 <_fwalk>

0000e3f8 <__fp_unlock_all>:
    e3f8:	00820034 	movhi	r2,2048
    e3fc:	1089a104 	addi	r2,r2,9860
    e400:	11000017 	ldw	r4,0(r2)
    e404:	01400074 	movhi	r5,1
    e408:	29781c04 	addi	r5,r5,-8080
    e40c:	000ed001 	jmpi	ed00 <_fwalk>

0000e410 <_malloc_trim_r>:
    e410:	defffb04 	addi	sp,sp,-20
    e414:	dcc00315 	stw	r19,12(sp)
    e418:	04c20034 	movhi	r19,2048
    e41c:	dc800215 	stw	r18,8(sp)
    e420:	dc400115 	stw	r17,4(sp)
    e424:	dc000015 	stw	r16,0(sp)
    e428:	dfc00415 	stw	ra,16(sp)
    e42c:	2821883a 	mov	r16,r5
    e430:	9cc33104 	addi	r19,r19,3268
    e434:	2025883a 	mov	r18,r4
    e438:	001429c0 	call	1429c <__malloc_lock>
    e43c:	98800217 	ldw	r2,8(r19)
    e440:	14400117 	ldw	r17,4(r2)
    e444:	00bfff04 	movi	r2,-4
    e448:	88a2703a 	and	r17,r17,r2
    e44c:	8c21c83a 	sub	r16,r17,r16
    e450:	8403fbc4 	addi	r16,r16,4079
    e454:	8020d33a 	srli	r16,r16,12
    e458:	0083ffc4 	movi	r2,4095
    e45c:	843fffc4 	addi	r16,r16,-1
    e460:	8020933a 	slli	r16,r16,12
    e464:	1400060e 	bge	r2,r16,e480 <_malloc_trim_r+0x70>
    e468:	000b883a 	mov	r5,zero
    e46c:	9009883a 	mov	r4,r18
    e470:	00110cc0 	call	110cc <_sbrk_r>
    e474:	98c00217 	ldw	r3,8(r19)
    e478:	1c47883a 	add	r3,r3,r17
    e47c:	10c00a26 	beq	r2,r3,e4a8 <_malloc_trim_r+0x98>
    e480:	9009883a 	mov	r4,r18
    e484:	00142c00 	call	142c0 <__malloc_unlock>
    e488:	0005883a 	mov	r2,zero
    e48c:	dfc00417 	ldw	ra,16(sp)
    e490:	dcc00317 	ldw	r19,12(sp)
    e494:	dc800217 	ldw	r18,8(sp)
    e498:	dc400117 	ldw	r17,4(sp)
    e49c:	dc000017 	ldw	r16,0(sp)
    e4a0:	dec00504 	addi	sp,sp,20
    e4a4:	f800283a 	ret
    e4a8:	040bc83a 	sub	r5,zero,r16
    e4ac:	9009883a 	mov	r4,r18
    e4b0:	00110cc0 	call	110cc <_sbrk_r>
    e4b4:	00ffffc4 	movi	r3,-1
    e4b8:	10c00d26 	beq	r2,r3,e4f0 <_malloc_trim_r+0xe0>
    e4bc:	00c20234 	movhi	r3,2056
    e4c0:	18fe5904 	addi	r3,r3,-1692
    e4c4:	18800017 	ldw	r2,0(r3)
    e4c8:	99000217 	ldw	r4,8(r19)
    e4cc:	8c23c83a 	sub	r17,r17,r16
    e4d0:	8c400054 	ori	r17,r17,1
    e4d4:	1421c83a 	sub	r16,r2,r16
    e4d8:	24400115 	stw	r17,4(r4)
    e4dc:	9009883a 	mov	r4,r18
    e4e0:	1c000015 	stw	r16,0(r3)
    e4e4:	00142c00 	call	142c0 <__malloc_unlock>
    e4e8:	00800044 	movi	r2,1
    e4ec:	003fe706 	br	e48c <__alt_data_end+0xf000e48c>
    e4f0:	000b883a 	mov	r5,zero
    e4f4:	9009883a 	mov	r4,r18
    e4f8:	00110cc0 	call	110cc <_sbrk_r>
    e4fc:	99000217 	ldw	r4,8(r19)
    e500:	014003c4 	movi	r5,15
    e504:	1107c83a 	sub	r3,r2,r4
    e508:	28ffdd0e 	bge	r5,r3,e480 <__alt_data_end+0xf000e480>
    e50c:	01420034 	movhi	r5,2048
    e510:	2949a304 	addi	r5,r5,9868
    e514:	29400017 	ldw	r5,0(r5)
    e518:	18c00054 	ori	r3,r3,1
    e51c:	20c00115 	stw	r3,4(r4)
    e520:	00c20234 	movhi	r3,2056
    e524:	1145c83a 	sub	r2,r2,r5
    e528:	18fe5904 	addi	r3,r3,-1692
    e52c:	18800015 	stw	r2,0(r3)
    e530:	003fd306 	br	e480 <__alt_data_end+0xf000e480>

0000e534 <_free_r>:
    e534:	28004126 	beq	r5,zero,e63c <_free_r+0x108>
    e538:	defffd04 	addi	sp,sp,-12
    e53c:	dc400115 	stw	r17,4(sp)
    e540:	dc000015 	stw	r16,0(sp)
    e544:	2023883a 	mov	r17,r4
    e548:	2821883a 	mov	r16,r5
    e54c:	dfc00215 	stw	ra,8(sp)
    e550:	001429c0 	call	1429c <__malloc_lock>
    e554:	81ffff17 	ldw	r7,-4(r16)
    e558:	00bfff84 	movi	r2,-2
    e55c:	01020034 	movhi	r4,2048
    e560:	81bffe04 	addi	r6,r16,-8
    e564:	3884703a 	and	r2,r7,r2
    e568:	21033104 	addi	r4,r4,3268
    e56c:	308b883a 	add	r5,r6,r2
    e570:	2a400117 	ldw	r9,4(r5)
    e574:	22000217 	ldw	r8,8(r4)
    e578:	00ffff04 	movi	r3,-4
    e57c:	48c6703a 	and	r3,r9,r3
    e580:	2a005726 	beq	r5,r8,e6e0 <_free_r+0x1ac>
    e584:	28c00115 	stw	r3,4(r5)
    e588:	39c0004c 	andi	r7,r7,1
    e58c:	3800091e 	bne	r7,zero,e5b4 <_free_r+0x80>
    e590:	823ffe17 	ldw	r8,-8(r16)
    e594:	22400204 	addi	r9,r4,8
    e598:	320dc83a 	sub	r6,r6,r8
    e59c:	31c00217 	ldw	r7,8(r6)
    e5a0:	1205883a 	add	r2,r2,r8
    e5a4:	3a406526 	beq	r7,r9,e73c <_free_r+0x208>
    e5a8:	32000317 	ldw	r8,12(r6)
    e5ac:	3a000315 	stw	r8,12(r7)
    e5b0:	41c00215 	stw	r7,8(r8)
    e5b4:	28cf883a 	add	r7,r5,r3
    e5b8:	39c00117 	ldw	r7,4(r7)
    e5bc:	39c0004c 	andi	r7,r7,1
    e5c0:	38003a26 	beq	r7,zero,e6ac <_free_r+0x178>
    e5c4:	10c00054 	ori	r3,r2,1
    e5c8:	30c00115 	stw	r3,4(r6)
    e5cc:	3087883a 	add	r3,r6,r2
    e5d0:	18800015 	stw	r2,0(r3)
    e5d4:	00c07fc4 	movi	r3,511
    e5d8:	18801936 	bltu	r3,r2,e640 <_free_r+0x10c>
    e5dc:	1004d0fa 	srli	r2,r2,3
    e5e0:	01c00044 	movi	r7,1
    e5e4:	21400117 	ldw	r5,4(r4)
    e5e8:	10c00044 	addi	r3,r2,1
    e5ec:	18c7883a 	add	r3,r3,r3
    e5f0:	1005d0ba 	srai	r2,r2,2
    e5f4:	18c7883a 	add	r3,r3,r3
    e5f8:	18c7883a 	add	r3,r3,r3
    e5fc:	1907883a 	add	r3,r3,r4
    e600:	3884983a 	sll	r2,r7,r2
    e604:	19c00017 	ldw	r7,0(r3)
    e608:	1a3ffe04 	addi	r8,r3,-8
    e60c:	1144b03a 	or	r2,r2,r5
    e610:	32000315 	stw	r8,12(r6)
    e614:	31c00215 	stw	r7,8(r6)
    e618:	20800115 	stw	r2,4(r4)
    e61c:	19800015 	stw	r6,0(r3)
    e620:	39800315 	stw	r6,12(r7)
    e624:	8809883a 	mov	r4,r17
    e628:	dfc00217 	ldw	ra,8(sp)
    e62c:	dc400117 	ldw	r17,4(sp)
    e630:	dc000017 	ldw	r16,0(sp)
    e634:	dec00304 	addi	sp,sp,12
    e638:	00142c01 	jmpi	142c0 <__malloc_unlock>
    e63c:	f800283a 	ret
    e640:	100ad27a 	srli	r5,r2,9
    e644:	00c00104 	movi	r3,4
    e648:	19404a36 	bltu	r3,r5,e774 <_free_r+0x240>
    e64c:	100ad1ba 	srli	r5,r2,6
    e650:	28c00e44 	addi	r3,r5,57
    e654:	18c7883a 	add	r3,r3,r3
    e658:	29400e04 	addi	r5,r5,56
    e65c:	18c7883a 	add	r3,r3,r3
    e660:	18c7883a 	add	r3,r3,r3
    e664:	1909883a 	add	r4,r3,r4
    e668:	20c00017 	ldw	r3,0(r4)
    e66c:	01c20034 	movhi	r7,2048
    e670:	213ffe04 	addi	r4,r4,-8
    e674:	39c33104 	addi	r7,r7,3268
    e678:	20c04426 	beq	r4,r3,e78c <_free_r+0x258>
    e67c:	01ffff04 	movi	r7,-4
    e680:	19400117 	ldw	r5,4(r3)
    e684:	29ca703a 	and	r5,r5,r7
    e688:	1140022e 	bgeu	r2,r5,e694 <_free_r+0x160>
    e68c:	18c00217 	ldw	r3,8(r3)
    e690:	20fffb1e 	bne	r4,r3,e680 <__alt_data_end+0xf000e680>
    e694:	19000317 	ldw	r4,12(r3)
    e698:	31000315 	stw	r4,12(r6)
    e69c:	30c00215 	stw	r3,8(r6)
    e6a0:	21800215 	stw	r6,8(r4)
    e6a4:	19800315 	stw	r6,12(r3)
    e6a8:	003fde06 	br	e624 <__alt_data_end+0xf000e624>
    e6ac:	29c00217 	ldw	r7,8(r5)
    e6b0:	10c5883a 	add	r2,r2,r3
    e6b4:	00c20034 	movhi	r3,2048
    e6b8:	18c33304 	addi	r3,r3,3276
    e6bc:	38c03b26 	beq	r7,r3,e7ac <_free_r+0x278>
    e6c0:	2a000317 	ldw	r8,12(r5)
    e6c4:	11400054 	ori	r5,r2,1
    e6c8:	3087883a 	add	r3,r6,r2
    e6cc:	3a000315 	stw	r8,12(r7)
    e6d0:	41c00215 	stw	r7,8(r8)
    e6d4:	31400115 	stw	r5,4(r6)
    e6d8:	18800015 	stw	r2,0(r3)
    e6dc:	003fbd06 	br	e5d4 <__alt_data_end+0xf000e5d4>
    e6e0:	39c0004c 	andi	r7,r7,1
    e6e4:	10c5883a 	add	r2,r2,r3
    e6e8:	3800071e 	bne	r7,zero,e708 <_free_r+0x1d4>
    e6ec:	81fffe17 	ldw	r7,-8(r16)
    e6f0:	31cdc83a 	sub	r6,r6,r7
    e6f4:	30c00317 	ldw	r3,12(r6)
    e6f8:	31400217 	ldw	r5,8(r6)
    e6fc:	11c5883a 	add	r2,r2,r7
    e700:	28c00315 	stw	r3,12(r5)
    e704:	19400215 	stw	r5,8(r3)
    e708:	10c00054 	ori	r3,r2,1
    e70c:	30c00115 	stw	r3,4(r6)
    e710:	00c20034 	movhi	r3,2048
    e714:	18c9a404 	addi	r3,r3,9872
    e718:	18c00017 	ldw	r3,0(r3)
    e71c:	21800215 	stw	r6,8(r4)
    e720:	10ffc036 	bltu	r2,r3,e624 <__alt_data_end+0xf000e624>
    e724:	00820034 	movhi	r2,2048
    e728:	1089de04 	addi	r2,r2,10104
    e72c:	11400017 	ldw	r5,0(r2)
    e730:	8809883a 	mov	r4,r17
    e734:	000e4100 	call	e410 <_malloc_trim_r>
    e738:	003fba06 	br	e624 <__alt_data_end+0xf000e624>
    e73c:	28c9883a 	add	r4,r5,r3
    e740:	21000117 	ldw	r4,4(r4)
    e744:	2100004c 	andi	r4,r4,1
    e748:	2000391e 	bne	r4,zero,e830 <_free_r+0x2fc>
    e74c:	29c00217 	ldw	r7,8(r5)
    e750:	29000317 	ldw	r4,12(r5)
    e754:	1885883a 	add	r2,r3,r2
    e758:	10c00054 	ori	r3,r2,1
    e75c:	39000315 	stw	r4,12(r7)
    e760:	21c00215 	stw	r7,8(r4)
    e764:	30c00115 	stw	r3,4(r6)
    e768:	308d883a 	add	r6,r6,r2
    e76c:	30800015 	stw	r2,0(r6)
    e770:	003fac06 	br	e624 <__alt_data_end+0xf000e624>
    e774:	00c00504 	movi	r3,20
    e778:	19401536 	bltu	r3,r5,e7d0 <_free_r+0x29c>
    e77c:	28c01704 	addi	r3,r5,92
    e780:	18c7883a 	add	r3,r3,r3
    e784:	294016c4 	addi	r5,r5,91
    e788:	003fb406 	br	e65c <__alt_data_end+0xf000e65c>
    e78c:	280bd0ba 	srai	r5,r5,2
    e790:	00c00044 	movi	r3,1
    e794:	38800117 	ldw	r2,4(r7)
    e798:	194a983a 	sll	r5,r3,r5
    e79c:	2007883a 	mov	r3,r4
    e7a0:	2884b03a 	or	r2,r5,r2
    e7a4:	38800115 	stw	r2,4(r7)
    e7a8:	003fbb06 	br	e698 <__alt_data_end+0xf000e698>
    e7ac:	21800515 	stw	r6,20(r4)
    e7b0:	21800415 	stw	r6,16(r4)
    e7b4:	10c00054 	ori	r3,r2,1
    e7b8:	31c00315 	stw	r7,12(r6)
    e7bc:	31c00215 	stw	r7,8(r6)
    e7c0:	30c00115 	stw	r3,4(r6)
    e7c4:	308d883a 	add	r6,r6,r2
    e7c8:	30800015 	stw	r2,0(r6)
    e7cc:	003f9506 	br	e624 <__alt_data_end+0xf000e624>
    e7d0:	00c01504 	movi	r3,84
    e7d4:	19400536 	bltu	r3,r5,e7ec <_free_r+0x2b8>
    e7d8:	100ad33a 	srli	r5,r2,12
    e7dc:	28c01bc4 	addi	r3,r5,111
    e7e0:	18c7883a 	add	r3,r3,r3
    e7e4:	29401b84 	addi	r5,r5,110
    e7e8:	003f9c06 	br	e65c <__alt_data_end+0xf000e65c>
    e7ec:	00c05504 	movi	r3,340
    e7f0:	19400536 	bltu	r3,r5,e808 <_free_r+0x2d4>
    e7f4:	100ad3fa 	srli	r5,r2,15
    e7f8:	28c01e04 	addi	r3,r5,120
    e7fc:	18c7883a 	add	r3,r3,r3
    e800:	29401dc4 	addi	r5,r5,119
    e804:	003f9506 	br	e65c <__alt_data_end+0xf000e65c>
    e808:	00c15504 	movi	r3,1364
    e80c:	19400536 	bltu	r3,r5,e824 <_free_r+0x2f0>
    e810:	100ad4ba 	srli	r5,r2,18
    e814:	28c01f44 	addi	r3,r5,125
    e818:	18c7883a 	add	r3,r3,r3
    e81c:	29401f04 	addi	r5,r5,124
    e820:	003f8e06 	br	e65c <__alt_data_end+0xf000e65c>
    e824:	00c03f84 	movi	r3,254
    e828:	01401f84 	movi	r5,126
    e82c:	003f8b06 	br	e65c <__alt_data_end+0xf000e65c>
    e830:	10c00054 	ori	r3,r2,1
    e834:	30c00115 	stw	r3,4(r6)
    e838:	308d883a 	add	r6,r6,r2
    e83c:	30800015 	stw	r2,0(r6)
    e840:	003f7806 	br	e624 <__alt_data_end+0xf000e624>

0000e844 <__sfvwrite_r>:
    e844:	30800217 	ldw	r2,8(r6)
    e848:	10006726 	beq	r2,zero,e9e8 <__sfvwrite_r+0x1a4>
    e84c:	28c0030b 	ldhu	r3,12(r5)
    e850:	defff404 	addi	sp,sp,-48
    e854:	dd400715 	stw	r21,28(sp)
    e858:	dd000615 	stw	r20,24(sp)
    e85c:	dc000215 	stw	r16,8(sp)
    e860:	dfc00b15 	stw	ra,44(sp)
    e864:	df000a15 	stw	fp,40(sp)
    e868:	ddc00915 	stw	r23,36(sp)
    e86c:	dd800815 	stw	r22,32(sp)
    e870:	dcc00515 	stw	r19,20(sp)
    e874:	dc800415 	stw	r18,16(sp)
    e878:	dc400315 	stw	r17,12(sp)
    e87c:	1880020c 	andi	r2,r3,8
    e880:	2821883a 	mov	r16,r5
    e884:	202b883a 	mov	r21,r4
    e888:	3029883a 	mov	r20,r6
    e88c:	10002726 	beq	r2,zero,e92c <__sfvwrite_r+0xe8>
    e890:	28800417 	ldw	r2,16(r5)
    e894:	10002526 	beq	r2,zero,e92c <__sfvwrite_r+0xe8>
    e898:	1880008c 	andi	r2,r3,2
    e89c:	a4400017 	ldw	r17,0(r20)
    e8a0:	10002a26 	beq	r2,zero,e94c <__sfvwrite_r+0x108>
    e8a4:	05a00034 	movhi	r22,32768
    e8a8:	0027883a 	mov	r19,zero
    e8ac:	0025883a 	mov	r18,zero
    e8b0:	b5bf0004 	addi	r22,r22,-1024
    e8b4:	980d883a 	mov	r6,r19
    e8b8:	a809883a 	mov	r4,r21
    e8bc:	90004626 	beq	r18,zero,e9d8 <__sfvwrite_r+0x194>
    e8c0:	900f883a 	mov	r7,r18
    e8c4:	b480022e 	bgeu	r22,r18,e8d0 <__sfvwrite_r+0x8c>
    e8c8:	01e00034 	movhi	r7,32768
    e8cc:	39ff0004 	addi	r7,r7,-1024
    e8d0:	80800917 	ldw	r2,36(r16)
    e8d4:	81400717 	ldw	r5,28(r16)
    e8d8:	103ee83a 	callr	r2
    e8dc:	0080570e 	bge	zero,r2,ea3c <__sfvwrite_r+0x1f8>
    e8e0:	a0c00217 	ldw	r3,8(r20)
    e8e4:	98a7883a 	add	r19,r19,r2
    e8e8:	90a5c83a 	sub	r18,r18,r2
    e8ec:	1885c83a 	sub	r2,r3,r2
    e8f0:	a0800215 	stw	r2,8(r20)
    e8f4:	103fef1e 	bne	r2,zero,e8b4 <__alt_data_end+0xf000e8b4>
    e8f8:	0005883a 	mov	r2,zero
    e8fc:	dfc00b17 	ldw	ra,44(sp)
    e900:	df000a17 	ldw	fp,40(sp)
    e904:	ddc00917 	ldw	r23,36(sp)
    e908:	dd800817 	ldw	r22,32(sp)
    e90c:	dd400717 	ldw	r21,28(sp)
    e910:	dd000617 	ldw	r20,24(sp)
    e914:	dcc00517 	ldw	r19,20(sp)
    e918:	dc800417 	ldw	r18,16(sp)
    e91c:	dc400317 	ldw	r17,12(sp)
    e920:	dc000217 	ldw	r16,8(sp)
    e924:	dec00c04 	addi	sp,sp,48
    e928:	f800283a 	ret
    e92c:	800b883a 	mov	r5,r16
    e930:	a809883a 	mov	r4,r21
    e934:	000c3ec0 	call	c3ec <__swsetup_r>
    e938:	1000eb1e 	bne	r2,zero,ece8 <__sfvwrite_r+0x4a4>
    e93c:	80c0030b 	ldhu	r3,12(r16)
    e940:	a4400017 	ldw	r17,0(r20)
    e944:	1880008c 	andi	r2,r3,2
    e948:	103fd61e 	bne	r2,zero,e8a4 <__alt_data_end+0xf000e8a4>
    e94c:	1880004c 	andi	r2,r3,1
    e950:	10003f1e 	bne	r2,zero,ea50 <__sfvwrite_r+0x20c>
    e954:	0039883a 	mov	fp,zero
    e958:	0025883a 	mov	r18,zero
    e95c:	90001a26 	beq	r18,zero,e9c8 <__sfvwrite_r+0x184>
    e960:	1880800c 	andi	r2,r3,512
    e964:	84c00217 	ldw	r19,8(r16)
    e968:	10002126 	beq	r2,zero,e9f0 <__sfvwrite_r+0x1ac>
    e96c:	982f883a 	mov	r23,r19
    e970:	94c09336 	bltu	r18,r19,ebc0 <__sfvwrite_r+0x37c>
    e974:	1881200c 	andi	r2,r3,1152
    e978:	10009e1e 	bne	r2,zero,ebf4 <__sfvwrite_r+0x3b0>
    e97c:	81000017 	ldw	r4,0(r16)
    e980:	b80d883a 	mov	r6,r23
    e984:	e00b883a 	mov	r5,fp
    e988:	000fa100 	call	fa10 <memmove>
    e98c:	80c00217 	ldw	r3,8(r16)
    e990:	81000017 	ldw	r4,0(r16)
    e994:	9005883a 	mov	r2,r18
    e998:	1ce7c83a 	sub	r19,r3,r19
    e99c:	25cf883a 	add	r7,r4,r23
    e9a0:	84c00215 	stw	r19,8(r16)
    e9a4:	81c00015 	stw	r7,0(r16)
    e9a8:	a0c00217 	ldw	r3,8(r20)
    e9ac:	e0b9883a 	add	fp,fp,r2
    e9b0:	90a5c83a 	sub	r18,r18,r2
    e9b4:	18a7c83a 	sub	r19,r3,r2
    e9b8:	a4c00215 	stw	r19,8(r20)
    e9bc:	983fce26 	beq	r19,zero,e8f8 <__alt_data_end+0xf000e8f8>
    e9c0:	80c0030b 	ldhu	r3,12(r16)
    e9c4:	903fe61e 	bne	r18,zero,e960 <__alt_data_end+0xf000e960>
    e9c8:	8f000017 	ldw	fp,0(r17)
    e9cc:	8c800117 	ldw	r18,4(r17)
    e9d0:	8c400204 	addi	r17,r17,8
    e9d4:	003fe106 	br	e95c <__alt_data_end+0xf000e95c>
    e9d8:	8cc00017 	ldw	r19,0(r17)
    e9dc:	8c800117 	ldw	r18,4(r17)
    e9e0:	8c400204 	addi	r17,r17,8
    e9e4:	003fb306 	br	e8b4 <__alt_data_end+0xf000e8b4>
    e9e8:	0005883a 	mov	r2,zero
    e9ec:	f800283a 	ret
    e9f0:	81000017 	ldw	r4,0(r16)
    e9f4:	80800417 	ldw	r2,16(r16)
    e9f8:	11005736 	bltu	r2,r4,eb58 <__sfvwrite_r+0x314>
    e9fc:	85c00517 	ldw	r23,20(r16)
    ea00:	95c05536 	bltu	r18,r23,eb58 <__sfvwrite_r+0x314>
    ea04:	00a00034 	movhi	r2,32768
    ea08:	10bfffc4 	addi	r2,r2,-1
    ea0c:	9009883a 	mov	r4,r18
    ea10:	1480012e 	bgeu	r2,r18,ea18 <__sfvwrite_r+0x1d4>
    ea14:	1009883a 	mov	r4,r2
    ea18:	b80b883a 	mov	r5,r23
    ea1c:	0009a940 	call	9a94 <__divsi3>
    ea20:	15cf383a 	mul	r7,r2,r23
    ea24:	81400717 	ldw	r5,28(r16)
    ea28:	80800917 	ldw	r2,36(r16)
    ea2c:	e00d883a 	mov	r6,fp
    ea30:	a809883a 	mov	r4,r21
    ea34:	103ee83a 	callr	r2
    ea38:	00bfdb16 	blt	zero,r2,e9a8 <__alt_data_end+0xf000e9a8>
    ea3c:	8080030b 	ldhu	r2,12(r16)
    ea40:	10801014 	ori	r2,r2,64
    ea44:	8080030d 	sth	r2,12(r16)
    ea48:	00bfffc4 	movi	r2,-1
    ea4c:	003fab06 	br	e8fc <__alt_data_end+0xf000e8fc>
    ea50:	0027883a 	mov	r19,zero
    ea54:	0011883a 	mov	r8,zero
    ea58:	0039883a 	mov	fp,zero
    ea5c:	0025883a 	mov	r18,zero
    ea60:	90001f26 	beq	r18,zero,eae0 <__sfvwrite_r+0x29c>
    ea64:	40005a26 	beq	r8,zero,ebd0 <__sfvwrite_r+0x38c>
    ea68:	982d883a 	mov	r22,r19
    ea6c:	94c0012e 	bgeu	r18,r19,ea74 <__sfvwrite_r+0x230>
    ea70:	902d883a 	mov	r22,r18
    ea74:	81000017 	ldw	r4,0(r16)
    ea78:	80800417 	ldw	r2,16(r16)
    ea7c:	b02f883a 	mov	r23,r22
    ea80:	81c00517 	ldw	r7,20(r16)
    ea84:	1100032e 	bgeu	r2,r4,ea94 <__sfvwrite_r+0x250>
    ea88:	80c00217 	ldw	r3,8(r16)
    ea8c:	38c7883a 	add	r3,r7,r3
    ea90:	1d801816 	blt	r3,r22,eaf4 <__sfvwrite_r+0x2b0>
    ea94:	b1c03e16 	blt	r22,r7,eb90 <__sfvwrite_r+0x34c>
    ea98:	80800917 	ldw	r2,36(r16)
    ea9c:	81400717 	ldw	r5,28(r16)
    eaa0:	e00d883a 	mov	r6,fp
    eaa4:	da000115 	stw	r8,4(sp)
    eaa8:	a809883a 	mov	r4,r21
    eaac:	103ee83a 	callr	r2
    eab0:	102f883a 	mov	r23,r2
    eab4:	da000117 	ldw	r8,4(sp)
    eab8:	00bfe00e 	bge	zero,r2,ea3c <__alt_data_end+0xf000ea3c>
    eabc:	9de7c83a 	sub	r19,r19,r23
    eac0:	98001f26 	beq	r19,zero,eb40 <__sfvwrite_r+0x2fc>
    eac4:	a0800217 	ldw	r2,8(r20)
    eac8:	e5f9883a 	add	fp,fp,r23
    eacc:	95e5c83a 	sub	r18,r18,r23
    ead0:	15efc83a 	sub	r23,r2,r23
    ead4:	a5c00215 	stw	r23,8(r20)
    ead8:	b83f8726 	beq	r23,zero,e8f8 <__alt_data_end+0xf000e8f8>
    eadc:	903fe11e 	bne	r18,zero,ea64 <__alt_data_end+0xf000ea64>
    eae0:	8f000017 	ldw	fp,0(r17)
    eae4:	8c800117 	ldw	r18,4(r17)
    eae8:	0011883a 	mov	r8,zero
    eaec:	8c400204 	addi	r17,r17,8
    eaf0:	003fdb06 	br	ea60 <__alt_data_end+0xf000ea60>
    eaf4:	180d883a 	mov	r6,r3
    eaf8:	e00b883a 	mov	r5,fp
    eafc:	da000115 	stw	r8,4(sp)
    eb00:	d8c00015 	stw	r3,0(sp)
    eb04:	000fa100 	call	fa10 <memmove>
    eb08:	d8c00017 	ldw	r3,0(sp)
    eb0c:	80800017 	ldw	r2,0(r16)
    eb10:	800b883a 	mov	r5,r16
    eb14:	a809883a 	mov	r4,r21
    eb18:	10c5883a 	add	r2,r2,r3
    eb1c:	80800015 	stw	r2,0(r16)
    eb20:	d8c00015 	stw	r3,0(sp)
    eb24:	000dfe40 	call	dfe4 <_fflush_r>
    eb28:	d8c00017 	ldw	r3,0(sp)
    eb2c:	da000117 	ldw	r8,4(sp)
    eb30:	103fc21e 	bne	r2,zero,ea3c <__alt_data_end+0xf000ea3c>
    eb34:	182f883a 	mov	r23,r3
    eb38:	9de7c83a 	sub	r19,r19,r23
    eb3c:	983fe11e 	bne	r19,zero,eac4 <__alt_data_end+0xf000eac4>
    eb40:	800b883a 	mov	r5,r16
    eb44:	a809883a 	mov	r4,r21
    eb48:	000dfe40 	call	dfe4 <_fflush_r>
    eb4c:	103fbb1e 	bne	r2,zero,ea3c <__alt_data_end+0xf000ea3c>
    eb50:	0011883a 	mov	r8,zero
    eb54:	003fdb06 	br	eac4 <__alt_data_end+0xf000eac4>
    eb58:	94c0012e 	bgeu	r18,r19,eb60 <__sfvwrite_r+0x31c>
    eb5c:	9027883a 	mov	r19,r18
    eb60:	980d883a 	mov	r6,r19
    eb64:	e00b883a 	mov	r5,fp
    eb68:	000fa100 	call	fa10 <memmove>
    eb6c:	80800217 	ldw	r2,8(r16)
    eb70:	80c00017 	ldw	r3,0(r16)
    eb74:	14c5c83a 	sub	r2,r2,r19
    eb78:	1cc7883a 	add	r3,r3,r19
    eb7c:	80800215 	stw	r2,8(r16)
    eb80:	80c00015 	stw	r3,0(r16)
    eb84:	10004326 	beq	r2,zero,ec94 <__sfvwrite_r+0x450>
    eb88:	9805883a 	mov	r2,r19
    eb8c:	003f8606 	br	e9a8 <__alt_data_end+0xf000e9a8>
    eb90:	b00d883a 	mov	r6,r22
    eb94:	e00b883a 	mov	r5,fp
    eb98:	da000115 	stw	r8,4(sp)
    eb9c:	000fa100 	call	fa10 <memmove>
    eba0:	80800217 	ldw	r2,8(r16)
    eba4:	80c00017 	ldw	r3,0(r16)
    eba8:	da000117 	ldw	r8,4(sp)
    ebac:	1585c83a 	sub	r2,r2,r22
    ebb0:	1dad883a 	add	r22,r3,r22
    ebb4:	80800215 	stw	r2,8(r16)
    ebb8:	85800015 	stw	r22,0(r16)
    ebbc:	003fbf06 	br	eabc <__alt_data_end+0xf000eabc>
    ebc0:	81000017 	ldw	r4,0(r16)
    ebc4:	9027883a 	mov	r19,r18
    ebc8:	902f883a 	mov	r23,r18
    ebcc:	003f6c06 	br	e980 <__alt_data_end+0xf000e980>
    ebd0:	900d883a 	mov	r6,r18
    ebd4:	01400284 	movi	r5,10
    ebd8:	e009883a 	mov	r4,fp
    ebdc:	000f92c0 	call	f92c <memchr>
    ebe0:	10003e26 	beq	r2,zero,ecdc <__sfvwrite_r+0x498>
    ebe4:	10800044 	addi	r2,r2,1
    ebe8:	1727c83a 	sub	r19,r2,fp
    ebec:	02000044 	movi	r8,1
    ebf0:	003f9d06 	br	ea68 <__alt_data_end+0xf000ea68>
    ebf4:	80800517 	ldw	r2,20(r16)
    ebf8:	81400417 	ldw	r5,16(r16)
    ebfc:	81c00017 	ldw	r7,0(r16)
    ec00:	10a7883a 	add	r19,r2,r2
    ec04:	9885883a 	add	r2,r19,r2
    ec08:	1026d7fa 	srli	r19,r2,31
    ec0c:	396dc83a 	sub	r22,r7,r5
    ec10:	b1000044 	addi	r4,r22,1
    ec14:	9885883a 	add	r2,r19,r2
    ec18:	1027d07a 	srai	r19,r2,1
    ec1c:	2485883a 	add	r2,r4,r18
    ec20:	980d883a 	mov	r6,r19
    ec24:	9880022e 	bgeu	r19,r2,ec30 <__sfvwrite_r+0x3ec>
    ec28:	1027883a 	mov	r19,r2
    ec2c:	100d883a 	mov	r6,r2
    ec30:	18c1000c 	andi	r3,r3,1024
    ec34:	18001c26 	beq	r3,zero,eca8 <__sfvwrite_r+0x464>
    ec38:	300b883a 	mov	r5,r6
    ec3c:	a809883a 	mov	r4,r21
    ec40:	000f1200 	call	f120 <_malloc_r>
    ec44:	102f883a 	mov	r23,r2
    ec48:	10002926 	beq	r2,zero,ecf0 <__sfvwrite_r+0x4ac>
    ec4c:	81400417 	ldw	r5,16(r16)
    ec50:	b00d883a 	mov	r6,r22
    ec54:	1009883a 	mov	r4,r2
    ec58:	0009cd40 	call	9cd4 <memcpy>
    ec5c:	8080030b 	ldhu	r2,12(r16)
    ec60:	00fedfc4 	movi	r3,-1153
    ec64:	10c4703a 	and	r2,r2,r3
    ec68:	10802014 	ori	r2,r2,128
    ec6c:	8080030d 	sth	r2,12(r16)
    ec70:	bd89883a 	add	r4,r23,r22
    ec74:	9d8fc83a 	sub	r7,r19,r22
    ec78:	85c00415 	stw	r23,16(r16)
    ec7c:	84c00515 	stw	r19,20(r16)
    ec80:	81000015 	stw	r4,0(r16)
    ec84:	9027883a 	mov	r19,r18
    ec88:	81c00215 	stw	r7,8(r16)
    ec8c:	902f883a 	mov	r23,r18
    ec90:	003f3b06 	br	e980 <__alt_data_end+0xf000e980>
    ec94:	800b883a 	mov	r5,r16
    ec98:	a809883a 	mov	r4,r21
    ec9c:	000dfe40 	call	dfe4 <_fflush_r>
    eca0:	103fb926 	beq	r2,zero,eb88 <__alt_data_end+0xf000eb88>
    eca4:	003f6506 	br	ea3c <__alt_data_end+0xf000ea3c>
    eca8:	a809883a 	mov	r4,r21
    ecac:	0010b680 	call	10b68 <_realloc_r>
    ecb0:	102f883a 	mov	r23,r2
    ecb4:	103fee1e 	bne	r2,zero,ec70 <__alt_data_end+0xf000ec70>
    ecb8:	81400417 	ldw	r5,16(r16)
    ecbc:	a809883a 	mov	r4,r21
    ecc0:	000e5340 	call	e534 <_free_r>
    ecc4:	8080030b 	ldhu	r2,12(r16)
    ecc8:	00ffdfc4 	movi	r3,-129
    eccc:	1884703a 	and	r2,r3,r2
    ecd0:	00c00304 	movi	r3,12
    ecd4:	a8c00015 	stw	r3,0(r21)
    ecd8:	003f5906 	br	ea40 <__alt_data_end+0xf000ea40>
    ecdc:	94c00044 	addi	r19,r18,1
    ece0:	02000044 	movi	r8,1
    ece4:	003f6006 	br	ea68 <__alt_data_end+0xf000ea68>
    ece8:	00bfffc4 	movi	r2,-1
    ecec:	003f0306 	br	e8fc <__alt_data_end+0xf000e8fc>
    ecf0:	00800304 	movi	r2,12
    ecf4:	a8800015 	stw	r2,0(r21)
    ecf8:	8080030b 	ldhu	r2,12(r16)
    ecfc:	003f5006 	br	ea40 <__alt_data_end+0xf000ea40>

0000ed00 <_fwalk>:
    ed00:	defff704 	addi	sp,sp,-36
    ed04:	dd000415 	stw	r20,16(sp)
    ed08:	dfc00815 	stw	ra,32(sp)
    ed0c:	ddc00715 	stw	r23,28(sp)
    ed10:	dd800615 	stw	r22,24(sp)
    ed14:	dd400515 	stw	r21,20(sp)
    ed18:	dcc00315 	stw	r19,12(sp)
    ed1c:	dc800215 	stw	r18,8(sp)
    ed20:	dc400115 	stw	r17,4(sp)
    ed24:	dc000015 	stw	r16,0(sp)
    ed28:	2500b804 	addi	r20,r4,736
    ed2c:	a0002326 	beq	r20,zero,edbc <_fwalk+0xbc>
    ed30:	282b883a 	mov	r21,r5
    ed34:	002f883a 	mov	r23,zero
    ed38:	05800044 	movi	r22,1
    ed3c:	04ffffc4 	movi	r19,-1
    ed40:	a4400117 	ldw	r17,4(r20)
    ed44:	a4800217 	ldw	r18,8(r20)
    ed48:	8c7fffc4 	addi	r17,r17,-1
    ed4c:	88000d16 	blt	r17,zero,ed84 <_fwalk+0x84>
    ed50:	94000304 	addi	r16,r18,12
    ed54:	94800384 	addi	r18,r18,14
    ed58:	8080000b 	ldhu	r2,0(r16)
    ed5c:	8c7fffc4 	addi	r17,r17,-1
    ed60:	813ffd04 	addi	r4,r16,-12
    ed64:	b080042e 	bgeu	r22,r2,ed78 <_fwalk+0x78>
    ed68:	9080000f 	ldh	r2,0(r18)
    ed6c:	14c00226 	beq	r2,r19,ed78 <_fwalk+0x78>
    ed70:	a83ee83a 	callr	r21
    ed74:	b8aeb03a 	or	r23,r23,r2
    ed78:	84001a04 	addi	r16,r16,104
    ed7c:	94801a04 	addi	r18,r18,104
    ed80:	8cfff51e 	bne	r17,r19,ed58 <__alt_data_end+0xf000ed58>
    ed84:	a5000017 	ldw	r20,0(r20)
    ed88:	a03fed1e 	bne	r20,zero,ed40 <__alt_data_end+0xf000ed40>
    ed8c:	b805883a 	mov	r2,r23
    ed90:	dfc00817 	ldw	ra,32(sp)
    ed94:	ddc00717 	ldw	r23,28(sp)
    ed98:	dd800617 	ldw	r22,24(sp)
    ed9c:	dd400517 	ldw	r21,20(sp)
    eda0:	dd000417 	ldw	r20,16(sp)
    eda4:	dcc00317 	ldw	r19,12(sp)
    eda8:	dc800217 	ldw	r18,8(sp)
    edac:	dc400117 	ldw	r17,4(sp)
    edb0:	dc000017 	ldw	r16,0(sp)
    edb4:	dec00904 	addi	sp,sp,36
    edb8:	f800283a 	ret
    edbc:	002f883a 	mov	r23,zero
    edc0:	003ff206 	br	ed8c <__alt_data_end+0xf000ed8c>

0000edc4 <_fwalk_reent>:
    edc4:	defff704 	addi	sp,sp,-36
    edc8:	dd000415 	stw	r20,16(sp)
    edcc:	dfc00815 	stw	ra,32(sp)
    edd0:	ddc00715 	stw	r23,28(sp)
    edd4:	dd800615 	stw	r22,24(sp)
    edd8:	dd400515 	stw	r21,20(sp)
    eddc:	dcc00315 	stw	r19,12(sp)
    ede0:	dc800215 	stw	r18,8(sp)
    ede4:	dc400115 	stw	r17,4(sp)
    ede8:	dc000015 	stw	r16,0(sp)
    edec:	2500b804 	addi	r20,r4,736
    edf0:	a0002326 	beq	r20,zero,ee80 <_fwalk_reent+0xbc>
    edf4:	282b883a 	mov	r21,r5
    edf8:	2027883a 	mov	r19,r4
    edfc:	002f883a 	mov	r23,zero
    ee00:	05800044 	movi	r22,1
    ee04:	04bfffc4 	movi	r18,-1
    ee08:	a4400117 	ldw	r17,4(r20)
    ee0c:	a4000217 	ldw	r16,8(r20)
    ee10:	8c7fffc4 	addi	r17,r17,-1
    ee14:	88000c16 	blt	r17,zero,ee48 <_fwalk_reent+0x84>
    ee18:	84000304 	addi	r16,r16,12
    ee1c:	8080000b 	ldhu	r2,0(r16)
    ee20:	8c7fffc4 	addi	r17,r17,-1
    ee24:	817ffd04 	addi	r5,r16,-12
    ee28:	b080052e 	bgeu	r22,r2,ee40 <_fwalk_reent+0x7c>
    ee2c:	8080008f 	ldh	r2,2(r16)
    ee30:	9809883a 	mov	r4,r19
    ee34:	14800226 	beq	r2,r18,ee40 <_fwalk_reent+0x7c>
    ee38:	a83ee83a 	callr	r21
    ee3c:	b8aeb03a 	or	r23,r23,r2
    ee40:	84001a04 	addi	r16,r16,104
    ee44:	8cbff51e 	bne	r17,r18,ee1c <__alt_data_end+0xf000ee1c>
    ee48:	a5000017 	ldw	r20,0(r20)
    ee4c:	a03fee1e 	bne	r20,zero,ee08 <__alt_data_end+0xf000ee08>
    ee50:	b805883a 	mov	r2,r23
    ee54:	dfc00817 	ldw	ra,32(sp)
    ee58:	ddc00717 	ldw	r23,28(sp)
    ee5c:	dd800617 	ldw	r22,24(sp)
    ee60:	dd400517 	ldw	r21,20(sp)
    ee64:	dd000417 	ldw	r20,16(sp)
    ee68:	dcc00317 	ldw	r19,12(sp)
    ee6c:	dc800217 	ldw	r18,8(sp)
    ee70:	dc400117 	ldw	r17,4(sp)
    ee74:	dc000017 	ldw	r16,0(sp)
    ee78:	dec00904 	addi	sp,sp,36
    ee7c:	f800283a 	ret
    ee80:	002f883a 	mov	r23,zero
    ee84:	003ff206 	br	ee50 <__alt_data_end+0xf000ee50>

0000ee88 <_setlocale_r>:
    ee88:	30001b26 	beq	r6,zero,eef8 <_setlocale_r+0x70>
    ee8c:	01420034 	movhi	r5,2048
    ee90:	defffe04 	addi	sp,sp,-8
    ee94:	2940dc04 	addi	r5,r5,880
    ee98:	3009883a 	mov	r4,r6
    ee9c:	dc000015 	stw	r16,0(sp)
    eea0:	dfc00115 	stw	ra,4(sp)
    eea4:	3021883a 	mov	r16,r6
    eea8:	001125c0 	call	1125c <strcmp>
    eeac:	1000061e 	bne	r2,zero,eec8 <_setlocale_r+0x40>
    eeb0:	00820034 	movhi	r2,2048
    eeb4:	1080bd04 	addi	r2,r2,756
    eeb8:	dfc00117 	ldw	ra,4(sp)
    eebc:	dc000017 	ldw	r16,0(sp)
    eec0:	dec00204 	addi	sp,sp,8
    eec4:	f800283a 	ret
    eec8:	01420034 	movhi	r5,2048
    eecc:	2940bd04 	addi	r5,r5,756
    eed0:	8009883a 	mov	r4,r16
    eed4:	001125c0 	call	1125c <strcmp>
    eed8:	103ff526 	beq	r2,zero,eeb0 <__alt_data_end+0xf000eeb0>
    eedc:	01420034 	movhi	r5,2048
    eee0:	2940c704 	addi	r5,r5,796
    eee4:	8009883a 	mov	r4,r16
    eee8:	001125c0 	call	1125c <strcmp>
    eeec:	103ff026 	beq	r2,zero,eeb0 <__alt_data_end+0xf000eeb0>
    eef0:	0005883a 	mov	r2,zero
    eef4:	003ff006 	br	eeb8 <__alt_data_end+0xf000eeb8>
    eef8:	00820034 	movhi	r2,2048
    eefc:	1080bd04 	addi	r2,r2,756
    ef00:	f800283a 	ret

0000ef04 <__locale_charset>:
    ef04:	00820034 	movhi	r2,2048
    ef08:	10831b04 	addi	r2,r2,3180
    ef0c:	f800283a 	ret

0000ef10 <__locale_mb_cur_max>:
    ef10:	00820034 	movhi	r2,2048
    ef14:	1089a204 	addi	r2,r2,9864
    ef18:	10800017 	ldw	r2,0(r2)
    ef1c:	f800283a 	ret

0000ef20 <__locale_msgcharset>:
    ef20:	00820034 	movhi	r2,2048
    ef24:	10831304 	addi	r2,r2,3148
    ef28:	f800283a 	ret

0000ef2c <__locale_cjk_lang>:
    ef2c:	0005883a 	mov	r2,zero
    ef30:	f800283a 	ret

0000ef34 <_localeconv_r>:
    ef34:	00820034 	movhi	r2,2048
    ef38:	10832304 	addi	r2,r2,3212
    ef3c:	f800283a 	ret

0000ef40 <setlocale>:
    ef40:	00820034 	movhi	r2,2048
    ef44:	1089a104 	addi	r2,r2,9860
    ef48:	280d883a 	mov	r6,r5
    ef4c:	200b883a 	mov	r5,r4
    ef50:	11000017 	ldw	r4,0(r2)
    ef54:	000ee881 	jmpi	ee88 <_setlocale_r>

0000ef58 <localeconv>:
    ef58:	00820034 	movhi	r2,2048
    ef5c:	10832304 	addi	r2,r2,3212
    ef60:	f800283a 	ret

0000ef64 <__smakebuf_r>:
    ef64:	2880030b 	ldhu	r2,12(r5)
    ef68:	10c0008c 	andi	r3,r2,2
    ef6c:	1800411e 	bne	r3,zero,f074 <__smakebuf_r+0x110>
    ef70:	deffec04 	addi	sp,sp,-80
    ef74:	dc000f15 	stw	r16,60(sp)
    ef78:	2821883a 	mov	r16,r5
    ef7c:	2940038f 	ldh	r5,14(r5)
    ef80:	dc401015 	stw	r17,64(sp)
    ef84:	dfc01315 	stw	ra,76(sp)
    ef88:	dcc01215 	stw	r19,72(sp)
    ef8c:	dc801115 	stw	r18,68(sp)
    ef90:	2023883a 	mov	r17,r4
    ef94:	28001c16 	blt	r5,zero,f008 <__smakebuf_r+0xa4>
    ef98:	d80d883a 	mov	r6,sp
    ef9c:	0012e040 	call	12e04 <_fstat_r>
    efa0:	10001816 	blt	r2,zero,f004 <__smakebuf_r+0xa0>
    efa4:	d8800117 	ldw	r2,4(sp)
    efa8:	00e00014 	movui	r3,32768
    efac:	10bc000c 	andi	r2,r2,61440
    efb0:	14c80020 	cmpeqi	r19,r2,8192
    efb4:	10c03726 	beq	r2,r3,f094 <__smakebuf_r+0x130>
    efb8:	80c0030b 	ldhu	r3,12(r16)
    efbc:	18c20014 	ori	r3,r3,2048
    efc0:	80c0030d 	sth	r3,12(r16)
    efc4:	00c80004 	movi	r3,8192
    efc8:	10c0521e 	bne	r2,r3,f114 <__smakebuf_r+0x1b0>
    efcc:	8140038f 	ldh	r5,14(r16)
    efd0:	8809883a 	mov	r4,r17
    efd4:	0012e600 	call	12e60 <_isatty_r>
    efd8:	10004c26 	beq	r2,zero,f10c <__smakebuf_r+0x1a8>
    efdc:	8080030b 	ldhu	r2,12(r16)
    efe0:	80c010c4 	addi	r3,r16,67
    efe4:	80c00015 	stw	r3,0(r16)
    efe8:	10800054 	ori	r2,r2,1
    efec:	8080030d 	sth	r2,12(r16)
    eff0:	00800044 	movi	r2,1
    eff4:	80c00415 	stw	r3,16(r16)
    eff8:	80800515 	stw	r2,20(r16)
    effc:	04810004 	movi	r18,1024
    f000:	00000706 	br	f020 <__smakebuf_r+0xbc>
    f004:	8080030b 	ldhu	r2,12(r16)
    f008:	10c0200c 	andi	r3,r2,128
    f00c:	18001f1e 	bne	r3,zero,f08c <__smakebuf_r+0x128>
    f010:	04810004 	movi	r18,1024
    f014:	10820014 	ori	r2,r2,2048
    f018:	8080030d 	sth	r2,12(r16)
    f01c:	0027883a 	mov	r19,zero
    f020:	900b883a 	mov	r5,r18
    f024:	8809883a 	mov	r4,r17
    f028:	000f1200 	call	f120 <_malloc_r>
    f02c:	10002c26 	beq	r2,zero,f0e0 <__smakebuf_r+0x17c>
    f030:	80c0030b 	ldhu	r3,12(r16)
    f034:	01000074 	movhi	r4,1
    f038:	21381e04 	addi	r4,r4,-8072
    f03c:	89000f15 	stw	r4,60(r17)
    f040:	18c02014 	ori	r3,r3,128
    f044:	80c0030d 	sth	r3,12(r16)
    f048:	80800015 	stw	r2,0(r16)
    f04c:	80800415 	stw	r2,16(r16)
    f050:	84800515 	stw	r18,20(r16)
    f054:	98001a1e 	bne	r19,zero,f0c0 <__smakebuf_r+0x15c>
    f058:	dfc01317 	ldw	ra,76(sp)
    f05c:	dcc01217 	ldw	r19,72(sp)
    f060:	dc801117 	ldw	r18,68(sp)
    f064:	dc401017 	ldw	r17,64(sp)
    f068:	dc000f17 	ldw	r16,60(sp)
    f06c:	dec01404 	addi	sp,sp,80
    f070:	f800283a 	ret
    f074:	288010c4 	addi	r2,r5,67
    f078:	28800015 	stw	r2,0(r5)
    f07c:	28800415 	stw	r2,16(r5)
    f080:	00800044 	movi	r2,1
    f084:	28800515 	stw	r2,20(r5)
    f088:	f800283a 	ret
    f08c:	04801004 	movi	r18,64
    f090:	003fe006 	br	f014 <__alt_data_end+0xf000f014>
    f094:	81000a17 	ldw	r4,40(r16)
    f098:	00c00074 	movhi	r3,1
    f09c:	18c47e04 	addi	r3,r3,4600
    f0a0:	20ffc51e 	bne	r4,r3,efb8 <__alt_data_end+0xf000efb8>
    f0a4:	8080030b 	ldhu	r2,12(r16)
    f0a8:	04810004 	movi	r18,1024
    f0ac:	84801315 	stw	r18,76(r16)
    f0b0:	1484b03a 	or	r2,r2,r18
    f0b4:	8080030d 	sth	r2,12(r16)
    f0b8:	0027883a 	mov	r19,zero
    f0bc:	003fd806 	br	f020 <__alt_data_end+0xf000f020>
    f0c0:	8140038f 	ldh	r5,14(r16)
    f0c4:	8809883a 	mov	r4,r17
    f0c8:	0012e600 	call	12e60 <_isatty_r>
    f0cc:	103fe226 	beq	r2,zero,f058 <__alt_data_end+0xf000f058>
    f0d0:	8080030b 	ldhu	r2,12(r16)
    f0d4:	10800054 	ori	r2,r2,1
    f0d8:	8080030d 	sth	r2,12(r16)
    f0dc:	003fde06 	br	f058 <__alt_data_end+0xf000f058>
    f0e0:	8080030b 	ldhu	r2,12(r16)
    f0e4:	10c0800c 	andi	r3,r2,512
    f0e8:	183fdb1e 	bne	r3,zero,f058 <__alt_data_end+0xf000f058>
    f0ec:	10800094 	ori	r2,r2,2
    f0f0:	80c010c4 	addi	r3,r16,67
    f0f4:	8080030d 	sth	r2,12(r16)
    f0f8:	00800044 	movi	r2,1
    f0fc:	80c00015 	stw	r3,0(r16)
    f100:	80c00415 	stw	r3,16(r16)
    f104:	80800515 	stw	r2,20(r16)
    f108:	003fd306 	br	f058 <__alt_data_end+0xf000f058>
    f10c:	04810004 	movi	r18,1024
    f110:	003fc306 	br	f020 <__alt_data_end+0xf000f020>
    f114:	0027883a 	mov	r19,zero
    f118:	04810004 	movi	r18,1024
    f11c:	003fc006 	br	f020 <__alt_data_end+0xf000f020>

0000f120 <_malloc_r>:
    f120:	defff504 	addi	sp,sp,-44
    f124:	dc800315 	stw	r18,12(sp)
    f128:	dfc00a15 	stw	ra,40(sp)
    f12c:	df000915 	stw	fp,36(sp)
    f130:	ddc00815 	stw	r23,32(sp)
    f134:	dd800715 	stw	r22,28(sp)
    f138:	dd400615 	stw	r21,24(sp)
    f13c:	dd000515 	stw	r20,20(sp)
    f140:	dcc00415 	stw	r19,16(sp)
    f144:	dc400215 	stw	r17,8(sp)
    f148:	dc000115 	stw	r16,4(sp)
    f14c:	288002c4 	addi	r2,r5,11
    f150:	00c00584 	movi	r3,22
    f154:	2025883a 	mov	r18,r4
    f158:	18807f2e 	bgeu	r3,r2,f358 <_malloc_r+0x238>
    f15c:	047ffe04 	movi	r17,-8
    f160:	1462703a 	and	r17,r2,r17
    f164:	8800a316 	blt	r17,zero,f3f4 <_malloc_r+0x2d4>
    f168:	8940a236 	bltu	r17,r5,f3f4 <_malloc_r+0x2d4>
    f16c:	001429c0 	call	1429c <__malloc_lock>
    f170:	00807dc4 	movi	r2,503
    f174:	1441e92e 	bgeu	r2,r17,f91c <_malloc_r+0x7fc>
    f178:	8804d27a 	srli	r2,r17,9
    f17c:	1000a126 	beq	r2,zero,f404 <_malloc_r+0x2e4>
    f180:	00c00104 	movi	r3,4
    f184:	18811e36 	bltu	r3,r2,f600 <_malloc_r+0x4e0>
    f188:	8804d1ba 	srli	r2,r17,6
    f18c:	12000e44 	addi	r8,r2,57
    f190:	11c00e04 	addi	r7,r2,56
    f194:	4209883a 	add	r4,r8,r8
    f198:	04c20034 	movhi	r19,2048
    f19c:	2109883a 	add	r4,r4,r4
    f1a0:	9cc33104 	addi	r19,r19,3268
    f1a4:	2109883a 	add	r4,r4,r4
    f1a8:	9909883a 	add	r4,r19,r4
    f1ac:	24000117 	ldw	r16,4(r4)
    f1b0:	213ffe04 	addi	r4,r4,-8
    f1b4:	24009726 	beq	r4,r16,f414 <_malloc_r+0x2f4>
    f1b8:	80800117 	ldw	r2,4(r16)
    f1bc:	01bfff04 	movi	r6,-4
    f1c0:	014003c4 	movi	r5,15
    f1c4:	1184703a 	and	r2,r2,r6
    f1c8:	1447c83a 	sub	r3,r2,r17
    f1cc:	28c00716 	blt	r5,r3,f1ec <_malloc_r+0xcc>
    f1d0:	1800920e 	bge	r3,zero,f41c <_malloc_r+0x2fc>
    f1d4:	84000317 	ldw	r16,12(r16)
    f1d8:	24008e26 	beq	r4,r16,f414 <_malloc_r+0x2f4>
    f1dc:	80800117 	ldw	r2,4(r16)
    f1e0:	1184703a 	and	r2,r2,r6
    f1e4:	1447c83a 	sub	r3,r2,r17
    f1e8:	28fff90e 	bge	r5,r3,f1d0 <__alt_data_end+0xf000f1d0>
    f1ec:	3809883a 	mov	r4,r7
    f1f0:	01820034 	movhi	r6,2048
    f1f4:	9c000417 	ldw	r16,16(r19)
    f1f8:	31833104 	addi	r6,r6,3268
    f1fc:	32000204 	addi	r8,r6,8
    f200:	82013426 	beq	r16,r8,f6d4 <_malloc_r+0x5b4>
    f204:	80c00117 	ldw	r3,4(r16)
    f208:	00bfff04 	movi	r2,-4
    f20c:	188e703a 	and	r7,r3,r2
    f210:	3c45c83a 	sub	r2,r7,r17
    f214:	00c003c4 	movi	r3,15
    f218:	18811f16 	blt	r3,r2,f698 <_malloc_r+0x578>
    f21c:	32000515 	stw	r8,20(r6)
    f220:	32000415 	stw	r8,16(r6)
    f224:	10007f0e 	bge	r2,zero,f424 <_malloc_r+0x304>
    f228:	00807fc4 	movi	r2,511
    f22c:	11c0fd36 	bltu	r2,r7,f624 <_malloc_r+0x504>
    f230:	3806d0fa 	srli	r3,r7,3
    f234:	01c00044 	movi	r7,1
    f238:	30800117 	ldw	r2,4(r6)
    f23c:	19400044 	addi	r5,r3,1
    f240:	294b883a 	add	r5,r5,r5
    f244:	1807d0ba 	srai	r3,r3,2
    f248:	294b883a 	add	r5,r5,r5
    f24c:	294b883a 	add	r5,r5,r5
    f250:	298b883a 	add	r5,r5,r6
    f254:	38c6983a 	sll	r3,r7,r3
    f258:	29c00017 	ldw	r7,0(r5)
    f25c:	2a7ffe04 	addi	r9,r5,-8
    f260:	1886b03a 	or	r3,r3,r2
    f264:	82400315 	stw	r9,12(r16)
    f268:	81c00215 	stw	r7,8(r16)
    f26c:	30c00115 	stw	r3,4(r6)
    f270:	2c000015 	stw	r16,0(r5)
    f274:	3c000315 	stw	r16,12(r7)
    f278:	2005d0ba 	srai	r2,r4,2
    f27c:	01400044 	movi	r5,1
    f280:	288a983a 	sll	r5,r5,r2
    f284:	19406f36 	bltu	r3,r5,f444 <_malloc_r+0x324>
    f288:	28c4703a 	and	r2,r5,r3
    f28c:	10000a1e 	bne	r2,zero,f2b8 <_malloc_r+0x198>
    f290:	00bfff04 	movi	r2,-4
    f294:	294b883a 	add	r5,r5,r5
    f298:	2088703a 	and	r4,r4,r2
    f29c:	28c4703a 	and	r2,r5,r3
    f2a0:	21000104 	addi	r4,r4,4
    f2a4:	1000041e 	bne	r2,zero,f2b8 <_malloc_r+0x198>
    f2a8:	294b883a 	add	r5,r5,r5
    f2ac:	28c4703a 	and	r2,r5,r3
    f2b0:	21000104 	addi	r4,r4,4
    f2b4:	103ffc26 	beq	r2,zero,f2a8 <__alt_data_end+0xf000f2a8>
    f2b8:	02bfff04 	movi	r10,-4
    f2bc:	024003c4 	movi	r9,15
    f2c0:	21800044 	addi	r6,r4,1
    f2c4:	318d883a 	add	r6,r6,r6
    f2c8:	318d883a 	add	r6,r6,r6
    f2cc:	318d883a 	add	r6,r6,r6
    f2d0:	998d883a 	add	r6,r19,r6
    f2d4:	333ffe04 	addi	r12,r6,-8
    f2d8:	2017883a 	mov	r11,r4
    f2dc:	31800104 	addi	r6,r6,4
    f2e0:	34000017 	ldw	r16,0(r6)
    f2e4:	31fffd04 	addi	r7,r6,-12
    f2e8:	81c0041e 	bne	r16,r7,f2fc <_malloc_r+0x1dc>
    f2ec:	0000fb06 	br	f6dc <_malloc_r+0x5bc>
    f2f0:	1801030e 	bge	r3,zero,f700 <_malloc_r+0x5e0>
    f2f4:	84000317 	ldw	r16,12(r16)
    f2f8:	81c0f826 	beq	r16,r7,f6dc <_malloc_r+0x5bc>
    f2fc:	80800117 	ldw	r2,4(r16)
    f300:	1284703a 	and	r2,r2,r10
    f304:	1447c83a 	sub	r3,r2,r17
    f308:	48fff90e 	bge	r9,r3,f2f0 <__alt_data_end+0xf000f2f0>
    f30c:	80800317 	ldw	r2,12(r16)
    f310:	81000217 	ldw	r4,8(r16)
    f314:	89400054 	ori	r5,r17,1
    f318:	81400115 	stw	r5,4(r16)
    f31c:	20800315 	stw	r2,12(r4)
    f320:	11000215 	stw	r4,8(r2)
    f324:	8463883a 	add	r17,r16,r17
    f328:	9c400515 	stw	r17,20(r19)
    f32c:	9c400415 	stw	r17,16(r19)
    f330:	18800054 	ori	r2,r3,1
    f334:	88800115 	stw	r2,4(r17)
    f338:	8a000315 	stw	r8,12(r17)
    f33c:	8a000215 	stw	r8,8(r17)
    f340:	88e3883a 	add	r17,r17,r3
    f344:	88c00015 	stw	r3,0(r17)
    f348:	9009883a 	mov	r4,r18
    f34c:	00142c00 	call	142c0 <__malloc_unlock>
    f350:	80800204 	addi	r2,r16,8
    f354:	00001b06 	br	f3c4 <_malloc_r+0x2a4>
    f358:	04400404 	movi	r17,16
    f35c:	89402536 	bltu	r17,r5,f3f4 <_malloc_r+0x2d4>
    f360:	001429c0 	call	1429c <__malloc_lock>
    f364:	00800184 	movi	r2,6
    f368:	01000084 	movi	r4,2
    f36c:	04c20034 	movhi	r19,2048
    f370:	1085883a 	add	r2,r2,r2
    f374:	9cc33104 	addi	r19,r19,3268
    f378:	1085883a 	add	r2,r2,r2
    f37c:	9885883a 	add	r2,r19,r2
    f380:	14000117 	ldw	r16,4(r2)
    f384:	10fffe04 	addi	r3,r2,-8
    f388:	80c0d926 	beq	r16,r3,f6f0 <_malloc_r+0x5d0>
    f38c:	80c00117 	ldw	r3,4(r16)
    f390:	81000317 	ldw	r4,12(r16)
    f394:	00bfff04 	movi	r2,-4
    f398:	1884703a 	and	r2,r3,r2
    f39c:	81400217 	ldw	r5,8(r16)
    f3a0:	8085883a 	add	r2,r16,r2
    f3a4:	10c00117 	ldw	r3,4(r2)
    f3a8:	29000315 	stw	r4,12(r5)
    f3ac:	21400215 	stw	r5,8(r4)
    f3b0:	18c00054 	ori	r3,r3,1
    f3b4:	10c00115 	stw	r3,4(r2)
    f3b8:	9009883a 	mov	r4,r18
    f3bc:	00142c00 	call	142c0 <__malloc_unlock>
    f3c0:	80800204 	addi	r2,r16,8
    f3c4:	dfc00a17 	ldw	ra,40(sp)
    f3c8:	df000917 	ldw	fp,36(sp)
    f3cc:	ddc00817 	ldw	r23,32(sp)
    f3d0:	dd800717 	ldw	r22,28(sp)
    f3d4:	dd400617 	ldw	r21,24(sp)
    f3d8:	dd000517 	ldw	r20,20(sp)
    f3dc:	dcc00417 	ldw	r19,16(sp)
    f3e0:	dc800317 	ldw	r18,12(sp)
    f3e4:	dc400217 	ldw	r17,8(sp)
    f3e8:	dc000117 	ldw	r16,4(sp)
    f3ec:	dec00b04 	addi	sp,sp,44
    f3f0:	f800283a 	ret
    f3f4:	00800304 	movi	r2,12
    f3f8:	90800015 	stw	r2,0(r18)
    f3fc:	0005883a 	mov	r2,zero
    f400:	003ff006 	br	f3c4 <__alt_data_end+0xf000f3c4>
    f404:	01002004 	movi	r4,128
    f408:	02001004 	movi	r8,64
    f40c:	01c00fc4 	movi	r7,63
    f410:	003f6106 	br	f198 <__alt_data_end+0xf000f198>
    f414:	4009883a 	mov	r4,r8
    f418:	003f7506 	br	f1f0 <__alt_data_end+0xf000f1f0>
    f41c:	81000317 	ldw	r4,12(r16)
    f420:	003fde06 	br	f39c <__alt_data_end+0xf000f39c>
    f424:	81c5883a 	add	r2,r16,r7
    f428:	11400117 	ldw	r5,4(r2)
    f42c:	9009883a 	mov	r4,r18
    f430:	29400054 	ori	r5,r5,1
    f434:	11400115 	stw	r5,4(r2)
    f438:	00142c00 	call	142c0 <__malloc_unlock>
    f43c:	80800204 	addi	r2,r16,8
    f440:	003fe006 	br	f3c4 <__alt_data_end+0xf000f3c4>
    f444:	9c000217 	ldw	r16,8(r19)
    f448:	00bfff04 	movi	r2,-4
    f44c:	85800117 	ldw	r22,4(r16)
    f450:	b0ac703a 	and	r22,r22,r2
    f454:	b4400336 	bltu	r22,r17,f464 <_malloc_r+0x344>
    f458:	b445c83a 	sub	r2,r22,r17
    f45c:	00c003c4 	movi	r3,15
    f460:	18805d16 	blt	r3,r2,f5d8 <_malloc_r+0x4b8>
    f464:	05c20034 	movhi	r23,2048
    f468:	00820034 	movhi	r2,2048
    f46c:	1089de04 	addi	r2,r2,10104
    f470:	bdc9a304 	addi	r23,r23,9868
    f474:	15400017 	ldw	r21,0(r2)
    f478:	b8c00017 	ldw	r3,0(r23)
    f47c:	00bfffc4 	movi	r2,-1
    f480:	858d883a 	add	r6,r16,r22
    f484:	8d6b883a 	add	r21,r17,r21
    f488:	1880ea26 	beq	r3,r2,f834 <_malloc_r+0x714>
    f48c:	ad4403c4 	addi	r21,r21,4111
    f490:	00bc0004 	movi	r2,-4096
    f494:	a8aa703a 	and	r21,r21,r2
    f498:	a80b883a 	mov	r5,r21
    f49c:	9009883a 	mov	r4,r18
    f4a0:	d9800015 	stw	r6,0(sp)
    f4a4:	00110cc0 	call	110cc <_sbrk_r>
    f4a8:	1029883a 	mov	r20,r2
    f4ac:	00bfffc4 	movi	r2,-1
    f4b0:	d9800017 	ldw	r6,0(sp)
    f4b4:	a080e826 	beq	r20,r2,f858 <_malloc_r+0x738>
    f4b8:	a180a636 	bltu	r20,r6,f754 <_malloc_r+0x634>
    f4bc:	07020234 	movhi	fp,2056
    f4c0:	e73e5904 	addi	fp,fp,-1692
    f4c4:	e0800017 	ldw	r2,0(fp)
    f4c8:	a887883a 	add	r3,r21,r2
    f4cc:	e0c00015 	stw	r3,0(fp)
    f4d0:	3500e626 	beq	r6,r20,f86c <_malloc_r+0x74c>
    f4d4:	b9000017 	ldw	r4,0(r23)
    f4d8:	00bfffc4 	movi	r2,-1
    f4dc:	2080ee26 	beq	r4,r2,f898 <_malloc_r+0x778>
    f4e0:	a185c83a 	sub	r2,r20,r6
    f4e4:	10c5883a 	add	r2,r2,r3
    f4e8:	e0800015 	stw	r2,0(fp)
    f4ec:	a0c001cc 	andi	r3,r20,7
    f4f0:	1800bc26 	beq	r3,zero,f7e4 <_malloc_r+0x6c4>
    f4f4:	a0e9c83a 	sub	r20,r20,r3
    f4f8:	00840204 	movi	r2,4104
    f4fc:	a5000204 	addi	r20,r20,8
    f500:	10c7c83a 	sub	r3,r2,r3
    f504:	a545883a 	add	r2,r20,r21
    f508:	1083ffcc 	andi	r2,r2,4095
    f50c:	18abc83a 	sub	r21,r3,r2
    f510:	a80b883a 	mov	r5,r21
    f514:	9009883a 	mov	r4,r18
    f518:	00110cc0 	call	110cc <_sbrk_r>
    f51c:	00ffffc4 	movi	r3,-1
    f520:	10c0e126 	beq	r2,r3,f8a8 <_malloc_r+0x788>
    f524:	1505c83a 	sub	r2,r2,r20
    f528:	1545883a 	add	r2,r2,r21
    f52c:	10800054 	ori	r2,r2,1
    f530:	e0c00017 	ldw	r3,0(fp)
    f534:	9d000215 	stw	r20,8(r19)
    f538:	a0800115 	stw	r2,4(r20)
    f53c:	a8c7883a 	add	r3,r21,r3
    f540:	e0c00015 	stw	r3,0(fp)
    f544:	84c00e26 	beq	r16,r19,f580 <_malloc_r+0x460>
    f548:	018003c4 	movi	r6,15
    f54c:	3580a72e 	bgeu	r6,r22,f7ec <_malloc_r+0x6cc>
    f550:	81400117 	ldw	r5,4(r16)
    f554:	013ffe04 	movi	r4,-8
    f558:	b0bffd04 	addi	r2,r22,-12
    f55c:	1104703a 	and	r2,r2,r4
    f560:	2900004c 	andi	r4,r5,1
    f564:	2088b03a 	or	r4,r4,r2
    f568:	81000115 	stw	r4,4(r16)
    f56c:	01400144 	movi	r5,5
    f570:	8089883a 	add	r4,r16,r2
    f574:	21400115 	stw	r5,4(r4)
    f578:	21400215 	stw	r5,8(r4)
    f57c:	3080cd36 	bltu	r6,r2,f8b4 <_malloc_r+0x794>
    f580:	00820034 	movhi	r2,2048
    f584:	1089dd04 	addi	r2,r2,10100
    f588:	11000017 	ldw	r4,0(r2)
    f58c:	20c0012e 	bgeu	r4,r3,f594 <_malloc_r+0x474>
    f590:	10c00015 	stw	r3,0(r2)
    f594:	00820034 	movhi	r2,2048
    f598:	1089dc04 	addi	r2,r2,10096
    f59c:	11000017 	ldw	r4,0(r2)
    f5a0:	9c000217 	ldw	r16,8(r19)
    f5a4:	20c0012e 	bgeu	r4,r3,f5ac <_malloc_r+0x48c>
    f5a8:	10c00015 	stw	r3,0(r2)
    f5ac:	80c00117 	ldw	r3,4(r16)
    f5b0:	00bfff04 	movi	r2,-4
    f5b4:	1886703a 	and	r3,r3,r2
    f5b8:	1c45c83a 	sub	r2,r3,r17
    f5bc:	1c400236 	bltu	r3,r17,f5c8 <_malloc_r+0x4a8>
    f5c0:	00c003c4 	movi	r3,15
    f5c4:	18800416 	blt	r3,r2,f5d8 <_malloc_r+0x4b8>
    f5c8:	9009883a 	mov	r4,r18
    f5cc:	00142c00 	call	142c0 <__malloc_unlock>
    f5d0:	0005883a 	mov	r2,zero
    f5d4:	003f7b06 	br	f3c4 <__alt_data_end+0xf000f3c4>
    f5d8:	88c00054 	ori	r3,r17,1
    f5dc:	80c00115 	stw	r3,4(r16)
    f5e0:	8463883a 	add	r17,r16,r17
    f5e4:	10800054 	ori	r2,r2,1
    f5e8:	9c400215 	stw	r17,8(r19)
    f5ec:	88800115 	stw	r2,4(r17)
    f5f0:	9009883a 	mov	r4,r18
    f5f4:	00142c00 	call	142c0 <__malloc_unlock>
    f5f8:	80800204 	addi	r2,r16,8
    f5fc:	003f7106 	br	f3c4 <__alt_data_end+0xf000f3c4>
    f600:	00c00504 	movi	r3,20
    f604:	18804a2e 	bgeu	r3,r2,f730 <_malloc_r+0x610>
    f608:	00c01504 	movi	r3,84
    f60c:	18806e36 	bltu	r3,r2,f7c8 <_malloc_r+0x6a8>
    f610:	8804d33a 	srli	r2,r17,12
    f614:	12001bc4 	addi	r8,r2,111
    f618:	11c01b84 	addi	r7,r2,110
    f61c:	4209883a 	add	r4,r8,r8
    f620:	003edd06 	br	f198 <__alt_data_end+0xf000f198>
    f624:	3804d27a 	srli	r2,r7,9
    f628:	00c00104 	movi	r3,4
    f62c:	1880442e 	bgeu	r3,r2,f740 <_malloc_r+0x620>
    f630:	00c00504 	movi	r3,20
    f634:	18808136 	bltu	r3,r2,f83c <_malloc_r+0x71c>
    f638:	11401704 	addi	r5,r2,92
    f63c:	10c016c4 	addi	r3,r2,91
    f640:	294b883a 	add	r5,r5,r5
    f644:	294b883a 	add	r5,r5,r5
    f648:	294b883a 	add	r5,r5,r5
    f64c:	994b883a 	add	r5,r19,r5
    f650:	28800017 	ldw	r2,0(r5)
    f654:	01820034 	movhi	r6,2048
    f658:	297ffe04 	addi	r5,r5,-8
    f65c:	31833104 	addi	r6,r6,3268
    f660:	28806526 	beq	r5,r2,f7f8 <_malloc_r+0x6d8>
    f664:	01bfff04 	movi	r6,-4
    f668:	10c00117 	ldw	r3,4(r2)
    f66c:	1986703a 	and	r3,r3,r6
    f670:	38c0022e 	bgeu	r7,r3,f67c <_malloc_r+0x55c>
    f674:	10800217 	ldw	r2,8(r2)
    f678:	28bffb1e 	bne	r5,r2,f668 <__alt_data_end+0xf000f668>
    f67c:	11400317 	ldw	r5,12(r2)
    f680:	98c00117 	ldw	r3,4(r19)
    f684:	81400315 	stw	r5,12(r16)
    f688:	80800215 	stw	r2,8(r16)
    f68c:	2c000215 	stw	r16,8(r5)
    f690:	14000315 	stw	r16,12(r2)
    f694:	003ef806 	br	f278 <__alt_data_end+0xf000f278>
    f698:	88c00054 	ori	r3,r17,1
    f69c:	80c00115 	stw	r3,4(r16)
    f6a0:	8463883a 	add	r17,r16,r17
    f6a4:	34400515 	stw	r17,20(r6)
    f6a8:	34400415 	stw	r17,16(r6)
    f6ac:	10c00054 	ori	r3,r2,1
    f6b0:	8a000315 	stw	r8,12(r17)
    f6b4:	8a000215 	stw	r8,8(r17)
    f6b8:	88c00115 	stw	r3,4(r17)
    f6bc:	88a3883a 	add	r17,r17,r2
    f6c0:	88800015 	stw	r2,0(r17)
    f6c4:	9009883a 	mov	r4,r18
    f6c8:	00142c00 	call	142c0 <__malloc_unlock>
    f6cc:	80800204 	addi	r2,r16,8
    f6d0:	003f3c06 	br	f3c4 <__alt_data_end+0xf000f3c4>
    f6d4:	30c00117 	ldw	r3,4(r6)
    f6d8:	003ee706 	br	f278 <__alt_data_end+0xf000f278>
    f6dc:	5ac00044 	addi	r11,r11,1
    f6e0:	588000cc 	andi	r2,r11,3
    f6e4:	31800204 	addi	r6,r6,8
    f6e8:	103efd1e 	bne	r2,zero,f2e0 <__alt_data_end+0xf000f2e0>
    f6ec:	00002406 	br	f780 <_malloc_r+0x660>
    f6f0:	14000317 	ldw	r16,12(r2)
    f6f4:	143f251e 	bne	r2,r16,f38c <__alt_data_end+0xf000f38c>
    f6f8:	21000084 	addi	r4,r4,2
    f6fc:	003ebc06 	br	f1f0 <__alt_data_end+0xf000f1f0>
    f700:	8085883a 	add	r2,r16,r2
    f704:	10c00117 	ldw	r3,4(r2)
    f708:	81000317 	ldw	r4,12(r16)
    f70c:	81400217 	ldw	r5,8(r16)
    f710:	18c00054 	ori	r3,r3,1
    f714:	10c00115 	stw	r3,4(r2)
    f718:	29000315 	stw	r4,12(r5)
    f71c:	21400215 	stw	r5,8(r4)
    f720:	9009883a 	mov	r4,r18
    f724:	00142c00 	call	142c0 <__malloc_unlock>
    f728:	80800204 	addi	r2,r16,8
    f72c:	003f2506 	br	f3c4 <__alt_data_end+0xf000f3c4>
    f730:	12001704 	addi	r8,r2,92
    f734:	11c016c4 	addi	r7,r2,91
    f738:	4209883a 	add	r4,r8,r8
    f73c:	003e9606 	br	f198 <__alt_data_end+0xf000f198>
    f740:	3804d1ba 	srli	r2,r7,6
    f744:	11400e44 	addi	r5,r2,57
    f748:	10c00e04 	addi	r3,r2,56
    f74c:	294b883a 	add	r5,r5,r5
    f750:	003fbc06 	br	f644 <__alt_data_end+0xf000f644>
    f754:	84ff5926 	beq	r16,r19,f4bc <__alt_data_end+0xf000f4bc>
    f758:	00820034 	movhi	r2,2048
    f75c:	10833104 	addi	r2,r2,3268
    f760:	14000217 	ldw	r16,8(r2)
    f764:	00bfff04 	movi	r2,-4
    f768:	80c00117 	ldw	r3,4(r16)
    f76c:	1886703a 	and	r3,r3,r2
    f770:	003f9106 	br	f5b8 <__alt_data_end+0xf000f5b8>
    f774:	60800217 	ldw	r2,8(r12)
    f778:	213fffc4 	addi	r4,r4,-1
    f77c:	1300651e 	bne	r2,r12,f914 <_malloc_r+0x7f4>
    f780:	208000cc 	andi	r2,r4,3
    f784:	633ffe04 	addi	r12,r12,-8
    f788:	103ffa1e 	bne	r2,zero,f774 <__alt_data_end+0xf000f774>
    f78c:	98800117 	ldw	r2,4(r19)
    f790:	0146303a 	nor	r3,zero,r5
    f794:	1884703a 	and	r2,r3,r2
    f798:	98800115 	stw	r2,4(r19)
    f79c:	294b883a 	add	r5,r5,r5
    f7a0:	117f2836 	bltu	r2,r5,f444 <__alt_data_end+0xf000f444>
    f7a4:	283f2726 	beq	r5,zero,f444 <__alt_data_end+0xf000f444>
    f7a8:	2886703a 	and	r3,r5,r2
    f7ac:	5809883a 	mov	r4,r11
    f7b0:	183ec31e 	bne	r3,zero,f2c0 <__alt_data_end+0xf000f2c0>
    f7b4:	294b883a 	add	r5,r5,r5
    f7b8:	2886703a 	and	r3,r5,r2
    f7bc:	21000104 	addi	r4,r4,4
    f7c0:	183ffc26 	beq	r3,zero,f7b4 <__alt_data_end+0xf000f7b4>
    f7c4:	003ebe06 	br	f2c0 <__alt_data_end+0xf000f2c0>
    f7c8:	00c05504 	movi	r3,340
    f7cc:	18801236 	bltu	r3,r2,f818 <_malloc_r+0x6f8>
    f7d0:	8804d3fa 	srli	r2,r17,15
    f7d4:	12001e04 	addi	r8,r2,120
    f7d8:	11c01dc4 	addi	r7,r2,119
    f7dc:	4209883a 	add	r4,r8,r8
    f7e0:	003e6d06 	br	f198 <__alt_data_end+0xf000f198>
    f7e4:	00c40004 	movi	r3,4096
    f7e8:	003f4606 	br	f504 <__alt_data_end+0xf000f504>
    f7ec:	00800044 	movi	r2,1
    f7f0:	a0800115 	stw	r2,4(r20)
    f7f4:	003f7406 	br	f5c8 <__alt_data_end+0xf000f5c8>
    f7f8:	1805d0ba 	srai	r2,r3,2
    f7fc:	01c00044 	movi	r7,1
    f800:	30c00117 	ldw	r3,4(r6)
    f804:	388e983a 	sll	r7,r7,r2
    f808:	2805883a 	mov	r2,r5
    f80c:	38c6b03a 	or	r3,r7,r3
    f810:	30c00115 	stw	r3,4(r6)
    f814:	003f9b06 	br	f684 <__alt_data_end+0xf000f684>
    f818:	00c15504 	movi	r3,1364
    f81c:	18801a36 	bltu	r3,r2,f888 <_malloc_r+0x768>
    f820:	8804d4ba 	srli	r2,r17,18
    f824:	12001f44 	addi	r8,r2,125
    f828:	11c01f04 	addi	r7,r2,124
    f82c:	4209883a 	add	r4,r8,r8
    f830:	003e5906 	br	f198 <__alt_data_end+0xf000f198>
    f834:	ad400404 	addi	r21,r21,16
    f838:	003f1706 	br	f498 <__alt_data_end+0xf000f498>
    f83c:	00c01504 	movi	r3,84
    f840:	18802336 	bltu	r3,r2,f8d0 <_malloc_r+0x7b0>
    f844:	3804d33a 	srli	r2,r7,12
    f848:	11401bc4 	addi	r5,r2,111
    f84c:	10c01b84 	addi	r3,r2,110
    f850:	294b883a 	add	r5,r5,r5
    f854:	003f7b06 	br	f644 <__alt_data_end+0xf000f644>
    f858:	9c000217 	ldw	r16,8(r19)
    f85c:	00bfff04 	movi	r2,-4
    f860:	80c00117 	ldw	r3,4(r16)
    f864:	1886703a 	and	r3,r3,r2
    f868:	003f5306 	br	f5b8 <__alt_data_end+0xf000f5b8>
    f86c:	3083ffcc 	andi	r2,r6,4095
    f870:	103f181e 	bne	r2,zero,f4d4 <__alt_data_end+0xf000f4d4>
    f874:	99000217 	ldw	r4,8(r19)
    f878:	b545883a 	add	r2,r22,r21
    f87c:	10800054 	ori	r2,r2,1
    f880:	20800115 	stw	r2,4(r4)
    f884:	003f3e06 	br	f580 <__alt_data_end+0xf000f580>
    f888:	01003f84 	movi	r4,254
    f88c:	02001fc4 	movi	r8,127
    f890:	01c01f84 	movi	r7,126
    f894:	003e4006 	br	f198 <__alt_data_end+0xf000f198>
    f898:	00820034 	movhi	r2,2048
    f89c:	1089a304 	addi	r2,r2,9868
    f8a0:	15000015 	stw	r20,0(r2)
    f8a4:	003f1106 	br	f4ec <__alt_data_end+0xf000f4ec>
    f8a8:	00800044 	movi	r2,1
    f8ac:	002b883a 	mov	r21,zero
    f8b0:	003f1f06 	br	f530 <__alt_data_end+0xf000f530>
    f8b4:	81400204 	addi	r5,r16,8
    f8b8:	9009883a 	mov	r4,r18
    f8bc:	000e5340 	call	e534 <_free_r>
    f8c0:	00820234 	movhi	r2,2056
    f8c4:	10be5904 	addi	r2,r2,-1692
    f8c8:	10c00017 	ldw	r3,0(r2)
    f8cc:	003f2c06 	br	f580 <__alt_data_end+0xf000f580>
    f8d0:	00c05504 	movi	r3,340
    f8d4:	18800536 	bltu	r3,r2,f8ec <_malloc_r+0x7cc>
    f8d8:	3804d3fa 	srli	r2,r7,15
    f8dc:	11401e04 	addi	r5,r2,120
    f8e0:	10c01dc4 	addi	r3,r2,119
    f8e4:	294b883a 	add	r5,r5,r5
    f8e8:	003f5606 	br	f644 <__alt_data_end+0xf000f644>
    f8ec:	00c15504 	movi	r3,1364
    f8f0:	18800536 	bltu	r3,r2,f908 <_malloc_r+0x7e8>
    f8f4:	3804d4ba 	srli	r2,r7,18
    f8f8:	11401f44 	addi	r5,r2,125
    f8fc:	10c01f04 	addi	r3,r2,124
    f900:	294b883a 	add	r5,r5,r5
    f904:	003f4f06 	br	f644 <__alt_data_end+0xf000f644>
    f908:	01403f84 	movi	r5,254
    f90c:	00c01f84 	movi	r3,126
    f910:	003f4c06 	br	f644 <__alt_data_end+0xf000f644>
    f914:	98800117 	ldw	r2,4(r19)
    f918:	003fa006 	br	f79c <__alt_data_end+0xf000f79c>
    f91c:	8808d0fa 	srli	r4,r17,3
    f920:	20800044 	addi	r2,r4,1
    f924:	1085883a 	add	r2,r2,r2
    f928:	003e9006 	br	f36c <__alt_data_end+0xf000f36c>

0000f92c <memchr>:
    f92c:	208000cc 	andi	r2,r4,3
    f930:	280f883a 	mov	r7,r5
    f934:	10003426 	beq	r2,zero,fa08 <memchr+0xdc>
    f938:	30bfffc4 	addi	r2,r6,-1
    f93c:	30001a26 	beq	r6,zero,f9a8 <memchr+0x7c>
    f940:	20c00003 	ldbu	r3,0(r4)
    f944:	29803fcc 	andi	r6,r5,255
    f948:	30c0051e 	bne	r6,r3,f960 <memchr+0x34>
    f94c:	00001806 	br	f9b0 <memchr+0x84>
    f950:	10001526 	beq	r2,zero,f9a8 <memchr+0x7c>
    f954:	20c00003 	ldbu	r3,0(r4)
    f958:	10bfffc4 	addi	r2,r2,-1
    f95c:	30c01426 	beq	r6,r3,f9b0 <memchr+0x84>
    f960:	21000044 	addi	r4,r4,1
    f964:	20c000cc 	andi	r3,r4,3
    f968:	183ff91e 	bne	r3,zero,f950 <__alt_data_end+0xf000f950>
    f96c:	020000c4 	movi	r8,3
    f970:	40801136 	bltu	r8,r2,f9b8 <memchr+0x8c>
    f974:	10000c26 	beq	r2,zero,f9a8 <memchr+0x7c>
    f978:	20c00003 	ldbu	r3,0(r4)
    f97c:	29403fcc 	andi	r5,r5,255
    f980:	28c00b26 	beq	r5,r3,f9b0 <memchr+0x84>
    f984:	20c00044 	addi	r3,r4,1
    f988:	39803fcc 	andi	r6,r7,255
    f98c:	2089883a 	add	r4,r4,r2
    f990:	00000306 	br	f9a0 <memchr+0x74>
    f994:	18c00044 	addi	r3,r3,1
    f998:	197fffc3 	ldbu	r5,-1(r3)
    f99c:	31400526 	beq	r6,r5,f9b4 <memchr+0x88>
    f9a0:	1805883a 	mov	r2,r3
    f9a4:	20fffb1e 	bne	r4,r3,f994 <__alt_data_end+0xf000f994>
    f9a8:	0005883a 	mov	r2,zero
    f9ac:	f800283a 	ret
    f9b0:	2005883a 	mov	r2,r4
    f9b4:	f800283a 	ret
    f9b8:	28c03fcc 	andi	r3,r5,255
    f9bc:	1812923a 	slli	r9,r3,8
    f9c0:	02ffbff4 	movhi	r11,65279
    f9c4:	02a02074 	movhi	r10,32897
    f9c8:	48d2b03a 	or	r9,r9,r3
    f9cc:	4806943a 	slli	r3,r9,16
    f9d0:	5affbfc4 	addi	r11,r11,-257
    f9d4:	52a02004 	addi	r10,r10,-32640
    f9d8:	48d2b03a 	or	r9,r9,r3
    f9dc:	20c00017 	ldw	r3,0(r4)
    f9e0:	48c6f03a 	xor	r3,r9,r3
    f9e4:	1acd883a 	add	r6,r3,r11
    f9e8:	00c6303a 	nor	r3,zero,r3
    f9ec:	30c6703a 	and	r3,r6,r3
    f9f0:	1a86703a 	and	r3,r3,r10
    f9f4:	183fe01e 	bne	r3,zero,f978 <__alt_data_end+0xf000f978>
    f9f8:	10bfff04 	addi	r2,r2,-4
    f9fc:	21000104 	addi	r4,r4,4
    fa00:	40bff636 	bltu	r8,r2,f9dc <__alt_data_end+0xf000f9dc>
    fa04:	003fdb06 	br	f974 <__alt_data_end+0xf000f974>
    fa08:	3005883a 	mov	r2,r6
    fa0c:	003fd706 	br	f96c <__alt_data_end+0xf000f96c>

0000fa10 <memmove>:
    fa10:	2005883a 	mov	r2,r4
    fa14:	29000b2e 	bgeu	r5,r4,fa44 <memmove+0x34>
    fa18:	298f883a 	add	r7,r5,r6
    fa1c:	21c0092e 	bgeu	r4,r7,fa44 <memmove+0x34>
    fa20:	2187883a 	add	r3,r4,r6
    fa24:	198bc83a 	sub	r5,r3,r6
    fa28:	30004826 	beq	r6,zero,fb4c <memmove+0x13c>
    fa2c:	39ffffc4 	addi	r7,r7,-1
    fa30:	39000003 	ldbu	r4,0(r7)
    fa34:	18ffffc4 	addi	r3,r3,-1
    fa38:	19000005 	stb	r4,0(r3)
    fa3c:	28fffb1e 	bne	r5,r3,fa2c <__alt_data_end+0xf000fa2c>
    fa40:	f800283a 	ret
    fa44:	00c003c4 	movi	r3,15
    fa48:	1980412e 	bgeu	r3,r6,fb50 <memmove+0x140>
    fa4c:	2886b03a 	or	r3,r5,r2
    fa50:	18c000cc 	andi	r3,r3,3
    fa54:	1800401e 	bne	r3,zero,fb58 <memmove+0x148>
    fa58:	33fffc04 	addi	r15,r6,-16
    fa5c:	781ed13a 	srli	r15,r15,4
    fa60:	28c00104 	addi	r3,r5,4
    fa64:	13400104 	addi	r13,r2,4
    fa68:	781c913a 	slli	r14,r15,4
    fa6c:	2b000204 	addi	r12,r5,8
    fa70:	12c00204 	addi	r11,r2,8
    fa74:	73800504 	addi	r14,r14,20
    fa78:	2a800304 	addi	r10,r5,12
    fa7c:	12400304 	addi	r9,r2,12
    fa80:	2b9d883a 	add	r14,r5,r14
    fa84:	2811883a 	mov	r8,r5
    fa88:	100f883a 	mov	r7,r2
    fa8c:	41000017 	ldw	r4,0(r8)
    fa90:	39c00404 	addi	r7,r7,16
    fa94:	18c00404 	addi	r3,r3,16
    fa98:	393ffc15 	stw	r4,-16(r7)
    fa9c:	193ffc17 	ldw	r4,-16(r3)
    faa0:	6b400404 	addi	r13,r13,16
    faa4:	5ac00404 	addi	r11,r11,16
    faa8:	693ffc15 	stw	r4,-16(r13)
    faac:	61000017 	ldw	r4,0(r12)
    fab0:	4a400404 	addi	r9,r9,16
    fab4:	42000404 	addi	r8,r8,16
    fab8:	593ffc15 	stw	r4,-16(r11)
    fabc:	51000017 	ldw	r4,0(r10)
    fac0:	63000404 	addi	r12,r12,16
    fac4:	52800404 	addi	r10,r10,16
    fac8:	493ffc15 	stw	r4,-16(r9)
    facc:	1bbfef1e 	bne	r3,r14,fa8c <__alt_data_end+0xf000fa8c>
    fad0:	79000044 	addi	r4,r15,1
    fad4:	2008913a 	slli	r4,r4,4
    fad8:	328003cc 	andi	r10,r6,15
    fadc:	02c000c4 	movi	r11,3
    fae0:	1107883a 	add	r3,r2,r4
    fae4:	290b883a 	add	r5,r5,r4
    fae8:	5a801e2e 	bgeu	r11,r10,fb64 <memmove+0x154>
    faec:	1813883a 	mov	r9,r3
    faf0:	2811883a 	mov	r8,r5
    faf4:	500f883a 	mov	r7,r10
    faf8:	41000017 	ldw	r4,0(r8)
    fafc:	4a400104 	addi	r9,r9,4
    fb00:	39ffff04 	addi	r7,r7,-4
    fb04:	493fff15 	stw	r4,-4(r9)
    fb08:	42000104 	addi	r8,r8,4
    fb0c:	59fffa36 	bltu	r11,r7,faf8 <__alt_data_end+0xf000faf8>
    fb10:	513fff04 	addi	r4,r10,-4
    fb14:	2008d0ba 	srli	r4,r4,2
    fb18:	318000cc 	andi	r6,r6,3
    fb1c:	21000044 	addi	r4,r4,1
    fb20:	2109883a 	add	r4,r4,r4
    fb24:	2109883a 	add	r4,r4,r4
    fb28:	1907883a 	add	r3,r3,r4
    fb2c:	290b883a 	add	r5,r5,r4
    fb30:	30000b26 	beq	r6,zero,fb60 <memmove+0x150>
    fb34:	198d883a 	add	r6,r3,r6
    fb38:	29c00003 	ldbu	r7,0(r5)
    fb3c:	18c00044 	addi	r3,r3,1
    fb40:	29400044 	addi	r5,r5,1
    fb44:	19ffffc5 	stb	r7,-1(r3)
    fb48:	19bffb1e 	bne	r3,r6,fb38 <__alt_data_end+0xf000fb38>
    fb4c:	f800283a 	ret
    fb50:	1007883a 	mov	r3,r2
    fb54:	003ff606 	br	fb30 <__alt_data_end+0xf000fb30>
    fb58:	1007883a 	mov	r3,r2
    fb5c:	003ff506 	br	fb34 <__alt_data_end+0xf000fb34>
    fb60:	f800283a 	ret
    fb64:	500d883a 	mov	r6,r10
    fb68:	003ff106 	br	fb30 <__alt_data_end+0xf000fb30>

0000fb6c <_Balloc>:
    fb6c:	20801317 	ldw	r2,76(r4)
    fb70:	defffc04 	addi	sp,sp,-16
    fb74:	dc400115 	stw	r17,4(sp)
    fb78:	dc000015 	stw	r16,0(sp)
    fb7c:	dfc00315 	stw	ra,12(sp)
    fb80:	dc800215 	stw	r18,8(sp)
    fb84:	2023883a 	mov	r17,r4
    fb88:	2821883a 	mov	r16,r5
    fb8c:	10000f26 	beq	r2,zero,fbcc <_Balloc+0x60>
    fb90:	8407883a 	add	r3,r16,r16
    fb94:	18c7883a 	add	r3,r3,r3
    fb98:	10c7883a 	add	r3,r2,r3
    fb9c:	18800017 	ldw	r2,0(r3)
    fba0:	10001126 	beq	r2,zero,fbe8 <_Balloc+0x7c>
    fba4:	11000017 	ldw	r4,0(r2)
    fba8:	19000015 	stw	r4,0(r3)
    fbac:	10000415 	stw	zero,16(r2)
    fbb0:	10000315 	stw	zero,12(r2)
    fbb4:	dfc00317 	ldw	ra,12(sp)
    fbb8:	dc800217 	ldw	r18,8(sp)
    fbbc:	dc400117 	ldw	r17,4(sp)
    fbc0:	dc000017 	ldw	r16,0(sp)
    fbc4:	dec00404 	addi	sp,sp,16
    fbc8:	f800283a 	ret
    fbcc:	01800844 	movi	r6,33
    fbd0:	01400104 	movi	r5,4
    fbd4:	0012a340 	call	12a34 <_calloc_r>
    fbd8:	88801315 	stw	r2,76(r17)
    fbdc:	103fec1e 	bne	r2,zero,fb90 <__alt_data_end+0xf000fb90>
    fbe0:	0005883a 	mov	r2,zero
    fbe4:	003ff306 	br	fbb4 <__alt_data_end+0xf000fbb4>
    fbe8:	01400044 	movi	r5,1
    fbec:	2c24983a 	sll	r18,r5,r16
    fbf0:	8809883a 	mov	r4,r17
    fbf4:	91800144 	addi	r6,r18,5
    fbf8:	318d883a 	add	r6,r6,r6
    fbfc:	318d883a 	add	r6,r6,r6
    fc00:	0012a340 	call	12a34 <_calloc_r>
    fc04:	103ff626 	beq	r2,zero,fbe0 <__alt_data_end+0xf000fbe0>
    fc08:	14000115 	stw	r16,4(r2)
    fc0c:	14800215 	stw	r18,8(r2)
    fc10:	003fe606 	br	fbac <__alt_data_end+0xf000fbac>

0000fc14 <_Bfree>:
    fc14:	28000826 	beq	r5,zero,fc38 <_Bfree+0x24>
    fc18:	28c00117 	ldw	r3,4(r5)
    fc1c:	20801317 	ldw	r2,76(r4)
    fc20:	18c7883a 	add	r3,r3,r3
    fc24:	18c7883a 	add	r3,r3,r3
    fc28:	10c5883a 	add	r2,r2,r3
    fc2c:	10c00017 	ldw	r3,0(r2)
    fc30:	28c00015 	stw	r3,0(r5)
    fc34:	11400015 	stw	r5,0(r2)
    fc38:	f800283a 	ret

0000fc3c <__multadd>:
    fc3c:	defffa04 	addi	sp,sp,-24
    fc40:	dc800315 	stw	r18,12(sp)
    fc44:	dc400215 	stw	r17,8(sp)
    fc48:	dc000115 	stw	r16,4(sp)
    fc4c:	2823883a 	mov	r17,r5
    fc50:	2c000417 	ldw	r16,16(r5)
    fc54:	dfc00515 	stw	ra,20(sp)
    fc58:	dcc00415 	stw	r19,16(sp)
    fc5c:	2025883a 	mov	r18,r4
    fc60:	29400504 	addi	r5,r5,20
    fc64:	0011883a 	mov	r8,zero
    fc68:	28c00017 	ldw	r3,0(r5)
    fc6c:	29400104 	addi	r5,r5,4
    fc70:	42000044 	addi	r8,r8,1
    fc74:	18bfffcc 	andi	r2,r3,65535
    fc78:	1185383a 	mul	r2,r2,r6
    fc7c:	1806d43a 	srli	r3,r3,16
    fc80:	11cf883a 	add	r7,r2,r7
    fc84:	3808d43a 	srli	r4,r7,16
    fc88:	1987383a 	mul	r3,r3,r6
    fc8c:	38bfffcc 	andi	r2,r7,65535
    fc90:	1907883a 	add	r3,r3,r4
    fc94:	1808943a 	slli	r4,r3,16
    fc98:	180ed43a 	srli	r7,r3,16
    fc9c:	2085883a 	add	r2,r4,r2
    fca0:	28bfff15 	stw	r2,-4(r5)
    fca4:	443ff016 	blt	r8,r16,fc68 <__alt_data_end+0xf000fc68>
    fca8:	38000926 	beq	r7,zero,fcd0 <__multadd+0x94>
    fcac:	88800217 	ldw	r2,8(r17)
    fcb0:	80800f0e 	bge	r16,r2,fcf0 <__multadd+0xb4>
    fcb4:	80800144 	addi	r2,r16,5
    fcb8:	1085883a 	add	r2,r2,r2
    fcbc:	1085883a 	add	r2,r2,r2
    fcc0:	8885883a 	add	r2,r17,r2
    fcc4:	11c00015 	stw	r7,0(r2)
    fcc8:	84000044 	addi	r16,r16,1
    fccc:	8c000415 	stw	r16,16(r17)
    fcd0:	8805883a 	mov	r2,r17
    fcd4:	dfc00517 	ldw	ra,20(sp)
    fcd8:	dcc00417 	ldw	r19,16(sp)
    fcdc:	dc800317 	ldw	r18,12(sp)
    fce0:	dc400217 	ldw	r17,8(sp)
    fce4:	dc000117 	ldw	r16,4(sp)
    fce8:	dec00604 	addi	sp,sp,24
    fcec:	f800283a 	ret
    fcf0:	89400117 	ldw	r5,4(r17)
    fcf4:	9009883a 	mov	r4,r18
    fcf8:	d9c00015 	stw	r7,0(sp)
    fcfc:	29400044 	addi	r5,r5,1
    fd00:	000fb6c0 	call	fb6c <_Balloc>
    fd04:	89800417 	ldw	r6,16(r17)
    fd08:	89400304 	addi	r5,r17,12
    fd0c:	11000304 	addi	r4,r2,12
    fd10:	31800084 	addi	r6,r6,2
    fd14:	318d883a 	add	r6,r6,r6
    fd18:	318d883a 	add	r6,r6,r6
    fd1c:	1027883a 	mov	r19,r2
    fd20:	0009cd40 	call	9cd4 <memcpy>
    fd24:	d9c00017 	ldw	r7,0(sp)
    fd28:	88000a26 	beq	r17,zero,fd54 <__multadd+0x118>
    fd2c:	88c00117 	ldw	r3,4(r17)
    fd30:	90801317 	ldw	r2,76(r18)
    fd34:	18c7883a 	add	r3,r3,r3
    fd38:	18c7883a 	add	r3,r3,r3
    fd3c:	10c5883a 	add	r2,r2,r3
    fd40:	10c00017 	ldw	r3,0(r2)
    fd44:	88c00015 	stw	r3,0(r17)
    fd48:	14400015 	stw	r17,0(r2)
    fd4c:	9823883a 	mov	r17,r19
    fd50:	003fd806 	br	fcb4 <__alt_data_end+0xf000fcb4>
    fd54:	9823883a 	mov	r17,r19
    fd58:	003fd606 	br	fcb4 <__alt_data_end+0xf000fcb4>

0000fd5c <__s2b>:
    fd5c:	defff904 	addi	sp,sp,-28
    fd60:	dc400115 	stw	r17,4(sp)
    fd64:	dc000015 	stw	r16,0(sp)
    fd68:	2023883a 	mov	r17,r4
    fd6c:	2821883a 	mov	r16,r5
    fd70:	39000204 	addi	r4,r7,8
    fd74:	01400244 	movi	r5,9
    fd78:	dcc00315 	stw	r19,12(sp)
    fd7c:	dc800215 	stw	r18,8(sp)
    fd80:	dfc00615 	stw	ra,24(sp)
    fd84:	dd400515 	stw	r21,20(sp)
    fd88:	dd000415 	stw	r20,16(sp)
    fd8c:	3825883a 	mov	r18,r7
    fd90:	3027883a 	mov	r19,r6
    fd94:	0009a940 	call	9a94 <__divsi3>
    fd98:	00c00044 	movi	r3,1
    fd9c:	000b883a 	mov	r5,zero
    fda0:	1880030e 	bge	r3,r2,fdb0 <__s2b+0x54>
    fda4:	18c7883a 	add	r3,r3,r3
    fda8:	29400044 	addi	r5,r5,1
    fdac:	18bffd16 	blt	r3,r2,fda4 <__alt_data_end+0xf000fda4>
    fdb0:	8809883a 	mov	r4,r17
    fdb4:	000fb6c0 	call	fb6c <_Balloc>
    fdb8:	d8c00717 	ldw	r3,28(sp)
    fdbc:	10c00515 	stw	r3,20(r2)
    fdc0:	00c00044 	movi	r3,1
    fdc4:	10c00415 	stw	r3,16(r2)
    fdc8:	00c00244 	movi	r3,9
    fdcc:	1cc0210e 	bge	r3,r19,fe54 <__s2b+0xf8>
    fdd0:	80eb883a 	add	r21,r16,r3
    fdd4:	a829883a 	mov	r20,r21
    fdd8:	84e1883a 	add	r16,r16,r19
    fddc:	a1c00007 	ldb	r7,0(r20)
    fde0:	01800284 	movi	r6,10
    fde4:	a5000044 	addi	r20,r20,1
    fde8:	100b883a 	mov	r5,r2
    fdec:	39fff404 	addi	r7,r7,-48
    fdf0:	8809883a 	mov	r4,r17
    fdf4:	000fc3c0 	call	fc3c <__multadd>
    fdf8:	a43ff81e 	bne	r20,r16,fddc <__alt_data_end+0xf000fddc>
    fdfc:	ace1883a 	add	r16,r21,r19
    fe00:	843ffe04 	addi	r16,r16,-8
    fe04:	9c800a0e 	bge	r19,r18,fe30 <__s2b+0xd4>
    fe08:	94e5c83a 	sub	r18,r18,r19
    fe0c:	84a5883a 	add	r18,r16,r18
    fe10:	81c00007 	ldb	r7,0(r16)
    fe14:	01800284 	movi	r6,10
    fe18:	84000044 	addi	r16,r16,1
    fe1c:	100b883a 	mov	r5,r2
    fe20:	39fff404 	addi	r7,r7,-48
    fe24:	8809883a 	mov	r4,r17
    fe28:	000fc3c0 	call	fc3c <__multadd>
    fe2c:	84bff81e 	bne	r16,r18,fe10 <__alt_data_end+0xf000fe10>
    fe30:	dfc00617 	ldw	ra,24(sp)
    fe34:	dd400517 	ldw	r21,20(sp)
    fe38:	dd000417 	ldw	r20,16(sp)
    fe3c:	dcc00317 	ldw	r19,12(sp)
    fe40:	dc800217 	ldw	r18,8(sp)
    fe44:	dc400117 	ldw	r17,4(sp)
    fe48:	dc000017 	ldw	r16,0(sp)
    fe4c:	dec00704 	addi	sp,sp,28
    fe50:	f800283a 	ret
    fe54:	84000284 	addi	r16,r16,10
    fe58:	1827883a 	mov	r19,r3
    fe5c:	003fe906 	br	fe04 <__alt_data_end+0xf000fe04>

0000fe60 <__hi0bits>:
    fe60:	20bfffec 	andhi	r2,r4,65535
    fe64:	1000141e 	bne	r2,zero,feb8 <__hi0bits+0x58>
    fe68:	2008943a 	slli	r4,r4,16
    fe6c:	00800404 	movi	r2,16
    fe70:	20ffc02c 	andhi	r3,r4,65280
    fe74:	1800021e 	bne	r3,zero,fe80 <__hi0bits+0x20>
    fe78:	2008923a 	slli	r4,r4,8
    fe7c:	10800204 	addi	r2,r2,8
    fe80:	20fc002c 	andhi	r3,r4,61440
    fe84:	1800021e 	bne	r3,zero,fe90 <__hi0bits+0x30>
    fe88:	2008913a 	slli	r4,r4,4
    fe8c:	10800104 	addi	r2,r2,4
    fe90:	20f0002c 	andhi	r3,r4,49152
    fe94:	1800031e 	bne	r3,zero,fea4 <__hi0bits+0x44>
    fe98:	2109883a 	add	r4,r4,r4
    fe9c:	10800084 	addi	r2,r2,2
    fea0:	2109883a 	add	r4,r4,r4
    fea4:	20000316 	blt	r4,zero,feb4 <__hi0bits+0x54>
    fea8:	2110002c 	andhi	r4,r4,16384
    feac:	2000041e 	bne	r4,zero,fec0 <__hi0bits+0x60>
    feb0:	00800804 	movi	r2,32
    feb4:	f800283a 	ret
    feb8:	0005883a 	mov	r2,zero
    febc:	003fec06 	br	fe70 <__alt_data_end+0xf000fe70>
    fec0:	10800044 	addi	r2,r2,1
    fec4:	f800283a 	ret

0000fec8 <__lo0bits>:
    fec8:	20c00017 	ldw	r3,0(r4)
    fecc:	188001cc 	andi	r2,r3,7
    fed0:	10000826 	beq	r2,zero,fef4 <__lo0bits+0x2c>
    fed4:	1880004c 	andi	r2,r3,1
    fed8:	1000211e 	bne	r2,zero,ff60 <__lo0bits+0x98>
    fedc:	1880008c 	andi	r2,r3,2
    fee0:	1000211e 	bne	r2,zero,ff68 <__lo0bits+0xa0>
    fee4:	1806d0ba 	srli	r3,r3,2
    fee8:	00800084 	movi	r2,2
    feec:	20c00015 	stw	r3,0(r4)
    fef0:	f800283a 	ret
    fef4:	18bfffcc 	andi	r2,r3,65535
    fef8:	10001326 	beq	r2,zero,ff48 <__lo0bits+0x80>
    fefc:	0005883a 	mov	r2,zero
    ff00:	19403fcc 	andi	r5,r3,255
    ff04:	2800021e 	bne	r5,zero,ff10 <__lo0bits+0x48>
    ff08:	1806d23a 	srli	r3,r3,8
    ff0c:	10800204 	addi	r2,r2,8
    ff10:	194003cc 	andi	r5,r3,15
    ff14:	2800021e 	bne	r5,zero,ff20 <__lo0bits+0x58>
    ff18:	1806d13a 	srli	r3,r3,4
    ff1c:	10800104 	addi	r2,r2,4
    ff20:	194000cc 	andi	r5,r3,3
    ff24:	2800021e 	bne	r5,zero,ff30 <__lo0bits+0x68>
    ff28:	1806d0ba 	srli	r3,r3,2
    ff2c:	10800084 	addi	r2,r2,2
    ff30:	1940004c 	andi	r5,r3,1
    ff34:	2800081e 	bne	r5,zero,ff58 <__lo0bits+0x90>
    ff38:	1806d07a 	srli	r3,r3,1
    ff3c:	1800051e 	bne	r3,zero,ff54 <__lo0bits+0x8c>
    ff40:	00800804 	movi	r2,32
    ff44:	f800283a 	ret
    ff48:	1806d43a 	srli	r3,r3,16
    ff4c:	00800404 	movi	r2,16
    ff50:	003feb06 	br	ff00 <__alt_data_end+0xf000ff00>
    ff54:	10800044 	addi	r2,r2,1
    ff58:	20c00015 	stw	r3,0(r4)
    ff5c:	f800283a 	ret
    ff60:	0005883a 	mov	r2,zero
    ff64:	f800283a 	ret
    ff68:	1806d07a 	srli	r3,r3,1
    ff6c:	00800044 	movi	r2,1
    ff70:	20c00015 	stw	r3,0(r4)
    ff74:	f800283a 	ret

0000ff78 <__i2b>:
    ff78:	defffd04 	addi	sp,sp,-12
    ff7c:	dc000015 	stw	r16,0(sp)
    ff80:	04000044 	movi	r16,1
    ff84:	dc400115 	stw	r17,4(sp)
    ff88:	2823883a 	mov	r17,r5
    ff8c:	800b883a 	mov	r5,r16
    ff90:	dfc00215 	stw	ra,8(sp)
    ff94:	000fb6c0 	call	fb6c <_Balloc>
    ff98:	14400515 	stw	r17,20(r2)
    ff9c:	14000415 	stw	r16,16(r2)
    ffa0:	dfc00217 	ldw	ra,8(sp)
    ffa4:	dc400117 	ldw	r17,4(sp)
    ffa8:	dc000017 	ldw	r16,0(sp)
    ffac:	dec00304 	addi	sp,sp,12
    ffb0:	f800283a 	ret

0000ffb4 <__multiply>:
    ffb4:	defffa04 	addi	sp,sp,-24
    ffb8:	dcc00315 	stw	r19,12(sp)
    ffbc:	dc800215 	stw	r18,8(sp)
    ffc0:	34c00417 	ldw	r19,16(r6)
    ffc4:	2c800417 	ldw	r18,16(r5)
    ffc8:	dd000415 	stw	r20,16(sp)
    ffcc:	dc400115 	stw	r17,4(sp)
    ffd0:	dfc00515 	stw	ra,20(sp)
    ffd4:	dc000015 	stw	r16,0(sp)
    ffd8:	2829883a 	mov	r20,r5
    ffdc:	3023883a 	mov	r17,r6
    ffe0:	94c0050e 	bge	r18,r19,fff8 <__multiply+0x44>
    ffe4:	9007883a 	mov	r3,r18
    ffe8:	3029883a 	mov	r20,r6
    ffec:	9825883a 	mov	r18,r19
    fff0:	2823883a 	mov	r17,r5
    fff4:	1827883a 	mov	r19,r3
    fff8:	a0800217 	ldw	r2,8(r20)
    fffc:	94e1883a 	add	r16,r18,r19
   10000:	a1400117 	ldw	r5,4(r20)
   10004:	1400010e 	bge	r2,r16,1000c <__multiply+0x58>
   10008:	29400044 	addi	r5,r5,1
   1000c:	000fb6c0 	call	fb6c <_Balloc>
   10010:	8415883a 	add	r10,r16,r16
   10014:	12c00504 	addi	r11,r2,20
   10018:	5295883a 	add	r10,r10,r10
   1001c:	5a95883a 	add	r10,r11,r10
   10020:	5807883a 	mov	r3,r11
   10024:	5a80032e 	bgeu	r11,r10,10034 <__multiply+0x80>
   10028:	18000015 	stw	zero,0(r3)
   1002c:	18c00104 	addi	r3,r3,4
   10030:	1abffd36 	bltu	r3,r10,10028 <__alt_data_end+0xf0010028>
   10034:	9ce7883a 	add	r19,r19,r19
   10038:	94a5883a 	add	r18,r18,r18
   1003c:	89800504 	addi	r6,r17,20
   10040:	9ce7883a 	add	r19,r19,r19
   10044:	a3400504 	addi	r13,r20,20
   10048:	94a5883a 	add	r18,r18,r18
   1004c:	34d9883a 	add	r12,r6,r19
   10050:	6c93883a 	add	r9,r13,r18
   10054:	3300422e 	bgeu	r6,r12,10160 <__multiply+0x1ac>
   10058:	37c00017 	ldw	ra,0(r6)
   1005c:	fbffffcc 	andi	r15,ra,65535
   10060:	78001b26 	beq	r15,zero,100d0 <__multiply+0x11c>
   10064:	5811883a 	mov	r8,r11
   10068:	681d883a 	mov	r14,r13
   1006c:	000f883a 	mov	r7,zero
   10070:	71000017 	ldw	r4,0(r14)
   10074:	40c00017 	ldw	r3,0(r8)
   10078:	73800104 	addi	r14,r14,4
   1007c:	217fffcc 	andi	r5,r4,65535
   10080:	2bcb383a 	mul	r5,r5,r15
   10084:	2008d43a 	srli	r4,r4,16
   10088:	1c7fffcc 	andi	r17,r3,65535
   1008c:	2c4b883a 	add	r5,r5,r17
   10090:	29cb883a 	add	r5,r5,r7
   10094:	23c9383a 	mul	r4,r4,r15
   10098:	1806d43a 	srli	r3,r3,16
   1009c:	280ed43a 	srli	r7,r5,16
   100a0:	297fffcc 	andi	r5,r5,65535
   100a4:	20c7883a 	add	r3,r4,r3
   100a8:	19c7883a 	add	r3,r3,r7
   100ac:	1808943a 	slli	r4,r3,16
   100b0:	4023883a 	mov	r17,r8
   100b4:	180ed43a 	srli	r7,r3,16
   100b8:	214ab03a 	or	r5,r4,r5
   100bc:	41400015 	stw	r5,0(r8)
   100c0:	42000104 	addi	r8,r8,4
   100c4:	727fea36 	bltu	r14,r9,10070 <__alt_data_end+0xf0010070>
   100c8:	89c00115 	stw	r7,4(r17)
   100cc:	37c00017 	ldw	ra,0(r6)
   100d0:	f83ed43a 	srli	ra,ra,16
   100d4:	f8001f26 	beq	ra,zero,10154 <__multiply+0x1a0>
   100d8:	58c00017 	ldw	r3,0(r11)
   100dc:	681d883a 	mov	r14,r13
   100e0:	581f883a 	mov	r15,r11
   100e4:	1811883a 	mov	r8,r3
   100e8:	5825883a 	mov	r18,r11
   100ec:	000f883a 	mov	r7,zero
   100f0:	00000106 	br	100f8 <__multiply+0x144>
   100f4:	8825883a 	mov	r18,r17
   100f8:	7140000b 	ldhu	r5,0(r14)
   100fc:	4010d43a 	srli	r8,r8,16
   10100:	193fffcc 	andi	r4,r3,65535
   10104:	2fcb383a 	mul	r5,r5,ra
   10108:	7bc00104 	addi	r15,r15,4
   1010c:	73800104 	addi	r14,r14,4
   10110:	2a0b883a 	add	r5,r5,r8
   10114:	29cb883a 	add	r5,r5,r7
   10118:	2806943a 	slli	r3,r5,16
   1011c:	94400104 	addi	r17,r18,4
   10120:	280ad43a 	srli	r5,r5,16
   10124:	1908b03a 	or	r4,r3,r4
   10128:	793fff15 	stw	r4,-4(r15)
   1012c:	70ffff17 	ldw	r3,-4(r14)
   10130:	8a000017 	ldw	r8,0(r17)
   10134:	1806d43a 	srli	r3,r3,16
   10138:	413fffcc 	andi	r4,r8,65535
   1013c:	1fc7383a 	mul	r3,r3,ra
   10140:	1907883a 	add	r3,r3,r4
   10144:	1947883a 	add	r3,r3,r5
   10148:	180ed43a 	srli	r7,r3,16
   1014c:	727fe936 	bltu	r14,r9,100f4 <__alt_data_end+0xf00100f4>
   10150:	90c00115 	stw	r3,4(r18)
   10154:	31800104 	addi	r6,r6,4
   10158:	5ac00104 	addi	r11,r11,4
   1015c:	333fbe36 	bltu	r6,r12,10058 <__alt_data_end+0xf0010058>
   10160:	0400090e 	bge	zero,r16,10188 <__multiply+0x1d4>
   10164:	50ffff17 	ldw	r3,-4(r10)
   10168:	52bfff04 	addi	r10,r10,-4
   1016c:	18000326 	beq	r3,zero,1017c <__multiply+0x1c8>
   10170:	00000506 	br	10188 <__multiply+0x1d4>
   10174:	50c00017 	ldw	r3,0(r10)
   10178:	1800031e 	bne	r3,zero,10188 <__multiply+0x1d4>
   1017c:	843fffc4 	addi	r16,r16,-1
   10180:	52bfff04 	addi	r10,r10,-4
   10184:	803ffb1e 	bne	r16,zero,10174 <__alt_data_end+0xf0010174>
   10188:	14000415 	stw	r16,16(r2)
   1018c:	dfc00517 	ldw	ra,20(sp)
   10190:	dd000417 	ldw	r20,16(sp)
   10194:	dcc00317 	ldw	r19,12(sp)
   10198:	dc800217 	ldw	r18,8(sp)
   1019c:	dc400117 	ldw	r17,4(sp)
   101a0:	dc000017 	ldw	r16,0(sp)
   101a4:	dec00604 	addi	sp,sp,24
   101a8:	f800283a 	ret

000101ac <__pow5mult>:
   101ac:	defffa04 	addi	sp,sp,-24
   101b0:	dcc00315 	stw	r19,12(sp)
   101b4:	dc000015 	stw	r16,0(sp)
   101b8:	dfc00515 	stw	ra,20(sp)
   101bc:	dd000415 	stw	r20,16(sp)
   101c0:	dc800215 	stw	r18,8(sp)
   101c4:	dc400115 	stw	r17,4(sp)
   101c8:	308000cc 	andi	r2,r6,3
   101cc:	3021883a 	mov	r16,r6
   101d0:	2027883a 	mov	r19,r4
   101d4:	10002f1e 	bne	r2,zero,10294 <__pow5mult+0xe8>
   101d8:	2825883a 	mov	r18,r5
   101dc:	8021d0ba 	srai	r16,r16,2
   101e0:	80001a26 	beq	r16,zero,1024c <__pow5mult+0xa0>
   101e4:	9c401217 	ldw	r17,72(r19)
   101e8:	8800061e 	bne	r17,zero,10204 <__pow5mult+0x58>
   101ec:	00003406 	br	102c0 <__pow5mult+0x114>
   101f0:	8021d07a 	srai	r16,r16,1
   101f4:	80001526 	beq	r16,zero,1024c <__pow5mult+0xa0>
   101f8:	88800017 	ldw	r2,0(r17)
   101fc:	10001c26 	beq	r2,zero,10270 <__pow5mult+0xc4>
   10200:	1023883a 	mov	r17,r2
   10204:	8080004c 	andi	r2,r16,1
   10208:	103ff926 	beq	r2,zero,101f0 <__alt_data_end+0xf00101f0>
   1020c:	880d883a 	mov	r6,r17
   10210:	900b883a 	mov	r5,r18
   10214:	9809883a 	mov	r4,r19
   10218:	000ffb40 	call	ffb4 <__multiply>
   1021c:	90001b26 	beq	r18,zero,1028c <__pow5mult+0xe0>
   10220:	91000117 	ldw	r4,4(r18)
   10224:	98c01317 	ldw	r3,76(r19)
   10228:	8021d07a 	srai	r16,r16,1
   1022c:	2109883a 	add	r4,r4,r4
   10230:	2109883a 	add	r4,r4,r4
   10234:	1907883a 	add	r3,r3,r4
   10238:	19000017 	ldw	r4,0(r3)
   1023c:	91000015 	stw	r4,0(r18)
   10240:	1c800015 	stw	r18,0(r3)
   10244:	1025883a 	mov	r18,r2
   10248:	803feb1e 	bne	r16,zero,101f8 <__alt_data_end+0xf00101f8>
   1024c:	9005883a 	mov	r2,r18
   10250:	dfc00517 	ldw	ra,20(sp)
   10254:	dd000417 	ldw	r20,16(sp)
   10258:	dcc00317 	ldw	r19,12(sp)
   1025c:	dc800217 	ldw	r18,8(sp)
   10260:	dc400117 	ldw	r17,4(sp)
   10264:	dc000017 	ldw	r16,0(sp)
   10268:	dec00604 	addi	sp,sp,24
   1026c:	f800283a 	ret
   10270:	880d883a 	mov	r6,r17
   10274:	880b883a 	mov	r5,r17
   10278:	9809883a 	mov	r4,r19
   1027c:	000ffb40 	call	ffb4 <__multiply>
   10280:	88800015 	stw	r2,0(r17)
   10284:	10000015 	stw	zero,0(r2)
   10288:	003fdd06 	br	10200 <__alt_data_end+0xf0010200>
   1028c:	1025883a 	mov	r18,r2
   10290:	003fd706 	br	101f0 <__alt_data_end+0xf00101f0>
   10294:	10bfffc4 	addi	r2,r2,-1
   10298:	1085883a 	add	r2,r2,r2
   1029c:	00c20034 	movhi	r3,2048
   102a0:	18c0df04 	addi	r3,r3,892
   102a4:	1085883a 	add	r2,r2,r2
   102a8:	1885883a 	add	r2,r3,r2
   102ac:	11800017 	ldw	r6,0(r2)
   102b0:	000f883a 	mov	r7,zero
   102b4:	000fc3c0 	call	fc3c <__multadd>
   102b8:	1025883a 	mov	r18,r2
   102bc:	003fc706 	br	101dc <__alt_data_end+0xf00101dc>
   102c0:	05000044 	movi	r20,1
   102c4:	a00b883a 	mov	r5,r20
   102c8:	9809883a 	mov	r4,r19
   102cc:	000fb6c0 	call	fb6c <_Balloc>
   102d0:	1023883a 	mov	r17,r2
   102d4:	00809c44 	movi	r2,625
   102d8:	88800515 	stw	r2,20(r17)
   102dc:	8d000415 	stw	r20,16(r17)
   102e0:	9c401215 	stw	r17,72(r19)
   102e4:	88000015 	stw	zero,0(r17)
   102e8:	003fc606 	br	10204 <__alt_data_end+0xf0010204>

000102ec <__lshift>:
   102ec:	defff904 	addi	sp,sp,-28
   102f0:	dd400515 	stw	r21,20(sp)
   102f4:	dcc00315 	stw	r19,12(sp)
   102f8:	302bd17a 	srai	r21,r6,5
   102fc:	2cc00417 	ldw	r19,16(r5)
   10300:	28800217 	ldw	r2,8(r5)
   10304:	dd000415 	stw	r20,16(sp)
   10308:	ace7883a 	add	r19,r21,r19
   1030c:	dc800215 	stw	r18,8(sp)
   10310:	dc400115 	stw	r17,4(sp)
   10314:	dc000015 	stw	r16,0(sp)
   10318:	dfc00615 	stw	ra,24(sp)
   1031c:	9c000044 	addi	r16,r19,1
   10320:	2823883a 	mov	r17,r5
   10324:	3029883a 	mov	r20,r6
   10328:	2025883a 	mov	r18,r4
   1032c:	29400117 	ldw	r5,4(r5)
   10330:	1400030e 	bge	r2,r16,10340 <__lshift+0x54>
   10334:	1085883a 	add	r2,r2,r2
   10338:	29400044 	addi	r5,r5,1
   1033c:	143ffd16 	blt	r2,r16,10334 <__alt_data_end+0xf0010334>
   10340:	9009883a 	mov	r4,r18
   10344:	000fb6c0 	call	fb6c <_Balloc>
   10348:	10c00504 	addi	r3,r2,20
   1034c:	0540070e 	bge	zero,r21,1036c <__lshift+0x80>
   10350:	ad6b883a 	add	r21,r21,r21
   10354:	ad6b883a 	add	r21,r21,r21
   10358:	1809883a 	mov	r4,r3
   1035c:	1d47883a 	add	r3,r3,r21
   10360:	20000015 	stw	zero,0(r4)
   10364:	21000104 	addi	r4,r4,4
   10368:	193ffd1e 	bne	r3,r4,10360 <__alt_data_end+0xf0010360>
   1036c:	8a000417 	ldw	r8,16(r17)
   10370:	89000504 	addi	r4,r17,20
   10374:	a18007cc 	andi	r6,r20,31
   10378:	4211883a 	add	r8,r8,r8
   1037c:	4211883a 	add	r8,r8,r8
   10380:	2211883a 	add	r8,r4,r8
   10384:	30002326 	beq	r6,zero,10414 <__lshift+0x128>
   10388:	02400804 	movi	r9,32
   1038c:	4993c83a 	sub	r9,r9,r6
   10390:	000b883a 	mov	r5,zero
   10394:	21c00017 	ldw	r7,0(r4)
   10398:	1815883a 	mov	r10,r3
   1039c:	18c00104 	addi	r3,r3,4
   103a0:	398e983a 	sll	r7,r7,r6
   103a4:	21000104 	addi	r4,r4,4
   103a8:	394ab03a 	or	r5,r7,r5
   103ac:	197fff15 	stw	r5,-4(r3)
   103b0:	217fff17 	ldw	r5,-4(r4)
   103b4:	2a4ad83a 	srl	r5,r5,r9
   103b8:	223ff636 	bltu	r4,r8,10394 <__alt_data_end+0xf0010394>
   103bc:	51400115 	stw	r5,4(r10)
   103c0:	28001a1e 	bne	r5,zero,1042c <__lshift+0x140>
   103c4:	843fffc4 	addi	r16,r16,-1
   103c8:	14000415 	stw	r16,16(r2)
   103cc:	88000826 	beq	r17,zero,103f0 <__lshift+0x104>
   103d0:	89000117 	ldw	r4,4(r17)
   103d4:	90c01317 	ldw	r3,76(r18)
   103d8:	2109883a 	add	r4,r4,r4
   103dc:	2109883a 	add	r4,r4,r4
   103e0:	1907883a 	add	r3,r3,r4
   103e4:	19000017 	ldw	r4,0(r3)
   103e8:	89000015 	stw	r4,0(r17)
   103ec:	1c400015 	stw	r17,0(r3)
   103f0:	dfc00617 	ldw	ra,24(sp)
   103f4:	dd400517 	ldw	r21,20(sp)
   103f8:	dd000417 	ldw	r20,16(sp)
   103fc:	dcc00317 	ldw	r19,12(sp)
   10400:	dc800217 	ldw	r18,8(sp)
   10404:	dc400117 	ldw	r17,4(sp)
   10408:	dc000017 	ldw	r16,0(sp)
   1040c:	dec00704 	addi	sp,sp,28
   10410:	f800283a 	ret
   10414:	21400017 	ldw	r5,0(r4)
   10418:	18c00104 	addi	r3,r3,4
   1041c:	21000104 	addi	r4,r4,4
   10420:	197fff15 	stw	r5,-4(r3)
   10424:	223ffb36 	bltu	r4,r8,10414 <__alt_data_end+0xf0010414>
   10428:	003fe606 	br	103c4 <__alt_data_end+0xf00103c4>
   1042c:	9c000084 	addi	r16,r19,2
   10430:	003fe406 	br	103c4 <__alt_data_end+0xf00103c4>

00010434 <__mcmp>:
   10434:	20800417 	ldw	r2,16(r4)
   10438:	28c00417 	ldw	r3,16(r5)
   1043c:	10c5c83a 	sub	r2,r2,r3
   10440:	1000111e 	bne	r2,zero,10488 <__mcmp+0x54>
   10444:	18c7883a 	add	r3,r3,r3
   10448:	18c7883a 	add	r3,r3,r3
   1044c:	21000504 	addi	r4,r4,20
   10450:	29400504 	addi	r5,r5,20
   10454:	20c5883a 	add	r2,r4,r3
   10458:	28cb883a 	add	r5,r5,r3
   1045c:	00000106 	br	10464 <__mcmp+0x30>
   10460:	20800a2e 	bgeu	r4,r2,1048c <__mcmp+0x58>
   10464:	10bfff04 	addi	r2,r2,-4
   10468:	297fff04 	addi	r5,r5,-4
   1046c:	11800017 	ldw	r6,0(r2)
   10470:	28c00017 	ldw	r3,0(r5)
   10474:	30fffa26 	beq	r6,r3,10460 <__alt_data_end+0xf0010460>
   10478:	30c00236 	bltu	r6,r3,10484 <__mcmp+0x50>
   1047c:	00800044 	movi	r2,1
   10480:	f800283a 	ret
   10484:	00bfffc4 	movi	r2,-1
   10488:	f800283a 	ret
   1048c:	0005883a 	mov	r2,zero
   10490:	f800283a 	ret

00010494 <__mdiff>:
   10494:	28c00417 	ldw	r3,16(r5)
   10498:	30800417 	ldw	r2,16(r6)
   1049c:	defffa04 	addi	sp,sp,-24
   104a0:	dcc00315 	stw	r19,12(sp)
   104a4:	dc800215 	stw	r18,8(sp)
   104a8:	dfc00515 	stw	ra,20(sp)
   104ac:	dd000415 	stw	r20,16(sp)
   104b0:	dc400115 	stw	r17,4(sp)
   104b4:	dc000015 	stw	r16,0(sp)
   104b8:	1887c83a 	sub	r3,r3,r2
   104bc:	2825883a 	mov	r18,r5
   104c0:	3027883a 	mov	r19,r6
   104c4:	1800141e 	bne	r3,zero,10518 <__mdiff+0x84>
   104c8:	1085883a 	add	r2,r2,r2
   104cc:	1085883a 	add	r2,r2,r2
   104d0:	2a000504 	addi	r8,r5,20
   104d4:	34000504 	addi	r16,r6,20
   104d8:	4087883a 	add	r3,r8,r2
   104dc:	8085883a 	add	r2,r16,r2
   104e0:	00000106 	br	104e8 <__mdiff+0x54>
   104e4:	40c0592e 	bgeu	r8,r3,1064c <__mdiff+0x1b8>
   104e8:	18ffff04 	addi	r3,r3,-4
   104ec:	10bfff04 	addi	r2,r2,-4
   104f0:	19c00017 	ldw	r7,0(r3)
   104f4:	11400017 	ldw	r5,0(r2)
   104f8:	397ffa26 	beq	r7,r5,104e4 <__alt_data_end+0xf00104e4>
   104fc:	3940592e 	bgeu	r7,r5,10664 <__mdiff+0x1d0>
   10500:	9005883a 	mov	r2,r18
   10504:	4023883a 	mov	r17,r8
   10508:	9825883a 	mov	r18,r19
   1050c:	05000044 	movi	r20,1
   10510:	1027883a 	mov	r19,r2
   10514:	00000406 	br	10528 <__mdiff+0x94>
   10518:	18005616 	blt	r3,zero,10674 <__mdiff+0x1e0>
   1051c:	34400504 	addi	r17,r6,20
   10520:	2c000504 	addi	r16,r5,20
   10524:	0029883a 	mov	r20,zero
   10528:	91400117 	ldw	r5,4(r18)
   1052c:	000fb6c0 	call	fb6c <_Balloc>
   10530:	92400417 	ldw	r9,16(r18)
   10534:	9b000417 	ldw	r12,16(r19)
   10538:	12c00504 	addi	r11,r2,20
   1053c:	4a51883a 	add	r8,r9,r9
   10540:	6319883a 	add	r12,r12,r12
   10544:	4211883a 	add	r8,r8,r8
   10548:	6319883a 	add	r12,r12,r12
   1054c:	15000315 	stw	r20,12(r2)
   10550:	8211883a 	add	r8,r16,r8
   10554:	8b19883a 	add	r12,r17,r12
   10558:	0007883a 	mov	r3,zero
   1055c:	81400017 	ldw	r5,0(r16)
   10560:	89c00017 	ldw	r7,0(r17)
   10564:	59800104 	addi	r6,r11,4
   10568:	293fffcc 	andi	r4,r5,65535
   1056c:	20c7883a 	add	r3,r4,r3
   10570:	393fffcc 	andi	r4,r7,65535
   10574:	1909c83a 	sub	r4,r3,r4
   10578:	280ad43a 	srli	r5,r5,16
   1057c:	380ed43a 	srli	r7,r7,16
   10580:	2007d43a 	srai	r3,r4,16
   10584:	213fffcc 	andi	r4,r4,65535
   10588:	29cbc83a 	sub	r5,r5,r7
   1058c:	28c7883a 	add	r3,r5,r3
   10590:	180a943a 	slli	r5,r3,16
   10594:	8c400104 	addi	r17,r17,4
   10598:	84000104 	addi	r16,r16,4
   1059c:	2908b03a 	or	r4,r5,r4
   105a0:	59000015 	stw	r4,0(r11)
   105a4:	1807d43a 	srai	r3,r3,16
   105a8:	3015883a 	mov	r10,r6
   105ac:	3017883a 	mov	r11,r6
   105b0:	8b3fea36 	bltu	r17,r12,1055c <__alt_data_end+0xf001055c>
   105b4:	8200162e 	bgeu	r16,r8,10610 <__mdiff+0x17c>
   105b8:	8017883a 	mov	r11,r16
   105bc:	59400017 	ldw	r5,0(r11)
   105c0:	31800104 	addi	r6,r6,4
   105c4:	5ac00104 	addi	r11,r11,4
   105c8:	293fffcc 	andi	r4,r5,65535
   105cc:	20c7883a 	add	r3,r4,r3
   105d0:	280ed43a 	srli	r7,r5,16
   105d4:	180bd43a 	srai	r5,r3,16
   105d8:	193fffcc 	andi	r4,r3,65535
   105dc:	3947883a 	add	r3,r7,r5
   105e0:	180a943a 	slli	r5,r3,16
   105e4:	1807d43a 	srai	r3,r3,16
   105e8:	2908b03a 	or	r4,r5,r4
   105ec:	313fff15 	stw	r4,-4(r6)
   105f0:	5a3ff236 	bltu	r11,r8,105bc <__alt_data_end+0xf00105bc>
   105f4:	0406303a 	nor	r3,zero,r16
   105f8:	1a07883a 	add	r3,r3,r8
   105fc:	1806d0ba 	srli	r3,r3,2
   10600:	18c00044 	addi	r3,r3,1
   10604:	18c7883a 	add	r3,r3,r3
   10608:	18c7883a 	add	r3,r3,r3
   1060c:	50d5883a 	add	r10,r10,r3
   10610:	50ffff04 	addi	r3,r10,-4
   10614:	2000041e 	bne	r4,zero,10628 <__mdiff+0x194>
   10618:	18ffff04 	addi	r3,r3,-4
   1061c:	19000017 	ldw	r4,0(r3)
   10620:	4a7fffc4 	addi	r9,r9,-1
   10624:	203ffc26 	beq	r4,zero,10618 <__alt_data_end+0xf0010618>
   10628:	12400415 	stw	r9,16(r2)
   1062c:	dfc00517 	ldw	ra,20(sp)
   10630:	dd000417 	ldw	r20,16(sp)
   10634:	dcc00317 	ldw	r19,12(sp)
   10638:	dc800217 	ldw	r18,8(sp)
   1063c:	dc400117 	ldw	r17,4(sp)
   10640:	dc000017 	ldw	r16,0(sp)
   10644:	dec00604 	addi	sp,sp,24
   10648:	f800283a 	ret
   1064c:	000b883a 	mov	r5,zero
   10650:	000fb6c0 	call	fb6c <_Balloc>
   10654:	00c00044 	movi	r3,1
   10658:	10c00415 	stw	r3,16(r2)
   1065c:	10000515 	stw	zero,20(r2)
   10660:	003ff206 	br	1062c <__alt_data_end+0xf001062c>
   10664:	8023883a 	mov	r17,r16
   10668:	0029883a 	mov	r20,zero
   1066c:	4021883a 	mov	r16,r8
   10670:	003fad06 	br	10528 <__alt_data_end+0xf0010528>
   10674:	9005883a 	mov	r2,r18
   10678:	94400504 	addi	r17,r18,20
   1067c:	9c000504 	addi	r16,r19,20
   10680:	9825883a 	mov	r18,r19
   10684:	05000044 	movi	r20,1
   10688:	1027883a 	mov	r19,r2
   1068c:	003fa606 	br	10528 <__alt_data_end+0xf0010528>

00010690 <__ulp>:
   10690:	295ffc2c 	andhi	r5,r5,32752
   10694:	00bf3034 	movhi	r2,64704
   10698:	2887883a 	add	r3,r5,r2
   1069c:	00c0020e 	bge	zero,r3,106a8 <__ulp+0x18>
   106a0:	0005883a 	mov	r2,zero
   106a4:	f800283a 	ret
   106a8:	00c7c83a 	sub	r3,zero,r3
   106ac:	1807d53a 	srai	r3,r3,20
   106b0:	008004c4 	movi	r2,19
   106b4:	10c00b0e 	bge	r2,r3,106e4 <__ulp+0x54>
   106b8:	18bffb04 	addi	r2,r3,-20
   106bc:	01000784 	movi	r4,30
   106c0:	0007883a 	mov	r3,zero
   106c4:	20800516 	blt	r4,r2,106dc <__ulp+0x4c>
   106c8:	010007c4 	movi	r4,31
   106cc:	2089c83a 	sub	r4,r4,r2
   106d0:	00800044 	movi	r2,1
   106d4:	1104983a 	sll	r2,r2,r4
   106d8:	f800283a 	ret
   106dc:	00800044 	movi	r2,1
   106e0:	f800283a 	ret
   106e4:	01400234 	movhi	r5,8
   106e8:	28c7d83a 	sra	r3,r5,r3
   106ec:	0005883a 	mov	r2,zero
   106f0:	f800283a 	ret

000106f4 <__b2d>:
   106f4:	defffa04 	addi	sp,sp,-24
   106f8:	dc000015 	stw	r16,0(sp)
   106fc:	24000417 	ldw	r16,16(r4)
   10700:	dc400115 	stw	r17,4(sp)
   10704:	24400504 	addi	r17,r4,20
   10708:	8421883a 	add	r16,r16,r16
   1070c:	8421883a 	add	r16,r16,r16
   10710:	8c21883a 	add	r16,r17,r16
   10714:	dc800215 	stw	r18,8(sp)
   10718:	84bfff17 	ldw	r18,-4(r16)
   1071c:	dd000415 	stw	r20,16(sp)
   10720:	dcc00315 	stw	r19,12(sp)
   10724:	9009883a 	mov	r4,r18
   10728:	2829883a 	mov	r20,r5
   1072c:	dfc00515 	stw	ra,20(sp)
   10730:	000fe600 	call	fe60 <__hi0bits>
   10734:	00c00804 	movi	r3,32
   10738:	1889c83a 	sub	r4,r3,r2
   1073c:	a1000015 	stw	r4,0(r20)
   10740:	01000284 	movi	r4,10
   10744:	84ffff04 	addi	r19,r16,-4
   10748:	20801216 	blt	r4,r2,10794 <__b2d+0xa0>
   1074c:	018002c4 	movi	r6,11
   10750:	308dc83a 	sub	r6,r6,r2
   10754:	9186d83a 	srl	r3,r18,r6
   10758:	18cffc34 	orhi	r3,r3,16368
   1075c:	8cc0212e 	bgeu	r17,r19,107e4 <__b2d+0xf0>
   10760:	813ffe17 	ldw	r4,-8(r16)
   10764:	218cd83a 	srl	r6,r4,r6
   10768:	10800544 	addi	r2,r2,21
   1076c:	9084983a 	sll	r2,r18,r2
   10770:	1184b03a 	or	r2,r2,r6
   10774:	dfc00517 	ldw	ra,20(sp)
   10778:	dd000417 	ldw	r20,16(sp)
   1077c:	dcc00317 	ldw	r19,12(sp)
   10780:	dc800217 	ldw	r18,8(sp)
   10784:	dc400117 	ldw	r17,4(sp)
   10788:	dc000017 	ldw	r16,0(sp)
   1078c:	dec00604 	addi	sp,sp,24
   10790:	f800283a 	ret
   10794:	8cc00f2e 	bgeu	r17,r19,107d4 <__b2d+0xe0>
   10798:	117ffd44 	addi	r5,r2,-11
   1079c:	80bffe17 	ldw	r2,-8(r16)
   107a0:	28000e26 	beq	r5,zero,107dc <__b2d+0xe8>
   107a4:	1949c83a 	sub	r4,r3,r5
   107a8:	9164983a 	sll	r18,r18,r5
   107ac:	1106d83a 	srl	r3,r2,r4
   107b0:	81bffe04 	addi	r6,r16,-8
   107b4:	948ffc34 	orhi	r18,r18,16368
   107b8:	90c6b03a 	or	r3,r18,r3
   107bc:	89800e2e 	bgeu	r17,r6,107f8 <__b2d+0x104>
   107c0:	81bffd17 	ldw	r6,-12(r16)
   107c4:	1144983a 	sll	r2,r2,r5
   107c8:	310ad83a 	srl	r5,r6,r4
   107cc:	2884b03a 	or	r2,r5,r2
   107d0:	003fe806 	br	10774 <__alt_data_end+0xf0010774>
   107d4:	10bffd44 	addi	r2,r2,-11
   107d8:	1000041e 	bne	r2,zero,107ec <__b2d+0xf8>
   107dc:	90cffc34 	orhi	r3,r18,16368
   107e0:	003fe406 	br	10774 <__alt_data_end+0xf0010774>
   107e4:	000d883a 	mov	r6,zero
   107e8:	003fdf06 	br	10768 <__alt_data_end+0xf0010768>
   107ec:	90a4983a 	sll	r18,r18,r2
   107f0:	0005883a 	mov	r2,zero
   107f4:	003ff906 	br	107dc <__alt_data_end+0xf00107dc>
   107f8:	1144983a 	sll	r2,r2,r5
   107fc:	003fdd06 	br	10774 <__alt_data_end+0xf0010774>

00010800 <__d2b>:
   10800:	defff804 	addi	sp,sp,-32
   10804:	dc000215 	stw	r16,8(sp)
   10808:	3021883a 	mov	r16,r6
   1080c:	dc400315 	stw	r17,12(sp)
   10810:	8022907a 	slli	r17,r16,1
   10814:	dd000615 	stw	r20,24(sp)
   10818:	2829883a 	mov	r20,r5
   1081c:	01400044 	movi	r5,1
   10820:	dcc00515 	stw	r19,20(sp)
   10824:	dc800415 	stw	r18,16(sp)
   10828:	dfc00715 	stw	ra,28(sp)
   1082c:	3825883a 	mov	r18,r7
   10830:	8822d57a 	srli	r17,r17,21
   10834:	000fb6c0 	call	fb6c <_Balloc>
   10838:	1027883a 	mov	r19,r2
   1083c:	00800434 	movhi	r2,16
   10840:	10bfffc4 	addi	r2,r2,-1
   10844:	808c703a 	and	r6,r16,r2
   10848:	88000126 	beq	r17,zero,10850 <__d2b+0x50>
   1084c:	31800434 	orhi	r6,r6,16
   10850:	d9800015 	stw	r6,0(sp)
   10854:	a0002426 	beq	r20,zero,108e8 <__d2b+0xe8>
   10858:	d9000104 	addi	r4,sp,4
   1085c:	dd000115 	stw	r20,4(sp)
   10860:	000fec80 	call	fec8 <__lo0bits>
   10864:	d8c00017 	ldw	r3,0(sp)
   10868:	10002f1e 	bne	r2,zero,10928 <__d2b+0x128>
   1086c:	d9000117 	ldw	r4,4(sp)
   10870:	99000515 	stw	r4,20(r19)
   10874:	1821003a 	cmpeq	r16,r3,zero
   10878:	01000084 	movi	r4,2
   1087c:	2421c83a 	sub	r16,r4,r16
   10880:	98c00615 	stw	r3,24(r19)
   10884:	9c000415 	stw	r16,16(r19)
   10888:	88001f1e 	bne	r17,zero,10908 <__d2b+0x108>
   1088c:	10bef384 	addi	r2,r2,-1074
   10890:	90800015 	stw	r2,0(r18)
   10894:	00900034 	movhi	r2,16384
   10898:	10bfffc4 	addi	r2,r2,-1
   1089c:	8085883a 	add	r2,r16,r2
   108a0:	1085883a 	add	r2,r2,r2
   108a4:	1085883a 	add	r2,r2,r2
   108a8:	9885883a 	add	r2,r19,r2
   108ac:	11000517 	ldw	r4,20(r2)
   108b0:	8020917a 	slli	r16,r16,5
   108b4:	000fe600 	call	fe60 <__hi0bits>
   108b8:	d8c00817 	ldw	r3,32(sp)
   108bc:	8085c83a 	sub	r2,r16,r2
   108c0:	18800015 	stw	r2,0(r3)
   108c4:	9805883a 	mov	r2,r19
   108c8:	dfc00717 	ldw	ra,28(sp)
   108cc:	dd000617 	ldw	r20,24(sp)
   108d0:	dcc00517 	ldw	r19,20(sp)
   108d4:	dc800417 	ldw	r18,16(sp)
   108d8:	dc400317 	ldw	r17,12(sp)
   108dc:	dc000217 	ldw	r16,8(sp)
   108e0:	dec00804 	addi	sp,sp,32
   108e4:	f800283a 	ret
   108e8:	d809883a 	mov	r4,sp
   108ec:	000fec80 	call	fec8 <__lo0bits>
   108f0:	d8c00017 	ldw	r3,0(sp)
   108f4:	04000044 	movi	r16,1
   108f8:	9c000415 	stw	r16,16(r19)
   108fc:	98c00515 	stw	r3,20(r19)
   10900:	10800804 	addi	r2,r2,32
   10904:	883fe126 	beq	r17,zero,1088c <__alt_data_end+0xf001088c>
   10908:	00c00d44 	movi	r3,53
   1090c:	8c7ef344 	addi	r17,r17,-1075
   10910:	88a3883a 	add	r17,r17,r2
   10914:	1885c83a 	sub	r2,r3,r2
   10918:	d8c00817 	ldw	r3,32(sp)
   1091c:	94400015 	stw	r17,0(r18)
   10920:	18800015 	stw	r2,0(r3)
   10924:	003fe706 	br	108c4 <__alt_data_end+0xf00108c4>
   10928:	01000804 	movi	r4,32
   1092c:	2089c83a 	sub	r4,r4,r2
   10930:	1908983a 	sll	r4,r3,r4
   10934:	d9400117 	ldw	r5,4(sp)
   10938:	1886d83a 	srl	r3,r3,r2
   1093c:	2148b03a 	or	r4,r4,r5
   10940:	99000515 	stw	r4,20(r19)
   10944:	d8c00015 	stw	r3,0(sp)
   10948:	003fca06 	br	10874 <__alt_data_end+0xf0010874>

0001094c <__ratio>:
   1094c:	defff904 	addi	sp,sp,-28
   10950:	dc400315 	stw	r17,12(sp)
   10954:	2823883a 	mov	r17,r5
   10958:	d9400104 	addi	r5,sp,4
   1095c:	dfc00615 	stw	ra,24(sp)
   10960:	dcc00515 	stw	r19,20(sp)
   10964:	dc800415 	stw	r18,16(sp)
   10968:	2027883a 	mov	r19,r4
   1096c:	dc000215 	stw	r16,8(sp)
   10970:	00106f40 	call	106f4 <__b2d>
   10974:	d80b883a 	mov	r5,sp
   10978:	8809883a 	mov	r4,r17
   1097c:	1025883a 	mov	r18,r2
   10980:	1821883a 	mov	r16,r3
   10984:	00106f40 	call	106f4 <__b2d>
   10988:	8a000417 	ldw	r8,16(r17)
   1098c:	99000417 	ldw	r4,16(r19)
   10990:	d9400117 	ldw	r5,4(sp)
   10994:	2209c83a 	sub	r4,r4,r8
   10998:	2010917a 	slli	r8,r4,5
   1099c:	d9000017 	ldw	r4,0(sp)
   109a0:	2909c83a 	sub	r4,r5,r4
   109a4:	4109883a 	add	r4,r8,r4
   109a8:	01000e0e 	bge	zero,r4,109e4 <__ratio+0x98>
   109ac:	2008953a 	slli	r4,r4,20
   109b0:	2421883a 	add	r16,r4,r16
   109b4:	100d883a 	mov	r6,r2
   109b8:	180f883a 	mov	r7,r3
   109bc:	9009883a 	mov	r4,r18
   109c0:	800b883a 	mov	r5,r16
   109c4:	0007d800 	call	7d80 <__divdf3>
   109c8:	dfc00617 	ldw	ra,24(sp)
   109cc:	dcc00517 	ldw	r19,20(sp)
   109d0:	dc800417 	ldw	r18,16(sp)
   109d4:	dc400317 	ldw	r17,12(sp)
   109d8:	dc000217 	ldw	r16,8(sp)
   109dc:	dec00704 	addi	sp,sp,28
   109e0:	f800283a 	ret
   109e4:	2008953a 	slli	r4,r4,20
   109e8:	1907c83a 	sub	r3,r3,r4
   109ec:	003ff106 	br	109b4 <__alt_data_end+0xf00109b4>

000109f0 <_mprec_log10>:
   109f0:	defffe04 	addi	sp,sp,-8
   109f4:	dc000015 	stw	r16,0(sp)
   109f8:	dfc00115 	stw	ra,4(sp)
   109fc:	008005c4 	movi	r2,23
   10a00:	2021883a 	mov	r16,r4
   10a04:	11000d0e 	bge	r2,r4,10a3c <_mprec_log10+0x4c>
   10a08:	0005883a 	mov	r2,zero
   10a0c:	00cffc34 	movhi	r3,16368
   10a10:	843fffc4 	addi	r16,r16,-1
   10a14:	000d883a 	mov	r6,zero
   10a18:	01d00934 	movhi	r7,16420
   10a1c:	1009883a 	mov	r4,r2
   10a20:	180b883a 	mov	r5,r3
   10a24:	00088c00 	call	88c0 <__muldf3>
   10a28:	803ff91e 	bne	r16,zero,10a10 <__alt_data_end+0xf0010a10>
   10a2c:	dfc00117 	ldw	ra,4(sp)
   10a30:	dc000017 	ldw	r16,0(sp)
   10a34:	dec00204 	addi	sp,sp,8
   10a38:	f800283a 	ret
   10a3c:	202090fa 	slli	r16,r4,3
   10a40:	00820034 	movhi	r2,2048
   10a44:	1080f604 	addi	r2,r2,984
   10a48:	1421883a 	add	r16,r2,r16
   10a4c:	80800017 	ldw	r2,0(r16)
   10a50:	80c00117 	ldw	r3,4(r16)
   10a54:	dfc00117 	ldw	ra,4(sp)
   10a58:	dc000017 	ldw	r16,0(sp)
   10a5c:	dec00204 	addi	sp,sp,8
   10a60:	f800283a 	ret

00010a64 <__copybits>:
   10a64:	297fffc4 	addi	r5,r5,-1
   10a68:	280fd17a 	srai	r7,r5,5
   10a6c:	30c00417 	ldw	r3,16(r6)
   10a70:	30800504 	addi	r2,r6,20
   10a74:	39c00044 	addi	r7,r7,1
   10a78:	18c7883a 	add	r3,r3,r3
   10a7c:	39cf883a 	add	r7,r7,r7
   10a80:	18c7883a 	add	r3,r3,r3
   10a84:	39cf883a 	add	r7,r7,r7
   10a88:	10c7883a 	add	r3,r2,r3
   10a8c:	21cf883a 	add	r7,r4,r7
   10a90:	10c00d2e 	bgeu	r2,r3,10ac8 <__copybits+0x64>
   10a94:	200b883a 	mov	r5,r4
   10a98:	12000017 	ldw	r8,0(r2)
   10a9c:	29400104 	addi	r5,r5,4
   10aa0:	10800104 	addi	r2,r2,4
   10aa4:	2a3fff15 	stw	r8,-4(r5)
   10aa8:	10fffb36 	bltu	r2,r3,10a98 <__alt_data_end+0xf0010a98>
   10aac:	1985c83a 	sub	r2,r3,r6
   10ab0:	10bffac4 	addi	r2,r2,-21
   10ab4:	1004d0ba 	srli	r2,r2,2
   10ab8:	10800044 	addi	r2,r2,1
   10abc:	1085883a 	add	r2,r2,r2
   10ac0:	1085883a 	add	r2,r2,r2
   10ac4:	2089883a 	add	r4,r4,r2
   10ac8:	21c0032e 	bgeu	r4,r7,10ad8 <__copybits+0x74>
   10acc:	20000015 	stw	zero,0(r4)
   10ad0:	21000104 	addi	r4,r4,4
   10ad4:	21fffd36 	bltu	r4,r7,10acc <__alt_data_end+0xf0010acc>
   10ad8:	f800283a 	ret

00010adc <__any_on>:
   10adc:	20c00417 	ldw	r3,16(r4)
   10ae0:	2805d17a 	srai	r2,r5,5
   10ae4:	21000504 	addi	r4,r4,20
   10ae8:	18800d0e 	bge	r3,r2,10b20 <__any_on+0x44>
   10aec:	18c7883a 	add	r3,r3,r3
   10af0:	18c7883a 	add	r3,r3,r3
   10af4:	20c7883a 	add	r3,r4,r3
   10af8:	20c0192e 	bgeu	r4,r3,10b60 <__any_on+0x84>
   10afc:	18bfff17 	ldw	r2,-4(r3)
   10b00:	18ffff04 	addi	r3,r3,-4
   10b04:	1000041e 	bne	r2,zero,10b18 <__any_on+0x3c>
   10b08:	20c0142e 	bgeu	r4,r3,10b5c <__any_on+0x80>
   10b0c:	18ffff04 	addi	r3,r3,-4
   10b10:	19400017 	ldw	r5,0(r3)
   10b14:	283ffc26 	beq	r5,zero,10b08 <__alt_data_end+0xf0010b08>
   10b18:	00800044 	movi	r2,1
   10b1c:	f800283a 	ret
   10b20:	10c00a0e 	bge	r2,r3,10b4c <__any_on+0x70>
   10b24:	1085883a 	add	r2,r2,r2
   10b28:	1085883a 	add	r2,r2,r2
   10b2c:	294007cc 	andi	r5,r5,31
   10b30:	2087883a 	add	r3,r4,r2
   10b34:	283ff026 	beq	r5,zero,10af8 <__alt_data_end+0xf0010af8>
   10b38:	19800017 	ldw	r6,0(r3)
   10b3c:	3144d83a 	srl	r2,r6,r5
   10b40:	114a983a 	sll	r5,r2,r5
   10b44:	317ff41e 	bne	r6,r5,10b18 <__alt_data_end+0xf0010b18>
   10b48:	003feb06 	br	10af8 <__alt_data_end+0xf0010af8>
   10b4c:	1085883a 	add	r2,r2,r2
   10b50:	1085883a 	add	r2,r2,r2
   10b54:	2087883a 	add	r3,r4,r2
   10b58:	003fe706 	br	10af8 <__alt_data_end+0xf0010af8>
   10b5c:	f800283a 	ret
   10b60:	0005883a 	mov	r2,zero
   10b64:	f800283a 	ret

00010b68 <_realloc_r>:
   10b68:	defff604 	addi	sp,sp,-40
   10b6c:	dc800215 	stw	r18,8(sp)
   10b70:	dfc00915 	stw	ra,36(sp)
   10b74:	df000815 	stw	fp,32(sp)
   10b78:	ddc00715 	stw	r23,28(sp)
   10b7c:	dd800615 	stw	r22,24(sp)
   10b80:	dd400515 	stw	r21,20(sp)
   10b84:	dd000415 	stw	r20,16(sp)
   10b88:	dcc00315 	stw	r19,12(sp)
   10b8c:	dc400115 	stw	r17,4(sp)
   10b90:	dc000015 	stw	r16,0(sp)
   10b94:	3025883a 	mov	r18,r6
   10b98:	2800b726 	beq	r5,zero,10e78 <_realloc_r+0x310>
   10b9c:	282b883a 	mov	r21,r5
   10ba0:	2029883a 	mov	r20,r4
   10ba4:	001429c0 	call	1429c <__malloc_lock>
   10ba8:	a8bfff17 	ldw	r2,-4(r21)
   10bac:	043fff04 	movi	r16,-4
   10bb0:	90c002c4 	addi	r3,r18,11
   10bb4:	01000584 	movi	r4,22
   10bb8:	acfffe04 	addi	r19,r21,-8
   10bbc:	1420703a 	and	r16,r2,r16
   10bc0:	20c0332e 	bgeu	r4,r3,10c90 <_realloc_r+0x128>
   10bc4:	047ffe04 	movi	r17,-8
   10bc8:	1c62703a 	and	r17,r3,r17
   10bcc:	8807883a 	mov	r3,r17
   10bd0:	88005816 	blt	r17,zero,10d34 <_realloc_r+0x1cc>
   10bd4:	8c805736 	bltu	r17,r18,10d34 <_realloc_r+0x1cc>
   10bd8:	80c0300e 	bge	r16,r3,10c9c <_realloc_r+0x134>
   10bdc:	07020034 	movhi	fp,2048
   10be0:	e7033104 	addi	fp,fp,3268
   10be4:	e1c00217 	ldw	r7,8(fp)
   10be8:	9c09883a 	add	r4,r19,r16
   10bec:	22000117 	ldw	r8,4(r4)
   10bf0:	21c06326 	beq	r4,r7,10d80 <_realloc_r+0x218>
   10bf4:	017fff84 	movi	r5,-2
   10bf8:	414a703a 	and	r5,r8,r5
   10bfc:	214b883a 	add	r5,r4,r5
   10c00:	29800117 	ldw	r6,4(r5)
   10c04:	3180004c 	andi	r6,r6,1
   10c08:	30003f26 	beq	r6,zero,10d08 <_realloc_r+0x1a0>
   10c0c:	1080004c 	andi	r2,r2,1
   10c10:	10008326 	beq	r2,zero,10e20 <_realloc_r+0x2b8>
   10c14:	900b883a 	mov	r5,r18
   10c18:	a009883a 	mov	r4,r20
   10c1c:	000f1200 	call	f120 <_malloc_r>
   10c20:	1025883a 	mov	r18,r2
   10c24:	10011e26 	beq	r2,zero,110a0 <_realloc_r+0x538>
   10c28:	a93fff17 	ldw	r4,-4(r21)
   10c2c:	10fffe04 	addi	r3,r2,-8
   10c30:	00bfff84 	movi	r2,-2
   10c34:	2084703a 	and	r2,r4,r2
   10c38:	9885883a 	add	r2,r19,r2
   10c3c:	1880ee26 	beq	r3,r2,10ff8 <_realloc_r+0x490>
   10c40:	81bfff04 	addi	r6,r16,-4
   10c44:	00800904 	movi	r2,36
   10c48:	1180b836 	bltu	r2,r6,10f2c <_realloc_r+0x3c4>
   10c4c:	00c004c4 	movi	r3,19
   10c50:	19809636 	bltu	r3,r6,10eac <_realloc_r+0x344>
   10c54:	9005883a 	mov	r2,r18
   10c58:	a807883a 	mov	r3,r21
   10c5c:	19000017 	ldw	r4,0(r3)
   10c60:	11000015 	stw	r4,0(r2)
   10c64:	19000117 	ldw	r4,4(r3)
   10c68:	11000115 	stw	r4,4(r2)
   10c6c:	18c00217 	ldw	r3,8(r3)
   10c70:	10c00215 	stw	r3,8(r2)
   10c74:	a80b883a 	mov	r5,r21
   10c78:	a009883a 	mov	r4,r20
   10c7c:	000e5340 	call	e534 <_free_r>
   10c80:	a009883a 	mov	r4,r20
   10c84:	00142c00 	call	142c0 <__malloc_unlock>
   10c88:	9005883a 	mov	r2,r18
   10c8c:	00001206 	br	10cd8 <_realloc_r+0x170>
   10c90:	00c00404 	movi	r3,16
   10c94:	1823883a 	mov	r17,r3
   10c98:	003fce06 	br	10bd4 <__alt_data_end+0xf0010bd4>
   10c9c:	a825883a 	mov	r18,r21
   10ca0:	8445c83a 	sub	r2,r16,r17
   10ca4:	00c003c4 	movi	r3,15
   10ca8:	18802636 	bltu	r3,r2,10d44 <_realloc_r+0x1dc>
   10cac:	99800117 	ldw	r6,4(r19)
   10cb0:	9c07883a 	add	r3,r19,r16
   10cb4:	3180004c 	andi	r6,r6,1
   10cb8:	3420b03a 	or	r16,r6,r16
   10cbc:	9c000115 	stw	r16,4(r19)
   10cc0:	18800117 	ldw	r2,4(r3)
   10cc4:	10800054 	ori	r2,r2,1
   10cc8:	18800115 	stw	r2,4(r3)
   10ccc:	a009883a 	mov	r4,r20
   10cd0:	00142c00 	call	142c0 <__malloc_unlock>
   10cd4:	9005883a 	mov	r2,r18
   10cd8:	dfc00917 	ldw	ra,36(sp)
   10cdc:	df000817 	ldw	fp,32(sp)
   10ce0:	ddc00717 	ldw	r23,28(sp)
   10ce4:	dd800617 	ldw	r22,24(sp)
   10ce8:	dd400517 	ldw	r21,20(sp)
   10cec:	dd000417 	ldw	r20,16(sp)
   10cf0:	dcc00317 	ldw	r19,12(sp)
   10cf4:	dc800217 	ldw	r18,8(sp)
   10cf8:	dc400117 	ldw	r17,4(sp)
   10cfc:	dc000017 	ldw	r16,0(sp)
   10d00:	dec00a04 	addi	sp,sp,40
   10d04:	f800283a 	ret
   10d08:	017fff04 	movi	r5,-4
   10d0c:	414a703a 	and	r5,r8,r5
   10d10:	814d883a 	add	r6,r16,r5
   10d14:	30c01f16 	blt	r6,r3,10d94 <_realloc_r+0x22c>
   10d18:	20800317 	ldw	r2,12(r4)
   10d1c:	20c00217 	ldw	r3,8(r4)
   10d20:	a825883a 	mov	r18,r21
   10d24:	3021883a 	mov	r16,r6
   10d28:	18800315 	stw	r2,12(r3)
   10d2c:	10c00215 	stw	r3,8(r2)
   10d30:	003fdb06 	br	10ca0 <__alt_data_end+0xf0010ca0>
   10d34:	00800304 	movi	r2,12
   10d38:	a0800015 	stw	r2,0(r20)
   10d3c:	0005883a 	mov	r2,zero
   10d40:	003fe506 	br	10cd8 <__alt_data_end+0xf0010cd8>
   10d44:	98c00117 	ldw	r3,4(r19)
   10d48:	9c4b883a 	add	r5,r19,r17
   10d4c:	11000054 	ori	r4,r2,1
   10d50:	18c0004c 	andi	r3,r3,1
   10d54:	1c62b03a 	or	r17,r3,r17
   10d58:	9c400115 	stw	r17,4(r19)
   10d5c:	29000115 	stw	r4,4(r5)
   10d60:	2885883a 	add	r2,r5,r2
   10d64:	10c00117 	ldw	r3,4(r2)
   10d68:	29400204 	addi	r5,r5,8
   10d6c:	a009883a 	mov	r4,r20
   10d70:	18c00054 	ori	r3,r3,1
   10d74:	10c00115 	stw	r3,4(r2)
   10d78:	000e5340 	call	e534 <_free_r>
   10d7c:	003fd306 	br	10ccc <__alt_data_end+0xf0010ccc>
   10d80:	017fff04 	movi	r5,-4
   10d84:	414a703a 	and	r5,r8,r5
   10d88:	89800404 	addi	r6,r17,16
   10d8c:	8151883a 	add	r8,r16,r5
   10d90:	4180590e 	bge	r8,r6,10ef8 <_realloc_r+0x390>
   10d94:	1080004c 	andi	r2,r2,1
   10d98:	103f9e1e 	bne	r2,zero,10c14 <__alt_data_end+0xf0010c14>
   10d9c:	adbffe17 	ldw	r22,-8(r21)
   10da0:	00bfff04 	movi	r2,-4
   10da4:	9dadc83a 	sub	r22,r19,r22
   10da8:	b1800117 	ldw	r6,4(r22)
   10dac:	3084703a 	and	r2,r6,r2
   10db0:	20002026 	beq	r4,zero,10e34 <_realloc_r+0x2cc>
   10db4:	80af883a 	add	r23,r16,r2
   10db8:	b96f883a 	add	r23,r23,r5
   10dbc:	21c05f26 	beq	r4,r7,10f3c <_realloc_r+0x3d4>
   10dc0:	b8c01c16 	blt	r23,r3,10e34 <_realloc_r+0x2cc>
   10dc4:	20800317 	ldw	r2,12(r4)
   10dc8:	20c00217 	ldw	r3,8(r4)
   10dcc:	81bfff04 	addi	r6,r16,-4
   10dd0:	01000904 	movi	r4,36
   10dd4:	18800315 	stw	r2,12(r3)
   10dd8:	10c00215 	stw	r3,8(r2)
   10ddc:	b0c00217 	ldw	r3,8(r22)
   10de0:	b0800317 	ldw	r2,12(r22)
   10de4:	b4800204 	addi	r18,r22,8
   10de8:	18800315 	stw	r2,12(r3)
   10dec:	10c00215 	stw	r3,8(r2)
   10df0:	21801b36 	bltu	r4,r6,10e60 <_realloc_r+0x2f8>
   10df4:	008004c4 	movi	r2,19
   10df8:	1180352e 	bgeu	r2,r6,10ed0 <_realloc_r+0x368>
   10dfc:	a8800017 	ldw	r2,0(r21)
   10e00:	b0800215 	stw	r2,8(r22)
   10e04:	a8800117 	ldw	r2,4(r21)
   10e08:	b0800315 	stw	r2,12(r22)
   10e0c:	008006c4 	movi	r2,27
   10e10:	11807f36 	bltu	r2,r6,11010 <_realloc_r+0x4a8>
   10e14:	b0800404 	addi	r2,r22,16
   10e18:	ad400204 	addi	r21,r21,8
   10e1c:	00002d06 	br	10ed4 <_realloc_r+0x36c>
   10e20:	adbffe17 	ldw	r22,-8(r21)
   10e24:	00bfff04 	movi	r2,-4
   10e28:	9dadc83a 	sub	r22,r19,r22
   10e2c:	b1000117 	ldw	r4,4(r22)
   10e30:	2084703a 	and	r2,r4,r2
   10e34:	b03f7726 	beq	r22,zero,10c14 <__alt_data_end+0xf0010c14>
   10e38:	80af883a 	add	r23,r16,r2
   10e3c:	b8ff7516 	blt	r23,r3,10c14 <__alt_data_end+0xf0010c14>
   10e40:	b0800317 	ldw	r2,12(r22)
   10e44:	b0c00217 	ldw	r3,8(r22)
   10e48:	81bfff04 	addi	r6,r16,-4
   10e4c:	01000904 	movi	r4,36
   10e50:	18800315 	stw	r2,12(r3)
   10e54:	10c00215 	stw	r3,8(r2)
   10e58:	b4800204 	addi	r18,r22,8
   10e5c:	21bfe52e 	bgeu	r4,r6,10df4 <__alt_data_end+0xf0010df4>
   10e60:	a80b883a 	mov	r5,r21
   10e64:	9009883a 	mov	r4,r18
   10e68:	000fa100 	call	fa10 <memmove>
   10e6c:	b821883a 	mov	r16,r23
   10e70:	b027883a 	mov	r19,r22
   10e74:	003f8a06 	br	10ca0 <__alt_data_end+0xf0010ca0>
   10e78:	300b883a 	mov	r5,r6
   10e7c:	dfc00917 	ldw	ra,36(sp)
   10e80:	df000817 	ldw	fp,32(sp)
   10e84:	ddc00717 	ldw	r23,28(sp)
   10e88:	dd800617 	ldw	r22,24(sp)
   10e8c:	dd400517 	ldw	r21,20(sp)
   10e90:	dd000417 	ldw	r20,16(sp)
   10e94:	dcc00317 	ldw	r19,12(sp)
   10e98:	dc800217 	ldw	r18,8(sp)
   10e9c:	dc400117 	ldw	r17,4(sp)
   10ea0:	dc000017 	ldw	r16,0(sp)
   10ea4:	dec00a04 	addi	sp,sp,40
   10ea8:	000f1201 	jmpi	f120 <_malloc_r>
   10eac:	a8c00017 	ldw	r3,0(r21)
   10eb0:	90c00015 	stw	r3,0(r18)
   10eb4:	a8c00117 	ldw	r3,4(r21)
   10eb8:	90c00115 	stw	r3,4(r18)
   10ebc:	00c006c4 	movi	r3,27
   10ec0:	19804536 	bltu	r3,r6,10fd8 <_realloc_r+0x470>
   10ec4:	90800204 	addi	r2,r18,8
   10ec8:	a8c00204 	addi	r3,r21,8
   10ecc:	003f6306 	br	10c5c <__alt_data_end+0xf0010c5c>
   10ed0:	9005883a 	mov	r2,r18
   10ed4:	a8c00017 	ldw	r3,0(r21)
   10ed8:	b821883a 	mov	r16,r23
   10edc:	b027883a 	mov	r19,r22
   10ee0:	10c00015 	stw	r3,0(r2)
   10ee4:	a8c00117 	ldw	r3,4(r21)
   10ee8:	10c00115 	stw	r3,4(r2)
   10eec:	a8c00217 	ldw	r3,8(r21)
   10ef0:	10c00215 	stw	r3,8(r2)
   10ef4:	003f6a06 	br	10ca0 <__alt_data_end+0xf0010ca0>
   10ef8:	9c67883a 	add	r19,r19,r17
   10efc:	4445c83a 	sub	r2,r8,r17
   10f00:	e4c00215 	stw	r19,8(fp)
   10f04:	10800054 	ori	r2,r2,1
   10f08:	98800115 	stw	r2,4(r19)
   10f0c:	a8bfff17 	ldw	r2,-4(r21)
   10f10:	a009883a 	mov	r4,r20
   10f14:	1080004c 	andi	r2,r2,1
   10f18:	1462b03a 	or	r17,r2,r17
   10f1c:	ac7fff15 	stw	r17,-4(r21)
   10f20:	00142c00 	call	142c0 <__malloc_unlock>
   10f24:	a805883a 	mov	r2,r21
   10f28:	003f6b06 	br	10cd8 <__alt_data_end+0xf0010cd8>
   10f2c:	a80b883a 	mov	r5,r21
   10f30:	9009883a 	mov	r4,r18
   10f34:	000fa100 	call	fa10 <memmove>
   10f38:	003f4e06 	br	10c74 <__alt_data_end+0xf0010c74>
   10f3c:	89000404 	addi	r4,r17,16
   10f40:	b93fbc16 	blt	r23,r4,10e34 <__alt_data_end+0xf0010e34>
   10f44:	b0800317 	ldw	r2,12(r22)
   10f48:	b0c00217 	ldw	r3,8(r22)
   10f4c:	81bfff04 	addi	r6,r16,-4
   10f50:	01000904 	movi	r4,36
   10f54:	18800315 	stw	r2,12(r3)
   10f58:	10c00215 	stw	r3,8(r2)
   10f5c:	b4800204 	addi	r18,r22,8
   10f60:	21804336 	bltu	r4,r6,11070 <_realloc_r+0x508>
   10f64:	008004c4 	movi	r2,19
   10f68:	11803f2e 	bgeu	r2,r6,11068 <_realloc_r+0x500>
   10f6c:	a8800017 	ldw	r2,0(r21)
   10f70:	b0800215 	stw	r2,8(r22)
   10f74:	a8800117 	ldw	r2,4(r21)
   10f78:	b0800315 	stw	r2,12(r22)
   10f7c:	008006c4 	movi	r2,27
   10f80:	11803f36 	bltu	r2,r6,11080 <_realloc_r+0x518>
   10f84:	b0800404 	addi	r2,r22,16
   10f88:	ad400204 	addi	r21,r21,8
   10f8c:	a8c00017 	ldw	r3,0(r21)
   10f90:	10c00015 	stw	r3,0(r2)
   10f94:	a8c00117 	ldw	r3,4(r21)
   10f98:	10c00115 	stw	r3,4(r2)
   10f9c:	a8c00217 	ldw	r3,8(r21)
   10fa0:	10c00215 	stw	r3,8(r2)
   10fa4:	b447883a 	add	r3,r22,r17
   10fa8:	bc45c83a 	sub	r2,r23,r17
   10fac:	e0c00215 	stw	r3,8(fp)
   10fb0:	10800054 	ori	r2,r2,1
   10fb4:	18800115 	stw	r2,4(r3)
   10fb8:	b0800117 	ldw	r2,4(r22)
   10fbc:	a009883a 	mov	r4,r20
   10fc0:	1080004c 	andi	r2,r2,1
   10fc4:	1462b03a 	or	r17,r2,r17
   10fc8:	b4400115 	stw	r17,4(r22)
   10fcc:	00142c00 	call	142c0 <__malloc_unlock>
   10fd0:	9005883a 	mov	r2,r18
   10fd4:	003f4006 	br	10cd8 <__alt_data_end+0xf0010cd8>
   10fd8:	a8c00217 	ldw	r3,8(r21)
   10fdc:	90c00215 	stw	r3,8(r18)
   10fe0:	a8c00317 	ldw	r3,12(r21)
   10fe4:	90c00315 	stw	r3,12(r18)
   10fe8:	30801126 	beq	r6,r2,11030 <_realloc_r+0x4c8>
   10fec:	90800404 	addi	r2,r18,16
   10ff0:	a8c00404 	addi	r3,r21,16
   10ff4:	003f1906 	br	10c5c <__alt_data_end+0xf0010c5c>
   10ff8:	90ffff17 	ldw	r3,-4(r18)
   10ffc:	00bfff04 	movi	r2,-4
   11000:	a825883a 	mov	r18,r21
   11004:	1884703a 	and	r2,r3,r2
   11008:	80a1883a 	add	r16,r16,r2
   1100c:	003f2406 	br	10ca0 <__alt_data_end+0xf0010ca0>
   11010:	a8800217 	ldw	r2,8(r21)
   11014:	b0800415 	stw	r2,16(r22)
   11018:	a8800317 	ldw	r2,12(r21)
   1101c:	b0800515 	stw	r2,20(r22)
   11020:	31000a26 	beq	r6,r4,1104c <_realloc_r+0x4e4>
   11024:	b0800604 	addi	r2,r22,24
   11028:	ad400404 	addi	r21,r21,16
   1102c:	003fa906 	br	10ed4 <__alt_data_end+0xf0010ed4>
   11030:	a9000417 	ldw	r4,16(r21)
   11034:	90800604 	addi	r2,r18,24
   11038:	a8c00604 	addi	r3,r21,24
   1103c:	91000415 	stw	r4,16(r18)
   11040:	a9000517 	ldw	r4,20(r21)
   11044:	91000515 	stw	r4,20(r18)
   11048:	003f0406 	br	10c5c <__alt_data_end+0xf0010c5c>
   1104c:	a8c00417 	ldw	r3,16(r21)
   11050:	ad400604 	addi	r21,r21,24
   11054:	b0800804 	addi	r2,r22,32
   11058:	b0c00615 	stw	r3,24(r22)
   1105c:	a8ffff17 	ldw	r3,-4(r21)
   11060:	b0c00715 	stw	r3,28(r22)
   11064:	003f9b06 	br	10ed4 <__alt_data_end+0xf0010ed4>
   11068:	9005883a 	mov	r2,r18
   1106c:	003fc706 	br	10f8c <__alt_data_end+0xf0010f8c>
   11070:	a80b883a 	mov	r5,r21
   11074:	9009883a 	mov	r4,r18
   11078:	000fa100 	call	fa10 <memmove>
   1107c:	003fc906 	br	10fa4 <__alt_data_end+0xf0010fa4>
   11080:	a8800217 	ldw	r2,8(r21)
   11084:	b0800415 	stw	r2,16(r22)
   11088:	a8800317 	ldw	r2,12(r21)
   1108c:	b0800515 	stw	r2,20(r22)
   11090:	31000726 	beq	r6,r4,110b0 <_realloc_r+0x548>
   11094:	b0800604 	addi	r2,r22,24
   11098:	ad400404 	addi	r21,r21,16
   1109c:	003fbb06 	br	10f8c <__alt_data_end+0xf0010f8c>
   110a0:	a009883a 	mov	r4,r20
   110a4:	00142c00 	call	142c0 <__malloc_unlock>
   110a8:	0005883a 	mov	r2,zero
   110ac:	003f0a06 	br	10cd8 <__alt_data_end+0xf0010cd8>
   110b0:	a8c00417 	ldw	r3,16(r21)
   110b4:	ad400604 	addi	r21,r21,24
   110b8:	b0800804 	addi	r2,r22,32
   110bc:	b0c00615 	stw	r3,24(r22)
   110c0:	a8ffff17 	ldw	r3,-4(r21)
   110c4:	b0c00715 	stw	r3,28(r22)
   110c8:	003fb006 	br	10f8c <__alt_data_end+0xf0010f8c>

000110cc <_sbrk_r>:
   110cc:	defffd04 	addi	sp,sp,-12
   110d0:	dc000015 	stw	r16,0(sp)
   110d4:	04020034 	movhi	r16,2048
   110d8:	dc400115 	stw	r17,4(sp)
   110dc:	8409df04 	addi	r16,r16,10108
   110e0:	2023883a 	mov	r17,r4
   110e4:	2809883a 	mov	r4,r5
   110e8:	dfc00215 	stw	ra,8(sp)
   110ec:	80000015 	stw	zero,0(r16)
   110f0:	00144800 	call	14480 <sbrk>
   110f4:	00ffffc4 	movi	r3,-1
   110f8:	10c00526 	beq	r2,r3,11110 <_sbrk_r+0x44>
   110fc:	dfc00217 	ldw	ra,8(sp)
   11100:	dc400117 	ldw	r17,4(sp)
   11104:	dc000017 	ldw	r16,0(sp)
   11108:	dec00304 	addi	sp,sp,12
   1110c:	f800283a 	ret
   11110:	80c00017 	ldw	r3,0(r16)
   11114:	183ff926 	beq	r3,zero,110fc <__alt_data_end+0xf00110fc>
   11118:	88c00015 	stw	r3,0(r17)
   1111c:	003ff706 	br	110fc <__alt_data_end+0xf00110fc>

00011120 <__sread>:
   11120:	defffe04 	addi	sp,sp,-8
   11124:	dc000015 	stw	r16,0(sp)
   11128:	2821883a 	mov	r16,r5
   1112c:	2940038f 	ldh	r5,14(r5)
   11130:	dfc00115 	stw	ra,4(sp)
   11134:	0012f140 	call	12f14 <_read_r>
   11138:	10000716 	blt	r2,zero,11158 <__sread+0x38>
   1113c:	80c01417 	ldw	r3,80(r16)
   11140:	1887883a 	add	r3,r3,r2
   11144:	80c01415 	stw	r3,80(r16)
   11148:	dfc00117 	ldw	ra,4(sp)
   1114c:	dc000017 	ldw	r16,0(sp)
   11150:	dec00204 	addi	sp,sp,8
   11154:	f800283a 	ret
   11158:	80c0030b 	ldhu	r3,12(r16)
   1115c:	18fbffcc 	andi	r3,r3,61439
   11160:	80c0030d 	sth	r3,12(r16)
   11164:	dfc00117 	ldw	ra,4(sp)
   11168:	dc000017 	ldw	r16,0(sp)
   1116c:	dec00204 	addi	sp,sp,8
   11170:	f800283a 	ret

00011174 <__seofread>:
   11174:	0005883a 	mov	r2,zero
   11178:	f800283a 	ret

0001117c <__swrite>:
   1117c:	2880030b 	ldhu	r2,12(r5)
   11180:	defffb04 	addi	sp,sp,-20
   11184:	dcc00315 	stw	r19,12(sp)
   11188:	dc800215 	stw	r18,8(sp)
   1118c:	dc400115 	stw	r17,4(sp)
   11190:	dc000015 	stw	r16,0(sp)
   11194:	dfc00415 	stw	ra,16(sp)
   11198:	10c0400c 	andi	r3,r2,256
   1119c:	2821883a 	mov	r16,r5
   111a0:	2023883a 	mov	r17,r4
   111a4:	3025883a 	mov	r18,r6
   111a8:	3827883a 	mov	r19,r7
   111ac:	18000526 	beq	r3,zero,111c4 <__swrite+0x48>
   111b0:	2940038f 	ldh	r5,14(r5)
   111b4:	01c00084 	movi	r7,2
   111b8:	000d883a 	mov	r6,zero
   111bc:	0012eb40 	call	12eb4 <_lseek_r>
   111c0:	8080030b 	ldhu	r2,12(r16)
   111c4:	8140038f 	ldh	r5,14(r16)
   111c8:	10bbffcc 	andi	r2,r2,61439
   111cc:	980f883a 	mov	r7,r19
   111d0:	900d883a 	mov	r6,r18
   111d4:	8809883a 	mov	r4,r17
   111d8:	8080030d 	sth	r2,12(r16)
   111dc:	dfc00417 	ldw	ra,16(sp)
   111e0:	dcc00317 	ldw	r19,12(sp)
   111e4:	dc800217 	ldw	r18,8(sp)
   111e8:	dc400117 	ldw	r17,4(sp)
   111ec:	dc000017 	ldw	r16,0(sp)
   111f0:	dec00504 	addi	sp,sp,20
   111f4:	00129801 	jmpi	12980 <_write_r>

000111f8 <__sseek>:
   111f8:	defffe04 	addi	sp,sp,-8
   111fc:	dc000015 	stw	r16,0(sp)
   11200:	2821883a 	mov	r16,r5
   11204:	2940038f 	ldh	r5,14(r5)
   11208:	dfc00115 	stw	ra,4(sp)
   1120c:	0012eb40 	call	12eb4 <_lseek_r>
   11210:	00ffffc4 	movi	r3,-1
   11214:	10c00826 	beq	r2,r3,11238 <__sseek+0x40>
   11218:	80c0030b 	ldhu	r3,12(r16)
   1121c:	80801415 	stw	r2,80(r16)
   11220:	18c40014 	ori	r3,r3,4096
   11224:	80c0030d 	sth	r3,12(r16)
   11228:	dfc00117 	ldw	ra,4(sp)
   1122c:	dc000017 	ldw	r16,0(sp)
   11230:	dec00204 	addi	sp,sp,8
   11234:	f800283a 	ret
   11238:	80c0030b 	ldhu	r3,12(r16)
   1123c:	18fbffcc 	andi	r3,r3,61439
   11240:	80c0030d 	sth	r3,12(r16)
   11244:	dfc00117 	ldw	ra,4(sp)
   11248:	dc000017 	ldw	r16,0(sp)
   1124c:	dec00204 	addi	sp,sp,8
   11250:	f800283a 	ret

00011254 <__sclose>:
   11254:	2940038f 	ldh	r5,14(r5)
   11258:	00129e01 	jmpi	129e0 <_close_r>

0001125c <strcmp>:
   1125c:	2144b03a 	or	r2,r4,r5
   11260:	108000cc 	andi	r2,r2,3
   11264:	1000171e 	bne	r2,zero,112c4 <strcmp+0x68>
   11268:	20800017 	ldw	r2,0(r4)
   1126c:	28c00017 	ldw	r3,0(r5)
   11270:	10c0141e 	bne	r2,r3,112c4 <strcmp+0x68>
   11274:	027fbff4 	movhi	r9,65279
   11278:	4a7fbfc4 	addi	r9,r9,-257
   1127c:	0086303a 	nor	r3,zero,r2
   11280:	02202074 	movhi	r8,32897
   11284:	1245883a 	add	r2,r2,r9
   11288:	42202004 	addi	r8,r8,-32640
   1128c:	10c4703a 	and	r2,r2,r3
   11290:	1204703a 	and	r2,r2,r8
   11294:	10000226 	beq	r2,zero,112a0 <strcmp+0x44>
   11298:	00002306 	br	11328 <strcmp+0xcc>
   1129c:	1000221e 	bne	r2,zero,11328 <strcmp+0xcc>
   112a0:	21000104 	addi	r4,r4,4
   112a4:	20c00017 	ldw	r3,0(r4)
   112a8:	29400104 	addi	r5,r5,4
   112ac:	29800017 	ldw	r6,0(r5)
   112b0:	1a4f883a 	add	r7,r3,r9
   112b4:	00c4303a 	nor	r2,zero,r3
   112b8:	3884703a 	and	r2,r7,r2
   112bc:	1204703a 	and	r2,r2,r8
   112c0:	19bff626 	beq	r3,r6,1129c <__alt_data_end+0xf001129c>
   112c4:	20800003 	ldbu	r2,0(r4)
   112c8:	10c03fcc 	andi	r3,r2,255
   112cc:	18c0201c 	xori	r3,r3,128
   112d0:	18ffe004 	addi	r3,r3,-128
   112d4:	18000c26 	beq	r3,zero,11308 <strcmp+0xac>
   112d8:	29800007 	ldb	r6,0(r5)
   112dc:	19800326 	beq	r3,r6,112ec <strcmp+0x90>
   112e0:	00001306 	br	11330 <strcmp+0xd4>
   112e4:	29800007 	ldb	r6,0(r5)
   112e8:	11800b1e 	bne	r2,r6,11318 <strcmp+0xbc>
   112ec:	21000044 	addi	r4,r4,1
   112f0:	20c00003 	ldbu	r3,0(r4)
   112f4:	29400044 	addi	r5,r5,1
   112f8:	18803fcc 	andi	r2,r3,255
   112fc:	1080201c 	xori	r2,r2,128
   11300:	10bfe004 	addi	r2,r2,-128
   11304:	103ff71e 	bne	r2,zero,112e4 <__alt_data_end+0xf00112e4>
   11308:	0007883a 	mov	r3,zero
   1130c:	28800003 	ldbu	r2,0(r5)
   11310:	1885c83a 	sub	r2,r3,r2
   11314:	f800283a 	ret
   11318:	28800003 	ldbu	r2,0(r5)
   1131c:	18c03fcc 	andi	r3,r3,255
   11320:	1885c83a 	sub	r2,r3,r2
   11324:	f800283a 	ret
   11328:	0005883a 	mov	r2,zero
   1132c:	f800283a 	ret
   11330:	10c03fcc 	andi	r3,r2,255
   11334:	003ff506 	br	1130c <__alt_data_end+0xf001130c>

00011338 <__sprint_r.part.0>:
   11338:	28801917 	ldw	r2,100(r5)
   1133c:	defff604 	addi	sp,sp,-40
   11340:	dd400515 	stw	r21,20(sp)
   11344:	dfc00915 	stw	ra,36(sp)
   11348:	df000815 	stw	fp,32(sp)
   1134c:	ddc00715 	stw	r23,28(sp)
   11350:	dd800615 	stw	r22,24(sp)
   11354:	dd000415 	stw	r20,16(sp)
   11358:	dcc00315 	stw	r19,12(sp)
   1135c:	dc800215 	stw	r18,8(sp)
   11360:	dc400115 	stw	r17,4(sp)
   11364:	dc000015 	stw	r16,0(sp)
   11368:	1088000c 	andi	r2,r2,8192
   1136c:	302b883a 	mov	r21,r6
   11370:	10002e26 	beq	r2,zero,1142c <__sprint_r.part.0+0xf4>
   11374:	30800217 	ldw	r2,8(r6)
   11378:	35800017 	ldw	r22,0(r6)
   1137c:	10002926 	beq	r2,zero,11424 <__sprint_r.part.0+0xec>
   11380:	2827883a 	mov	r19,r5
   11384:	2029883a 	mov	r20,r4
   11388:	b5c00104 	addi	r23,r22,4
   1138c:	04bfffc4 	movi	r18,-1
   11390:	bc400017 	ldw	r17,0(r23)
   11394:	b4000017 	ldw	r16,0(r22)
   11398:	0039883a 	mov	fp,zero
   1139c:	8822d0ba 	srli	r17,r17,2
   113a0:	8800031e 	bne	r17,zero,113b0 <__sprint_r.part.0+0x78>
   113a4:	00001806 	br	11408 <__sprint_r.part.0+0xd0>
   113a8:	84000104 	addi	r16,r16,4
   113ac:	8f001526 	beq	r17,fp,11404 <__sprint_r.part.0+0xcc>
   113b0:	81400017 	ldw	r5,0(r16)
   113b4:	980d883a 	mov	r6,r19
   113b8:	a009883a 	mov	r4,r20
   113bc:	0012d600 	call	12d60 <_fputwc_r>
   113c0:	e7000044 	addi	fp,fp,1
   113c4:	14bff81e 	bne	r2,r18,113a8 <__alt_data_end+0xf00113a8>
   113c8:	9005883a 	mov	r2,r18
   113cc:	a8000215 	stw	zero,8(r21)
   113d0:	a8000115 	stw	zero,4(r21)
   113d4:	dfc00917 	ldw	ra,36(sp)
   113d8:	df000817 	ldw	fp,32(sp)
   113dc:	ddc00717 	ldw	r23,28(sp)
   113e0:	dd800617 	ldw	r22,24(sp)
   113e4:	dd400517 	ldw	r21,20(sp)
   113e8:	dd000417 	ldw	r20,16(sp)
   113ec:	dcc00317 	ldw	r19,12(sp)
   113f0:	dc800217 	ldw	r18,8(sp)
   113f4:	dc400117 	ldw	r17,4(sp)
   113f8:	dc000017 	ldw	r16,0(sp)
   113fc:	dec00a04 	addi	sp,sp,40
   11400:	f800283a 	ret
   11404:	a8800217 	ldw	r2,8(r21)
   11408:	8c63883a 	add	r17,r17,r17
   1140c:	8c63883a 	add	r17,r17,r17
   11410:	1445c83a 	sub	r2,r2,r17
   11414:	a8800215 	stw	r2,8(r21)
   11418:	b5800204 	addi	r22,r22,8
   1141c:	bdc00204 	addi	r23,r23,8
   11420:	103fdb1e 	bne	r2,zero,11390 <__alt_data_end+0xf0011390>
   11424:	0005883a 	mov	r2,zero
   11428:	003fe806 	br	113cc <__alt_data_end+0xf00113cc>
   1142c:	000e8440 	call	e844 <__sfvwrite_r>
   11430:	003fe606 	br	113cc <__alt_data_end+0xf00113cc>

00011434 <__sprint_r>:
   11434:	30c00217 	ldw	r3,8(r6)
   11438:	18000126 	beq	r3,zero,11440 <__sprint_r+0xc>
   1143c:	00113381 	jmpi	11338 <__sprint_r.part.0>
   11440:	30000115 	stw	zero,4(r6)
   11444:	0005883a 	mov	r2,zero
   11448:	f800283a 	ret

0001144c <___vfiprintf_internal_r>:
   1144c:	deffc904 	addi	sp,sp,-220
   11450:	df003515 	stw	fp,212(sp)
   11454:	dd003115 	stw	r20,196(sp)
   11458:	dfc03615 	stw	ra,216(sp)
   1145c:	ddc03415 	stw	r23,208(sp)
   11460:	dd803315 	stw	r22,204(sp)
   11464:	dd403215 	stw	r21,200(sp)
   11468:	dcc03015 	stw	r19,192(sp)
   1146c:	dc802f15 	stw	r18,188(sp)
   11470:	dc402e15 	stw	r17,184(sp)
   11474:	dc002d15 	stw	r16,180(sp)
   11478:	d9002015 	stw	r4,128(sp)
   1147c:	d9c02215 	stw	r7,136(sp)
   11480:	2829883a 	mov	r20,r5
   11484:	3039883a 	mov	fp,r6
   11488:	20000226 	beq	r4,zero,11494 <___vfiprintf_internal_r+0x48>
   1148c:	20800e17 	ldw	r2,56(r4)
   11490:	1000cf26 	beq	r2,zero,117d0 <___vfiprintf_internal_r+0x384>
   11494:	a080030b 	ldhu	r2,12(r20)
   11498:	10c8000c 	andi	r3,r2,8192
   1149c:	1800061e 	bne	r3,zero,114b8 <___vfiprintf_internal_r+0x6c>
   114a0:	a1001917 	ldw	r4,100(r20)
   114a4:	00f7ffc4 	movi	r3,-8193
   114a8:	10880014 	ori	r2,r2,8192
   114ac:	20c6703a 	and	r3,r4,r3
   114b0:	a080030d 	sth	r2,12(r20)
   114b4:	a0c01915 	stw	r3,100(r20)
   114b8:	10c0020c 	andi	r3,r2,8
   114bc:	1800a926 	beq	r3,zero,11764 <___vfiprintf_internal_r+0x318>
   114c0:	a0c00417 	ldw	r3,16(r20)
   114c4:	1800a726 	beq	r3,zero,11764 <___vfiprintf_internal_r+0x318>
   114c8:	1080068c 	andi	r2,r2,26
   114cc:	00c00284 	movi	r3,10
   114d0:	10c0ac26 	beq	r2,r3,11784 <___vfiprintf_internal_r+0x338>
   114d4:	da801a04 	addi	r10,sp,104
   114d8:	da801e15 	stw	r10,120(sp)
   114dc:	d8801e17 	ldw	r2,120(sp)
   114e0:	da8019c4 	addi	r10,sp,103
   114e4:	05820034 	movhi	r22,2048
   114e8:	05c20034 	movhi	r23,2048
   114ec:	da801f15 	stw	r10,124(sp)
   114f0:	1295c83a 	sub	r10,r2,r10
   114f4:	b5812c04 	addi	r22,r22,1200
   114f8:	bdc12804 	addi	r23,r23,1184
   114fc:	dec01a15 	stw	sp,104(sp)
   11500:	d8001c15 	stw	zero,112(sp)
   11504:	d8001b15 	stw	zero,108(sp)
   11508:	d8002615 	stw	zero,152(sp)
   1150c:	d8002315 	stw	zero,140(sp)
   11510:	da802715 	stw	r10,156(sp)
   11514:	d811883a 	mov	r8,sp
   11518:	dd002115 	stw	r20,132(sp)
   1151c:	e021883a 	mov	r16,fp
   11520:	80800007 	ldb	r2,0(r16)
   11524:	1003ea26 	beq	r2,zero,124d0 <___vfiprintf_internal_r+0x1084>
   11528:	00c00944 	movi	r3,37
   1152c:	8025883a 	mov	r18,r16
   11530:	10c0021e 	bne	r2,r3,1153c <___vfiprintf_internal_r+0xf0>
   11534:	00001606 	br	11590 <___vfiprintf_internal_r+0x144>
   11538:	10c00326 	beq	r2,r3,11548 <___vfiprintf_internal_r+0xfc>
   1153c:	94800044 	addi	r18,r18,1
   11540:	90800007 	ldb	r2,0(r18)
   11544:	103ffc1e 	bne	r2,zero,11538 <__alt_data_end+0xf0011538>
   11548:	9423c83a 	sub	r17,r18,r16
   1154c:	88001026 	beq	r17,zero,11590 <___vfiprintf_internal_r+0x144>
   11550:	d8c01c17 	ldw	r3,112(sp)
   11554:	d8801b17 	ldw	r2,108(sp)
   11558:	44000015 	stw	r16,0(r8)
   1155c:	88c7883a 	add	r3,r17,r3
   11560:	10800044 	addi	r2,r2,1
   11564:	44400115 	stw	r17,4(r8)
   11568:	d8c01c15 	stw	r3,112(sp)
   1156c:	d8801b15 	stw	r2,108(sp)
   11570:	010001c4 	movi	r4,7
   11574:	2080760e 	bge	r4,r2,11750 <___vfiprintf_internal_r+0x304>
   11578:	1803821e 	bne	r3,zero,12384 <___vfiprintf_internal_r+0xf38>
   1157c:	da802317 	ldw	r10,140(sp)
   11580:	d8001b15 	stw	zero,108(sp)
   11584:	d811883a 	mov	r8,sp
   11588:	5455883a 	add	r10,r10,r17
   1158c:	da802315 	stw	r10,140(sp)
   11590:	90800007 	ldb	r2,0(r18)
   11594:	10044626 	beq	r2,zero,126b0 <___vfiprintf_internal_r+0x1264>
   11598:	90c00047 	ldb	r3,1(r18)
   1159c:	94000044 	addi	r16,r18,1
   115a0:	d8001d85 	stb	zero,118(sp)
   115a4:	0009883a 	mov	r4,zero
   115a8:	000f883a 	mov	r7,zero
   115ac:	027fffc4 	movi	r9,-1
   115b0:	0023883a 	mov	r17,zero
   115b4:	0029883a 	mov	r20,zero
   115b8:	01401604 	movi	r5,88
   115bc:	01800244 	movi	r6,9
   115c0:	03400a84 	movi	r13,42
   115c4:	03001b04 	movi	r12,108
   115c8:	84000044 	addi	r16,r16,1
   115cc:	18bff804 	addi	r2,r3,-32
   115d0:	28827336 	bltu	r5,r2,11fa0 <___vfiprintf_internal_r+0xb54>
   115d4:	100490ba 	slli	r2,r2,2
   115d8:	02800074 	movhi	r10,1
   115dc:	52857b04 	addi	r10,r10,5612
   115e0:	1285883a 	add	r2,r2,r10
   115e4:	10800017 	ldw	r2,0(r2)
   115e8:	1000683a 	jmp	r2
   115ec:	00011cd4 	movui	zero,1139
   115f0:	00011fa0 	cmpeqi	zero,zero,1150
   115f4:	00011fa0 	cmpeqi	zero,zero,1150
   115f8:	00011cf4 	movhi	zero,1139
   115fc:	00011fa0 	cmpeqi	zero,zero,1150
   11600:	00011fa0 	cmpeqi	zero,zero,1150
   11604:	00011fa0 	cmpeqi	zero,zero,1150
   11608:	00011fa0 	cmpeqi	zero,zero,1150
   1160c:	00011fa0 	cmpeqi	zero,zero,1150
   11610:	00011fa0 	cmpeqi	zero,zero,1150
   11614:	00011edc 	xori	zero,zero,1147
   11618:	00011ef8 	rdprs	zero,zero,1147
   1161c:	00011fa0 	cmpeqi	zero,zero,1150
   11620:	000117e0 	cmpeqi	zero,zero,1119
   11624:	00011f08 	cmpgei	zero,zero,1148
   11628:	00011fa0 	cmpeqi	zero,zero,1150
   1162c:	00011d00 	call	11d0 <xPortGetFreeHeapSize>
   11630:	00011d0c 	andi	zero,zero,1140
   11634:	00011d0c 	andi	zero,zero,1140
   11638:	00011d0c 	andi	zero,zero,1140
   1163c:	00011d0c 	andi	zero,zero,1140
   11640:	00011d0c 	andi	zero,zero,1140
   11644:	00011d0c 	andi	zero,zero,1140
   11648:	00011d0c 	andi	zero,zero,1140
   1164c:	00011d0c 	andi	zero,zero,1140
   11650:	00011d0c 	andi	zero,zero,1140
   11654:	00011fa0 	cmpeqi	zero,zero,1150
   11658:	00011fa0 	cmpeqi	zero,zero,1150
   1165c:	00011fa0 	cmpeqi	zero,zero,1150
   11660:	00011fa0 	cmpeqi	zero,zero,1150
   11664:	00011fa0 	cmpeqi	zero,zero,1150
   11668:	00011fa0 	cmpeqi	zero,zero,1150
   1166c:	00011fa0 	cmpeqi	zero,zero,1150
   11670:	00011fa0 	cmpeqi	zero,zero,1150
   11674:	00011fa0 	cmpeqi	zero,zero,1150
   11678:	00011fa0 	cmpeqi	zero,zero,1150
   1167c:	00011d38 	rdprs	zero,zero,1140
   11680:	00011fa0 	cmpeqi	zero,zero,1150
   11684:	00011fa0 	cmpeqi	zero,zero,1150
   11688:	00011fa0 	cmpeqi	zero,zero,1150
   1168c:	00011fa0 	cmpeqi	zero,zero,1150
   11690:	00011fa0 	cmpeqi	zero,zero,1150
   11694:	00011fa0 	cmpeqi	zero,zero,1150
   11698:	00011fa0 	cmpeqi	zero,zero,1150
   1169c:	00011fa0 	cmpeqi	zero,zero,1150
   116a0:	00011fa0 	cmpeqi	zero,zero,1150
   116a4:	00011fa0 	cmpeqi	zero,zero,1150
   116a8:	00011d70 	cmpltui	zero,zero,1141
   116ac:	00011fa0 	cmpeqi	zero,zero,1150
   116b0:	00011fa0 	cmpeqi	zero,zero,1150
   116b4:	00011fa0 	cmpeqi	zero,zero,1150
   116b8:	00011fa0 	cmpeqi	zero,zero,1150
   116bc:	00011fa0 	cmpeqi	zero,zero,1150
   116c0:	00011dc8 	cmpgei	zero,zero,1143
   116c4:	00011fa0 	cmpeqi	zero,zero,1150
   116c8:	00011fa0 	cmpeqi	zero,zero,1150
   116cc:	00011e38 	rdprs	zero,zero,1144
   116d0:	00011fa0 	cmpeqi	zero,zero,1150
   116d4:	00011fa0 	cmpeqi	zero,zero,1150
   116d8:	00011fa0 	cmpeqi	zero,zero,1150
   116dc:	00011fa0 	cmpeqi	zero,zero,1150
   116e0:	00011fa0 	cmpeqi	zero,zero,1150
   116e4:	00011fa0 	cmpeqi	zero,zero,1150
   116e8:	00011fa0 	cmpeqi	zero,zero,1150
   116ec:	00011fa0 	cmpeqi	zero,zero,1150
   116f0:	00011fa0 	cmpeqi	zero,zero,1150
   116f4:	00011fa0 	cmpeqi	zero,zero,1150
   116f8:	00011be4 	muli	zero,zero,1135
   116fc:	00011c10 	cmplti	zero,zero,1136
   11700:	00011fa0 	cmpeqi	zero,zero,1150
   11704:	00011fa0 	cmpeqi	zero,zero,1150
   11708:	00011fa0 	cmpeqi	zero,zero,1150
   1170c:	00011f48 	cmpgei	zero,zero,1149
   11710:	00011c10 	cmplti	zero,zero,1136
   11714:	00011fa0 	cmpeqi	zero,zero,1150
   11718:	00011fa0 	cmpeqi	zero,zero,1150
   1171c:	00011aa4 	muli	zero,zero,1130
   11720:	00011fa0 	cmpeqi	zero,zero,1150
   11724:	00011ab4 	movhi	zero,1130
   11728:	00011af0 	cmpltui	zero,zero,1131
   1172c:	000117ec 	andhi	zero,zero,1119
   11730:	00011a98 	cmpnei	zero,zero,1130
   11734:	00011fa0 	cmpeqi	zero,zero,1150
   11738:	00011e74 	movhi	zero,1145
   1173c:	00011fa0 	cmpeqi	zero,zero,1150
   11740:	00011ecc 	andi	zero,zero,1147
   11744:	00011fa0 	cmpeqi	zero,zero,1150
   11748:	00011fa0 	cmpeqi	zero,zero,1150
   1174c:	00011b90 	cmplti	zero,zero,1134
   11750:	42000204 	addi	r8,r8,8
   11754:	da802317 	ldw	r10,140(sp)
   11758:	5455883a 	add	r10,r10,r17
   1175c:	da802315 	stw	r10,140(sp)
   11760:	003f8b06 	br	11590 <__alt_data_end+0xf0011590>
   11764:	d9002017 	ldw	r4,128(sp)
   11768:	a00b883a 	mov	r5,r20
   1176c:	000c3ec0 	call	c3ec <__swsetup_r>
   11770:	1003b11e 	bne	r2,zero,12638 <___vfiprintf_internal_r+0x11ec>
   11774:	a080030b 	ldhu	r2,12(r20)
   11778:	00c00284 	movi	r3,10
   1177c:	1080068c 	andi	r2,r2,26
   11780:	10ff541e 	bne	r2,r3,114d4 <__alt_data_end+0xf00114d4>
   11784:	a080038f 	ldh	r2,14(r20)
   11788:	103f5216 	blt	r2,zero,114d4 <__alt_data_end+0xf00114d4>
   1178c:	d9c02217 	ldw	r7,136(sp)
   11790:	d9002017 	ldw	r4,128(sp)
   11794:	e00d883a 	mov	r6,fp
   11798:	a00b883a 	mov	r5,r20
   1179c:	00128c40 	call	128c4 <__sbprintf>
   117a0:	dfc03617 	ldw	ra,216(sp)
   117a4:	df003517 	ldw	fp,212(sp)
   117a8:	ddc03417 	ldw	r23,208(sp)
   117ac:	dd803317 	ldw	r22,204(sp)
   117b0:	dd403217 	ldw	r21,200(sp)
   117b4:	dd003117 	ldw	r20,196(sp)
   117b8:	dcc03017 	ldw	r19,192(sp)
   117bc:	dc802f17 	ldw	r18,188(sp)
   117c0:	dc402e17 	ldw	r17,184(sp)
   117c4:	dc002d17 	ldw	r16,180(sp)
   117c8:	dec03704 	addi	sp,sp,220
   117cc:	f800283a 	ret
   117d0:	000e3c00 	call	e3c0 <__sinit>
   117d4:	003f2f06 	br	11494 <__alt_data_end+0xf0011494>
   117d8:	0463c83a 	sub	r17,zero,r17
   117dc:	d8802215 	stw	r2,136(sp)
   117e0:	a5000114 	ori	r20,r20,4
   117e4:	80c00007 	ldb	r3,0(r16)
   117e8:	003f7706 	br	115c8 <__alt_data_end+0xf00115c8>
   117ec:	00800c04 	movi	r2,48
   117f0:	da802217 	ldw	r10,136(sp)
   117f4:	d8801d05 	stb	r2,116(sp)
   117f8:	00801e04 	movi	r2,120
   117fc:	d8801d45 	stb	r2,117(sp)
   11800:	d8001d85 	stb	zero,118(sp)
   11804:	50c00104 	addi	r3,r10,4
   11808:	54800017 	ldw	r18,0(r10)
   1180c:	0027883a 	mov	r19,zero
   11810:	a0800094 	ori	r2,r20,2
   11814:	48030b16 	blt	r9,zero,12444 <___vfiprintf_internal_r+0xff8>
   11818:	00bfdfc4 	movi	r2,-129
   1181c:	a096703a 	and	r11,r20,r2
   11820:	d8c02215 	stw	r3,136(sp)
   11824:	5d000094 	ori	r20,r11,2
   11828:	90032b1e 	bne	r18,zero,124d8 <___vfiprintf_internal_r+0x108c>
   1182c:	00820034 	movhi	r2,2048
   11830:	1080c804 	addi	r2,r2,800
   11834:	d8802615 	stw	r2,152(sp)
   11838:	0039883a 	mov	fp,zero
   1183c:	48017b1e 	bne	r9,zero,11e2c <___vfiprintf_internal_r+0x9e0>
   11840:	0013883a 	mov	r9,zero
   11844:	0027883a 	mov	r19,zero
   11848:	dd401a04 	addi	r21,sp,104
   1184c:	4825883a 	mov	r18,r9
   11850:	4cc0010e 	bge	r9,r19,11858 <___vfiprintf_internal_r+0x40c>
   11854:	9825883a 	mov	r18,r19
   11858:	e7003fcc 	andi	fp,fp,255
   1185c:	e700201c 	xori	fp,fp,128
   11860:	e73fe004 	addi	fp,fp,-128
   11864:	e0000126 	beq	fp,zero,1186c <___vfiprintf_internal_r+0x420>
   11868:	94800044 	addi	r18,r18,1
   1186c:	a380008c 	andi	r14,r20,2
   11870:	70000126 	beq	r14,zero,11878 <___vfiprintf_internal_r+0x42c>
   11874:	94800084 	addi	r18,r18,2
   11878:	a700210c 	andi	fp,r20,132
   1187c:	e001df1e 	bne	fp,zero,11ffc <___vfiprintf_internal_r+0xbb0>
   11880:	8c87c83a 	sub	r3,r17,r18
   11884:	00c1dd0e 	bge	zero,r3,11ffc <___vfiprintf_internal_r+0xbb0>
   11888:	01c00404 	movi	r7,16
   1188c:	d8801c17 	ldw	r2,112(sp)
   11890:	38c3ad0e 	bge	r7,r3,12748 <___vfiprintf_internal_r+0x12fc>
   11894:	02820034 	movhi	r10,2048
   11898:	52812c04 	addi	r10,r10,1200
   1189c:	dc002915 	stw	r16,164(sp)
   118a0:	d9801b17 	ldw	r6,108(sp)
   118a4:	da802415 	stw	r10,144(sp)
   118a8:	03c001c4 	movi	r15,7
   118ac:	da402515 	stw	r9,148(sp)
   118b0:	db802815 	stw	r14,160(sp)
   118b4:	1821883a 	mov	r16,r3
   118b8:	00000506 	br	118d0 <___vfiprintf_internal_r+0x484>
   118bc:	31400084 	addi	r5,r6,2
   118c0:	42000204 	addi	r8,r8,8
   118c4:	200d883a 	mov	r6,r4
   118c8:	843ffc04 	addi	r16,r16,-16
   118cc:	3c000d0e 	bge	r7,r16,11904 <___vfiprintf_internal_r+0x4b8>
   118d0:	10800404 	addi	r2,r2,16
   118d4:	31000044 	addi	r4,r6,1
   118d8:	45800015 	stw	r22,0(r8)
   118dc:	41c00115 	stw	r7,4(r8)
   118e0:	d8801c15 	stw	r2,112(sp)
   118e4:	d9001b15 	stw	r4,108(sp)
   118e8:	793ff40e 	bge	r15,r4,118bc <__alt_data_end+0xf00118bc>
   118ec:	1001b51e 	bne	r2,zero,11fc4 <___vfiprintf_internal_r+0xb78>
   118f0:	843ffc04 	addi	r16,r16,-16
   118f4:	000d883a 	mov	r6,zero
   118f8:	01400044 	movi	r5,1
   118fc:	d811883a 	mov	r8,sp
   11900:	3c3ff316 	blt	r7,r16,118d0 <__alt_data_end+0xf00118d0>
   11904:	8007883a 	mov	r3,r16
   11908:	da402517 	ldw	r9,148(sp)
   1190c:	db802817 	ldw	r14,160(sp)
   11910:	dc002917 	ldw	r16,164(sp)
   11914:	da802417 	ldw	r10,144(sp)
   11918:	1885883a 	add	r2,r3,r2
   1191c:	40c00115 	stw	r3,4(r8)
   11920:	42800015 	stw	r10,0(r8)
   11924:	d8801c15 	stw	r2,112(sp)
   11928:	d9401b15 	stw	r5,108(sp)
   1192c:	00c001c4 	movi	r3,7
   11930:	19426016 	blt	r3,r5,122b4 <___vfiprintf_internal_r+0xe68>
   11934:	d8c01d87 	ldb	r3,118(sp)
   11938:	42000204 	addi	r8,r8,8
   1193c:	29000044 	addi	r4,r5,1
   11940:	1801b31e 	bne	r3,zero,12010 <___vfiprintf_internal_r+0xbc4>
   11944:	7001c026 	beq	r14,zero,12048 <___vfiprintf_internal_r+0xbfc>
   11948:	d8c01d04 	addi	r3,sp,116
   1194c:	10800084 	addi	r2,r2,2
   11950:	40c00015 	stw	r3,0(r8)
   11954:	00c00084 	movi	r3,2
   11958:	40c00115 	stw	r3,4(r8)
   1195c:	d8801c15 	stw	r2,112(sp)
   11960:	d9001b15 	stw	r4,108(sp)
   11964:	00c001c4 	movi	r3,7
   11968:	1902650e 	bge	r3,r4,12300 <___vfiprintf_internal_r+0xeb4>
   1196c:	10029a1e 	bne	r2,zero,123d8 <___vfiprintf_internal_r+0xf8c>
   11970:	00c02004 	movi	r3,128
   11974:	01000044 	movi	r4,1
   11978:	000b883a 	mov	r5,zero
   1197c:	d811883a 	mov	r8,sp
   11980:	e0c1b31e 	bne	fp,r3,12050 <___vfiprintf_internal_r+0xc04>
   11984:	8cb9c83a 	sub	fp,r17,r18
   11988:	0701b10e 	bge	zero,fp,12050 <___vfiprintf_internal_r+0xc04>
   1198c:	01c00404 	movi	r7,16
   11990:	3f03890e 	bge	r7,fp,127b8 <___vfiprintf_internal_r+0x136c>
   11994:	00c20034 	movhi	r3,2048
   11998:	18c12804 	addi	r3,r3,1184
   1199c:	d8c02415 	stw	r3,144(sp)
   119a0:	8007883a 	mov	r3,r16
   119a4:	034001c4 	movi	r13,7
   119a8:	e021883a 	mov	r16,fp
   119ac:	da402515 	stw	r9,148(sp)
   119b0:	1839883a 	mov	fp,r3
   119b4:	00000506 	br	119cc <___vfiprintf_internal_r+0x580>
   119b8:	29800084 	addi	r6,r5,2
   119bc:	42000204 	addi	r8,r8,8
   119c0:	180b883a 	mov	r5,r3
   119c4:	843ffc04 	addi	r16,r16,-16
   119c8:	3c000d0e 	bge	r7,r16,11a00 <___vfiprintf_internal_r+0x5b4>
   119cc:	10800404 	addi	r2,r2,16
   119d0:	28c00044 	addi	r3,r5,1
   119d4:	45c00015 	stw	r23,0(r8)
   119d8:	41c00115 	stw	r7,4(r8)
   119dc:	d8801c15 	stw	r2,112(sp)
   119e0:	d8c01b15 	stw	r3,108(sp)
   119e4:	68fff40e 	bge	r13,r3,119b8 <__alt_data_end+0xf00119b8>
   119e8:	1002241e 	bne	r2,zero,1227c <___vfiprintf_internal_r+0xe30>
   119ec:	843ffc04 	addi	r16,r16,-16
   119f0:	01800044 	movi	r6,1
   119f4:	000b883a 	mov	r5,zero
   119f8:	d811883a 	mov	r8,sp
   119fc:	3c3ff316 	blt	r7,r16,119cc <__alt_data_end+0xf00119cc>
   11a00:	da402517 	ldw	r9,148(sp)
   11a04:	e007883a 	mov	r3,fp
   11a08:	8039883a 	mov	fp,r16
   11a0c:	1821883a 	mov	r16,r3
   11a10:	d8c02417 	ldw	r3,144(sp)
   11a14:	1705883a 	add	r2,r2,fp
   11a18:	47000115 	stw	fp,4(r8)
   11a1c:	40c00015 	stw	r3,0(r8)
   11a20:	d8801c15 	stw	r2,112(sp)
   11a24:	d9801b15 	stw	r6,108(sp)
   11a28:	00c001c4 	movi	r3,7
   11a2c:	19827616 	blt	r3,r6,12408 <___vfiprintf_internal_r+0xfbc>
   11a30:	4cf9c83a 	sub	fp,r9,r19
   11a34:	42000204 	addi	r8,r8,8
   11a38:	31000044 	addi	r4,r6,1
   11a3c:	300b883a 	mov	r5,r6
   11a40:	07018516 	blt	zero,fp,12058 <___vfiprintf_internal_r+0xc0c>
   11a44:	9885883a 	add	r2,r19,r2
   11a48:	45400015 	stw	r21,0(r8)
   11a4c:	44c00115 	stw	r19,4(r8)
   11a50:	d8801c15 	stw	r2,112(sp)
   11a54:	d9001b15 	stw	r4,108(sp)
   11a58:	00c001c4 	movi	r3,7
   11a5c:	1901dd0e 	bge	r3,r4,121d4 <___vfiprintf_internal_r+0xd88>
   11a60:	1002401e 	bne	r2,zero,12364 <___vfiprintf_internal_r+0xf18>
   11a64:	d8001b15 	stw	zero,108(sp)
   11a68:	a2c0010c 	andi	r11,r20,4
   11a6c:	58000226 	beq	r11,zero,11a78 <___vfiprintf_internal_r+0x62c>
   11a70:	8ca7c83a 	sub	r19,r17,r18
   11a74:	04c2f216 	blt	zero,r19,12640 <___vfiprintf_internal_r+0x11f4>
   11a78:	8c80010e 	bge	r17,r18,11a80 <___vfiprintf_internal_r+0x634>
   11a7c:	9023883a 	mov	r17,r18
   11a80:	da802317 	ldw	r10,140(sp)
   11a84:	5455883a 	add	r10,r10,r17
   11a88:	da802315 	stw	r10,140(sp)
   11a8c:	d8001b15 	stw	zero,108(sp)
   11a90:	d811883a 	mov	r8,sp
   11a94:	003ea206 	br	11520 <__alt_data_end+0xf0011520>
   11a98:	a5000814 	ori	r20,r20,32
   11a9c:	80c00007 	ldb	r3,0(r16)
   11aa0:	003ec906 	br	115c8 <__alt_data_end+0xf00115c8>
   11aa4:	80c00007 	ldb	r3,0(r16)
   11aa8:	1b030926 	beq	r3,r12,126d0 <___vfiprintf_internal_r+0x1284>
   11aac:	a5000414 	ori	r20,r20,16
   11ab0:	003ec506 	br	115c8 <__alt_data_end+0xf00115c8>
   11ab4:	21003fcc 	andi	r4,r4,255
   11ab8:	20035e1e 	bne	r4,zero,12834 <___vfiprintf_internal_r+0x13e8>
   11abc:	a080080c 	andi	r2,r20,32
   11ac0:	1002a526 	beq	r2,zero,12558 <___vfiprintf_internal_r+0x110c>
   11ac4:	da802217 	ldw	r10,136(sp)
   11ac8:	50800017 	ldw	r2,0(r10)
   11acc:	da802317 	ldw	r10,140(sp)
   11ad0:	5007d7fa 	srai	r3,r10,31
   11ad4:	da802217 	ldw	r10,136(sp)
   11ad8:	10c00115 	stw	r3,4(r2)
   11adc:	52800104 	addi	r10,r10,4
   11ae0:	da802215 	stw	r10,136(sp)
   11ae4:	da802317 	ldw	r10,140(sp)
   11ae8:	12800015 	stw	r10,0(r2)
   11aec:	003e8c06 	br	11520 <__alt_data_end+0xf0011520>
   11af0:	21003fcc 	andi	r4,r4,255
   11af4:	2003511e 	bne	r4,zero,1283c <___vfiprintf_internal_r+0x13f0>
   11af8:	a080080c 	andi	r2,r20,32
   11afc:	1000a126 	beq	r2,zero,11d84 <___vfiprintf_internal_r+0x938>
   11b00:	da802217 	ldw	r10,136(sp)
   11b04:	d8001d85 	stb	zero,118(sp)
   11b08:	50800204 	addi	r2,r10,8
   11b0c:	54800017 	ldw	r18,0(r10)
   11b10:	54c00117 	ldw	r19,4(r10)
   11b14:	4802b416 	blt	r9,zero,125e8 <___vfiprintf_internal_r+0x119c>
   11b18:	013fdfc4 	movi	r4,-129
   11b1c:	94c6b03a 	or	r3,r18,r19
   11b20:	d8802215 	stw	r2,136(sp)
   11b24:	a128703a 	and	r20,r20,r4
   11b28:	1800a226 	beq	r3,zero,11db4 <___vfiprintf_internal_r+0x968>
   11b2c:	0039883a 	mov	fp,zero
   11b30:	dd401a04 	addi	r21,sp,104
   11b34:	9006d0fa 	srli	r3,r18,3
   11b38:	9808977a 	slli	r4,r19,29
   11b3c:	9826d0fa 	srli	r19,r19,3
   11b40:	948001cc 	andi	r18,r18,7
   11b44:	90800c04 	addi	r2,r18,48
   11b48:	ad7fffc4 	addi	r21,r21,-1
   11b4c:	20e4b03a 	or	r18,r4,r3
   11b50:	a8800005 	stb	r2,0(r21)
   11b54:	94c6b03a 	or	r3,r18,r19
   11b58:	183ff61e 	bne	r3,zero,11b34 <__alt_data_end+0xf0011b34>
   11b5c:	a0c0004c 	andi	r3,r20,1
   11b60:	18005926 	beq	r3,zero,11cc8 <___vfiprintf_internal_r+0x87c>
   11b64:	10803fcc 	andi	r2,r2,255
   11b68:	1080201c 	xori	r2,r2,128
   11b6c:	10bfe004 	addi	r2,r2,-128
   11b70:	00c00c04 	movi	r3,48
   11b74:	10c05426 	beq	r2,r3,11cc8 <___vfiprintf_internal_r+0x87c>
   11b78:	da801e17 	ldw	r10,120(sp)
   11b7c:	a8bfffc4 	addi	r2,r21,-1
   11b80:	a8ffffc5 	stb	r3,-1(r21)
   11b84:	50a7c83a 	sub	r19,r10,r2
   11b88:	102b883a 	mov	r21,r2
   11b8c:	003f2f06 	br	1184c <__alt_data_end+0xf001184c>
   11b90:	21003fcc 	andi	r4,r4,255
   11b94:	2003421e 	bne	r4,zero,128a0 <___vfiprintf_internal_r+0x1454>
   11b98:	00820034 	movhi	r2,2048
   11b9c:	1080c804 	addi	r2,r2,800
   11ba0:	d8802615 	stw	r2,152(sp)
   11ba4:	a080080c 	andi	r2,r20,32
   11ba8:	1000aa26 	beq	r2,zero,11e54 <___vfiprintf_internal_r+0xa08>
   11bac:	da802217 	ldw	r10,136(sp)
   11bb0:	54800017 	ldw	r18,0(r10)
   11bb4:	54c00117 	ldw	r19,4(r10)
   11bb8:	52800204 	addi	r10,r10,8
   11bbc:	da802215 	stw	r10,136(sp)
   11bc0:	a080004c 	andi	r2,r20,1
   11bc4:	1001d226 	beq	r2,zero,12310 <___vfiprintf_internal_r+0xec4>
   11bc8:	94c4b03a 	or	r2,r18,r19
   11bcc:	1002351e 	bne	r2,zero,124a4 <___vfiprintf_internal_r+0x1058>
   11bd0:	d8001d85 	stb	zero,118(sp)
   11bd4:	48022216 	blt	r9,zero,12460 <___vfiprintf_internal_r+0x1014>
   11bd8:	00bfdfc4 	movi	r2,-129
   11bdc:	a0a8703a 	and	r20,r20,r2
   11be0:	003f1506 	br	11838 <__alt_data_end+0xf0011838>
   11be4:	da802217 	ldw	r10,136(sp)
   11be8:	04800044 	movi	r18,1
   11bec:	d8001d85 	stb	zero,118(sp)
   11bf0:	50800017 	ldw	r2,0(r10)
   11bf4:	52800104 	addi	r10,r10,4
   11bf8:	da802215 	stw	r10,136(sp)
   11bfc:	d8801005 	stb	r2,64(sp)
   11c00:	9027883a 	mov	r19,r18
   11c04:	dd401004 	addi	r21,sp,64
   11c08:	0013883a 	mov	r9,zero
   11c0c:	003f1706 	br	1186c <__alt_data_end+0xf001186c>
   11c10:	21003fcc 	andi	r4,r4,255
   11c14:	2003201e 	bne	r4,zero,12898 <___vfiprintf_internal_r+0x144c>
   11c18:	a080080c 	andi	r2,r20,32
   11c1c:	10004b26 	beq	r2,zero,11d4c <___vfiprintf_internal_r+0x900>
   11c20:	da802217 	ldw	r10,136(sp)
   11c24:	50800117 	ldw	r2,4(r10)
   11c28:	54800017 	ldw	r18,0(r10)
   11c2c:	52800204 	addi	r10,r10,8
   11c30:	da802215 	stw	r10,136(sp)
   11c34:	1027883a 	mov	r19,r2
   11c38:	10022c16 	blt	r2,zero,124ec <___vfiprintf_internal_r+0x10a0>
   11c3c:	df001d83 	ldbu	fp,118(sp)
   11c40:	48007216 	blt	r9,zero,11e0c <___vfiprintf_internal_r+0x9c0>
   11c44:	00ffdfc4 	movi	r3,-129
   11c48:	94c4b03a 	or	r2,r18,r19
   11c4c:	a0e8703a 	and	r20,r20,r3
   11c50:	1000cc26 	beq	r2,zero,11f84 <___vfiprintf_internal_r+0xb38>
   11c54:	98021026 	beq	r19,zero,12498 <___vfiprintf_internal_r+0x104c>
   11c58:	dc402415 	stw	r17,144(sp)
   11c5c:	dc002515 	stw	r16,148(sp)
   11c60:	9823883a 	mov	r17,r19
   11c64:	9021883a 	mov	r16,r18
   11c68:	dd401a04 	addi	r21,sp,104
   11c6c:	4825883a 	mov	r18,r9
   11c70:	4027883a 	mov	r19,r8
   11c74:	8009883a 	mov	r4,r16
   11c78:	880b883a 	mov	r5,r17
   11c7c:	01800284 	movi	r6,10
   11c80:	000f883a 	mov	r7,zero
   11c84:	001382c0 	call	1382c <__umoddi3>
   11c88:	10800c04 	addi	r2,r2,48
   11c8c:	ad7fffc4 	addi	r21,r21,-1
   11c90:	8009883a 	mov	r4,r16
   11c94:	880b883a 	mov	r5,r17
   11c98:	a8800005 	stb	r2,0(r21)
   11c9c:	01800284 	movi	r6,10
   11ca0:	000f883a 	mov	r7,zero
   11ca4:	00132b40 	call	132b4 <__udivdi3>
   11ca8:	1021883a 	mov	r16,r2
   11cac:	10c4b03a 	or	r2,r2,r3
   11cb0:	1823883a 	mov	r17,r3
   11cb4:	103fef1e 	bne	r2,zero,11c74 <__alt_data_end+0xf0011c74>
   11cb8:	dc402417 	ldw	r17,144(sp)
   11cbc:	dc002517 	ldw	r16,148(sp)
   11cc0:	9013883a 	mov	r9,r18
   11cc4:	9811883a 	mov	r8,r19
   11cc8:	da801e17 	ldw	r10,120(sp)
   11ccc:	5567c83a 	sub	r19,r10,r21
   11cd0:	003ede06 	br	1184c <__alt_data_end+0xf001184c>
   11cd4:	38803fcc 	andi	r2,r7,255
   11cd8:	1080201c 	xori	r2,r2,128
   11cdc:	10bfe004 	addi	r2,r2,-128
   11ce0:	1002371e 	bne	r2,zero,125c0 <___vfiprintf_internal_r+0x1174>
   11ce4:	01000044 	movi	r4,1
   11ce8:	01c00804 	movi	r7,32
   11cec:	80c00007 	ldb	r3,0(r16)
   11cf0:	003e3506 	br	115c8 <__alt_data_end+0xf00115c8>
   11cf4:	a5000054 	ori	r20,r20,1
   11cf8:	80c00007 	ldb	r3,0(r16)
   11cfc:	003e3206 	br	115c8 <__alt_data_end+0xf00115c8>
   11d00:	a5002014 	ori	r20,r20,128
   11d04:	80c00007 	ldb	r3,0(r16)
   11d08:	003e2f06 	br	115c8 <__alt_data_end+0xf00115c8>
   11d0c:	8015883a 	mov	r10,r16
   11d10:	0023883a 	mov	r17,zero
   11d14:	18bff404 	addi	r2,r3,-48
   11d18:	50c00007 	ldb	r3,0(r10)
   11d1c:	8c4002a4 	muli	r17,r17,10
   11d20:	84000044 	addi	r16,r16,1
   11d24:	8015883a 	mov	r10,r16
   11d28:	1463883a 	add	r17,r2,r17
   11d2c:	18bff404 	addi	r2,r3,-48
   11d30:	30bff92e 	bgeu	r6,r2,11d18 <__alt_data_end+0xf0011d18>
   11d34:	003e2506 	br	115cc <__alt_data_end+0xf00115cc>
   11d38:	21003fcc 	andi	r4,r4,255
   11d3c:	2002d41e 	bne	r4,zero,12890 <___vfiprintf_internal_r+0x1444>
   11d40:	a5000414 	ori	r20,r20,16
   11d44:	a080080c 	andi	r2,r20,32
   11d48:	103fb51e 	bne	r2,zero,11c20 <__alt_data_end+0xf0011c20>
   11d4c:	a080040c 	andi	r2,r20,16
   11d50:	1001f826 	beq	r2,zero,12534 <___vfiprintf_internal_r+0x10e8>
   11d54:	da802217 	ldw	r10,136(sp)
   11d58:	54800017 	ldw	r18,0(r10)
   11d5c:	52800104 	addi	r10,r10,4
   11d60:	da802215 	stw	r10,136(sp)
   11d64:	9027d7fa 	srai	r19,r18,31
   11d68:	9805883a 	mov	r2,r19
   11d6c:	003fb206 	br	11c38 <__alt_data_end+0xf0011c38>
   11d70:	21003fcc 	andi	r4,r4,255
   11d74:	2002c41e 	bne	r4,zero,12888 <___vfiprintf_internal_r+0x143c>
   11d78:	a5000414 	ori	r20,r20,16
   11d7c:	a080080c 	andi	r2,r20,32
   11d80:	103f5f1e 	bne	r2,zero,11b00 <__alt_data_end+0xf0011b00>
   11d84:	a080040c 	andi	r2,r20,16
   11d88:	10020f26 	beq	r2,zero,125c8 <___vfiprintf_internal_r+0x117c>
   11d8c:	da802217 	ldw	r10,136(sp)
   11d90:	d8001d85 	stb	zero,118(sp)
   11d94:	0027883a 	mov	r19,zero
   11d98:	50800104 	addi	r2,r10,4
   11d9c:	54800017 	ldw	r18,0(r10)
   11da0:	48021116 	blt	r9,zero,125e8 <___vfiprintf_internal_r+0x119c>
   11da4:	00ffdfc4 	movi	r3,-129
   11da8:	d8802215 	stw	r2,136(sp)
   11dac:	a0e8703a 	and	r20,r20,r3
   11db0:	903f5e1e 	bne	r18,zero,11b2c <__alt_data_end+0xf0011b2c>
   11db4:	0039883a 	mov	fp,zero
   11db8:	4802a626 	beq	r9,zero,12854 <___vfiprintf_internal_r+0x1408>
   11dbc:	0025883a 	mov	r18,zero
   11dc0:	0027883a 	mov	r19,zero
   11dc4:	003f5a06 	br	11b30 <__alt_data_end+0xf0011b30>
   11dc8:	21003fcc 	andi	r4,r4,255
   11dcc:	20029f1e 	bne	r4,zero,1284c <___vfiprintf_internal_r+0x1400>
   11dd0:	a5000414 	ori	r20,r20,16
   11dd4:	a080080c 	andi	r2,r20,32
   11dd8:	10005e1e 	bne	r2,zero,11f54 <___vfiprintf_internal_r+0xb08>
   11ddc:	a080040c 	andi	r2,r20,16
   11de0:	1001a21e 	bne	r2,zero,1246c <___vfiprintf_internal_r+0x1020>
   11de4:	a080100c 	andi	r2,r20,64
   11de8:	d8001d85 	stb	zero,118(sp)
   11dec:	da802217 	ldw	r10,136(sp)
   11df0:	1002231e 	bne	r2,zero,12680 <___vfiprintf_internal_r+0x1234>
   11df4:	50800104 	addi	r2,r10,4
   11df8:	54800017 	ldw	r18,0(r10)
   11dfc:	0027883a 	mov	r19,zero
   11e00:	4801a00e 	bge	r9,zero,12484 <___vfiprintf_internal_r+0x1038>
   11e04:	d8802215 	stw	r2,136(sp)
   11e08:	0039883a 	mov	fp,zero
   11e0c:	94c4b03a 	or	r2,r18,r19
   11e10:	103f901e 	bne	r2,zero,11c54 <__alt_data_end+0xf0011c54>
   11e14:	00800044 	movi	r2,1
   11e18:	10803fcc 	andi	r2,r2,255
   11e1c:	00c00044 	movi	r3,1
   11e20:	10c05926 	beq	r2,r3,11f88 <___vfiprintf_internal_r+0xb3c>
   11e24:	00c00084 	movi	r3,2
   11e28:	10ffe41e 	bne	r2,r3,11dbc <__alt_data_end+0xf0011dbc>
   11e2c:	0025883a 	mov	r18,zero
   11e30:	0027883a 	mov	r19,zero
   11e34:	00013d06 	br	1232c <___vfiprintf_internal_r+0xee0>
   11e38:	21003fcc 	andi	r4,r4,255
   11e3c:	2002811e 	bne	r4,zero,12844 <___vfiprintf_internal_r+0x13f8>
   11e40:	00820034 	movhi	r2,2048
   11e44:	1080c304 	addi	r2,r2,780
   11e48:	d8802615 	stw	r2,152(sp)
   11e4c:	a080080c 	andi	r2,r20,32
   11e50:	103f561e 	bne	r2,zero,11bac <__alt_data_end+0xf0011bac>
   11e54:	a080040c 	andi	r2,r20,16
   11e58:	1001d126 	beq	r2,zero,125a0 <___vfiprintf_internal_r+0x1154>
   11e5c:	da802217 	ldw	r10,136(sp)
   11e60:	0027883a 	mov	r19,zero
   11e64:	54800017 	ldw	r18,0(r10)
   11e68:	52800104 	addi	r10,r10,4
   11e6c:	da802215 	stw	r10,136(sp)
   11e70:	003f5306 	br	11bc0 <__alt_data_end+0xf0011bc0>
   11e74:	da802217 	ldw	r10,136(sp)
   11e78:	d8001d85 	stb	zero,118(sp)
   11e7c:	55400017 	ldw	r21,0(r10)
   11e80:	50c00104 	addi	r3,r10,4
   11e84:	a8024226 	beq	r21,zero,12790 <___vfiprintf_internal_r+0x1344>
   11e88:	48021816 	blt	r9,zero,126ec <___vfiprintf_internal_r+0x12a0>
   11e8c:	480d883a 	mov	r6,r9
   11e90:	000b883a 	mov	r5,zero
   11e94:	a809883a 	mov	r4,r21
   11e98:	d8c02a15 	stw	r3,168(sp)
   11e9c:	da002b15 	stw	r8,172(sp)
   11ea0:	da402c15 	stw	r9,176(sp)
   11ea4:	000f92c0 	call	f92c <memchr>
   11ea8:	d8c02a17 	ldw	r3,168(sp)
   11eac:	da002b17 	ldw	r8,172(sp)
   11eb0:	da402c17 	ldw	r9,176(sp)
   11eb4:	10024826 	beq	r2,zero,127d8 <___vfiprintf_internal_r+0x138c>
   11eb8:	1567c83a 	sub	r19,r2,r21
   11ebc:	df001d83 	ldbu	fp,118(sp)
   11ec0:	d8c02215 	stw	r3,136(sp)
   11ec4:	0013883a 	mov	r9,zero
   11ec8:	003e6006 	br	1184c <__alt_data_end+0xf001184c>
   11ecc:	21003fcc 	andi	r4,r4,255
   11ed0:	203fc026 	beq	r4,zero,11dd4 <__alt_data_end+0xf0011dd4>
   11ed4:	d9c01d85 	stb	r7,118(sp)
   11ed8:	003fbe06 	br	11dd4 <__alt_data_end+0xf0011dd4>
   11edc:	da802217 	ldw	r10,136(sp)
   11ee0:	54400017 	ldw	r17,0(r10)
   11ee4:	50800104 	addi	r2,r10,4
   11ee8:	883e3b16 	blt	r17,zero,117d8 <__alt_data_end+0xf00117d8>
   11eec:	d8802215 	stw	r2,136(sp)
   11ef0:	80c00007 	ldb	r3,0(r16)
   11ef4:	003db406 	br	115c8 <__alt_data_end+0xf00115c8>
   11ef8:	01000044 	movi	r4,1
   11efc:	01c00ac4 	movi	r7,43
   11f00:	80c00007 	ldb	r3,0(r16)
   11f04:	003db006 	br	115c8 <__alt_data_end+0xf00115c8>
   11f08:	80c00007 	ldb	r3,0(r16)
   11f0c:	82800044 	addi	r10,r16,1
   11f10:	1b423c26 	beq	r3,r13,12804 <___vfiprintf_internal_r+0x13b8>
   11f14:	18bff404 	addi	r2,r3,-48
   11f18:	0013883a 	mov	r9,zero
   11f1c:	30822b36 	bltu	r6,r2,127cc <___vfiprintf_internal_r+0x1380>
   11f20:	50c00007 	ldb	r3,0(r10)
   11f24:	4a4002a4 	muli	r9,r9,10
   11f28:	54000044 	addi	r16,r10,1
   11f2c:	8015883a 	mov	r10,r16
   11f30:	4893883a 	add	r9,r9,r2
   11f34:	18bff404 	addi	r2,r3,-48
   11f38:	30bff92e 	bgeu	r6,r2,11f20 <__alt_data_end+0xf0011f20>
   11f3c:	483da30e 	bge	r9,zero,115cc <__alt_data_end+0xf00115cc>
   11f40:	027fffc4 	movi	r9,-1
   11f44:	003da106 	br	115cc <__alt_data_end+0xf00115cc>
   11f48:	a5001014 	ori	r20,r20,64
   11f4c:	80c00007 	ldb	r3,0(r16)
   11f50:	003d9d06 	br	115c8 <__alt_data_end+0xf00115c8>
   11f54:	da802217 	ldw	r10,136(sp)
   11f58:	d8001d85 	stb	zero,118(sp)
   11f5c:	50c00204 	addi	r3,r10,8
   11f60:	54800017 	ldw	r18,0(r10)
   11f64:	54c00117 	ldw	r19,4(r10)
   11f68:	4801ca16 	blt	r9,zero,12694 <___vfiprintf_internal_r+0x1248>
   11f6c:	013fdfc4 	movi	r4,-129
   11f70:	94c4b03a 	or	r2,r18,r19
   11f74:	d8c02215 	stw	r3,136(sp)
   11f78:	a128703a 	and	r20,r20,r4
   11f7c:	0039883a 	mov	fp,zero
   11f80:	103f341e 	bne	r2,zero,11c54 <__alt_data_end+0xf0011c54>
   11f84:	483e2e26 	beq	r9,zero,11840 <__alt_data_end+0xf0011840>
   11f88:	0025883a 	mov	r18,zero
   11f8c:	94800c04 	addi	r18,r18,48
   11f90:	dc8019c5 	stb	r18,103(sp)
   11f94:	dcc02717 	ldw	r19,156(sp)
   11f98:	dd4019c4 	addi	r21,sp,103
   11f9c:	003e2b06 	br	1184c <__alt_data_end+0xf001184c>
   11fa0:	21003fcc 	andi	r4,r4,255
   11fa4:	2002361e 	bne	r4,zero,12880 <___vfiprintf_internal_r+0x1434>
   11fa8:	1801c126 	beq	r3,zero,126b0 <___vfiprintf_internal_r+0x1264>
   11fac:	04800044 	movi	r18,1
   11fb0:	d8c01005 	stb	r3,64(sp)
   11fb4:	d8001d85 	stb	zero,118(sp)
   11fb8:	9027883a 	mov	r19,r18
   11fbc:	dd401004 	addi	r21,sp,64
   11fc0:	003f1106 	br	11c08 <__alt_data_end+0xf0011c08>
   11fc4:	d9402117 	ldw	r5,132(sp)
   11fc8:	d9002017 	ldw	r4,128(sp)
   11fcc:	d9801a04 	addi	r6,sp,104
   11fd0:	d9c02b15 	stw	r7,172(sp)
   11fd4:	dbc02a15 	stw	r15,168(sp)
   11fd8:	00113380 	call	11338 <__sprint_r.part.0>
   11fdc:	d9c02b17 	ldw	r7,172(sp)
   11fe0:	dbc02a17 	ldw	r15,168(sp)
   11fe4:	10006d1e 	bne	r2,zero,1219c <___vfiprintf_internal_r+0xd50>
   11fe8:	d9801b17 	ldw	r6,108(sp)
   11fec:	d8801c17 	ldw	r2,112(sp)
   11ff0:	d811883a 	mov	r8,sp
   11ff4:	31400044 	addi	r5,r6,1
   11ff8:	003e3306 	br	118c8 <__alt_data_end+0xf00118c8>
   11ffc:	d9401b17 	ldw	r5,108(sp)
   12000:	d8801c17 	ldw	r2,112(sp)
   12004:	29000044 	addi	r4,r5,1
   12008:	d8c01d87 	ldb	r3,118(sp)
   1200c:	183e4d26 	beq	r3,zero,11944 <__alt_data_end+0xf0011944>
   12010:	00c00044 	movi	r3,1
   12014:	d9401d84 	addi	r5,sp,118
   12018:	10c5883a 	add	r2,r2,r3
   1201c:	41400015 	stw	r5,0(r8)
   12020:	40c00115 	stw	r3,4(r8)
   12024:	d8801c15 	stw	r2,112(sp)
   12028:	d9001b15 	stw	r4,108(sp)
   1202c:	014001c4 	movi	r5,7
   12030:	2900a90e 	bge	r5,r4,122d8 <___vfiprintf_internal_r+0xe8c>
   12034:	1000da1e 	bne	r2,zero,123a0 <___vfiprintf_internal_r+0xf54>
   12038:	7000ab1e 	bne	r14,zero,122e8 <___vfiprintf_internal_r+0xe9c>
   1203c:	000b883a 	mov	r5,zero
   12040:	1809883a 	mov	r4,r3
   12044:	d811883a 	mov	r8,sp
   12048:	00c02004 	movi	r3,128
   1204c:	e0fe4d26 	beq	fp,r3,11984 <__alt_data_end+0xf0011984>
   12050:	4cf9c83a 	sub	fp,r9,r19
   12054:	073e7b0e 	bge	zero,fp,11a44 <__alt_data_end+0xf0011a44>
   12058:	01c00404 	movi	r7,16
   1205c:	3f01900e 	bge	r7,fp,126a0 <___vfiprintf_internal_r+0x1254>
   12060:	00c20034 	movhi	r3,2048
   12064:	18c12804 	addi	r3,r3,1184
   12068:	d8c02415 	stw	r3,144(sp)
   1206c:	034001c4 	movi	r13,7
   12070:	00000506 	br	12088 <___vfiprintf_internal_r+0xc3c>
   12074:	29000084 	addi	r4,r5,2
   12078:	42000204 	addi	r8,r8,8
   1207c:	180b883a 	mov	r5,r3
   12080:	e73ffc04 	addi	fp,fp,-16
   12084:	3f000d0e 	bge	r7,fp,120bc <___vfiprintf_internal_r+0xc70>
   12088:	10800404 	addi	r2,r2,16
   1208c:	28c00044 	addi	r3,r5,1
   12090:	45c00015 	stw	r23,0(r8)
   12094:	41c00115 	stw	r7,4(r8)
   12098:	d8801c15 	stw	r2,112(sp)
   1209c:	d8c01b15 	stw	r3,108(sp)
   120a0:	68fff40e 	bge	r13,r3,12074 <__alt_data_end+0xf0012074>
   120a4:	1000101e 	bne	r2,zero,120e8 <___vfiprintf_internal_r+0xc9c>
   120a8:	e73ffc04 	addi	fp,fp,-16
   120ac:	01000044 	movi	r4,1
   120b0:	000b883a 	mov	r5,zero
   120b4:	d811883a 	mov	r8,sp
   120b8:	3f3ff316 	blt	r7,fp,12088 <__alt_data_end+0xf0012088>
   120bc:	da802417 	ldw	r10,144(sp)
   120c0:	1705883a 	add	r2,r2,fp
   120c4:	47000115 	stw	fp,4(r8)
   120c8:	42800015 	stw	r10,0(r8)
   120cc:	d8801c15 	stw	r2,112(sp)
   120d0:	d9001b15 	stw	r4,108(sp)
   120d4:	00c001c4 	movi	r3,7
   120d8:	19003616 	blt	r3,r4,121b4 <___vfiprintf_internal_r+0xd68>
   120dc:	42000204 	addi	r8,r8,8
   120e0:	21000044 	addi	r4,r4,1
   120e4:	003e5706 	br	11a44 <__alt_data_end+0xf0011a44>
   120e8:	d9402117 	ldw	r5,132(sp)
   120ec:	d9002017 	ldw	r4,128(sp)
   120f0:	d9801a04 	addi	r6,sp,104
   120f4:	d9c02b15 	stw	r7,172(sp)
   120f8:	db402a15 	stw	r13,168(sp)
   120fc:	00113380 	call	11338 <__sprint_r.part.0>
   12100:	d9c02b17 	ldw	r7,172(sp)
   12104:	db402a17 	ldw	r13,168(sp)
   12108:	1000241e 	bne	r2,zero,1219c <___vfiprintf_internal_r+0xd50>
   1210c:	d9401b17 	ldw	r5,108(sp)
   12110:	d8801c17 	ldw	r2,112(sp)
   12114:	d811883a 	mov	r8,sp
   12118:	29000044 	addi	r4,r5,1
   1211c:	003fd806 	br	12080 <__alt_data_end+0xf0012080>
   12120:	d9401b17 	ldw	r5,108(sp)
   12124:	00c20034 	movhi	r3,2048
   12128:	18c12c04 	addi	r3,r3,1200
   1212c:	d8c02415 	stw	r3,144(sp)
   12130:	29400044 	addi	r5,r5,1
   12134:	d8c02417 	ldw	r3,144(sp)
   12138:	14c5883a 	add	r2,r2,r19
   1213c:	44c00115 	stw	r19,4(r8)
   12140:	40c00015 	stw	r3,0(r8)
   12144:	d8801c15 	stw	r2,112(sp)
   12148:	d9401b15 	stw	r5,108(sp)
   1214c:	00c001c4 	movi	r3,7
   12150:	1940070e 	bge	r3,r5,12170 <___vfiprintf_internal_r+0xd24>
   12154:	103e4826 	beq	r2,zero,11a78 <__alt_data_end+0xf0011a78>
   12158:	d9402117 	ldw	r5,132(sp)
   1215c:	d9002017 	ldw	r4,128(sp)
   12160:	d9801a04 	addi	r6,sp,104
   12164:	00113380 	call	11338 <__sprint_r.part.0>
   12168:	10000c1e 	bne	r2,zero,1219c <___vfiprintf_internal_r+0xd50>
   1216c:	d8801c17 	ldw	r2,112(sp)
   12170:	8c80010e 	bge	r17,r18,12178 <___vfiprintf_internal_r+0xd2c>
   12174:	9023883a 	mov	r17,r18
   12178:	da802317 	ldw	r10,140(sp)
   1217c:	5455883a 	add	r10,r10,r17
   12180:	da802315 	stw	r10,140(sp)
   12184:	103e4126 	beq	r2,zero,11a8c <__alt_data_end+0xf0011a8c>
   12188:	d9402117 	ldw	r5,132(sp)
   1218c:	d9002017 	ldw	r4,128(sp)
   12190:	d9801a04 	addi	r6,sp,104
   12194:	00113380 	call	11338 <__sprint_r.part.0>
   12198:	103e3c26 	beq	r2,zero,11a8c <__alt_data_end+0xf0011a8c>
   1219c:	dd002117 	ldw	r20,132(sp)
   121a0:	a080030b 	ldhu	r2,12(r20)
   121a4:	1080100c 	andi	r2,r2,64
   121a8:	1001231e 	bne	r2,zero,12638 <___vfiprintf_internal_r+0x11ec>
   121ac:	d8802317 	ldw	r2,140(sp)
   121b0:	003d7b06 	br	117a0 <__alt_data_end+0xf00117a0>
   121b4:	1000991e 	bne	r2,zero,1241c <___vfiprintf_internal_r+0xfd0>
   121b8:	00c00044 	movi	r3,1
   121bc:	9805883a 	mov	r2,r19
   121c0:	dd400015 	stw	r21,0(sp)
   121c4:	dcc00115 	stw	r19,4(sp)
   121c8:	dcc01c15 	stw	r19,112(sp)
   121cc:	d8c01b15 	stw	r3,108(sp)
   121d0:	d811883a 	mov	r8,sp
   121d4:	42000204 	addi	r8,r8,8
   121d8:	a2c0010c 	andi	r11,r20,4
   121dc:	583fe426 	beq	r11,zero,12170 <__alt_data_end+0xf0012170>
   121e0:	8ca7c83a 	sub	r19,r17,r18
   121e4:	04ffe20e 	bge	zero,r19,12170 <__alt_data_end+0xf0012170>
   121e8:	01c00404 	movi	r7,16
   121ec:	3cffcc0e 	bge	r7,r19,12120 <__alt_data_end+0xf0012120>
   121f0:	02820034 	movhi	r10,2048
   121f4:	52812c04 	addi	r10,r10,1200
   121f8:	d9001b17 	ldw	r4,108(sp)
   121fc:	da802415 	stw	r10,144(sp)
   12200:	382b883a 	mov	r21,r7
   12204:	050001c4 	movi	r20,7
   12208:	df002017 	ldw	fp,128(sp)
   1220c:	00000506 	br	12224 <___vfiprintf_internal_r+0xdd8>
   12210:	21400084 	addi	r5,r4,2
   12214:	42000204 	addi	r8,r8,8
   12218:	1809883a 	mov	r4,r3
   1221c:	9cfffc04 	addi	r19,r19,-16
   12220:	acffc40e 	bge	r21,r19,12134 <__alt_data_end+0xf0012134>
   12224:	10800404 	addi	r2,r2,16
   12228:	20c00044 	addi	r3,r4,1
   1222c:	45800015 	stw	r22,0(r8)
   12230:	45400115 	stw	r21,4(r8)
   12234:	d8801c15 	stw	r2,112(sp)
   12238:	d8c01b15 	stw	r3,108(sp)
   1223c:	a0fff40e 	bge	r20,r3,12210 <__alt_data_end+0xf0012210>
   12240:	1000041e 	bne	r2,zero,12254 <___vfiprintf_internal_r+0xe08>
   12244:	01400044 	movi	r5,1
   12248:	0009883a 	mov	r4,zero
   1224c:	d811883a 	mov	r8,sp
   12250:	003ff206 	br	1221c <__alt_data_end+0xf001221c>
   12254:	d9402117 	ldw	r5,132(sp)
   12258:	d9801a04 	addi	r6,sp,104
   1225c:	e009883a 	mov	r4,fp
   12260:	00113380 	call	11338 <__sprint_r.part.0>
   12264:	103fcd1e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   12268:	d9001b17 	ldw	r4,108(sp)
   1226c:	d8801c17 	ldw	r2,112(sp)
   12270:	d811883a 	mov	r8,sp
   12274:	21400044 	addi	r5,r4,1
   12278:	003fe806 	br	1221c <__alt_data_end+0xf001221c>
   1227c:	d9402117 	ldw	r5,132(sp)
   12280:	d9002017 	ldw	r4,128(sp)
   12284:	d9801a04 	addi	r6,sp,104
   12288:	d9c02b15 	stw	r7,172(sp)
   1228c:	db402a15 	stw	r13,168(sp)
   12290:	00113380 	call	11338 <__sprint_r.part.0>
   12294:	d9c02b17 	ldw	r7,172(sp)
   12298:	db402a17 	ldw	r13,168(sp)
   1229c:	103fbf1e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   122a0:	d9401b17 	ldw	r5,108(sp)
   122a4:	d8801c17 	ldw	r2,112(sp)
   122a8:	d811883a 	mov	r8,sp
   122ac:	29800044 	addi	r6,r5,1
   122b0:	003dc406 	br	119c4 <__alt_data_end+0xf00119c4>
   122b4:	1000d21e 	bne	r2,zero,12600 <___vfiprintf_internal_r+0x11b4>
   122b8:	d8c01d87 	ldb	r3,118(sp)
   122bc:	18009526 	beq	r3,zero,12514 <___vfiprintf_internal_r+0x10c8>
   122c0:	00800044 	movi	r2,1
   122c4:	d8c01d84 	addi	r3,sp,118
   122c8:	1009883a 	mov	r4,r2
   122cc:	d8c00015 	stw	r3,0(sp)
   122d0:	d8800115 	stw	r2,4(sp)
   122d4:	d811883a 	mov	r8,sp
   122d8:	200b883a 	mov	r5,r4
   122dc:	42000204 	addi	r8,r8,8
   122e0:	21000044 	addi	r4,r4,1
   122e4:	003d9706 	br	11944 <__alt_data_end+0xf0011944>
   122e8:	d9001d04 	addi	r4,sp,116
   122ec:	00800084 	movi	r2,2
   122f0:	d9000015 	stw	r4,0(sp)
   122f4:	d8800115 	stw	r2,4(sp)
   122f8:	1809883a 	mov	r4,r3
   122fc:	d811883a 	mov	r8,sp
   12300:	200b883a 	mov	r5,r4
   12304:	42000204 	addi	r8,r8,8
   12308:	21000044 	addi	r4,r4,1
   1230c:	003f4e06 	br	12048 <__alt_data_end+0xf0012048>
   12310:	d8001d85 	stb	zero,118(sp)
   12314:	48005016 	blt	r9,zero,12458 <___vfiprintf_internal_r+0x100c>
   12318:	00ffdfc4 	movi	r3,-129
   1231c:	94c4b03a 	or	r2,r18,r19
   12320:	a0e8703a 	and	r20,r20,r3
   12324:	103d4426 	beq	r2,zero,11838 <__alt_data_end+0xf0011838>
   12328:	0039883a 	mov	fp,zero
   1232c:	d9002617 	ldw	r4,152(sp)
   12330:	dd401a04 	addi	r21,sp,104
   12334:	908003cc 	andi	r2,r18,15
   12338:	9806973a 	slli	r3,r19,28
   1233c:	2085883a 	add	r2,r4,r2
   12340:	9024d13a 	srli	r18,r18,4
   12344:	10800003 	ldbu	r2,0(r2)
   12348:	9826d13a 	srli	r19,r19,4
   1234c:	ad7fffc4 	addi	r21,r21,-1
   12350:	1ca4b03a 	or	r18,r3,r18
   12354:	a8800005 	stb	r2,0(r21)
   12358:	94c4b03a 	or	r2,r18,r19
   1235c:	103ff51e 	bne	r2,zero,12334 <__alt_data_end+0xf0012334>
   12360:	003e5906 	br	11cc8 <__alt_data_end+0xf0011cc8>
   12364:	d9402117 	ldw	r5,132(sp)
   12368:	d9002017 	ldw	r4,128(sp)
   1236c:	d9801a04 	addi	r6,sp,104
   12370:	00113380 	call	11338 <__sprint_r.part.0>
   12374:	103f891e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   12378:	d8801c17 	ldw	r2,112(sp)
   1237c:	d811883a 	mov	r8,sp
   12380:	003f9506 	br	121d8 <__alt_data_end+0xf00121d8>
   12384:	d9402117 	ldw	r5,132(sp)
   12388:	d9002017 	ldw	r4,128(sp)
   1238c:	d9801a04 	addi	r6,sp,104
   12390:	00113380 	call	11338 <__sprint_r.part.0>
   12394:	103f811e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   12398:	d811883a 	mov	r8,sp
   1239c:	003ced06 	br	11754 <__alt_data_end+0xf0011754>
   123a0:	d9402117 	ldw	r5,132(sp)
   123a4:	d9002017 	ldw	r4,128(sp)
   123a8:	d9801a04 	addi	r6,sp,104
   123ac:	da402c15 	stw	r9,176(sp)
   123b0:	db802a15 	stw	r14,168(sp)
   123b4:	00113380 	call	11338 <__sprint_r.part.0>
   123b8:	da402c17 	ldw	r9,176(sp)
   123bc:	db802a17 	ldw	r14,168(sp)
   123c0:	103f761e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   123c4:	d9401b17 	ldw	r5,108(sp)
   123c8:	d8801c17 	ldw	r2,112(sp)
   123cc:	d811883a 	mov	r8,sp
   123d0:	29000044 	addi	r4,r5,1
   123d4:	003d5b06 	br	11944 <__alt_data_end+0xf0011944>
   123d8:	d9402117 	ldw	r5,132(sp)
   123dc:	d9002017 	ldw	r4,128(sp)
   123e0:	d9801a04 	addi	r6,sp,104
   123e4:	da402c15 	stw	r9,176(sp)
   123e8:	00113380 	call	11338 <__sprint_r.part.0>
   123ec:	da402c17 	ldw	r9,176(sp)
   123f0:	103f6a1e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   123f4:	d9401b17 	ldw	r5,108(sp)
   123f8:	d8801c17 	ldw	r2,112(sp)
   123fc:	d811883a 	mov	r8,sp
   12400:	29000044 	addi	r4,r5,1
   12404:	003f1006 	br	12048 <__alt_data_end+0xf0012048>
   12408:	1000c31e 	bne	r2,zero,12718 <___vfiprintf_internal_r+0x12cc>
   1240c:	01000044 	movi	r4,1
   12410:	000b883a 	mov	r5,zero
   12414:	d811883a 	mov	r8,sp
   12418:	003f0d06 	br	12050 <__alt_data_end+0xf0012050>
   1241c:	d9402117 	ldw	r5,132(sp)
   12420:	d9002017 	ldw	r4,128(sp)
   12424:	d9801a04 	addi	r6,sp,104
   12428:	00113380 	call	11338 <__sprint_r.part.0>
   1242c:	103f5b1e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   12430:	d9001b17 	ldw	r4,108(sp)
   12434:	d8801c17 	ldw	r2,112(sp)
   12438:	d811883a 	mov	r8,sp
   1243c:	21000044 	addi	r4,r4,1
   12440:	003d8006 	br	11a44 <__alt_data_end+0xf0011a44>
   12444:	01020034 	movhi	r4,2048
   12448:	2100c804 	addi	r4,r4,800
   1244c:	d9002615 	stw	r4,152(sp)
   12450:	d8c02215 	stw	r3,136(sp)
   12454:	1029883a 	mov	r20,r2
   12458:	94c4b03a 	or	r2,r18,r19
   1245c:	103fb21e 	bne	r2,zero,12328 <__alt_data_end+0xf0012328>
   12460:	0039883a 	mov	fp,zero
   12464:	00800084 	movi	r2,2
   12468:	003e6b06 	br	11e18 <__alt_data_end+0xf0011e18>
   1246c:	da802217 	ldw	r10,136(sp)
   12470:	d8001d85 	stb	zero,118(sp)
   12474:	0027883a 	mov	r19,zero
   12478:	50800104 	addi	r2,r10,4
   1247c:	54800017 	ldw	r18,0(r10)
   12480:	483e6016 	blt	r9,zero,11e04 <__alt_data_end+0xf0011e04>
   12484:	00ffdfc4 	movi	r3,-129
   12488:	d8802215 	stw	r2,136(sp)
   1248c:	a0e8703a 	and	r20,r20,r3
   12490:	0039883a 	mov	fp,zero
   12494:	903ebb26 	beq	r18,zero,11f84 <__alt_data_end+0xf0011f84>
   12498:	00800244 	movi	r2,9
   1249c:	14bdee36 	bltu	r2,r18,11c58 <__alt_data_end+0xf0011c58>
   124a0:	003eba06 	br	11f8c <__alt_data_end+0xf0011f8c>
   124a4:	00800c04 	movi	r2,48
   124a8:	d8c01d45 	stb	r3,117(sp)
   124ac:	d8801d05 	stb	r2,116(sp)
   124b0:	d8001d85 	stb	zero,118(sp)
   124b4:	a0c00094 	ori	r3,r20,2
   124b8:	4800a916 	blt	r9,zero,12760 <___vfiprintf_internal_r+0x1314>
   124bc:	00bfdfc4 	movi	r2,-129
   124c0:	a096703a 	and	r11,r20,r2
   124c4:	5d000094 	ori	r20,r11,2
   124c8:	0039883a 	mov	fp,zero
   124cc:	003f9706 	br	1232c <__alt_data_end+0xf001232c>
   124d0:	8025883a 	mov	r18,r16
   124d4:	003c2e06 	br	11590 <__alt_data_end+0xf0011590>
   124d8:	00820034 	movhi	r2,2048
   124dc:	1080c804 	addi	r2,r2,800
   124e0:	0039883a 	mov	fp,zero
   124e4:	d8802615 	stw	r2,152(sp)
   124e8:	003f9006 	br	1232c <__alt_data_end+0xf001232c>
   124ec:	04a5c83a 	sub	r18,zero,r18
   124f0:	07000b44 	movi	fp,45
   124f4:	9004c03a 	cmpne	r2,r18,zero
   124f8:	04e7c83a 	sub	r19,zero,r19
   124fc:	df001d85 	stb	fp,118(sp)
   12500:	98a7c83a 	sub	r19,r19,r2
   12504:	48009f16 	blt	r9,zero,12784 <___vfiprintf_internal_r+0x1338>
   12508:	00bfdfc4 	movi	r2,-129
   1250c:	a0a8703a 	and	r20,r20,r2
   12510:	003dd006 	br	11c54 <__alt_data_end+0xf0011c54>
   12514:	70004c26 	beq	r14,zero,12648 <___vfiprintf_internal_r+0x11fc>
   12518:	00800084 	movi	r2,2
   1251c:	d8c01d04 	addi	r3,sp,116
   12520:	d8c00015 	stw	r3,0(sp)
   12524:	d8800115 	stw	r2,4(sp)
   12528:	01000044 	movi	r4,1
   1252c:	d811883a 	mov	r8,sp
   12530:	003f7306 	br	12300 <__alt_data_end+0xf0012300>
   12534:	a080100c 	andi	r2,r20,64
   12538:	da802217 	ldw	r10,136(sp)
   1253c:	103e0626 	beq	r2,zero,11d58 <__alt_data_end+0xf0011d58>
   12540:	5480000f 	ldh	r18,0(r10)
   12544:	52800104 	addi	r10,r10,4
   12548:	da802215 	stw	r10,136(sp)
   1254c:	9027d7fa 	srai	r19,r18,31
   12550:	9805883a 	mov	r2,r19
   12554:	003db806 	br	11c38 <__alt_data_end+0xf0011c38>
   12558:	a080040c 	andi	r2,r20,16
   1255c:	1000091e 	bne	r2,zero,12584 <___vfiprintf_internal_r+0x1138>
   12560:	a2c0100c 	andi	r11,r20,64
   12564:	58000726 	beq	r11,zero,12584 <___vfiprintf_internal_r+0x1138>
   12568:	da802217 	ldw	r10,136(sp)
   1256c:	50800017 	ldw	r2,0(r10)
   12570:	52800104 	addi	r10,r10,4
   12574:	da802215 	stw	r10,136(sp)
   12578:	da802317 	ldw	r10,140(sp)
   1257c:	1280000d 	sth	r10,0(r2)
   12580:	003be706 	br	11520 <__alt_data_end+0xf0011520>
   12584:	da802217 	ldw	r10,136(sp)
   12588:	50800017 	ldw	r2,0(r10)
   1258c:	52800104 	addi	r10,r10,4
   12590:	da802215 	stw	r10,136(sp)
   12594:	da802317 	ldw	r10,140(sp)
   12598:	12800015 	stw	r10,0(r2)
   1259c:	003be006 	br	11520 <__alt_data_end+0xf0011520>
   125a0:	a080100c 	andi	r2,r20,64
   125a4:	da802217 	ldw	r10,136(sp)
   125a8:	10003026 	beq	r2,zero,1266c <___vfiprintf_internal_r+0x1220>
   125ac:	5480000b 	ldhu	r18,0(r10)
   125b0:	52800104 	addi	r10,r10,4
   125b4:	0027883a 	mov	r19,zero
   125b8:	da802215 	stw	r10,136(sp)
   125bc:	003d8006 	br	11bc0 <__alt_data_end+0xf0011bc0>
   125c0:	80c00007 	ldb	r3,0(r16)
   125c4:	003c0006 	br	115c8 <__alt_data_end+0xf00115c8>
   125c8:	a080100c 	andi	r2,r20,64
   125cc:	d8001d85 	stb	zero,118(sp)
   125d0:	da802217 	ldw	r10,136(sp)
   125d4:	1000201e 	bne	r2,zero,12658 <___vfiprintf_internal_r+0x120c>
   125d8:	50800104 	addi	r2,r10,4
   125dc:	54800017 	ldw	r18,0(r10)
   125e0:	0027883a 	mov	r19,zero
   125e4:	483def0e 	bge	r9,zero,11da4 <__alt_data_end+0xf0011da4>
   125e8:	94c6b03a 	or	r3,r18,r19
   125ec:	d8802215 	stw	r2,136(sp)
   125f0:	183d4e1e 	bne	r3,zero,11b2c <__alt_data_end+0xf0011b2c>
   125f4:	0039883a 	mov	fp,zero
   125f8:	0005883a 	mov	r2,zero
   125fc:	003e0606 	br	11e18 <__alt_data_end+0xf0011e18>
   12600:	d9402117 	ldw	r5,132(sp)
   12604:	d9002017 	ldw	r4,128(sp)
   12608:	d9801a04 	addi	r6,sp,104
   1260c:	da402c15 	stw	r9,176(sp)
   12610:	db802a15 	stw	r14,168(sp)
   12614:	00113380 	call	11338 <__sprint_r.part.0>
   12618:	da402c17 	ldw	r9,176(sp)
   1261c:	db802a17 	ldw	r14,168(sp)
   12620:	103ede1e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   12624:	d9401b17 	ldw	r5,108(sp)
   12628:	d8801c17 	ldw	r2,112(sp)
   1262c:	d811883a 	mov	r8,sp
   12630:	29000044 	addi	r4,r5,1
   12634:	003e7406 	br	12008 <__alt_data_end+0xf0012008>
   12638:	00bfffc4 	movi	r2,-1
   1263c:	003c5806 	br	117a0 <__alt_data_end+0xf00117a0>
   12640:	d811883a 	mov	r8,sp
   12644:	003ee806 	br	121e8 <__alt_data_end+0xf00121e8>
   12648:	000b883a 	mov	r5,zero
   1264c:	01000044 	movi	r4,1
   12650:	d811883a 	mov	r8,sp
   12654:	003e7c06 	br	12048 <__alt_data_end+0xf0012048>
   12658:	50800104 	addi	r2,r10,4
   1265c:	5480000b 	ldhu	r18,0(r10)
   12660:	0027883a 	mov	r19,zero
   12664:	483dcf0e 	bge	r9,zero,11da4 <__alt_data_end+0xf0011da4>
   12668:	003fdf06 	br	125e8 <__alt_data_end+0xf00125e8>
   1266c:	54800017 	ldw	r18,0(r10)
   12670:	52800104 	addi	r10,r10,4
   12674:	0027883a 	mov	r19,zero
   12678:	da802215 	stw	r10,136(sp)
   1267c:	003d5006 	br	11bc0 <__alt_data_end+0xf0011bc0>
   12680:	50800104 	addi	r2,r10,4
   12684:	5480000b 	ldhu	r18,0(r10)
   12688:	0027883a 	mov	r19,zero
   1268c:	483f7d0e 	bge	r9,zero,12484 <__alt_data_end+0xf0012484>
   12690:	003ddc06 	br	11e04 <__alt_data_end+0xf0011e04>
   12694:	d8c02215 	stw	r3,136(sp)
   12698:	0039883a 	mov	fp,zero
   1269c:	003ddb06 	br	11e0c <__alt_data_end+0xf0011e0c>
   126a0:	02820034 	movhi	r10,2048
   126a4:	52812804 	addi	r10,r10,1184
   126a8:	da802415 	stw	r10,144(sp)
   126ac:	003e8306 	br	120bc <__alt_data_end+0xf00120bc>
   126b0:	d8801c17 	ldw	r2,112(sp)
   126b4:	dd002117 	ldw	r20,132(sp)
   126b8:	103eb926 	beq	r2,zero,121a0 <__alt_data_end+0xf00121a0>
   126bc:	d9002017 	ldw	r4,128(sp)
   126c0:	d9801a04 	addi	r6,sp,104
   126c4:	a00b883a 	mov	r5,r20
   126c8:	00113380 	call	11338 <__sprint_r.part.0>
   126cc:	003eb406 	br	121a0 <__alt_data_end+0xf00121a0>
   126d0:	80c00043 	ldbu	r3,1(r16)
   126d4:	a5000814 	ori	r20,r20,32
   126d8:	84000044 	addi	r16,r16,1
   126dc:	18c03fcc 	andi	r3,r3,255
   126e0:	18c0201c 	xori	r3,r3,128
   126e4:	18ffe004 	addi	r3,r3,-128
   126e8:	003bb706 	br	115c8 <__alt_data_end+0xf00115c8>
   126ec:	a809883a 	mov	r4,r21
   126f0:	d8c02a15 	stw	r3,168(sp)
   126f4:	da002b15 	stw	r8,172(sp)
   126f8:	000a0840 	call	a084 <strlen>
   126fc:	d8c02a17 	ldw	r3,168(sp)
   12700:	1027883a 	mov	r19,r2
   12704:	df001d83 	ldbu	fp,118(sp)
   12708:	d8c02215 	stw	r3,136(sp)
   1270c:	0013883a 	mov	r9,zero
   12710:	da002b17 	ldw	r8,172(sp)
   12714:	003c4d06 	br	1184c <__alt_data_end+0xf001184c>
   12718:	d9402117 	ldw	r5,132(sp)
   1271c:	d9002017 	ldw	r4,128(sp)
   12720:	d9801a04 	addi	r6,sp,104
   12724:	da402c15 	stw	r9,176(sp)
   12728:	00113380 	call	11338 <__sprint_r.part.0>
   1272c:	da402c17 	ldw	r9,176(sp)
   12730:	103e9a1e 	bne	r2,zero,1219c <__alt_data_end+0xf001219c>
   12734:	d9401b17 	ldw	r5,108(sp)
   12738:	d8801c17 	ldw	r2,112(sp)
   1273c:	d811883a 	mov	r8,sp
   12740:	29000044 	addi	r4,r5,1
   12744:	003e4206 	br	12050 <__alt_data_end+0xf0012050>
   12748:	d9401b17 	ldw	r5,108(sp)
   1274c:	01020034 	movhi	r4,2048
   12750:	21012c04 	addi	r4,r4,1200
   12754:	d9002415 	stw	r4,144(sp)
   12758:	29400044 	addi	r5,r5,1
   1275c:	003c6d06 	br	11914 <__alt_data_end+0xf0011914>
   12760:	0039883a 	mov	fp,zero
   12764:	00800084 	movi	r2,2
   12768:	10803fcc 	andi	r2,r2,255
   1276c:	01000044 	movi	r4,1
   12770:	11001e26 	beq	r2,r4,127ec <___vfiprintf_internal_r+0x13a0>
   12774:	01000084 	movi	r4,2
   12778:	11001e1e 	bne	r2,r4,127f4 <___vfiprintf_internal_r+0x13a8>
   1277c:	1829883a 	mov	r20,r3
   12780:	003eea06 	br	1232c <__alt_data_end+0xf001232c>
   12784:	a007883a 	mov	r3,r20
   12788:	00800044 	movi	r2,1
   1278c:	003ff606 	br	12768 <__alt_data_end+0xf0012768>
   12790:	00800184 	movi	r2,6
   12794:	1240012e 	bgeu	r2,r9,1279c <___vfiprintf_internal_r+0x1350>
   12798:	1013883a 	mov	r9,r2
   1279c:	4827883a 	mov	r19,r9
   127a0:	4825883a 	mov	r18,r9
   127a4:	48001516 	blt	r9,zero,127fc <___vfiprintf_internal_r+0x13b0>
   127a8:	05420034 	movhi	r21,2048
   127ac:	d8c02215 	stw	r3,136(sp)
   127b0:	ad40cd04 	addi	r21,r21,820
   127b4:	003d1406 	br	11c08 <__alt_data_end+0xf0011c08>
   127b8:	02820034 	movhi	r10,2048
   127bc:	52812804 	addi	r10,r10,1184
   127c0:	da802415 	stw	r10,144(sp)
   127c4:	200d883a 	mov	r6,r4
   127c8:	003c9106 	br	11a10 <__alt_data_end+0xf0011a10>
   127cc:	5021883a 	mov	r16,r10
   127d0:	0013883a 	mov	r9,zero
   127d4:	003b7d06 	br	115cc <__alt_data_end+0xf00115cc>
   127d8:	4827883a 	mov	r19,r9
   127dc:	df001d83 	ldbu	fp,118(sp)
   127e0:	d8c02215 	stw	r3,136(sp)
   127e4:	0013883a 	mov	r9,zero
   127e8:	003c1806 	br	1184c <__alt_data_end+0xf001184c>
   127ec:	1829883a 	mov	r20,r3
   127f0:	003d1806 	br	11c54 <__alt_data_end+0xf0011c54>
   127f4:	1829883a 	mov	r20,r3
   127f8:	003ccd06 	br	11b30 <__alt_data_end+0xf0011b30>
   127fc:	0025883a 	mov	r18,zero
   12800:	003fe906 	br	127a8 <__alt_data_end+0xf00127a8>
   12804:	d8802217 	ldw	r2,136(sp)
   12808:	80c00043 	ldbu	r3,1(r16)
   1280c:	5021883a 	mov	r16,r10
   12810:	12400017 	ldw	r9,0(r2)
   12814:	10800104 	addi	r2,r2,4
   12818:	d8802215 	stw	r2,136(sp)
   1281c:	483faf0e 	bge	r9,zero,126dc <__alt_data_end+0xf00126dc>
   12820:	18c03fcc 	andi	r3,r3,255
   12824:	18c0201c 	xori	r3,r3,128
   12828:	027fffc4 	movi	r9,-1
   1282c:	18ffe004 	addi	r3,r3,-128
   12830:	003b6506 	br	115c8 <__alt_data_end+0xf00115c8>
   12834:	d9c01d85 	stb	r7,118(sp)
   12838:	003ca006 	br	11abc <__alt_data_end+0xf0011abc>
   1283c:	d9c01d85 	stb	r7,118(sp)
   12840:	003cad06 	br	11af8 <__alt_data_end+0xf0011af8>
   12844:	d9c01d85 	stb	r7,118(sp)
   12848:	003d7d06 	br	11e40 <__alt_data_end+0xf0011e40>
   1284c:	d9c01d85 	stb	r7,118(sp)
   12850:	003d5f06 	br	11dd0 <__alt_data_end+0xf0011dd0>
   12854:	a080004c 	andi	r2,r20,1
   12858:	0039883a 	mov	fp,zero
   1285c:	10000526 	beq	r2,zero,12874 <___vfiprintf_internal_r+0x1428>
   12860:	00800c04 	movi	r2,48
   12864:	d88019c5 	stb	r2,103(sp)
   12868:	dcc02717 	ldw	r19,156(sp)
   1286c:	dd4019c4 	addi	r21,sp,103
   12870:	003bf606 	br	1184c <__alt_data_end+0xf001184c>
   12874:	0027883a 	mov	r19,zero
   12878:	dd401a04 	addi	r21,sp,104
   1287c:	003bf306 	br	1184c <__alt_data_end+0xf001184c>
   12880:	d9c01d85 	stb	r7,118(sp)
   12884:	003dc806 	br	11fa8 <__alt_data_end+0xf0011fa8>
   12888:	d9c01d85 	stb	r7,118(sp)
   1288c:	003d3a06 	br	11d78 <__alt_data_end+0xf0011d78>
   12890:	d9c01d85 	stb	r7,118(sp)
   12894:	003d2a06 	br	11d40 <__alt_data_end+0xf0011d40>
   12898:	d9c01d85 	stb	r7,118(sp)
   1289c:	003cde06 	br	11c18 <__alt_data_end+0xf0011c18>
   128a0:	d9c01d85 	stb	r7,118(sp)
   128a4:	003cbc06 	br	11b98 <__alt_data_end+0xf0011b98>

000128a8 <__vfiprintf_internal>:
   128a8:	00820034 	movhi	r2,2048
   128ac:	1089a104 	addi	r2,r2,9860
   128b0:	300f883a 	mov	r7,r6
   128b4:	280d883a 	mov	r6,r5
   128b8:	200b883a 	mov	r5,r4
   128bc:	11000017 	ldw	r4,0(r2)
   128c0:	001144c1 	jmpi	1144c <___vfiprintf_internal_r>

000128c4 <__sbprintf>:
   128c4:	2880030b 	ldhu	r2,12(r5)
   128c8:	2ac01917 	ldw	r11,100(r5)
   128cc:	2a80038b 	ldhu	r10,14(r5)
   128d0:	2a400717 	ldw	r9,28(r5)
   128d4:	2a000917 	ldw	r8,36(r5)
   128d8:	defee204 	addi	sp,sp,-1144
   128dc:	00c10004 	movi	r3,1024
   128e0:	dc011a15 	stw	r16,1128(sp)
   128e4:	10bfff4c 	andi	r2,r2,65533
   128e8:	2821883a 	mov	r16,r5
   128ec:	d8cb883a 	add	r5,sp,r3
   128f0:	dc811c15 	stw	r18,1136(sp)
   128f4:	dc411b15 	stw	r17,1132(sp)
   128f8:	dfc11d15 	stw	ra,1140(sp)
   128fc:	2025883a 	mov	r18,r4
   12900:	d881030d 	sth	r2,1036(sp)
   12904:	dac11915 	stw	r11,1124(sp)
   12908:	da81038d 	sth	r10,1038(sp)
   1290c:	da410715 	stw	r9,1052(sp)
   12910:	da010915 	stw	r8,1060(sp)
   12914:	dec10015 	stw	sp,1024(sp)
   12918:	dec10415 	stw	sp,1040(sp)
   1291c:	d8c10215 	stw	r3,1032(sp)
   12920:	d8c10515 	stw	r3,1044(sp)
   12924:	d8010615 	stw	zero,1048(sp)
   12928:	001144c0 	call	1144c <___vfiprintf_internal_r>
   1292c:	1023883a 	mov	r17,r2
   12930:	10000416 	blt	r2,zero,12944 <__sbprintf+0x80>
   12934:	d9410004 	addi	r5,sp,1024
   12938:	9009883a 	mov	r4,r18
   1293c:	000dfe40 	call	dfe4 <_fflush_r>
   12940:	10000d1e 	bne	r2,zero,12978 <__sbprintf+0xb4>
   12944:	d881030b 	ldhu	r2,1036(sp)
   12948:	1080100c 	andi	r2,r2,64
   1294c:	10000326 	beq	r2,zero,1295c <__sbprintf+0x98>
   12950:	8080030b 	ldhu	r2,12(r16)
   12954:	10801014 	ori	r2,r2,64
   12958:	8080030d 	sth	r2,12(r16)
   1295c:	8805883a 	mov	r2,r17
   12960:	dfc11d17 	ldw	ra,1140(sp)
   12964:	dc811c17 	ldw	r18,1136(sp)
   12968:	dc411b17 	ldw	r17,1132(sp)
   1296c:	dc011a17 	ldw	r16,1128(sp)
   12970:	dec11e04 	addi	sp,sp,1144
   12974:	f800283a 	ret
   12978:	047fffc4 	movi	r17,-1
   1297c:	003ff106 	br	12944 <__alt_data_end+0xf0012944>

00012980 <_write_r>:
   12980:	defffd04 	addi	sp,sp,-12
   12984:	2805883a 	mov	r2,r5
   12988:	dc000015 	stw	r16,0(sp)
   1298c:	04020034 	movhi	r16,2048
   12990:	dc400115 	stw	r17,4(sp)
   12994:	300b883a 	mov	r5,r6
   12998:	8409df04 	addi	r16,r16,10108
   1299c:	2023883a 	mov	r17,r4
   129a0:	380d883a 	mov	r6,r7
   129a4:	1009883a 	mov	r4,r2
   129a8:	dfc00215 	stw	ra,8(sp)
   129ac:	80000015 	stw	zero,0(r16)
   129b0:	001456c0 	call	1456c <write>
   129b4:	00ffffc4 	movi	r3,-1
   129b8:	10c00526 	beq	r2,r3,129d0 <_write_r+0x50>
   129bc:	dfc00217 	ldw	ra,8(sp)
   129c0:	dc400117 	ldw	r17,4(sp)
   129c4:	dc000017 	ldw	r16,0(sp)
   129c8:	dec00304 	addi	sp,sp,12
   129cc:	f800283a 	ret
   129d0:	80c00017 	ldw	r3,0(r16)
   129d4:	183ff926 	beq	r3,zero,129bc <__alt_data_end+0xf00129bc>
   129d8:	88c00015 	stw	r3,0(r17)
   129dc:	003ff706 	br	129bc <__alt_data_end+0xf00129bc>

000129e0 <_close_r>:
   129e0:	defffd04 	addi	sp,sp,-12
   129e4:	dc000015 	stw	r16,0(sp)
   129e8:	04020034 	movhi	r16,2048
   129ec:	dc400115 	stw	r17,4(sp)
   129f0:	8409df04 	addi	r16,r16,10108
   129f4:	2023883a 	mov	r17,r4
   129f8:	2809883a 	mov	r4,r5
   129fc:	dfc00215 	stw	ra,8(sp)
   12a00:	80000015 	stw	zero,0(r16)
   12a04:	0013e480 	call	13e48 <close>
   12a08:	00ffffc4 	movi	r3,-1
   12a0c:	10c00526 	beq	r2,r3,12a24 <_close_r+0x44>
   12a10:	dfc00217 	ldw	ra,8(sp)
   12a14:	dc400117 	ldw	r17,4(sp)
   12a18:	dc000017 	ldw	r16,0(sp)
   12a1c:	dec00304 	addi	sp,sp,12
   12a20:	f800283a 	ret
   12a24:	80c00017 	ldw	r3,0(r16)
   12a28:	183ff926 	beq	r3,zero,12a10 <__alt_data_end+0xf0012a10>
   12a2c:	88c00015 	stw	r3,0(r17)
   12a30:	003ff706 	br	12a10 <__alt_data_end+0xf0012a10>

00012a34 <_calloc_r>:
   12a34:	298b383a 	mul	r5,r5,r6
   12a38:	defffe04 	addi	sp,sp,-8
   12a3c:	dfc00115 	stw	ra,4(sp)
   12a40:	dc000015 	stw	r16,0(sp)
   12a44:	000f1200 	call	f120 <_malloc_r>
   12a48:	10002926 	beq	r2,zero,12af0 <_calloc_r+0xbc>
   12a4c:	11bfff17 	ldw	r6,-4(r2)
   12a50:	1021883a 	mov	r16,r2
   12a54:	00bfff04 	movi	r2,-4
   12a58:	308c703a 	and	r6,r6,r2
   12a5c:	00c00904 	movi	r3,36
   12a60:	308d883a 	add	r6,r6,r2
   12a64:	19801636 	bltu	r3,r6,12ac0 <_calloc_r+0x8c>
   12a68:	008004c4 	movi	r2,19
   12a6c:	11800b2e 	bgeu	r2,r6,12a9c <_calloc_r+0x68>
   12a70:	80000015 	stw	zero,0(r16)
   12a74:	80000115 	stw	zero,4(r16)
   12a78:	008006c4 	movi	r2,27
   12a7c:	11801a2e 	bgeu	r2,r6,12ae8 <_calloc_r+0xb4>
   12a80:	80000215 	stw	zero,8(r16)
   12a84:	80000315 	stw	zero,12(r16)
   12a88:	30c0151e 	bne	r6,r3,12ae0 <_calloc_r+0xac>
   12a8c:	80000415 	stw	zero,16(r16)
   12a90:	80800604 	addi	r2,r16,24
   12a94:	80000515 	stw	zero,20(r16)
   12a98:	00000106 	br	12aa0 <_calloc_r+0x6c>
   12a9c:	8005883a 	mov	r2,r16
   12aa0:	10000015 	stw	zero,0(r2)
   12aa4:	10000115 	stw	zero,4(r2)
   12aa8:	10000215 	stw	zero,8(r2)
   12aac:	8005883a 	mov	r2,r16
   12ab0:	dfc00117 	ldw	ra,4(sp)
   12ab4:	dc000017 	ldw	r16,0(sp)
   12ab8:	dec00204 	addi	sp,sp,8
   12abc:	f800283a 	ret
   12ac0:	000b883a 	mov	r5,zero
   12ac4:	8009883a 	mov	r4,r16
   12ac8:	0009e1c0 	call	9e1c <memset>
   12acc:	8005883a 	mov	r2,r16
   12ad0:	dfc00117 	ldw	ra,4(sp)
   12ad4:	dc000017 	ldw	r16,0(sp)
   12ad8:	dec00204 	addi	sp,sp,8
   12adc:	f800283a 	ret
   12ae0:	80800404 	addi	r2,r16,16
   12ae4:	003fee06 	br	12aa0 <__alt_data_end+0xf0012aa0>
   12ae8:	80800204 	addi	r2,r16,8
   12aec:	003fec06 	br	12aa0 <__alt_data_end+0xf0012aa0>
   12af0:	0005883a 	mov	r2,zero
   12af4:	003fee06 	br	12ab0 <__alt_data_end+0xf0012ab0>

00012af8 <_fclose_r>:
   12af8:	28003926 	beq	r5,zero,12be0 <_fclose_r+0xe8>
   12afc:	defffc04 	addi	sp,sp,-16
   12b00:	dc400115 	stw	r17,4(sp)
   12b04:	dc000015 	stw	r16,0(sp)
   12b08:	dfc00315 	stw	ra,12(sp)
   12b0c:	dc800215 	stw	r18,8(sp)
   12b10:	2023883a 	mov	r17,r4
   12b14:	2821883a 	mov	r16,r5
   12b18:	20000226 	beq	r4,zero,12b24 <_fclose_r+0x2c>
   12b1c:	20800e17 	ldw	r2,56(r4)
   12b20:	10002726 	beq	r2,zero,12bc0 <_fclose_r+0xc8>
   12b24:	8080030f 	ldh	r2,12(r16)
   12b28:	1000071e 	bne	r2,zero,12b48 <_fclose_r+0x50>
   12b2c:	0005883a 	mov	r2,zero
   12b30:	dfc00317 	ldw	ra,12(sp)
   12b34:	dc800217 	ldw	r18,8(sp)
   12b38:	dc400117 	ldw	r17,4(sp)
   12b3c:	dc000017 	ldw	r16,0(sp)
   12b40:	dec00404 	addi	sp,sp,16
   12b44:	f800283a 	ret
   12b48:	800b883a 	mov	r5,r16
   12b4c:	8809883a 	mov	r4,r17
   12b50:	000ddc80 	call	ddc8 <__sflush_r>
   12b54:	1025883a 	mov	r18,r2
   12b58:	80800b17 	ldw	r2,44(r16)
   12b5c:	10000426 	beq	r2,zero,12b70 <_fclose_r+0x78>
   12b60:	81400717 	ldw	r5,28(r16)
   12b64:	8809883a 	mov	r4,r17
   12b68:	103ee83a 	callr	r2
   12b6c:	10001616 	blt	r2,zero,12bc8 <_fclose_r+0xd0>
   12b70:	8080030b 	ldhu	r2,12(r16)
   12b74:	1080200c 	andi	r2,r2,128
   12b78:	1000151e 	bne	r2,zero,12bd0 <_fclose_r+0xd8>
   12b7c:	81400c17 	ldw	r5,48(r16)
   12b80:	28000526 	beq	r5,zero,12b98 <_fclose_r+0xa0>
   12b84:	80801004 	addi	r2,r16,64
   12b88:	28800226 	beq	r5,r2,12b94 <_fclose_r+0x9c>
   12b8c:	8809883a 	mov	r4,r17
   12b90:	000e5340 	call	e534 <_free_r>
   12b94:	80000c15 	stw	zero,48(r16)
   12b98:	81401117 	ldw	r5,68(r16)
   12b9c:	28000326 	beq	r5,zero,12bac <_fclose_r+0xb4>
   12ba0:	8809883a 	mov	r4,r17
   12ba4:	000e5340 	call	e534 <_free_r>
   12ba8:	80001115 	stw	zero,68(r16)
   12bac:	000e3d00 	call	e3d0 <__sfp_lock_acquire>
   12bb0:	8000030d 	sth	zero,12(r16)
   12bb4:	000e3d40 	call	e3d4 <__sfp_lock_release>
   12bb8:	9005883a 	mov	r2,r18
   12bbc:	003fdc06 	br	12b30 <__alt_data_end+0xf0012b30>
   12bc0:	000e3c00 	call	e3c0 <__sinit>
   12bc4:	003fd706 	br	12b24 <__alt_data_end+0xf0012b24>
   12bc8:	04bfffc4 	movi	r18,-1
   12bcc:	003fe806 	br	12b70 <__alt_data_end+0xf0012b70>
   12bd0:	81400417 	ldw	r5,16(r16)
   12bd4:	8809883a 	mov	r4,r17
   12bd8:	000e5340 	call	e534 <_free_r>
   12bdc:	003fe706 	br	12b7c <__alt_data_end+0xf0012b7c>
   12be0:	0005883a 	mov	r2,zero
   12be4:	f800283a 	ret

00012be8 <fclose>:
   12be8:	00820034 	movhi	r2,2048
   12bec:	1089a104 	addi	r2,r2,9860
   12bf0:	200b883a 	mov	r5,r4
   12bf4:	11000017 	ldw	r4,0(r2)
   12bf8:	0012af81 	jmpi	12af8 <_fclose_r>

00012bfc <__fputwc>:
   12bfc:	defff804 	addi	sp,sp,-32
   12c00:	dcc00415 	stw	r19,16(sp)
   12c04:	dc800315 	stw	r18,12(sp)
   12c08:	dc000115 	stw	r16,4(sp)
   12c0c:	dfc00715 	stw	ra,28(sp)
   12c10:	dd400615 	stw	r21,24(sp)
   12c14:	dd000515 	stw	r20,20(sp)
   12c18:	dc400215 	stw	r17,8(sp)
   12c1c:	2027883a 	mov	r19,r4
   12c20:	2825883a 	mov	r18,r5
   12c24:	3021883a 	mov	r16,r6
   12c28:	000ef100 	call	ef10 <__locale_mb_cur_max>
   12c2c:	00c00044 	movi	r3,1
   12c30:	10c03e26 	beq	r2,r3,12d2c <__fputwc+0x130>
   12c34:	81c01704 	addi	r7,r16,92
   12c38:	900d883a 	mov	r6,r18
   12c3c:	d80b883a 	mov	r5,sp
   12c40:	9809883a 	mov	r4,r19
   12c44:	00130cc0 	call	130cc <_wcrtomb_r>
   12c48:	1029883a 	mov	r20,r2
   12c4c:	00bfffc4 	movi	r2,-1
   12c50:	a0802026 	beq	r20,r2,12cd4 <__fputwc+0xd8>
   12c54:	d9400003 	ldbu	r5,0(sp)
   12c58:	a0001c26 	beq	r20,zero,12ccc <__fputwc+0xd0>
   12c5c:	0023883a 	mov	r17,zero
   12c60:	05400284 	movi	r21,10
   12c64:	00000906 	br	12c8c <__fputwc+0x90>
   12c68:	80800017 	ldw	r2,0(r16)
   12c6c:	11400005 	stb	r5,0(r2)
   12c70:	80c00017 	ldw	r3,0(r16)
   12c74:	18c00044 	addi	r3,r3,1
   12c78:	80c00015 	stw	r3,0(r16)
   12c7c:	8c400044 	addi	r17,r17,1
   12c80:	dc45883a 	add	r2,sp,r17
   12c84:	8d00112e 	bgeu	r17,r20,12ccc <__fputwc+0xd0>
   12c88:	11400003 	ldbu	r5,0(r2)
   12c8c:	80c00217 	ldw	r3,8(r16)
   12c90:	18ffffc4 	addi	r3,r3,-1
   12c94:	80c00215 	stw	r3,8(r16)
   12c98:	183ff30e 	bge	r3,zero,12c68 <__alt_data_end+0xf0012c68>
   12c9c:	80800617 	ldw	r2,24(r16)
   12ca0:	18801916 	blt	r3,r2,12d08 <__fputwc+0x10c>
   12ca4:	80800017 	ldw	r2,0(r16)
   12ca8:	11400005 	stb	r5,0(r2)
   12cac:	80800017 	ldw	r2,0(r16)
   12cb0:	10c00003 	ldbu	r3,0(r2)
   12cb4:	10800044 	addi	r2,r2,1
   12cb8:	1d402326 	beq	r3,r21,12d48 <__fputwc+0x14c>
   12cbc:	80800015 	stw	r2,0(r16)
   12cc0:	8c400044 	addi	r17,r17,1
   12cc4:	dc45883a 	add	r2,sp,r17
   12cc8:	8d3fef36 	bltu	r17,r20,12c88 <__alt_data_end+0xf0012c88>
   12ccc:	9005883a 	mov	r2,r18
   12cd0:	00000406 	br	12ce4 <__fputwc+0xe8>
   12cd4:	80c0030b 	ldhu	r3,12(r16)
   12cd8:	a005883a 	mov	r2,r20
   12cdc:	18c01014 	ori	r3,r3,64
   12ce0:	80c0030d 	sth	r3,12(r16)
   12ce4:	dfc00717 	ldw	ra,28(sp)
   12ce8:	dd400617 	ldw	r21,24(sp)
   12cec:	dd000517 	ldw	r20,20(sp)
   12cf0:	dcc00417 	ldw	r19,16(sp)
   12cf4:	dc800317 	ldw	r18,12(sp)
   12cf8:	dc400217 	ldw	r17,8(sp)
   12cfc:	dc000117 	ldw	r16,4(sp)
   12d00:	dec00804 	addi	sp,sp,32
   12d04:	f800283a 	ret
   12d08:	800d883a 	mov	r6,r16
   12d0c:	29403fcc 	andi	r5,r5,255
   12d10:	9809883a 	mov	r4,r19
   12d14:	0012f740 	call	12f74 <__swbuf_r>
   12d18:	10bfffe0 	cmpeqi	r2,r2,-1
   12d1c:	10803fcc 	andi	r2,r2,255
   12d20:	103fd626 	beq	r2,zero,12c7c <__alt_data_end+0xf0012c7c>
   12d24:	00bfffc4 	movi	r2,-1
   12d28:	003fee06 	br	12ce4 <__alt_data_end+0xf0012ce4>
   12d2c:	90ffffc4 	addi	r3,r18,-1
   12d30:	01003f84 	movi	r4,254
   12d34:	20ffbf36 	bltu	r4,r3,12c34 <__alt_data_end+0xf0012c34>
   12d38:	900b883a 	mov	r5,r18
   12d3c:	dc800005 	stb	r18,0(sp)
   12d40:	1029883a 	mov	r20,r2
   12d44:	003fc506 	br	12c5c <__alt_data_end+0xf0012c5c>
   12d48:	800d883a 	mov	r6,r16
   12d4c:	a80b883a 	mov	r5,r21
   12d50:	9809883a 	mov	r4,r19
   12d54:	0012f740 	call	12f74 <__swbuf_r>
   12d58:	10bfffe0 	cmpeqi	r2,r2,-1
   12d5c:	003fef06 	br	12d1c <__alt_data_end+0xf0012d1c>

00012d60 <_fputwc_r>:
   12d60:	3080030b 	ldhu	r2,12(r6)
   12d64:	10c8000c 	andi	r3,r2,8192
   12d68:	1800051e 	bne	r3,zero,12d80 <_fputwc_r+0x20>
   12d6c:	30c01917 	ldw	r3,100(r6)
   12d70:	10880014 	ori	r2,r2,8192
   12d74:	3080030d 	sth	r2,12(r6)
   12d78:	18880014 	ori	r2,r3,8192
   12d7c:	30801915 	stw	r2,100(r6)
   12d80:	0012bfc1 	jmpi	12bfc <__fputwc>

00012d84 <fputwc>:
   12d84:	00820034 	movhi	r2,2048
   12d88:	defffc04 	addi	sp,sp,-16
   12d8c:	1089a104 	addi	r2,r2,9860
   12d90:	dc000115 	stw	r16,4(sp)
   12d94:	14000017 	ldw	r16,0(r2)
   12d98:	dc400215 	stw	r17,8(sp)
   12d9c:	dfc00315 	stw	ra,12(sp)
   12da0:	2023883a 	mov	r17,r4
   12da4:	80000226 	beq	r16,zero,12db0 <fputwc+0x2c>
   12da8:	80800e17 	ldw	r2,56(r16)
   12dac:	10001026 	beq	r2,zero,12df0 <fputwc+0x6c>
   12db0:	2880030b 	ldhu	r2,12(r5)
   12db4:	10c8000c 	andi	r3,r2,8192
   12db8:	1800051e 	bne	r3,zero,12dd0 <fputwc+0x4c>
   12dbc:	28c01917 	ldw	r3,100(r5)
   12dc0:	10880014 	ori	r2,r2,8192
   12dc4:	2880030d 	sth	r2,12(r5)
   12dc8:	18880014 	ori	r2,r3,8192
   12dcc:	28801915 	stw	r2,100(r5)
   12dd0:	280d883a 	mov	r6,r5
   12dd4:	8009883a 	mov	r4,r16
   12dd8:	880b883a 	mov	r5,r17
   12ddc:	dfc00317 	ldw	ra,12(sp)
   12de0:	dc400217 	ldw	r17,8(sp)
   12de4:	dc000117 	ldw	r16,4(sp)
   12de8:	dec00404 	addi	sp,sp,16
   12dec:	0012bfc1 	jmpi	12bfc <__fputwc>
   12df0:	8009883a 	mov	r4,r16
   12df4:	d9400015 	stw	r5,0(sp)
   12df8:	000e3c00 	call	e3c0 <__sinit>
   12dfc:	d9400017 	ldw	r5,0(sp)
   12e00:	003feb06 	br	12db0 <__alt_data_end+0xf0012db0>

00012e04 <_fstat_r>:
   12e04:	defffd04 	addi	sp,sp,-12
   12e08:	2805883a 	mov	r2,r5
   12e0c:	dc000015 	stw	r16,0(sp)
   12e10:	04020034 	movhi	r16,2048
   12e14:	dc400115 	stw	r17,4(sp)
   12e18:	8409df04 	addi	r16,r16,10108
   12e1c:	2023883a 	mov	r17,r4
   12e20:	300b883a 	mov	r5,r6
   12e24:	1009883a 	mov	r4,r2
   12e28:	dfc00215 	stw	ra,8(sp)
   12e2c:	80000015 	stw	zero,0(r16)
   12e30:	0013f800 	call	13f80 <fstat>
   12e34:	00ffffc4 	movi	r3,-1
   12e38:	10c00526 	beq	r2,r3,12e50 <_fstat_r+0x4c>
   12e3c:	dfc00217 	ldw	ra,8(sp)
   12e40:	dc400117 	ldw	r17,4(sp)
   12e44:	dc000017 	ldw	r16,0(sp)
   12e48:	dec00304 	addi	sp,sp,12
   12e4c:	f800283a 	ret
   12e50:	80c00017 	ldw	r3,0(r16)
   12e54:	183ff926 	beq	r3,zero,12e3c <__alt_data_end+0xf0012e3c>
   12e58:	88c00015 	stw	r3,0(r17)
   12e5c:	003ff706 	br	12e3c <__alt_data_end+0xf0012e3c>

00012e60 <_isatty_r>:
   12e60:	defffd04 	addi	sp,sp,-12
   12e64:	dc000015 	stw	r16,0(sp)
   12e68:	04020034 	movhi	r16,2048
   12e6c:	dc400115 	stw	r17,4(sp)
   12e70:	8409df04 	addi	r16,r16,10108
   12e74:	2023883a 	mov	r17,r4
   12e78:	2809883a 	mov	r4,r5
   12e7c:	dfc00215 	stw	ra,8(sp)
   12e80:	80000015 	stw	zero,0(r16)
   12e84:	001406c0 	call	1406c <isatty>
   12e88:	00ffffc4 	movi	r3,-1
   12e8c:	10c00526 	beq	r2,r3,12ea4 <_isatty_r+0x44>
   12e90:	dfc00217 	ldw	ra,8(sp)
   12e94:	dc400117 	ldw	r17,4(sp)
   12e98:	dc000017 	ldw	r16,0(sp)
   12e9c:	dec00304 	addi	sp,sp,12
   12ea0:	f800283a 	ret
   12ea4:	80c00017 	ldw	r3,0(r16)
   12ea8:	183ff926 	beq	r3,zero,12e90 <__alt_data_end+0xf0012e90>
   12eac:	88c00015 	stw	r3,0(r17)
   12eb0:	003ff706 	br	12e90 <__alt_data_end+0xf0012e90>

00012eb4 <_lseek_r>:
   12eb4:	defffd04 	addi	sp,sp,-12
   12eb8:	2805883a 	mov	r2,r5
   12ebc:	dc000015 	stw	r16,0(sp)
   12ec0:	04020034 	movhi	r16,2048
   12ec4:	dc400115 	stw	r17,4(sp)
   12ec8:	300b883a 	mov	r5,r6
   12ecc:	8409df04 	addi	r16,r16,10108
   12ed0:	2023883a 	mov	r17,r4
   12ed4:	380d883a 	mov	r6,r7
   12ed8:	1009883a 	mov	r4,r2
   12edc:	dfc00215 	stw	ra,8(sp)
   12ee0:	80000015 	stw	zero,0(r16)
   12ee4:	001414c0 	call	1414c <lseek>
   12ee8:	00ffffc4 	movi	r3,-1
   12eec:	10c00526 	beq	r2,r3,12f04 <_lseek_r+0x50>
   12ef0:	dfc00217 	ldw	ra,8(sp)
   12ef4:	dc400117 	ldw	r17,4(sp)
   12ef8:	dc000017 	ldw	r16,0(sp)
   12efc:	dec00304 	addi	sp,sp,12
   12f00:	f800283a 	ret
   12f04:	80c00017 	ldw	r3,0(r16)
   12f08:	183ff926 	beq	r3,zero,12ef0 <__alt_data_end+0xf0012ef0>
   12f0c:	88c00015 	stw	r3,0(r17)
   12f10:	003ff706 	br	12ef0 <__alt_data_end+0xf0012ef0>

00012f14 <_read_r>:
   12f14:	defffd04 	addi	sp,sp,-12
   12f18:	2805883a 	mov	r2,r5
   12f1c:	dc000015 	stw	r16,0(sp)
   12f20:	04020034 	movhi	r16,2048
   12f24:	dc400115 	stw	r17,4(sp)
   12f28:	300b883a 	mov	r5,r6
   12f2c:	8409df04 	addi	r16,r16,10108
   12f30:	2023883a 	mov	r17,r4
   12f34:	380d883a 	mov	r6,r7
   12f38:	1009883a 	mov	r4,r2
   12f3c:	dfc00215 	stw	ra,8(sp)
   12f40:	80000015 	stw	zero,0(r16)
   12f44:	00143200 	call	14320 <read>
   12f48:	00ffffc4 	movi	r3,-1
   12f4c:	10c00526 	beq	r2,r3,12f64 <_read_r+0x50>
   12f50:	dfc00217 	ldw	ra,8(sp)
   12f54:	dc400117 	ldw	r17,4(sp)
   12f58:	dc000017 	ldw	r16,0(sp)
   12f5c:	dec00304 	addi	sp,sp,12
   12f60:	f800283a 	ret
   12f64:	80c00017 	ldw	r3,0(r16)
   12f68:	183ff926 	beq	r3,zero,12f50 <__alt_data_end+0xf0012f50>
   12f6c:	88c00015 	stw	r3,0(r17)
   12f70:	003ff706 	br	12f50 <__alt_data_end+0xf0012f50>

00012f74 <__swbuf_r>:
   12f74:	defffb04 	addi	sp,sp,-20
   12f78:	dcc00315 	stw	r19,12(sp)
   12f7c:	dc800215 	stw	r18,8(sp)
   12f80:	dc000015 	stw	r16,0(sp)
   12f84:	dfc00415 	stw	ra,16(sp)
   12f88:	dc400115 	stw	r17,4(sp)
   12f8c:	2025883a 	mov	r18,r4
   12f90:	2827883a 	mov	r19,r5
   12f94:	3021883a 	mov	r16,r6
   12f98:	20000226 	beq	r4,zero,12fa4 <__swbuf_r+0x30>
   12f9c:	20800e17 	ldw	r2,56(r4)
   12fa0:	10004226 	beq	r2,zero,130ac <__swbuf_r+0x138>
   12fa4:	80800617 	ldw	r2,24(r16)
   12fa8:	8100030b 	ldhu	r4,12(r16)
   12fac:	80800215 	stw	r2,8(r16)
   12fb0:	2080020c 	andi	r2,r4,8
   12fb4:	10003626 	beq	r2,zero,13090 <__swbuf_r+0x11c>
   12fb8:	80c00417 	ldw	r3,16(r16)
   12fbc:	18003426 	beq	r3,zero,13090 <__swbuf_r+0x11c>
   12fc0:	2088000c 	andi	r2,r4,8192
   12fc4:	9c403fcc 	andi	r17,r19,255
   12fc8:	10001a26 	beq	r2,zero,13034 <__swbuf_r+0xc0>
   12fcc:	80800017 	ldw	r2,0(r16)
   12fd0:	81000517 	ldw	r4,20(r16)
   12fd4:	10c7c83a 	sub	r3,r2,r3
   12fd8:	1900200e 	bge	r3,r4,1305c <__swbuf_r+0xe8>
   12fdc:	18c00044 	addi	r3,r3,1
   12fe0:	81000217 	ldw	r4,8(r16)
   12fe4:	11400044 	addi	r5,r2,1
   12fe8:	81400015 	stw	r5,0(r16)
   12fec:	213fffc4 	addi	r4,r4,-1
   12ff0:	81000215 	stw	r4,8(r16)
   12ff4:	14c00005 	stb	r19,0(r2)
   12ff8:	80800517 	ldw	r2,20(r16)
   12ffc:	10c01e26 	beq	r2,r3,13078 <__swbuf_r+0x104>
   13000:	8080030b 	ldhu	r2,12(r16)
   13004:	1080004c 	andi	r2,r2,1
   13008:	10000226 	beq	r2,zero,13014 <__swbuf_r+0xa0>
   1300c:	00800284 	movi	r2,10
   13010:	88801926 	beq	r17,r2,13078 <__swbuf_r+0x104>
   13014:	8805883a 	mov	r2,r17
   13018:	dfc00417 	ldw	ra,16(sp)
   1301c:	dcc00317 	ldw	r19,12(sp)
   13020:	dc800217 	ldw	r18,8(sp)
   13024:	dc400117 	ldw	r17,4(sp)
   13028:	dc000017 	ldw	r16,0(sp)
   1302c:	dec00504 	addi	sp,sp,20
   13030:	f800283a 	ret
   13034:	81401917 	ldw	r5,100(r16)
   13038:	00b7ffc4 	movi	r2,-8193
   1303c:	21080014 	ori	r4,r4,8192
   13040:	2884703a 	and	r2,r5,r2
   13044:	80801915 	stw	r2,100(r16)
   13048:	80800017 	ldw	r2,0(r16)
   1304c:	8100030d 	sth	r4,12(r16)
   13050:	81000517 	ldw	r4,20(r16)
   13054:	10c7c83a 	sub	r3,r2,r3
   13058:	193fe016 	blt	r3,r4,12fdc <__alt_data_end+0xf0012fdc>
   1305c:	800b883a 	mov	r5,r16
   13060:	9009883a 	mov	r4,r18
   13064:	000dfe40 	call	dfe4 <_fflush_r>
   13068:	1000071e 	bne	r2,zero,13088 <__swbuf_r+0x114>
   1306c:	80800017 	ldw	r2,0(r16)
   13070:	00c00044 	movi	r3,1
   13074:	003fda06 	br	12fe0 <__alt_data_end+0xf0012fe0>
   13078:	800b883a 	mov	r5,r16
   1307c:	9009883a 	mov	r4,r18
   13080:	000dfe40 	call	dfe4 <_fflush_r>
   13084:	103fe326 	beq	r2,zero,13014 <__alt_data_end+0xf0013014>
   13088:	00bfffc4 	movi	r2,-1
   1308c:	003fe206 	br	13018 <__alt_data_end+0xf0013018>
   13090:	800b883a 	mov	r5,r16
   13094:	9009883a 	mov	r4,r18
   13098:	000c3ec0 	call	c3ec <__swsetup_r>
   1309c:	103ffa1e 	bne	r2,zero,13088 <__alt_data_end+0xf0013088>
   130a0:	8100030b 	ldhu	r4,12(r16)
   130a4:	80c00417 	ldw	r3,16(r16)
   130a8:	003fc506 	br	12fc0 <__alt_data_end+0xf0012fc0>
   130ac:	000e3c00 	call	e3c0 <__sinit>
   130b0:	003fbc06 	br	12fa4 <__alt_data_end+0xf0012fa4>

000130b4 <__swbuf>:
   130b4:	00820034 	movhi	r2,2048
   130b8:	1089a104 	addi	r2,r2,9860
   130bc:	280d883a 	mov	r6,r5
   130c0:	200b883a 	mov	r5,r4
   130c4:	11000017 	ldw	r4,0(r2)
   130c8:	0012f741 	jmpi	12f74 <__swbuf_r>

000130cc <_wcrtomb_r>:
   130cc:	defff604 	addi	sp,sp,-40
   130d0:	00820034 	movhi	r2,2048
   130d4:	dc800815 	stw	r18,32(sp)
   130d8:	dc400715 	stw	r17,28(sp)
   130dc:	dc000615 	stw	r16,24(sp)
   130e0:	1089a504 	addi	r2,r2,9876
   130e4:	dfc00915 	stw	ra,36(sp)
   130e8:	2021883a 	mov	r16,r4
   130ec:	3823883a 	mov	r17,r7
   130f0:	14800017 	ldw	r18,0(r2)
   130f4:	28001426 	beq	r5,zero,13148 <_wcrtomb_r+0x7c>
   130f8:	d9400415 	stw	r5,16(sp)
   130fc:	d9800515 	stw	r6,20(sp)
   13100:	000ef040 	call	ef04 <__locale_charset>
   13104:	d9800517 	ldw	r6,20(sp)
   13108:	d9400417 	ldw	r5,16(sp)
   1310c:	100f883a 	mov	r7,r2
   13110:	dc400015 	stw	r17,0(sp)
   13114:	8009883a 	mov	r4,r16
   13118:	903ee83a 	callr	r18
   1311c:	00ffffc4 	movi	r3,-1
   13120:	10c0031e 	bne	r2,r3,13130 <_wcrtomb_r+0x64>
   13124:	88000015 	stw	zero,0(r17)
   13128:	00c02284 	movi	r3,138
   1312c:	80c00015 	stw	r3,0(r16)
   13130:	dfc00917 	ldw	ra,36(sp)
   13134:	dc800817 	ldw	r18,32(sp)
   13138:	dc400717 	ldw	r17,28(sp)
   1313c:	dc000617 	ldw	r16,24(sp)
   13140:	dec00a04 	addi	sp,sp,40
   13144:	f800283a 	ret
   13148:	000ef040 	call	ef04 <__locale_charset>
   1314c:	100f883a 	mov	r7,r2
   13150:	dc400015 	stw	r17,0(sp)
   13154:	000d883a 	mov	r6,zero
   13158:	d9400104 	addi	r5,sp,4
   1315c:	8009883a 	mov	r4,r16
   13160:	903ee83a 	callr	r18
   13164:	003fed06 	br	1311c <__alt_data_end+0xf001311c>

00013168 <wcrtomb>:
   13168:	defff604 	addi	sp,sp,-40
   1316c:	00820034 	movhi	r2,2048
   13170:	dc800615 	stw	r18,24(sp)
   13174:	dc400515 	stw	r17,20(sp)
   13178:	1089a104 	addi	r2,r2,9860
   1317c:	dfc00915 	stw	ra,36(sp)
   13180:	dd000815 	stw	r20,32(sp)
   13184:	dcc00715 	stw	r19,28(sp)
   13188:	dc000415 	stw	r16,16(sp)
   1318c:	3025883a 	mov	r18,r6
   13190:	14400017 	ldw	r17,0(r2)
   13194:	20001926 	beq	r4,zero,131fc <wcrtomb+0x94>
   13198:	00820034 	movhi	r2,2048
   1319c:	1089a504 	addi	r2,r2,9876
   131a0:	15000017 	ldw	r20,0(r2)
   131a4:	2021883a 	mov	r16,r4
   131a8:	2827883a 	mov	r19,r5
   131ac:	000ef040 	call	ef04 <__locale_charset>
   131b0:	100f883a 	mov	r7,r2
   131b4:	dc800015 	stw	r18,0(sp)
   131b8:	980d883a 	mov	r6,r19
   131bc:	800b883a 	mov	r5,r16
   131c0:	8809883a 	mov	r4,r17
   131c4:	a03ee83a 	callr	r20
   131c8:	00ffffc4 	movi	r3,-1
   131cc:	10c0031e 	bne	r2,r3,131dc <wcrtomb+0x74>
   131d0:	90000015 	stw	zero,0(r18)
   131d4:	00c02284 	movi	r3,138
   131d8:	88c00015 	stw	r3,0(r17)
   131dc:	dfc00917 	ldw	ra,36(sp)
   131e0:	dd000817 	ldw	r20,32(sp)
   131e4:	dcc00717 	ldw	r19,28(sp)
   131e8:	dc800617 	ldw	r18,24(sp)
   131ec:	dc400517 	ldw	r17,20(sp)
   131f0:	dc000417 	ldw	r16,16(sp)
   131f4:	dec00a04 	addi	sp,sp,40
   131f8:	f800283a 	ret
   131fc:	00820034 	movhi	r2,2048
   13200:	1089a504 	addi	r2,r2,9876
   13204:	14000017 	ldw	r16,0(r2)
   13208:	000ef040 	call	ef04 <__locale_charset>
   1320c:	100f883a 	mov	r7,r2
   13210:	dc800015 	stw	r18,0(sp)
   13214:	000d883a 	mov	r6,zero
   13218:	d9400104 	addi	r5,sp,4
   1321c:	8809883a 	mov	r4,r17
   13220:	803ee83a 	callr	r16
   13224:	003fe806 	br	131c8 <__alt_data_end+0xf00131c8>

00013228 <__ascii_wctomb>:
   13228:	28000526 	beq	r5,zero,13240 <__ascii_wctomb+0x18>
   1322c:	00803fc4 	movi	r2,255
   13230:	11800536 	bltu	r2,r6,13248 <__ascii_wctomb+0x20>
   13234:	29800005 	stb	r6,0(r5)
   13238:	00800044 	movi	r2,1
   1323c:	f800283a 	ret
   13240:	0005883a 	mov	r2,zero
   13244:	f800283a 	ret
   13248:	00802284 	movi	r2,138
   1324c:	20800015 	stw	r2,0(r4)
   13250:	00bfffc4 	movi	r2,-1
   13254:	f800283a 	ret

00013258 <_wctomb_r>:
   13258:	00820034 	movhi	r2,2048
   1325c:	defff904 	addi	sp,sp,-28
   13260:	1089a504 	addi	r2,r2,9876
   13264:	dfc00615 	stw	ra,24(sp)
   13268:	dc400515 	stw	r17,20(sp)
   1326c:	dc000415 	stw	r16,16(sp)
   13270:	3823883a 	mov	r17,r7
   13274:	14000017 	ldw	r16,0(r2)
   13278:	d9000115 	stw	r4,4(sp)
   1327c:	d9400215 	stw	r5,8(sp)
   13280:	d9800315 	stw	r6,12(sp)
   13284:	000ef040 	call	ef04 <__locale_charset>
   13288:	d9800317 	ldw	r6,12(sp)
   1328c:	d9400217 	ldw	r5,8(sp)
   13290:	d9000117 	ldw	r4,4(sp)
   13294:	100f883a 	mov	r7,r2
   13298:	dc400015 	stw	r17,0(sp)
   1329c:	803ee83a 	callr	r16
   132a0:	dfc00617 	ldw	ra,24(sp)
   132a4:	dc400517 	ldw	r17,20(sp)
   132a8:	dc000417 	ldw	r16,16(sp)
   132ac:	dec00704 	addi	sp,sp,28
   132b0:	f800283a 	ret

000132b4 <__udivdi3>:
   132b4:	defff504 	addi	sp,sp,-44
   132b8:	dcc00415 	stw	r19,16(sp)
   132bc:	dc000115 	stw	r16,4(sp)
   132c0:	dfc00a15 	stw	ra,40(sp)
   132c4:	df000915 	stw	fp,36(sp)
   132c8:	ddc00815 	stw	r23,32(sp)
   132cc:	dd800715 	stw	r22,28(sp)
   132d0:	dd400615 	stw	r21,24(sp)
   132d4:	dd000515 	stw	r20,20(sp)
   132d8:	dc800315 	stw	r18,12(sp)
   132dc:	dc400215 	stw	r17,8(sp)
   132e0:	2027883a 	mov	r19,r4
   132e4:	2821883a 	mov	r16,r5
   132e8:	3800411e 	bne	r7,zero,133f0 <__udivdi3+0x13c>
   132ec:	3023883a 	mov	r17,r6
   132f0:	2025883a 	mov	r18,r4
   132f4:	2980522e 	bgeu	r5,r6,13440 <__udivdi3+0x18c>
   132f8:	00bfffd4 	movui	r2,65535
   132fc:	282d883a 	mov	r22,r5
   13300:	1180a836 	bltu	r2,r6,135a4 <__udivdi3+0x2f0>
   13304:	00803fc4 	movi	r2,255
   13308:	1185803a 	cmpltu	r2,r2,r6
   1330c:	100490fa 	slli	r2,r2,3
   13310:	3086d83a 	srl	r3,r6,r2
   13314:	01020034 	movhi	r4,2048
   13318:	21007d04 	addi	r4,r4,500
   1331c:	20c7883a 	add	r3,r4,r3
   13320:	18c00003 	ldbu	r3,0(r3)
   13324:	1885883a 	add	r2,r3,r2
   13328:	00c00804 	movi	r3,32
   1332c:	1887c83a 	sub	r3,r3,r2
   13330:	18000526 	beq	r3,zero,13348 <__udivdi3+0x94>
   13334:	80e0983a 	sll	r16,r16,r3
   13338:	9884d83a 	srl	r2,r19,r2
   1333c:	30e2983a 	sll	r17,r6,r3
   13340:	98e4983a 	sll	r18,r19,r3
   13344:	142cb03a 	or	r22,r2,r16
   13348:	882ad43a 	srli	r21,r17,16
   1334c:	b009883a 	mov	r4,r22
   13350:	8d3fffcc 	andi	r20,r17,65535
   13354:	a80b883a 	mov	r5,r21
   13358:	0009bf00 	call	9bf0 <__umodsi3>
   1335c:	b009883a 	mov	r4,r22
   13360:	a80b883a 	mov	r5,r21
   13364:	1027883a 	mov	r19,r2
   13368:	0009b8c0 	call	9b8c <__udivsi3>
   1336c:	102d883a 	mov	r22,r2
   13370:	9826943a 	slli	r19,r19,16
   13374:	9004d43a 	srli	r2,r18,16
   13378:	a5a1383a 	mul	r16,r20,r22
   1337c:	14c4b03a 	or	r2,r2,r19
   13380:	1400052e 	bgeu	r2,r16,13398 <__udivdi3+0xe4>
   13384:	1445883a 	add	r2,r2,r17
   13388:	b0ffffc4 	addi	r3,r22,-1
   1338c:	14400136 	bltu	r2,r17,13394 <__udivdi3+0xe0>
   13390:	14012336 	bltu	r2,r16,13820 <__udivdi3+0x56c>
   13394:	182d883a 	mov	r22,r3
   13398:	1421c83a 	sub	r16,r2,r16
   1339c:	a80b883a 	mov	r5,r21
   133a0:	8009883a 	mov	r4,r16
   133a4:	0009bf00 	call	9bf0 <__umodsi3>
   133a8:	1027883a 	mov	r19,r2
   133ac:	a80b883a 	mov	r5,r21
   133b0:	8009883a 	mov	r4,r16
   133b4:	0009b8c0 	call	9b8c <__udivsi3>
   133b8:	9826943a 	slli	r19,r19,16
   133bc:	a0a9383a 	mul	r20,r20,r2
   133c0:	94bfffcc 	andi	r18,r18,65535
   133c4:	94e4b03a 	or	r18,r18,r19
   133c8:	9500052e 	bgeu	r18,r20,133e0 <__udivdi3+0x12c>
   133cc:	8ca5883a 	add	r18,r17,r18
   133d0:	10ffffc4 	addi	r3,r2,-1
   133d4:	9440f136 	bltu	r18,r17,1379c <__udivdi3+0x4e8>
   133d8:	9500f02e 	bgeu	r18,r20,1379c <__udivdi3+0x4e8>
   133dc:	10bfff84 	addi	r2,r2,-2
   133e0:	b00c943a 	slli	r6,r22,16
   133e4:	0007883a 	mov	r3,zero
   133e8:	3084b03a 	or	r2,r6,r2
   133ec:	00005906 	br	13554 <__udivdi3+0x2a0>
   133f0:	29c05636 	bltu	r5,r7,1354c <__udivdi3+0x298>
   133f4:	00bfffd4 	movui	r2,65535
   133f8:	11c0622e 	bgeu	r2,r7,13584 <__udivdi3+0x2d0>
   133fc:	00804034 	movhi	r2,256
   13400:	10bfffc4 	addi	r2,r2,-1
   13404:	11c0ee36 	bltu	r2,r7,137c0 <__udivdi3+0x50c>
   13408:	00800404 	movi	r2,16
   1340c:	3886d83a 	srl	r3,r7,r2
   13410:	01020034 	movhi	r4,2048
   13414:	21007d04 	addi	r4,r4,500
   13418:	20c7883a 	add	r3,r4,r3
   1341c:	18c00003 	ldbu	r3,0(r3)
   13420:	05400804 	movi	r21,32
   13424:	1885883a 	add	r2,r3,r2
   13428:	a8abc83a 	sub	r21,r21,r2
   1342c:	a800621e 	bne	r21,zero,135b8 <__udivdi3+0x304>
   13430:	3c00e936 	bltu	r7,r16,137d8 <__udivdi3+0x524>
   13434:	9985403a 	cmpgeu	r2,r19,r6
   13438:	0007883a 	mov	r3,zero
   1343c:	00004506 	br	13554 <__udivdi3+0x2a0>
   13440:	3000041e 	bne	r6,zero,13454 <__udivdi3+0x1a0>
   13444:	000b883a 	mov	r5,zero
   13448:	01000044 	movi	r4,1
   1344c:	0009b8c0 	call	9b8c <__udivsi3>
   13450:	1023883a 	mov	r17,r2
   13454:	00bfffd4 	movui	r2,65535
   13458:	14404e2e 	bgeu	r2,r17,13594 <__udivdi3+0x2e0>
   1345c:	00804034 	movhi	r2,256
   13460:	10bfffc4 	addi	r2,r2,-1
   13464:	1440d836 	bltu	r2,r17,137c8 <__udivdi3+0x514>
   13468:	00800404 	movi	r2,16
   1346c:	8886d83a 	srl	r3,r17,r2
   13470:	01020034 	movhi	r4,2048
   13474:	21007d04 	addi	r4,r4,500
   13478:	20c7883a 	add	r3,r4,r3
   1347c:	18c00003 	ldbu	r3,0(r3)
   13480:	1885883a 	add	r2,r3,r2
   13484:	00c00804 	movi	r3,32
   13488:	1887c83a 	sub	r3,r3,r2
   1348c:	18008f1e 	bne	r3,zero,136cc <__udivdi3+0x418>
   13490:	882ad43a 	srli	r21,r17,16
   13494:	8461c83a 	sub	r16,r16,r17
   13498:	8d3fffcc 	andi	r20,r17,65535
   1349c:	00c00044 	movi	r3,1
   134a0:	8009883a 	mov	r4,r16
   134a4:	a80b883a 	mov	r5,r21
   134a8:	d8c00015 	stw	r3,0(sp)
   134ac:	0009bf00 	call	9bf0 <__umodsi3>
   134b0:	8009883a 	mov	r4,r16
   134b4:	a80b883a 	mov	r5,r21
   134b8:	1027883a 	mov	r19,r2
   134bc:	0009b8c0 	call	9b8c <__udivsi3>
   134c0:	9826943a 	slli	r19,r19,16
   134c4:	9008d43a 	srli	r4,r18,16
   134c8:	1521383a 	mul	r16,r2,r20
   134cc:	102d883a 	mov	r22,r2
   134d0:	24c8b03a 	or	r4,r4,r19
   134d4:	d8c00017 	ldw	r3,0(sp)
   134d8:	2400052e 	bgeu	r4,r16,134f0 <__udivdi3+0x23c>
   134dc:	2449883a 	add	r4,r4,r17
   134e0:	b0bfffc4 	addi	r2,r22,-1
   134e4:	24400136 	bltu	r4,r17,134ec <__udivdi3+0x238>
   134e8:	2400ca36 	bltu	r4,r16,13814 <__udivdi3+0x560>
   134ec:	102d883a 	mov	r22,r2
   134f0:	2421c83a 	sub	r16,r4,r16
   134f4:	a80b883a 	mov	r5,r21
   134f8:	8009883a 	mov	r4,r16
   134fc:	d8c00015 	stw	r3,0(sp)
   13500:	0009bf00 	call	9bf0 <__umodsi3>
   13504:	1027883a 	mov	r19,r2
   13508:	a80b883a 	mov	r5,r21
   1350c:	8009883a 	mov	r4,r16
   13510:	0009b8c0 	call	9b8c <__udivsi3>
   13514:	9826943a 	slli	r19,r19,16
   13518:	1529383a 	mul	r20,r2,r20
   1351c:	94bfffcc 	andi	r18,r18,65535
   13520:	94e4b03a 	or	r18,r18,r19
   13524:	d8c00017 	ldw	r3,0(sp)
   13528:	9500052e 	bgeu	r18,r20,13540 <__udivdi3+0x28c>
   1352c:	8ca5883a 	add	r18,r17,r18
   13530:	113fffc4 	addi	r4,r2,-1
   13534:	94409736 	bltu	r18,r17,13794 <__udivdi3+0x4e0>
   13538:	9500962e 	bgeu	r18,r20,13794 <__udivdi3+0x4e0>
   1353c:	10bfff84 	addi	r2,r2,-2
   13540:	b00c943a 	slli	r6,r22,16
   13544:	3084b03a 	or	r2,r6,r2
   13548:	00000206 	br	13554 <__udivdi3+0x2a0>
   1354c:	0007883a 	mov	r3,zero
   13550:	0005883a 	mov	r2,zero
   13554:	dfc00a17 	ldw	ra,40(sp)
   13558:	df000917 	ldw	fp,36(sp)
   1355c:	ddc00817 	ldw	r23,32(sp)
   13560:	dd800717 	ldw	r22,28(sp)
   13564:	dd400617 	ldw	r21,24(sp)
   13568:	dd000517 	ldw	r20,20(sp)
   1356c:	dcc00417 	ldw	r19,16(sp)
   13570:	dc800317 	ldw	r18,12(sp)
   13574:	dc400217 	ldw	r17,8(sp)
   13578:	dc000117 	ldw	r16,4(sp)
   1357c:	dec00b04 	addi	sp,sp,44
   13580:	f800283a 	ret
   13584:	00803fc4 	movi	r2,255
   13588:	11c5803a 	cmpltu	r2,r2,r7
   1358c:	100490fa 	slli	r2,r2,3
   13590:	003f9e06 	br	1340c <__alt_data_end+0xf001340c>
   13594:	00803fc4 	movi	r2,255
   13598:	1445803a 	cmpltu	r2,r2,r17
   1359c:	100490fa 	slli	r2,r2,3
   135a0:	003fb206 	br	1346c <__alt_data_end+0xf001346c>
   135a4:	00804034 	movhi	r2,256
   135a8:	10bfffc4 	addi	r2,r2,-1
   135ac:	11808836 	bltu	r2,r6,137d0 <__udivdi3+0x51c>
   135b0:	00800404 	movi	r2,16
   135b4:	003f5606 	br	13310 <__alt_data_end+0xf0013310>
   135b8:	30aed83a 	srl	r23,r6,r2
   135bc:	3d4e983a 	sll	r7,r7,r21
   135c0:	80acd83a 	srl	r22,r16,r2
   135c4:	9884d83a 	srl	r2,r19,r2
   135c8:	3deeb03a 	or	r23,r7,r23
   135cc:	b824d43a 	srli	r18,r23,16
   135d0:	8560983a 	sll	r16,r16,r21
   135d4:	b009883a 	mov	r4,r22
   135d8:	900b883a 	mov	r5,r18
   135dc:	3568983a 	sll	r20,r6,r21
   135e0:	1420b03a 	or	r16,r2,r16
   135e4:	0009bf00 	call	9bf0 <__umodsi3>
   135e8:	b009883a 	mov	r4,r22
   135ec:	900b883a 	mov	r5,r18
   135f0:	1023883a 	mov	r17,r2
   135f4:	0009b8c0 	call	9b8c <__udivsi3>
   135f8:	8808943a 	slli	r4,r17,16
   135fc:	bf3fffcc 	andi	fp,r23,65535
   13600:	8006d43a 	srli	r3,r16,16
   13604:	e0a3383a 	mul	r17,fp,r2
   13608:	100d883a 	mov	r6,r2
   1360c:	1906b03a 	or	r3,r3,r4
   13610:	1c40042e 	bgeu	r3,r17,13624 <__udivdi3+0x370>
   13614:	1dc7883a 	add	r3,r3,r23
   13618:	10bfffc4 	addi	r2,r2,-1
   1361c:	1dc0752e 	bgeu	r3,r23,137f4 <__udivdi3+0x540>
   13620:	100d883a 	mov	r6,r2
   13624:	1c63c83a 	sub	r17,r3,r17
   13628:	900b883a 	mov	r5,r18
   1362c:	8809883a 	mov	r4,r17
   13630:	d9800015 	stw	r6,0(sp)
   13634:	0009bf00 	call	9bf0 <__umodsi3>
   13638:	102d883a 	mov	r22,r2
   1363c:	8809883a 	mov	r4,r17
   13640:	900b883a 	mov	r5,r18
   13644:	0009b8c0 	call	9b8c <__udivsi3>
   13648:	b02c943a 	slli	r22,r22,16
   1364c:	e089383a 	mul	r4,fp,r2
   13650:	843fffcc 	andi	r16,r16,65535
   13654:	85a0b03a 	or	r16,r16,r22
   13658:	d9800017 	ldw	r6,0(sp)
   1365c:	8100042e 	bgeu	r16,r4,13670 <__udivdi3+0x3bc>
   13660:	85e1883a 	add	r16,r16,r23
   13664:	10ffffc4 	addi	r3,r2,-1
   13668:	85c05e2e 	bgeu	r16,r23,137e4 <__udivdi3+0x530>
   1366c:	1805883a 	mov	r2,r3
   13670:	300c943a 	slli	r6,r6,16
   13674:	a17fffcc 	andi	r5,r20,65535
   13678:	a028d43a 	srli	r20,r20,16
   1367c:	3084b03a 	or	r2,r6,r2
   13680:	10ffffcc 	andi	r3,r2,65535
   13684:	100cd43a 	srli	r6,r2,16
   13688:	194f383a 	mul	r7,r3,r5
   1368c:	1d07383a 	mul	r3,r3,r20
   13690:	314b383a 	mul	r5,r6,r5
   13694:	3810d43a 	srli	r8,r7,16
   13698:	8121c83a 	sub	r16,r16,r4
   1369c:	1947883a 	add	r3,r3,r5
   136a0:	40c7883a 	add	r3,r8,r3
   136a4:	350d383a 	mul	r6,r6,r20
   136a8:	1940022e 	bgeu	r3,r5,136b4 <__udivdi3+0x400>
   136ac:	01000074 	movhi	r4,1
   136b0:	310d883a 	add	r6,r6,r4
   136b4:	1828d43a 	srli	r20,r3,16
   136b8:	a18d883a 	add	r6,r20,r6
   136bc:	81803e36 	bltu	r16,r6,137b8 <__udivdi3+0x504>
   136c0:	81803826 	beq	r16,r6,137a4 <__udivdi3+0x4f0>
   136c4:	0007883a 	mov	r3,zero
   136c8:	003fa206 	br	13554 <__alt_data_end+0xf0013554>
   136cc:	88e2983a 	sll	r17,r17,r3
   136d0:	80a8d83a 	srl	r20,r16,r2
   136d4:	80e0983a 	sll	r16,r16,r3
   136d8:	882ad43a 	srli	r21,r17,16
   136dc:	9884d83a 	srl	r2,r19,r2
   136e0:	a009883a 	mov	r4,r20
   136e4:	a80b883a 	mov	r5,r21
   136e8:	142eb03a 	or	r23,r2,r16
   136ec:	98e4983a 	sll	r18,r19,r3
   136f0:	0009bf00 	call	9bf0 <__umodsi3>
   136f4:	a009883a 	mov	r4,r20
   136f8:	a80b883a 	mov	r5,r21
   136fc:	1021883a 	mov	r16,r2
   13700:	0009b8c0 	call	9b8c <__udivsi3>
   13704:	1039883a 	mov	fp,r2
   13708:	8d3fffcc 	andi	r20,r17,65535
   1370c:	8020943a 	slli	r16,r16,16
   13710:	b804d43a 	srli	r2,r23,16
   13714:	a72d383a 	mul	r22,r20,fp
   13718:	1404b03a 	or	r2,r2,r16
   1371c:	1580062e 	bgeu	r2,r22,13738 <__udivdi3+0x484>
   13720:	1445883a 	add	r2,r2,r17
   13724:	e0ffffc4 	addi	r3,fp,-1
   13728:	14403836 	bltu	r2,r17,1380c <__udivdi3+0x558>
   1372c:	1580372e 	bgeu	r2,r22,1380c <__udivdi3+0x558>
   13730:	e73fff84 	addi	fp,fp,-2
   13734:	1445883a 	add	r2,r2,r17
   13738:	15adc83a 	sub	r22,r2,r22
   1373c:	a80b883a 	mov	r5,r21
   13740:	b009883a 	mov	r4,r22
   13744:	0009bf00 	call	9bf0 <__umodsi3>
   13748:	1027883a 	mov	r19,r2
   1374c:	b009883a 	mov	r4,r22
   13750:	a80b883a 	mov	r5,r21
   13754:	0009b8c0 	call	9b8c <__udivsi3>
   13758:	9826943a 	slli	r19,r19,16
   1375c:	a0a1383a 	mul	r16,r20,r2
   13760:	b93fffcc 	andi	r4,r23,65535
   13764:	24c8b03a 	or	r4,r4,r19
   13768:	2400062e 	bgeu	r4,r16,13784 <__udivdi3+0x4d0>
   1376c:	2449883a 	add	r4,r4,r17
   13770:	10ffffc4 	addi	r3,r2,-1
   13774:	24402336 	bltu	r4,r17,13804 <__udivdi3+0x550>
   13778:	2400222e 	bgeu	r4,r16,13804 <__udivdi3+0x550>
   1377c:	10bfff84 	addi	r2,r2,-2
   13780:	2449883a 	add	r4,r4,r17
   13784:	e038943a 	slli	fp,fp,16
   13788:	2421c83a 	sub	r16,r4,r16
   1378c:	e086b03a 	or	r3,fp,r2
   13790:	003f4306 	br	134a0 <__alt_data_end+0xf00134a0>
   13794:	2005883a 	mov	r2,r4
   13798:	003f6906 	br	13540 <__alt_data_end+0xf0013540>
   1379c:	1805883a 	mov	r2,r3
   137a0:	003f0f06 	br	133e0 <__alt_data_end+0xf00133e0>
   137a4:	1806943a 	slli	r3,r3,16
   137a8:	9d66983a 	sll	r19,r19,r21
   137ac:	39ffffcc 	andi	r7,r7,65535
   137b0:	19c7883a 	add	r3,r3,r7
   137b4:	98ffc32e 	bgeu	r19,r3,136c4 <__alt_data_end+0xf00136c4>
   137b8:	10bfffc4 	addi	r2,r2,-1
   137bc:	003fc106 	br	136c4 <__alt_data_end+0xf00136c4>
   137c0:	00800604 	movi	r2,24
   137c4:	003f1106 	br	1340c <__alt_data_end+0xf001340c>
   137c8:	00800604 	movi	r2,24
   137cc:	003f2706 	br	1346c <__alt_data_end+0xf001346c>
   137d0:	00800604 	movi	r2,24
   137d4:	003ece06 	br	13310 <__alt_data_end+0xf0013310>
   137d8:	0007883a 	mov	r3,zero
   137dc:	00800044 	movi	r2,1
   137e0:	003f5c06 	br	13554 <__alt_data_end+0xf0013554>
   137e4:	813fa12e 	bgeu	r16,r4,1366c <__alt_data_end+0xf001366c>
   137e8:	10bfff84 	addi	r2,r2,-2
   137ec:	85e1883a 	add	r16,r16,r23
   137f0:	003f9f06 	br	13670 <__alt_data_end+0xf0013670>
   137f4:	1c7f8a2e 	bgeu	r3,r17,13620 <__alt_data_end+0xf0013620>
   137f8:	31bfff84 	addi	r6,r6,-2
   137fc:	1dc7883a 	add	r3,r3,r23
   13800:	003f8806 	br	13624 <__alt_data_end+0xf0013624>
   13804:	1805883a 	mov	r2,r3
   13808:	003fde06 	br	13784 <__alt_data_end+0xf0013784>
   1380c:	1839883a 	mov	fp,r3
   13810:	003fc906 	br	13738 <__alt_data_end+0xf0013738>
   13814:	b5bfff84 	addi	r22,r22,-2
   13818:	2449883a 	add	r4,r4,r17
   1381c:	003f3406 	br	134f0 <__alt_data_end+0xf00134f0>
   13820:	b5bfff84 	addi	r22,r22,-2
   13824:	1445883a 	add	r2,r2,r17
   13828:	003edb06 	br	13398 <__alt_data_end+0xf0013398>

0001382c <__umoddi3>:
   1382c:	defff404 	addi	sp,sp,-48
   13830:	df000a15 	stw	fp,40(sp)
   13834:	dc400315 	stw	r17,12(sp)
   13838:	dc000215 	stw	r16,8(sp)
   1383c:	dfc00b15 	stw	ra,44(sp)
   13840:	ddc00915 	stw	r23,36(sp)
   13844:	dd800815 	stw	r22,32(sp)
   13848:	dd400715 	stw	r21,28(sp)
   1384c:	dd000615 	stw	r20,24(sp)
   13850:	dcc00515 	stw	r19,20(sp)
   13854:	dc800415 	stw	r18,16(sp)
   13858:	2021883a 	mov	r16,r4
   1385c:	2823883a 	mov	r17,r5
   13860:	2839883a 	mov	fp,r5
   13864:	38003c1e 	bne	r7,zero,13958 <__umoddi3+0x12c>
   13868:	3027883a 	mov	r19,r6
   1386c:	2029883a 	mov	r20,r4
   13870:	2980512e 	bgeu	r5,r6,139b8 <__umoddi3+0x18c>
   13874:	00bfffd4 	movui	r2,65535
   13878:	11809a36 	bltu	r2,r6,13ae4 <__umoddi3+0x2b8>
   1387c:	01003fc4 	movi	r4,255
   13880:	2189803a 	cmpltu	r4,r4,r6
   13884:	200890fa 	slli	r4,r4,3
   13888:	3104d83a 	srl	r2,r6,r4
   1388c:	00c20034 	movhi	r3,2048
   13890:	18c07d04 	addi	r3,r3,500
   13894:	1885883a 	add	r2,r3,r2
   13898:	10c00003 	ldbu	r3,0(r2)
   1389c:	00800804 	movi	r2,32
   138a0:	1909883a 	add	r4,r3,r4
   138a4:	1125c83a 	sub	r18,r2,r4
   138a8:	90000526 	beq	r18,zero,138c0 <__umoddi3+0x94>
   138ac:	8ca2983a 	sll	r17,r17,r18
   138b0:	8108d83a 	srl	r4,r16,r4
   138b4:	34a6983a 	sll	r19,r6,r18
   138b8:	84a8983a 	sll	r20,r16,r18
   138bc:	2478b03a 	or	fp,r4,r17
   138c0:	982ed43a 	srli	r23,r19,16
   138c4:	e009883a 	mov	r4,fp
   138c8:	9dbfffcc 	andi	r22,r19,65535
   138cc:	b80b883a 	mov	r5,r23
   138d0:	0009bf00 	call	9bf0 <__umodsi3>
   138d4:	e009883a 	mov	r4,fp
   138d8:	b80b883a 	mov	r5,r23
   138dc:	102b883a 	mov	r21,r2
   138e0:	0009b8c0 	call	9b8c <__udivsi3>
   138e4:	a806943a 	slli	r3,r21,16
   138e8:	a008d43a 	srli	r4,r20,16
   138ec:	b085383a 	mul	r2,r22,r2
   138f0:	20c8b03a 	or	r4,r4,r3
   138f4:	2080032e 	bgeu	r4,r2,13904 <__umoddi3+0xd8>
   138f8:	24c9883a 	add	r4,r4,r19
   138fc:	24c00136 	bltu	r4,r19,13904 <__umoddi3+0xd8>
   13900:	20811036 	bltu	r4,r2,13d44 <__umoddi3+0x518>
   13904:	20abc83a 	sub	r21,r4,r2
   13908:	b80b883a 	mov	r5,r23
   1390c:	a809883a 	mov	r4,r21
   13910:	0009bf00 	call	9bf0 <__umodsi3>
   13914:	1023883a 	mov	r17,r2
   13918:	b80b883a 	mov	r5,r23
   1391c:	a809883a 	mov	r4,r21
   13920:	0009b8c0 	call	9b8c <__udivsi3>
   13924:	8822943a 	slli	r17,r17,16
   13928:	b085383a 	mul	r2,r22,r2
   1392c:	a0ffffcc 	andi	r3,r20,65535
   13930:	1c46b03a 	or	r3,r3,r17
   13934:	1880042e 	bgeu	r3,r2,13948 <__umoddi3+0x11c>
   13938:	1cc7883a 	add	r3,r3,r19
   1393c:	1cc00236 	bltu	r3,r19,13948 <__umoddi3+0x11c>
   13940:	1880012e 	bgeu	r3,r2,13948 <__umoddi3+0x11c>
   13944:	1cc7883a 	add	r3,r3,r19
   13948:	1885c83a 	sub	r2,r3,r2
   1394c:	1484d83a 	srl	r2,r2,r18
   13950:	0007883a 	mov	r3,zero
   13954:	00004f06 	br	13a94 <__umoddi3+0x268>
   13958:	29c04c36 	bltu	r5,r7,13a8c <__umoddi3+0x260>
   1395c:	00bfffd4 	movui	r2,65535
   13960:	11c0582e 	bgeu	r2,r7,13ac4 <__umoddi3+0x298>
   13964:	00804034 	movhi	r2,256
   13968:	10bfffc4 	addi	r2,r2,-1
   1396c:	11c0e736 	bltu	r2,r7,13d0c <__umoddi3+0x4e0>
   13970:	01000404 	movi	r4,16
   13974:	3904d83a 	srl	r2,r7,r4
   13978:	00c20034 	movhi	r3,2048
   1397c:	18c07d04 	addi	r3,r3,500
   13980:	1885883a 	add	r2,r3,r2
   13984:	14c00003 	ldbu	r19,0(r2)
   13988:	00c00804 	movi	r3,32
   1398c:	9927883a 	add	r19,r19,r4
   13990:	1ce9c83a 	sub	r20,r3,r19
   13994:	a000581e 	bne	r20,zero,13af8 <__umoddi3+0x2cc>
   13998:	3c400136 	bltu	r7,r17,139a0 <__umoddi3+0x174>
   1399c:	8180eb36 	bltu	r16,r6,13d4c <__umoddi3+0x520>
   139a0:	8185c83a 	sub	r2,r16,r6
   139a4:	89e3c83a 	sub	r17,r17,r7
   139a8:	8089803a 	cmpltu	r4,r16,r2
   139ac:	8939c83a 	sub	fp,r17,r4
   139b0:	e007883a 	mov	r3,fp
   139b4:	00003706 	br	13a94 <__umoddi3+0x268>
   139b8:	3000041e 	bne	r6,zero,139cc <__umoddi3+0x1a0>
   139bc:	000b883a 	mov	r5,zero
   139c0:	01000044 	movi	r4,1
   139c4:	0009b8c0 	call	9b8c <__udivsi3>
   139c8:	1027883a 	mov	r19,r2
   139cc:	00bfffd4 	movui	r2,65535
   139d0:	14c0402e 	bgeu	r2,r19,13ad4 <__umoddi3+0x2a8>
   139d4:	00804034 	movhi	r2,256
   139d8:	10bfffc4 	addi	r2,r2,-1
   139dc:	14c0cd36 	bltu	r2,r19,13d14 <__umoddi3+0x4e8>
   139e0:	00800404 	movi	r2,16
   139e4:	9886d83a 	srl	r3,r19,r2
   139e8:	01020034 	movhi	r4,2048
   139ec:	21007d04 	addi	r4,r4,500
   139f0:	20c7883a 	add	r3,r4,r3
   139f4:	18c00003 	ldbu	r3,0(r3)
   139f8:	1887883a 	add	r3,r3,r2
   139fc:	00800804 	movi	r2,32
   13a00:	10e5c83a 	sub	r18,r2,r3
   13a04:	9000901e 	bne	r18,zero,13c48 <__umoddi3+0x41c>
   13a08:	982cd43a 	srli	r22,r19,16
   13a0c:	8ce3c83a 	sub	r17,r17,r19
   13a10:	9d7fffcc 	andi	r21,r19,65535
   13a14:	b00b883a 	mov	r5,r22
   13a18:	8809883a 	mov	r4,r17
   13a1c:	0009bf00 	call	9bf0 <__umodsi3>
   13a20:	8809883a 	mov	r4,r17
   13a24:	b00b883a 	mov	r5,r22
   13a28:	1021883a 	mov	r16,r2
   13a2c:	0009b8c0 	call	9b8c <__udivsi3>
   13a30:	8006943a 	slli	r3,r16,16
   13a34:	a008d43a 	srli	r4,r20,16
   13a38:	1545383a 	mul	r2,r2,r21
   13a3c:	20c8b03a 	or	r4,r4,r3
   13a40:	2080042e 	bgeu	r4,r2,13a54 <__umoddi3+0x228>
   13a44:	24c9883a 	add	r4,r4,r19
   13a48:	24c00236 	bltu	r4,r19,13a54 <__umoddi3+0x228>
   13a4c:	2080012e 	bgeu	r4,r2,13a54 <__umoddi3+0x228>
   13a50:	24c9883a 	add	r4,r4,r19
   13a54:	20a1c83a 	sub	r16,r4,r2
   13a58:	b00b883a 	mov	r5,r22
   13a5c:	8009883a 	mov	r4,r16
   13a60:	0009bf00 	call	9bf0 <__umodsi3>
   13a64:	1023883a 	mov	r17,r2
   13a68:	b00b883a 	mov	r5,r22
   13a6c:	8009883a 	mov	r4,r16
   13a70:	0009b8c0 	call	9b8c <__udivsi3>
   13a74:	8822943a 	slli	r17,r17,16
   13a78:	1545383a 	mul	r2,r2,r21
   13a7c:	a53fffcc 	andi	r20,r20,65535
   13a80:	a446b03a 	or	r3,r20,r17
   13a84:	18bfb02e 	bgeu	r3,r2,13948 <__alt_data_end+0xf0013948>
   13a88:	003fab06 	br	13938 <__alt_data_end+0xf0013938>
   13a8c:	2005883a 	mov	r2,r4
   13a90:	2807883a 	mov	r3,r5
   13a94:	dfc00b17 	ldw	ra,44(sp)
   13a98:	df000a17 	ldw	fp,40(sp)
   13a9c:	ddc00917 	ldw	r23,36(sp)
   13aa0:	dd800817 	ldw	r22,32(sp)
   13aa4:	dd400717 	ldw	r21,28(sp)
   13aa8:	dd000617 	ldw	r20,24(sp)
   13aac:	dcc00517 	ldw	r19,20(sp)
   13ab0:	dc800417 	ldw	r18,16(sp)
   13ab4:	dc400317 	ldw	r17,12(sp)
   13ab8:	dc000217 	ldw	r16,8(sp)
   13abc:	dec00c04 	addi	sp,sp,48
   13ac0:	f800283a 	ret
   13ac4:	04c03fc4 	movi	r19,255
   13ac8:	99c9803a 	cmpltu	r4,r19,r7
   13acc:	200890fa 	slli	r4,r4,3
   13ad0:	003fa806 	br	13974 <__alt_data_end+0xf0013974>
   13ad4:	00803fc4 	movi	r2,255
   13ad8:	14c5803a 	cmpltu	r2,r2,r19
   13adc:	100490fa 	slli	r2,r2,3
   13ae0:	003fc006 	br	139e4 <__alt_data_end+0xf00139e4>
   13ae4:	00804034 	movhi	r2,256
   13ae8:	10bfffc4 	addi	r2,r2,-1
   13aec:	11808b36 	bltu	r2,r6,13d1c <__umoddi3+0x4f0>
   13af0:	01000404 	movi	r4,16
   13af4:	003f6406 	br	13888 <__alt_data_end+0xf0013888>
   13af8:	34c4d83a 	srl	r2,r6,r19
   13afc:	3d0e983a 	sll	r7,r7,r20
   13b00:	8cf8d83a 	srl	fp,r17,r19
   13b04:	8d10983a 	sll	r8,r17,r20
   13b08:	38aab03a 	or	r21,r7,r2
   13b0c:	a82cd43a 	srli	r22,r21,16
   13b10:	84e2d83a 	srl	r17,r16,r19
   13b14:	e009883a 	mov	r4,fp
   13b18:	b00b883a 	mov	r5,r22
   13b1c:	8a22b03a 	or	r17,r17,r8
   13b20:	3524983a 	sll	r18,r6,r20
   13b24:	0009bf00 	call	9bf0 <__umodsi3>
   13b28:	e009883a 	mov	r4,fp
   13b2c:	b00b883a 	mov	r5,r22
   13b30:	102f883a 	mov	r23,r2
   13b34:	0009b8c0 	call	9b8c <__udivsi3>
   13b38:	100d883a 	mov	r6,r2
   13b3c:	b808943a 	slli	r4,r23,16
   13b40:	aa3fffcc 	andi	r8,r21,65535
   13b44:	8804d43a 	srli	r2,r17,16
   13b48:	41af383a 	mul	r23,r8,r6
   13b4c:	8520983a 	sll	r16,r16,r20
   13b50:	1104b03a 	or	r2,r2,r4
   13b54:	15c0042e 	bgeu	r2,r23,13b68 <__umoddi3+0x33c>
   13b58:	1545883a 	add	r2,r2,r21
   13b5c:	30ffffc4 	addi	r3,r6,-1
   13b60:	1540742e 	bgeu	r2,r21,13d34 <__umoddi3+0x508>
   13b64:	180d883a 	mov	r6,r3
   13b68:	15efc83a 	sub	r23,r2,r23
   13b6c:	b00b883a 	mov	r5,r22
   13b70:	b809883a 	mov	r4,r23
   13b74:	d9800115 	stw	r6,4(sp)
   13b78:	da000015 	stw	r8,0(sp)
   13b7c:	0009bf00 	call	9bf0 <__umodsi3>
   13b80:	b00b883a 	mov	r5,r22
   13b84:	b809883a 	mov	r4,r23
   13b88:	1039883a 	mov	fp,r2
   13b8c:	0009b8c0 	call	9b8c <__udivsi3>
   13b90:	da000017 	ldw	r8,0(sp)
   13b94:	e038943a 	slli	fp,fp,16
   13b98:	100b883a 	mov	r5,r2
   13b9c:	4089383a 	mul	r4,r8,r2
   13ba0:	8a3fffcc 	andi	r8,r17,65535
   13ba4:	4710b03a 	or	r8,r8,fp
   13ba8:	d9800117 	ldw	r6,4(sp)
   13bac:	4100042e 	bgeu	r8,r4,13bc0 <__umoddi3+0x394>
   13bb0:	4551883a 	add	r8,r8,r21
   13bb4:	10bfffc4 	addi	r2,r2,-1
   13bb8:	45405a2e 	bgeu	r8,r21,13d24 <__umoddi3+0x4f8>
   13bbc:	100b883a 	mov	r5,r2
   13bc0:	300c943a 	slli	r6,r6,16
   13bc4:	91ffffcc 	andi	r7,r18,65535
   13bc8:	9004d43a 	srli	r2,r18,16
   13bcc:	314cb03a 	or	r6,r6,r5
   13bd0:	317fffcc 	andi	r5,r6,65535
   13bd4:	300cd43a 	srli	r6,r6,16
   13bd8:	29d3383a 	mul	r9,r5,r7
   13bdc:	288b383a 	mul	r5,r5,r2
   13be0:	31cf383a 	mul	r7,r6,r7
   13be4:	4806d43a 	srli	r3,r9,16
   13be8:	4111c83a 	sub	r8,r8,r4
   13bec:	29cb883a 	add	r5,r5,r7
   13bf0:	194b883a 	add	r5,r3,r5
   13bf4:	3085383a 	mul	r2,r6,r2
   13bf8:	29c0022e 	bgeu	r5,r7,13c04 <__umoddi3+0x3d8>
   13bfc:	00c00074 	movhi	r3,1
   13c00:	10c5883a 	add	r2,r2,r3
   13c04:	2808d43a 	srli	r4,r5,16
   13c08:	280a943a 	slli	r5,r5,16
   13c0c:	4a7fffcc 	andi	r9,r9,65535
   13c10:	2085883a 	add	r2,r4,r2
   13c14:	2a4b883a 	add	r5,r5,r9
   13c18:	40803636 	bltu	r8,r2,13cf4 <__umoddi3+0x4c8>
   13c1c:	40804d26 	beq	r8,r2,13d54 <__umoddi3+0x528>
   13c20:	4089c83a 	sub	r4,r8,r2
   13c24:	280f883a 	mov	r7,r5
   13c28:	81cfc83a 	sub	r7,r16,r7
   13c2c:	81c7803a 	cmpltu	r3,r16,r7
   13c30:	20c7c83a 	sub	r3,r4,r3
   13c34:	1cc4983a 	sll	r2,r3,r19
   13c38:	3d0ed83a 	srl	r7,r7,r20
   13c3c:	1d06d83a 	srl	r3,r3,r20
   13c40:	11c4b03a 	or	r2,r2,r7
   13c44:	003f9306 	br	13a94 <__alt_data_end+0xf0013a94>
   13c48:	9ca6983a 	sll	r19,r19,r18
   13c4c:	88e8d83a 	srl	r20,r17,r3
   13c50:	80c4d83a 	srl	r2,r16,r3
   13c54:	982cd43a 	srli	r22,r19,16
   13c58:	8ca2983a 	sll	r17,r17,r18
   13c5c:	a009883a 	mov	r4,r20
   13c60:	b00b883a 	mov	r5,r22
   13c64:	1478b03a 	or	fp,r2,r17
   13c68:	0009bf00 	call	9bf0 <__umodsi3>
   13c6c:	a009883a 	mov	r4,r20
   13c70:	b00b883a 	mov	r5,r22
   13c74:	1023883a 	mov	r17,r2
   13c78:	0009b8c0 	call	9b8c <__udivsi3>
   13c7c:	9d7fffcc 	andi	r21,r19,65535
   13c80:	880a943a 	slli	r5,r17,16
   13c84:	e008d43a 	srli	r4,fp,16
   13c88:	a885383a 	mul	r2,r21,r2
   13c8c:	84a8983a 	sll	r20,r16,r18
   13c90:	2148b03a 	or	r4,r4,r5
   13c94:	2080042e 	bgeu	r4,r2,13ca8 <__umoddi3+0x47c>
   13c98:	24c9883a 	add	r4,r4,r19
   13c9c:	24c00236 	bltu	r4,r19,13ca8 <__umoddi3+0x47c>
   13ca0:	2080012e 	bgeu	r4,r2,13ca8 <__umoddi3+0x47c>
   13ca4:	24c9883a 	add	r4,r4,r19
   13ca8:	20a3c83a 	sub	r17,r4,r2
   13cac:	b00b883a 	mov	r5,r22
   13cb0:	8809883a 	mov	r4,r17
   13cb4:	0009bf00 	call	9bf0 <__umodsi3>
   13cb8:	102f883a 	mov	r23,r2
   13cbc:	8809883a 	mov	r4,r17
   13cc0:	b00b883a 	mov	r5,r22
   13cc4:	0009b8c0 	call	9b8c <__udivsi3>
   13cc8:	b82e943a 	slli	r23,r23,16
   13ccc:	a885383a 	mul	r2,r21,r2
   13cd0:	e13fffcc 	andi	r4,fp,65535
   13cd4:	25c8b03a 	or	r4,r4,r23
   13cd8:	2080042e 	bgeu	r4,r2,13cec <__umoddi3+0x4c0>
   13cdc:	24c9883a 	add	r4,r4,r19
   13ce0:	24c00236 	bltu	r4,r19,13cec <__umoddi3+0x4c0>
   13ce4:	2080012e 	bgeu	r4,r2,13cec <__umoddi3+0x4c0>
   13ce8:	24c9883a 	add	r4,r4,r19
   13cec:	20a3c83a 	sub	r17,r4,r2
   13cf0:	003f4806 	br	13a14 <__alt_data_end+0xf0013a14>
   13cf4:	2c8fc83a 	sub	r7,r5,r18
   13cf8:	1545c83a 	sub	r2,r2,r21
   13cfc:	29cb803a 	cmpltu	r5,r5,r7
   13d00:	1145c83a 	sub	r2,r2,r5
   13d04:	4089c83a 	sub	r4,r8,r2
   13d08:	003fc706 	br	13c28 <__alt_data_end+0xf0013c28>
   13d0c:	01000604 	movi	r4,24
   13d10:	003f1806 	br	13974 <__alt_data_end+0xf0013974>
   13d14:	00800604 	movi	r2,24
   13d18:	003f3206 	br	139e4 <__alt_data_end+0xf00139e4>
   13d1c:	01000604 	movi	r4,24
   13d20:	003ed906 	br	13888 <__alt_data_end+0xf0013888>
   13d24:	413fa52e 	bgeu	r8,r4,13bbc <__alt_data_end+0xf0013bbc>
   13d28:	297fff84 	addi	r5,r5,-2
   13d2c:	4551883a 	add	r8,r8,r21
   13d30:	003fa306 	br	13bc0 <__alt_data_end+0xf0013bc0>
   13d34:	15ff8b2e 	bgeu	r2,r23,13b64 <__alt_data_end+0xf0013b64>
   13d38:	31bfff84 	addi	r6,r6,-2
   13d3c:	1545883a 	add	r2,r2,r21
   13d40:	003f8906 	br	13b68 <__alt_data_end+0xf0013b68>
   13d44:	24c9883a 	add	r4,r4,r19
   13d48:	003eee06 	br	13904 <__alt_data_end+0xf0013904>
   13d4c:	8005883a 	mov	r2,r16
   13d50:	003f1706 	br	139b0 <__alt_data_end+0xf00139b0>
   13d54:	817fe736 	bltu	r16,r5,13cf4 <__alt_data_end+0xf0013cf4>
   13d58:	280f883a 	mov	r7,r5
   13d5c:	0009883a 	mov	r4,zero
   13d60:	003fb106 	br	13c28 <__alt_data_end+0xf0013c28>

00013d64 <__floatunsidf>:
   13d64:	defffe04 	addi	sp,sp,-8
   13d68:	dc000015 	stw	r16,0(sp)
   13d6c:	dfc00115 	stw	ra,4(sp)
   13d70:	2021883a 	mov	r16,r4
   13d74:	20002226 	beq	r4,zero,13e00 <__floatunsidf+0x9c>
   13d78:	0009a300 	call	9a30 <__clzsi2>
   13d7c:	01010784 	movi	r4,1054
   13d80:	2089c83a 	sub	r4,r4,r2
   13d84:	01810cc4 	movi	r6,1075
   13d88:	310dc83a 	sub	r6,r6,r4
   13d8c:	00c007c4 	movi	r3,31
   13d90:	1980120e 	bge	r3,r6,13ddc <__floatunsidf+0x78>
   13d94:	00c104c4 	movi	r3,1043
   13d98:	1907c83a 	sub	r3,r3,r4
   13d9c:	80ca983a 	sll	r5,r16,r3
   13da0:	00800434 	movhi	r2,16
   13da4:	10bfffc4 	addi	r2,r2,-1
   13da8:	2101ffcc 	andi	r4,r4,2047
   13dac:	0021883a 	mov	r16,zero
   13db0:	288a703a 	and	r5,r5,r2
   13db4:	2008953a 	slli	r4,r4,20
   13db8:	00c00434 	movhi	r3,16
   13dbc:	18ffffc4 	addi	r3,r3,-1
   13dc0:	28c6703a 	and	r3,r5,r3
   13dc4:	8005883a 	mov	r2,r16
   13dc8:	1906b03a 	or	r3,r3,r4
   13dcc:	dfc00117 	ldw	ra,4(sp)
   13dd0:	dc000017 	ldw	r16,0(sp)
   13dd4:	dec00204 	addi	sp,sp,8
   13dd8:	f800283a 	ret
   13ddc:	00c002c4 	movi	r3,11
   13de0:	188bc83a 	sub	r5,r3,r2
   13de4:	814ad83a 	srl	r5,r16,r5
   13de8:	00c00434 	movhi	r3,16
   13dec:	18ffffc4 	addi	r3,r3,-1
   13df0:	81a0983a 	sll	r16,r16,r6
   13df4:	2101ffcc 	andi	r4,r4,2047
   13df8:	28ca703a 	and	r5,r5,r3
   13dfc:	003fed06 	br	13db4 <__alt_data_end+0xf0013db4>
   13e00:	0009883a 	mov	r4,zero
   13e04:	000b883a 	mov	r5,zero
   13e08:	003fea06 	br	13db4 <__alt_data_end+0xf0013db4>

00013e0c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13e0c:	defffe04 	addi	sp,sp,-8
   13e10:	dfc00115 	stw	ra,4(sp)
   13e14:	df000015 	stw	fp,0(sp)
   13e18:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13e1c:	d0a01117 	ldw	r2,-32700(gp)
   13e20:	10000326 	beq	r2,zero,13e30 <alt_get_errno+0x24>
   13e24:	d0a01117 	ldw	r2,-32700(gp)
   13e28:	103ee83a 	callr	r2
   13e2c:	00000106 	br	13e34 <alt_get_errno+0x28>
   13e30:	d0a04504 	addi	r2,gp,-32492
}
   13e34:	e037883a 	mov	sp,fp
   13e38:	dfc00117 	ldw	ra,4(sp)
   13e3c:	df000017 	ldw	fp,0(sp)
   13e40:	dec00204 	addi	sp,sp,8
   13e44:	f800283a 	ret

00013e48 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   13e48:	defffb04 	addi	sp,sp,-20
   13e4c:	dfc00415 	stw	ra,16(sp)
   13e50:	df000315 	stw	fp,12(sp)
   13e54:	df000304 	addi	fp,sp,12
   13e58:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   13e5c:	e0bfff17 	ldw	r2,-4(fp)
   13e60:	10000616 	blt	r2,zero,13e7c <close+0x34>
   13e64:	e0bfff17 	ldw	r2,-4(fp)
   13e68:	10c00324 	muli	r3,r2,12
   13e6c:	00820034 	movhi	r2,2048
   13e70:	10843d04 	addi	r2,r2,4340
   13e74:	1885883a 	add	r2,r3,r2
   13e78:	00000106 	br	13e80 <close+0x38>
   13e7c:	0005883a 	mov	r2,zero
   13e80:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   13e84:	e0bffd17 	ldw	r2,-12(fp)
   13e88:	10001926 	beq	r2,zero,13ef0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   13e8c:	e0bffd17 	ldw	r2,-12(fp)
   13e90:	10800017 	ldw	r2,0(r2)
   13e94:	10800417 	ldw	r2,16(r2)
   13e98:	10000626 	beq	r2,zero,13eb4 <close+0x6c>
   13e9c:	e0bffd17 	ldw	r2,-12(fp)
   13ea0:	10800017 	ldw	r2,0(r2)
   13ea4:	10800417 	ldw	r2,16(r2)
   13ea8:	e13ffd17 	ldw	r4,-12(fp)
   13eac:	103ee83a 	callr	r2
   13eb0:	00000106 	br	13eb8 <close+0x70>
   13eb4:	0005883a 	mov	r2,zero
   13eb8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   13ebc:	e13fff17 	ldw	r4,-4(fp)
   13ec0:	001441c0 	call	1441c <alt_release_fd>
    if (rval < 0)
   13ec4:	e0bffe17 	ldw	r2,-8(fp)
   13ec8:	1000070e 	bge	r2,zero,13ee8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   13ecc:	0013e0c0 	call	13e0c <alt_get_errno>
   13ed0:	1007883a 	mov	r3,r2
   13ed4:	e0bffe17 	ldw	r2,-8(fp)
   13ed8:	0085c83a 	sub	r2,zero,r2
   13edc:	18800015 	stw	r2,0(r3)
      return -1;
   13ee0:	00bfffc4 	movi	r2,-1
   13ee4:	00000706 	br	13f04 <close+0xbc>
    }
    return 0;
   13ee8:	0005883a 	mov	r2,zero
   13eec:	00000506 	br	13f04 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13ef0:	0013e0c0 	call	13e0c <alt_get_errno>
   13ef4:	1007883a 	mov	r3,r2
   13ef8:	00801444 	movi	r2,81
   13efc:	18800015 	stw	r2,0(r3)
    return -1;
   13f00:	00bfffc4 	movi	r2,-1
  }
}
   13f04:	e037883a 	mov	sp,fp
   13f08:	dfc00117 	ldw	ra,4(sp)
   13f0c:	df000017 	ldw	fp,0(sp)
   13f10:	dec00204 	addi	sp,sp,8
   13f14:	f800283a 	ret

00013f18 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   13f18:	defffc04 	addi	sp,sp,-16
   13f1c:	df000315 	stw	fp,12(sp)
   13f20:	df000304 	addi	fp,sp,12
   13f24:	e13ffd15 	stw	r4,-12(fp)
   13f28:	e17ffe15 	stw	r5,-8(fp)
   13f2c:	e1bfff15 	stw	r6,-4(fp)
  return len;
   13f30:	e0bfff17 	ldw	r2,-4(fp)
}
   13f34:	e037883a 	mov	sp,fp
   13f38:	df000017 	ldw	fp,0(sp)
   13f3c:	dec00104 	addi	sp,sp,4
   13f40:	f800283a 	ret

00013f44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13f44:	defffe04 	addi	sp,sp,-8
   13f48:	dfc00115 	stw	ra,4(sp)
   13f4c:	df000015 	stw	fp,0(sp)
   13f50:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13f54:	d0a01117 	ldw	r2,-32700(gp)
   13f58:	10000326 	beq	r2,zero,13f68 <alt_get_errno+0x24>
   13f5c:	d0a01117 	ldw	r2,-32700(gp)
   13f60:	103ee83a 	callr	r2
   13f64:	00000106 	br	13f6c <alt_get_errno+0x28>
   13f68:	d0a04504 	addi	r2,gp,-32492
}
   13f6c:	e037883a 	mov	sp,fp
   13f70:	dfc00117 	ldw	ra,4(sp)
   13f74:	df000017 	ldw	fp,0(sp)
   13f78:	dec00204 	addi	sp,sp,8
   13f7c:	f800283a 	ret

00013f80 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   13f80:	defffb04 	addi	sp,sp,-20
   13f84:	dfc00415 	stw	ra,16(sp)
   13f88:	df000315 	stw	fp,12(sp)
   13f8c:	df000304 	addi	fp,sp,12
   13f90:	e13ffe15 	stw	r4,-8(fp)
   13f94:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13f98:	e0bffe17 	ldw	r2,-8(fp)
   13f9c:	10000616 	blt	r2,zero,13fb8 <fstat+0x38>
   13fa0:	e0bffe17 	ldw	r2,-8(fp)
   13fa4:	10c00324 	muli	r3,r2,12
   13fa8:	00820034 	movhi	r2,2048
   13fac:	10843d04 	addi	r2,r2,4340
   13fb0:	1885883a 	add	r2,r3,r2
   13fb4:	00000106 	br	13fbc <fstat+0x3c>
   13fb8:	0005883a 	mov	r2,zero
   13fbc:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   13fc0:	e0bffd17 	ldw	r2,-12(fp)
   13fc4:	10001026 	beq	r2,zero,14008 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   13fc8:	e0bffd17 	ldw	r2,-12(fp)
   13fcc:	10800017 	ldw	r2,0(r2)
   13fd0:	10800817 	ldw	r2,32(r2)
   13fd4:	10000726 	beq	r2,zero,13ff4 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   13fd8:	e0bffd17 	ldw	r2,-12(fp)
   13fdc:	10800017 	ldw	r2,0(r2)
   13fe0:	10800817 	ldw	r2,32(r2)
   13fe4:	e17fff17 	ldw	r5,-4(fp)
   13fe8:	e13ffd17 	ldw	r4,-12(fp)
   13fec:	103ee83a 	callr	r2
   13ff0:	00000a06 	br	1401c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   13ff4:	e0bfff17 	ldw	r2,-4(fp)
   13ff8:	00c80004 	movi	r3,8192
   13ffc:	10c00115 	stw	r3,4(r2)
      return 0;
   14000:	0005883a 	mov	r2,zero
   14004:	00000506 	br	1401c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   14008:	0013f440 	call	13f44 <alt_get_errno>
   1400c:	1007883a 	mov	r3,r2
   14010:	00801444 	movi	r2,81
   14014:	18800015 	stw	r2,0(r3)
    return -1;
   14018:	00bfffc4 	movi	r2,-1
  }
}
   1401c:	e037883a 	mov	sp,fp
   14020:	dfc00117 	ldw	ra,4(sp)
   14024:	df000017 	ldw	fp,0(sp)
   14028:	dec00204 	addi	sp,sp,8
   1402c:	f800283a 	ret

00014030 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14030:	defffe04 	addi	sp,sp,-8
   14034:	dfc00115 	stw	ra,4(sp)
   14038:	df000015 	stw	fp,0(sp)
   1403c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14040:	d0a01117 	ldw	r2,-32700(gp)
   14044:	10000326 	beq	r2,zero,14054 <alt_get_errno+0x24>
   14048:	d0a01117 	ldw	r2,-32700(gp)
   1404c:	103ee83a 	callr	r2
   14050:	00000106 	br	14058 <alt_get_errno+0x28>
   14054:	d0a04504 	addi	r2,gp,-32492
}
   14058:	e037883a 	mov	sp,fp
   1405c:	dfc00117 	ldw	ra,4(sp)
   14060:	df000017 	ldw	fp,0(sp)
   14064:	dec00204 	addi	sp,sp,8
   14068:	f800283a 	ret

0001406c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   1406c:	deffed04 	addi	sp,sp,-76
   14070:	dfc01215 	stw	ra,72(sp)
   14074:	df001115 	stw	fp,68(sp)
   14078:	df001104 	addi	fp,sp,68
   1407c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   14080:	e0bfff17 	ldw	r2,-4(fp)
   14084:	10000616 	blt	r2,zero,140a0 <isatty+0x34>
   14088:	e0bfff17 	ldw	r2,-4(fp)
   1408c:	10c00324 	muli	r3,r2,12
   14090:	00820034 	movhi	r2,2048
   14094:	10843d04 	addi	r2,r2,4340
   14098:	1885883a 	add	r2,r3,r2
   1409c:	00000106 	br	140a4 <isatty+0x38>
   140a0:	0005883a 	mov	r2,zero
   140a4:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   140a8:	e0bfef17 	ldw	r2,-68(fp)
   140ac:	10000e26 	beq	r2,zero,140e8 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   140b0:	e0bfef17 	ldw	r2,-68(fp)
   140b4:	10800017 	ldw	r2,0(r2)
   140b8:	10800817 	ldw	r2,32(r2)
   140bc:	1000021e 	bne	r2,zero,140c8 <isatty+0x5c>
    {
      return 1;
   140c0:	00800044 	movi	r2,1
   140c4:	00000d06 	br	140fc <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   140c8:	e0bff004 	addi	r2,fp,-64
   140cc:	100b883a 	mov	r5,r2
   140d0:	e13fff17 	ldw	r4,-4(fp)
   140d4:	0013f800 	call	13f80 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   140d8:	e0bff117 	ldw	r2,-60(fp)
   140dc:	10880020 	cmpeqi	r2,r2,8192
   140e0:	10803fcc 	andi	r2,r2,255
   140e4:	00000506 	br	140fc <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   140e8:	00140300 	call	14030 <alt_get_errno>
   140ec:	1007883a 	mov	r3,r2
   140f0:	00801444 	movi	r2,81
   140f4:	18800015 	stw	r2,0(r3)
    return 0;
   140f8:	0005883a 	mov	r2,zero
  }
}
   140fc:	e037883a 	mov	sp,fp
   14100:	dfc00117 	ldw	ra,4(sp)
   14104:	df000017 	ldw	fp,0(sp)
   14108:	dec00204 	addi	sp,sp,8
   1410c:	f800283a 	ret

00014110 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14110:	defffe04 	addi	sp,sp,-8
   14114:	dfc00115 	stw	ra,4(sp)
   14118:	df000015 	stw	fp,0(sp)
   1411c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14120:	d0a01117 	ldw	r2,-32700(gp)
   14124:	10000326 	beq	r2,zero,14134 <alt_get_errno+0x24>
   14128:	d0a01117 	ldw	r2,-32700(gp)
   1412c:	103ee83a 	callr	r2
   14130:	00000106 	br	14138 <alt_get_errno+0x28>
   14134:	d0a04504 	addi	r2,gp,-32492
}
   14138:	e037883a 	mov	sp,fp
   1413c:	dfc00117 	ldw	ra,4(sp)
   14140:	df000017 	ldw	fp,0(sp)
   14144:	dec00204 	addi	sp,sp,8
   14148:	f800283a 	ret

0001414c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   1414c:	defff904 	addi	sp,sp,-28
   14150:	dfc00615 	stw	ra,24(sp)
   14154:	df000515 	stw	fp,20(sp)
   14158:	df000504 	addi	fp,sp,20
   1415c:	e13ffd15 	stw	r4,-12(fp)
   14160:	e17ffe15 	stw	r5,-8(fp)
   14164:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   14168:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1416c:	e0bffd17 	ldw	r2,-12(fp)
   14170:	10000616 	blt	r2,zero,1418c <lseek+0x40>
   14174:	e0bffd17 	ldw	r2,-12(fp)
   14178:	10c00324 	muli	r3,r2,12
   1417c:	00820034 	movhi	r2,2048
   14180:	10843d04 	addi	r2,r2,4340
   14184:	1885883a 	add	r2,r3,r2
   14188:	00000106 	br	14190 <lseek+0x44>
   1418c:	0005883a 	mov	r2,zero
   14190:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   14194:	e0bffc17 	ldw	r2,-16(fp)
   14198:	10001026 	beq	r2,zero,141dc <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   1419c:	e0bffc17 	ldw	r2,-16(fp)
   141a0:	10800017 	ldw	r2,0(r2)
   141a4:	10800717 	ldw	r2,28(r2)
   141a8:	10000926 	beq	r2,zero,141d0 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   141ac:	e0bffc17 	ldw	r2,-16(fp)
   141b0:	10800017 	ldw	r2,0(r2)
   141b4:	10800717 	ldw	r2,28(r2)
   141b8:	e1bfff17 	ldw	r6,-4(fp)
   141bc:	e17ffe17 	ldw	r5,-8(fp)
   141c0:	e13ffc17 	ldw	r4,-16(fp)
   141c4:	103ee83a 	callr	r2
   141c8:	e0bffb15 	stw	r2,-20(fp)
   141cc:	00000506 	br	141e4 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   141d0:	00bfde84 	movi	r2,-134
   141d4:	e0bffb15 	stw	r2,-20(fp)
   141d8:	00000206 	br	141e4 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   141dc:	00bfebc4 	movi	r2,-81
   141e0:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   141e4:	e0bffb17 	ldw	r2,-20(fp)
   141e8:	1000070e 	bge	r2,zero,14208 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   141ec:	00141100 	call	14110 <alt_get_errno>
   141f0:	1007883a 	mov	r3,r2
   141f4:	e0bffb17 	ldw	r2,-20(fp)
   141f8:	0085c83a 	sub	r2,zero,r2
   141fc:	18800015 	stw	r2,0(r3)
    rc = -1;
   14200:	00bfffc4 	movi	r2,-1
   14204:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   14208:	e0bffb17 	ldw	r2,-20(fp)
}
   1420c:	e037883a 	mov	sp,fp
   14210:	dfc00117 	ldw	ra,4(sp)
   14214:	df000017 	ldw	fp,0(sp)
   14218:	dec00204 	addi	sp,sp,8
   1421c:	f800283a 	ret

00014220 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   14220:	defffd04 	addi	sp,sp,-12
   14224:	dfc00215 	stw	ra,8(sp)
   14228:	df000115 	stw	fp,4(sp)
   1422c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   14230:	0009883a 	mov	r4,zero
   14234:	00146980 	call	14698 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   14238:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   1423c:	00146d00 	call	146d0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   14240:	01820034 	movhi	r6,2048
   14244:	31813304 	addi	r6,r6,1228
   14248:	01420034 	movhi	r5,2048
   1424c:	29413304 	addi	r5,r5,1228
   14250:	01020034 	movhi	r4,2048
   14254:	21013304 	addi	r4,r4,1228
   14258:	00198e40 	call	198e4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   1425c:	00196140 	call	19614 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   14260:	010000b4 	movhi	r4,2
   14264:	21259d04 	addi	r4,r4,-27020
   14268:	001a93c0 	call	1a93c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   1426c:	d0a04717 	ldw	r2,-32484(gp)
   14270:	d0e04817 	ldw	r3,-32480(gp)
   14274:	d1204917 	ldw	r4,-32476(gp)
   14278:	200d883a 	mov	r6,r4
   1427c:	180b883a 	mov	r5,r3
   14280:	1009883a 	mov	r4,r2
   14284:	00051040 	call	5104 <main>
   14288:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   1428c:	01000044 	movi	r4,1
   14290:	0013e480 	call	13e48 <close>
  exit (result);
   14294:	e13fff17 	ldw	r4,-4(fp)
   14298:	001a9500 	call	1a950 <exit>

0001429c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   1429c:	defffe04 	addi	sp,sp,-8
   142a0:	df000115 	stw	fp,4(sp)
   142a4:	df000104 	addi	fp,sp,4
   142a8:	e13fff15 	stw	r4,-4(fp)
}
   142ac:	0001883a 	nop
   142b0:	e037883a 	mov	sp,fp
   142b4:	df000017 	ldw	fp,0(sp)
   142b8:	dec00104 	addi	sp,sp,4
   142bc:	f800283a 	ret

000142c0 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   142c0:	defffe04 	addi	sp,sp,-8
   142c4:	df000115 	stw	fp,4(sp)
   142c8:	df000104 	addi	fp,sp,4
   142cc:	e13fff15 	stw	r4,-4(fp)
}
   142d0:	0001883a 	nop
   142d4:	e037883a 	mov	sp,fp
   142d8:	df000017 	ldw	fp,0(sp)
   142dc:	dec00104 	addi	sp,sp,4
   142e0:	f800283a 	ret

000142e4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   142e4:	defffe04 	addi	sp,sp,-8
   142e8:	dfc00115 	stw	ra,4(sp)
   142ec:	df000015 	stw	fp,0(sp)
   142f0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   142f4:	d0a01117 	ldw	r2,-32700(gp)
   142f8:	10000326 	beq	r2,zero,14308 <alt_get_errno+0x24>
   142fc:	d0a01117 	ldw	r2,-32700(gp)
   14300:	103ee83a 	callr	r2
   14304:	00000106 	br	1430c <alt_get_errno+0x28>
   14308:	d0a04504 	addi	r2,gp,-32492
}
   1430c:	e037883a 	mov	sp,fp
   14310:	dfc00117 	ldw	ra,4(sp)
   14314:	df000017 	ldw	fp,0(sp)
   14318:	dec00204 	addi	sp,sp,8
   1431c:	f800283a 	ret

00014320 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   14320:	defff904 	addi	sp,sp,-28
   14324:	dfc00615 	stw	ra,24(sp)
   14328:	df000515 	stw	fp,20(sp)
   1432c:	df000504 	addi	fp,sp,20
   14330:	e13ffd15 	stw	r4,-12(fp)
   14334:	e17ffe15 	stw	r5,-8(fp)
   14338:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1433c:	e0bffd17 	ldw	r2,-12(fp)
   14340:	10000616 	blt	r2,zero,1435c <read+0x3c>
   14344:	e0bffd17 	ldw	r2,-12(fp)
   14348:	10c00324 	muli	r3,r2,12
   1434c:	00820034 	movhi	r2,2048
   14350:	10843d04 	addi	r2,r2,4340
   14354:	1885883a 	add	r2,r3,r2
   14358:	00000106 	br	14360 <read+0x40>
   1435c:	0005883a 	mov	r2,zero
   14360:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   14364:	e0bffb17 	ldw	r2,-20(fp)
   14368:	10002226 	beq	r2,zero,143f4 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   1436c:	e0bffb17 	ldw	r2,-20(fp)
   14370:	10800217 	ldw	r2,8(r2)
   14374:	108000cc 	andi	r2,r2,3
   14378:	10800060 	cmpeqi	r2,r2,1
   1437c:	1000181e 	bne	r2,zero,143e0 <read+0xc0>
        (fd->dev->read))
   14380:	e0bffb17 	ldw	r2,-20(fp)
   14384:	10800017 	ldw	r2,0(r2)
   14388:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   1438c:	10001426 	beq	r2,zero,143e0 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   14390:	e0bffb17 	ldw	r2,-20(fp)
   14394:	10800017 	ldw	r2,0(r2)
   14398:	10800517 	ldw	r2,20(r2)
   1439c:	e0ffff17 	ldw	r3,-4(fp)
   143a0:	180d883a 	mov	r6,r3
   143a4:	e17ffe17 	ldw	r5,-8(fp)
   143a8:	e13ffb17 	ldw	r4,-20(fp)
   143ac:	103ee83a 	callr	r2
   143b0:	e0bffc15 	stw	r2,-16(fp)
   143b4:	e0bffc17 	ldw	r2,-16(fp)
   143b8:	1000070e 	bge	r2,zero,143d8 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   143bc:	00142e40 	call	142e4 <alt_get_errno>
   143c0:	1007883a 	mov	r3,r2
   143c4:	e0bffc17 	ldw	r2,-16(fp)
   143c8:	0085c83a 	sub	r2,zero,r2
   143cc:	18800015 	stw	r2,0(r3)
          return -1;
   143d0:	00bfffc4 	movi	r2,-1
   143d4:	00000c06 	br	14408 <read+0xe8>
        }
        return rval;
   143d8:	e0bffc17 	ldw	r2,-16(fp)
   143dc:	00000a06 	br	14408 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   143e0:	00142e40 	call	142e4 <alt_get_errno>
   143e4:	1007883a 	mov	r3,r2
   143e8:	00800344 	movi	r2,13
   143ec:	18800015 	stw	r2,0(r3)
   143f0:	00000406 	br	14404 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   143f4:	00142e40 	call	142e4 <alt_get_errno>
   143f8:	1007883a 	mov	r3,r2
   143fc:	00801444 	movi	r2,81
   14400:	18800015 	stw	r2,0(r3)
  }
  return -1;
   14404:	00bfffc4 	movi	r2,-1
}
   14408:	e037883a 	mov	sp,fp
   1440c:	dfc00117 	ldw	ra,4(sp)
   14410:	df000017 	ldw	fp,0(sp)
   14414:	dec00204 	addi	sp,sp,8
   14418:	f800283a 	ret

0001441c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   1441c:	defffe04 	addi	sp,sp,-8
   14420:	df000115 	stw	fp,4(sp)
   14424:	df000104 	addi	fp,sp,4
   14428:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   1442c:	e0bfff17 	ldw	r2,-4(fp)
   14430:	108000d0 	cmplti	r2,r2,3
   14434:	10000d1e 	bne	r2,zero,1446c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   14438:	00820034 	movhi	r2,2048
   1443c:	10843d04 	addi	r2,r2,4340
   14440:	e0ffff17 	ldw	r3,-4(fp)
   14444:	18c00324 	muli	r3,r3,12
   14448:	10c5883a 	add	r2,r2,r3
   1444c:	10800204 	addi	r2,r2,8
   14450:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   14454:	00820034 	movhi	r2,2048
   14458:	10843d04 	addi	r2,r2,4340
   1445c:	e0ffff17 	ldw	r3,-4(fp)
   14460:	18c00324 	muli	r3,r3,12
   14464:	10c5883a 	add	r2,r2,r3
   14468:	10000015 	stw	zero,0(r2)
  }
}
   1446c:	0001883a 	nop
   14470:	e037883a 	mov	sp,fp
   14474:	df000017 	ldw	fp,0(sp)
   14478:	dec00104 	addi	sp,sp,4
   1447c:	f800283a 	ret

00014480 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   14480:	defff904 	addi	sp,sp,-28
   14484:	df000615 	stw	fp,24(sp)
   14488:	df000604 	addi	fp,sp,24
   1448c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14490:	0005303a 	rdctl	r2,status
   14494:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14498:	e0fffe17 	ldw	r3,-8(fp)
   1449c:	00bfff84 	movi	r2,-2
   144a0:	1884703a 	and	r2,r3,r2
   144a4:	1001703a 	wrctl	status,r2
  
  return context;
   144a8:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   144ac:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   144b0:	d0a01317 	ldw	r2,-32692(gp)
   144b4:	10c000c4 	addi	r3,r2,3
   144b8:	00bfff04 	movi	r2,-4
   144bc:	1884703a 	and	r2,r3,r2
   144c0:	d0a01315 	stw	r2,-32692(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   144c4:	d0e01317 	ldw	r3,-32692(gp)
   144c8:	e0bfff17 	ldw	r2,-4(fp)
   144cc:	1887883a 	add	r3,r3,r2
   144d0:	00840034 	movhi	r2,4096
   144d4:	10800004 	addi	r2,r2,0
   144d8:	10c0062e 	bgeu	r2,r3,144f4 <sbrk+0x74>
   144dc:	e0bffb17 	ldw	r2,-20(fp)
   144e0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   144e4:	e0bffa17 	ldw	r2,-24(fp)
   144e8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   144ec:	00bfffc4 	movi	r2,-1
   144f0:	00000b06 	br	14520 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   144f4:	d0a01317 	ldw	r2,-32692(gp)
   144f8:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   144fc:	d0e01317 	ldw	r3,-32692(gp)
   14500:	e0bfff17 	ldw	r2,-4(fp)
   14504:	1885883a 	add	r2,r3,r2
   14508:	d0a01315 	stw	r2,-32692(gp)
   1450c:	e0bffb17 	ldw	r2,-20(fp)
   14510:	e0bffc15 	stw	r2,-16(fp)
   14514:	e0bffc17 	ldw	r2,-16(fp)
   14518:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   1451c:	e0bffd17 	ldw	r2,-12(fp)
} 
   14520:	e037883a 	mov	sp,fp
   14524:	df000017 	ldw	fp,0(sp)
   14528:	dec00104 	addi	sp,sp,4
   1452c:	f800283a 	ret

00014530 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14530:	defffe04 	addi	sp,sp,-8
   14534:	dfc00115 	stw	ra,4(sp)
   14538:	df000015 	stw	fp,0(sp)
   1453c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14540:	d0a01117 	ldw	r2,-32700(gp)
   14544:	10000326 	beq	r2,zero,14554 <alt_get_errno+0x24>
   14548:	d0a01117 	ldw	r2,-32700(gp)
   1454c:	103ee83a 	callr	r2
   14550:	00000106 	br	14558 <alt_get_errno+0x28>
   14554:	d0a04504 	addi	r2,gp,-32492
}
   14558:	e037883a 	mov	sp,fp
   1455c:	dfc00117 	ldw	ra,4(sp)
   14560:	df000017 	ldw	fp,0(sp)
   14564:	dec00204 	addi	sp,sp,8
   14568:	f800283a 	ret

0001456c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   1456c:	defff904 	addi	sp,sp,-28
   14570:	dfc00615 	stw	ra,24(sp)
   14574:	df000515 	stw	fp,20(sp)
   14578:	df000504 	addi	fp,sp,20
   1457c:	e13ffd15 	stw	r4,-12(fp)
   14580:	e17ffe15 	stw	r5,-8(fp)
   14584:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   14588:	e0bffd17 	ldw	r2,-12(fp)
   1458c:	10000616 	blt	r2,zero,145a8 <write+0x3c>
   14590:	e0bffd17 	ldw	r2,-12(fp)
   14594:	10c00324 	muli	r3,r2,12
   14598:	00820034 	movhi	r2,2048
   1459c:	10843d04 	addi	r2,r2,4340
   145a0:	1885883a 	add	r2,r3,r2
   145a4:	00000106 	br	145ac <write+0x40>
   145a8:	0005883a 	mov	r2,zero
   145ac:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   145b0:	e0bffb17 	ldw	r2,-20(fp)
   145b4:	10002126 	beq	r2,zero,1463c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   145b8:	e0bffb17 	ldw	r2,-20(fp)
   145bc:	10800217 	ldw	r2,8(r2)
   145c0:	108000cc 	andi	r2,r2,3
   145c4:	10001826 	beq	r2,zero,14628 <write+0xbc>
   145c8:	e0bffb17 	ldw	r2,-20(fp)
   145cc:	10800017 	ldw	r2,0(r2)
   145d0:	10800617 	ldw	r2,24(r2)
   145d4:	10001426 	beq	r2,zero,14628 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   145d8:	e0bffb17 	ldw	r2,-20(fp)
   145dc:	10800017 	ldw	r2,0(r2)
   145e0:	10800617 	ldw	r2,24(r2)
   145e4:	e0ffff17 	ldw	r3,-4(fp)
   145e8:	180d883a 	mov	r6,r3
   145ec:	e17ffe17 	ldw	r5,-8(fp)
   145f0:	e13ffb17 	ldw	r4,-20(fp)
   145f4:	103ee83a 	callr	r2
   145f8:	e0bffc15 	stw	r2,-16(fp)
   145fc:	e0bffc17 	ldw	r2,-16(fp)
   14600:	1000070e 	bge	r2,zero,14620 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   14604:	00145300 	call	14530 <alt_get_errno>
   14608:	1007883a 	mov	r3,r2
   1460c:	e0bffc17 	ldw	r2,-16(fp)
   14610:	0085c83a 	sub	r2,zero,r2
   14614:	18800015 	stw	r2,0(r3)
        return -1;
   14618:	00bfffc4 	movi	r2,-1
   1461c:	00000c06 	br	14650 <write+0xe4>
      }
      return rval;
   14620:	e0bffc17 	ldw	r2,-16(fp)
   14624:	00000a06 	br	14650 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   14628:	00145300 	call	14530 <alt_get_errno>
   1462c:	1007883a 	mov	r3,r2
   14630:	00800344 	movi	r2,13
   14634:	18800015 	stw	r2,0(r3)
   14638:	00000406 	br	1464c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   1463c:	00145300 	call	14530 <alt_get_errno>
   14640:	1007883a 	mov	r3,r2
   14644:	00801444 	movi	r2,81
   14648:	18800015 	stw	r2,0(r3)
  }
  return -1;
   1464c:	00bfffc4 	movi	r2,-1
}
   14650:	e037883a 	mov	sp,fp
   14654:	dfc00117 	ldw	ra,4(sp)
   14658:	df000017 	ldw	fp,0(sp)
   1465c:	dec00204 	addi	sp,sp,8
   14660:	f800283a 	ret

00014664 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   14664:	defffd04 	addi	sp,sp,-12
   14668:	dfc00215 	stw	ra,8(sp)
   1466c:	df000115 	stw	fp,4(sp)
   14670:	df000104 	addi	fp,sp,4
   14674:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   14678:	d1600e04 	addi	r5,gp,-32712
   1467c:	e13fff17 	ldw	r4,-4(fp)
   14680:	00195700 	call	19570 <alt_dev_llist_insert>
}
   14684:	e037883a 	mov	sp,fp
   14688:	dfc00117 	ldw	ra,4(sp)
   1468c:	df000017 	ldw	fp,0(sp)
   14690:	dec00204 	addi	sp,sp,8
   14694:	f800283a 	ret

00014698 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   14698:	defffd04 	addi	sp,sp,-12
   1469c:	dfc00215 	stw	ra,8(sp)
   146a0:	df000115 	stw	fp,4(sp)
   146a4:	df000104 	addi	fp,sp,4
   146a8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   146ac:	0019d880 	call	19d88 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   146b0:	00800044 	movi	r2,1
   146b4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   146b8:	0001883a 	nop
   146bc:	e037883a 	mov	sp,fp
   146c0:	dfc00117 	ldw	ra,4(sp)
   146c4:	df000017 	ldw	fp,0(sp)
   146c8:	dec00204 	addi	sp,sp,8
   146cc:	f800283a 	ret

000146d0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   146d0:	defffd04 	addi	sp,sp,-12
   146d4:	dfc00215 	stw	ra,8(sp)
   146d8:	df000115 	stw	fp,4(sp)
   146dc:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   146e0:	01c0fa04 	movi	r7,1000
   146e4:	000d883a 	mov	r6,zero
   146e8:	000b883a 	mov	r5,zero
   146ec:	01000134 	movhi	r4,4
   146f0:	210c1004 	addi	r4,r4,12352
   146f4:	00180b80 	call	180b8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   146f8:	01020034 	movhi	r4,2048
   146fc:	21049d04 	addi	r4,r4,4724
   14700:	0014a580 	call	14a58 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   14704:	01800144 	movi	r6,5
   14708:	000b883a 	mov	r5,zero
   1470c:	01020034 	movhi	r4,2048
   14710:	2104de04 	addi	r4,r4,4984
   14714:	00168680 	call	16868 <altera_avalon_jtag_uart_init>
   14718:	01020034 	movhi	r4,2048
   1471c:	2104d404 	addi	r4,r4,4944
   14720:	00146640 	call	14664 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   14724:	01020034 	movhi	r4,2048
   14728:	2108f604 	addi	r4,r4,9176
   1472c:	0017eac0 	call	17eac <altera_avalon_lcd_16207_init>
   14730:	01020034 	movhi	r4,2048
   14734:	2108ec04 	addi	r4,r4,9136
   14738:	00146640 	call	14664 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   1473c:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   14740:	018000c4 	movi	r6,3
   14744:	000b883a 	mov	r5,zero
   14748:	01020034 	movhi	r4,2048
   1474c:	21093e04 	addi	r4,r4,9464
   14750:	001823c0 	call	1823c <altera_avalon_uart_init>
   14754:	01020034 	movhi	r4,2048
   14758:	21093404 	addi	r4,r4,9424
   1475c:	00146640 	call	14664 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   14760:	01020034 	movhi	r4,2048
   14764:	21096504 	addi	r4,r4,9620
   14768:	0018b280 	call	18b28 <alt_up_ps2_init>
   1476c:	01020034 	movhi	r4,2048
   14770:	21096504 	addi	r4,r4,9620
   14774:	00146640 	call	14664 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   14778:	00820034 	movhi	r2,2048
   1477c:	10897304 	addi	r2,r2,9676
   14780:	10800a17 	ldw	r2,40(r2)
   14784:	10800104 	addi	r2,r2,4
   14788:	10800017 	ldw	r2,0(r2)
   1478c:	10ffffcc 	andi	r3,r2,65535
   14790:	00820034 	movhi	r2,2048
   14794:	10897304 	addi	r2,r2,9676
   14798:	10c00c15 	stw	r3,48(r2)
   1479c:	00820034 	movhi	r2,2048
   147a0:	10897304 	addi	r2,r2,9676
   147a4:	10800a17 	ldw	r2,40(r2)
   147a8:	10800104 	addi	r2,r2,4
   147ac:	10800017 	ldw	r2,0(r2)
   147b0:	1006d43a 	srli	r3,r2,16
   147b4:	00820034 	movhi	r2,2048
   147b8:	10897304 	addi	r2,r2,9676
   147bc:	10c00d15 	stw	r3,52(r2)
   147c0:	00820034 	movhi	r2,2048
   147c4:	10897304 	addi	r2,r2,9676
   147c8:	10800c17 	ldw	r2,48(r2)
   147cc:	10801068 	cmpgeui	r2,r2,65
   147d0:	1000081e 	bne	r2,zero,147f4 <alt_sys_init+0x124>
   147d4:	00820034 	movhi	r2,2048
   147d8:	10897304 	addi	r2,r2,9676
   147dc:	00c00fc4 	movi	r3,63
   147e0:	10c00f15 	stw	r3,60(r2)
   147e4:	00820034 	movhi	r2,2048
   147e8:	10897304 	addi	r2,r2,9676
   147ec:	00c00184 	movi	r3,6
   147f0:	10c01015 	stw	r3,64(r2)
   147f4:	00820034 	movhi	r2,2048
   147f8:	10897304 	addi	r2,r2,9676
   147fc:	10800d17 	ldw	r2,52(r2)
   14800:	10800868 	cmpgeui	r2,r2,33
   14804:	1000041e 	bne	r2,zero,14818 <alt_sys_init+0x148>
   14808:	00820034 	movhi	r2,2048
   1480c:	10897304 	addi	r2,r2,9676
   14810:	00c007c4 	movi	r3,31
   14814:	10c01115 	stw	r3,68(r2)
   14818:	01020034 	movhi	r4,2048
   1481c:	21097304 	addi	r4,r4,9676
   14820:	00190b00 	call	190b0 <alt_up_char_buffer_init>
   14824:	01020034 	movhi	r4,2048
   14828:	21097304 	addi	r4,r4,9676
   1482c:	00146640 	call	14664 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   14830:	00820034 	movhi	r2,2048
   14834:	10898504 	addi	r2,r2,9748
   14838:	10800a17 	ldw	r2,40(r2)
   1483c:	10800017 	ldw	r2,0(r2)
   14840:	1007883a 	mov	r3,r2
   14844:	00820034 	movhi	r2,2048
   14848:	10898504 	addi	r2,r2,9748
   1484c:	10c00b15 	stw	r3,44(r2)
   14850:	00820034 	movhi	r2,2048
   14854:	10898504 	addi	r2,r2,9748
   14858:	10800a17 	ldw	r2,40(r2)
   1485c:	10800104 	addi	r2,r2,4
   14860:	10800017 	ldw	r2,0(r2)
   14864:	1007883a 	mov	r3,r2
   14868:	00820034 	movhi	r2,2048
   1486c:	10898504 	addi	r2,r2,9748
   14870:	10c00c15 	stw	r3,48(r2)
   14874:	00820034 	movhi	r2,2048
   14878:	10898504 	addi	r2,r2,9748
   1487c:	10800a17 	ldw	r2,40(r2)
   14880:	10800204 	addi	r2,r2,8
   14884:	10800017 	ldw	r2,0(r2)
   14888:	10ffffcc 	andi	r3,r2,65535
   1488c:	00820034 	movhi	r2,2048
   14890:	10898504 	addi	r2,r2,9748
   14894:	10c00f15 	stw	r3,60(r2)
   14898:	00820034 	movhi	r2,2048
   1489c:	10898504 	addi	r2,r2,9748
   148a0:	10800a17 	ldw	r2,40(r2)
   148a4:	10800204 	addi	r2,r2,8
   148a8:	10800017 	ldw	r2,0(r2)
   148ac:	1006d43a 	srli	r3,r2,16
   148b0:	00820034 	movhi	r2,2048
   148b4:	10898504 	addi	r2,r2,9748
   148b8:	10c01015 	stw	r3,64(r2)
   148bc:	00820034 	movhi	r2,2048
   148c0:	10898504 	addi	r2,r2,9748
   148c4:	10800a17 	ldw	r2,40(r2)
   148c8:	10800304 	addi	r2,r2,12
   148cc:	10800017 	ldw	r2,0(r2)
   148d0:	1005d07a 	srai	r2,r2,1
   148d4:	10c0004c 	andi	r3,r2,1
   148d8:	00820034 	movhi	r2,2048
   148dc:	10898504 	addi	r2,r2,9748
   148e0:	10c00d15 	stw	r3,52(r2)
   148e4:	00820034 	movhi	r2,2048
   148e8:	10898504 	addi	r2,r2,9748
   148ec:	10800a17 	ldw	r2,40(r2)
   148f0:	10800304 	addi	r2,r2,12
   148f4:	10800017 	ldw	r2,0(r2)
   148f8:	1005d13a 	srai	r2,r2,4
   148fc:	10c003cc 	andi	r3,r2,15
   14900:	00820034 	movhi	r2,2048
   14904:	10898504 	addi	r2,r2,9748
   14908:	10c00e15 	stw	r3,56(r2)
   1490c:	00820034 	movhi	r2,2048
   14910:	10898504 	addi	r2,r2,9748
   14914:	10800a17 	ldw	r2,40(r2)
   14918:	10800304 	addi	r2,r2,12
   1491c:	10800017 	ldw	r2,0(r2)
   14920:	1005d43a 	srai	r2,r2,16
   14924:	e0bfff05 	stb	r2,-4(fp)
   14928:	00820034 	movhi	r2,2048
   1492c:	10898504 	addi	r2,r2,9748
   14930:	10800a17 	ldw	r2,40(r2)
   14934:	10800304 	addi	r2,r2,12
   14938:	10800017 	ldw	r2,0(r2)
   1493c:	1004d63a 	srli	r2,r2,24
   14940:	e0bfff45 	stb	r2,-3(fp)
   14944:	00820034 	movhi	r2,2048
   14948:	10898504 	addi	r2,r2,9748
   1494c:	10800e17 	ldw	r2,56(r2)
   14950:	10800058 	cmpnei	r2,r2,1
   14954:	1000041e 	bne	r2,zero,14968 <alt_sys_init+0x298>
   14958:	00820034 	movhi	r2,2048
   1495c:	10898504 	addi	r2,r2,9748
   14960:	10001115 	stw	zero,68(r2)
   14964:	00000e06 	br	149a0 <alt_sys_init+0x2d0>
   14968:	00820034 	movhi	r2,2048
   1496c:	10898504 	addi	r2,r2,9748
   14970:	10800e17 	ldw	r2,56(r2)
   14974:	10800098 	cmpnei	r2,r2,2
   14978:	1000051e 	bne	r2,zero,14990 <alt_sys_init+0x2c0>
   1497c:	00820034 	movhi	r2,2048
   14980:	10898504 	addi	r2,r2,9748
   14984:	00c00044 	movi	r3,1
   14988:	10c01115 	stw	r3,68(r2)
   1498c:	00000406 	br	149a0 <alt_sys_init+0x2d0>
   14990:	00820034 	movhi	r2,2048
   14994:	10898504 	addi	r2,r2,9748
   14998:	00c00084 	movi	r3,2
   1499c:	10c01115 	stw	r3,68(r2)
   149a0:	e0bfff03 	ldbu	r2,-4(fp)
   149a4:	00c00804 	movi	r3,32
   149a8:	1885c83a 	sub	r2,r3,r2
   149ac:	00ffffc4 	movi	r3,-1
   149b0:	1886d83a 	srl	r3,r3,r2
   149b4:	00820034 	movhi	r2,2048
   149b8:	10898504 	addi	r2,r2,9748
   149bc:	10c01215 	stw	r3,72(r2)
   149c0:	e0ffff03 	ldbu	r3,-4(fp)
   149c4:	00820034 	movhi	r2,2048
   149c8:	10898504 	addi	r2,r2,9748
   149cc:	10801117 	ldw	r2,68(r2)
   149d0:	1887883a 	add	r3,r3,r2
   149d4:	00820034 	movhi	r2,2048
   149d8:	10898504 	addi	r2,r2,9748
   149dc:	10c01315 	stw	r3,76(r2)
   149e0:	e0bfff43 	ldbu	r2,-3(fp)
   149e4:	00c00804 	movi	r3,32
   149e8:	1885c83a 	sub	r2,r3,r2
   149ec:	00ffffc4 	movi	r3,-1
   149f0:	1886d83a 	srl	r3,r3,r2
   149f4:	00820034 	movhi	r2,2048
   149f8:	10898504 	addi	r2,r2,9748
   149fc:	10c01415 	stw	r3,80(r2)
   14a00:	01020034 	movhi	r4,2048
   14a04:	21098504 	addi	r4,r4,9748
   14a08:	00146640 	call	14664 <alt_dev_reg>
}
   14a0c:	0001883a 	nop
   14a10:	e037883a 	mov	sp,fp
   14a14:	dfc00117 	ldw	ra,4(sp)
   14a18:	df000017 	ldw	fp,0(sp)
   14a1c:	dec00204 	addi	sp,sp,8
   14a20:	f800283a 	ret

00014a24 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   14a24:	defffd04 	addi	sp,sp,-12
   14a28:	dfc00215 	stw	ra,8(sp)
   14a2c:	df000115 	stw	fp,4(sp)
   14a30:	df000104 	addi	fp,sp,4
   14a34:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   14a38:	d1601504 	addi	r5,gp,-32684
   14a3c:	e13fff17 	ldw	r4,-4(fp)
   14a40:	00195700 	call	19570 <alt_dev_llist_insert>
}
   14a44:	e037883a 	mov	sp,fp
   14a48:	dfc00117 	ldw	ra,4(sp)
   14a4c:	df000017 	ldw	fp,0(sp)
   14a50:	dec00204 	addi	sp,sp,8
   14a54:	f800283a 	ret

00014a58 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   14a58:	defffc04 	addi	sp,sp,-16
   14a5c:	dfc00315 	stw	ra,12(sp)
   14a60:	df000215 	stw	fp,8(sp)
   14a64:	df000204 	addi	fp,sp,8
   14a68:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14a6c:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   14a70:	e13fff17 	ldw	r4,-4(fp)
   14a74:	0015ebc0 	call	15ebc <alt_read_cfi_width>
   14a78:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14a7c:	e0bffe17 	ldw	r2,-8(fp)
   14a80:	1000031e 	bne	r2,zero,14a90 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   14a84:	e13fff17 	ldw	r4,-4(fp)
   14a88:	00156140 	call	15614 <alt_set_flash_width_func>
   14a8c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14a90:	e0bffe17 	ldw	r2,-8(fp)
   14a94:	1000031e 	bne	r2,zero,14aa4 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   14a98:	e13fff17 	ldw	r4,-4(fp)
   14a9c:	00158f40 	call	158f4 <alt_read_cfi_table>
   14aa0:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   14aa4:	e0bffe17 	ldw	r2,-8(fp)
   14aa8:	1000031e 	bne	r2,zero,14ab8 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   14aac:	e13fff17 	ldw	r4,-4(fp)
   14ab0:	00157d80 	call	157d8 <alt_set_flash_algorithm_func>
   14ab4:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   14ab8:	e0bffe17 	ldw	r2,-8(fp)
   14abc:	1000041e 	bne	r2,zero,14ad0 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   14ac0:	e0bfff17 	ldw	r2,-4(fp)
   14ac4:	1009883a 	mov	r4,r2
   14ac8:	0014a240 	call	14a24 <alt_flash_device_register>
   14acc:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   14ad0:	e0bffe17 	ldw	r2,-8(fp)
}
   14ad4:	e037883a 	mov	sp,fp
   14ad8:	dfc00117 	ldw	ra,4(sp)
   14adc:	df000017 	ldw	fp,0(sp)
   14ae0:	dec00204 	addi	sp,sp,8
   14ae4:	f800283a 	ret

00014ae8 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   14ae8:	defff104 	addi	sp,sp,-60
   14aec:	dfc00e15 	stw	ra,56(sp)
   14af0:	df000d15 	stw	fp,52(sp)
   14af4:	df000d04 	addi	fp,sp,52
   14af8:	e13ffc15 	stw	r4,-16(fp)
   14afc:	e17ffd15 	stw	r5,-12(fp)
   14b00:	e1bffe15 	stw	r6,-8(fp)
   14b04:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   14b08:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   14b0c:	e0bfff17 	ldw	r2,-4(fp)
   14b10:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   14b14:	e0bffd17 	ldw	r2,-12(fp)
   14b18:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14b1c:	e0bffc17 	ldw	r2,-16(fp)
   14b20:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14b24:	e03ff515 	stw	zero,-44(fp)
   14b28:	00008706 	br	14d48 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14b2c:	e0fffa17 	ldw	r3,-24(fp)
   14b30:	e0bff517 	ldw	r2,-44(fp)
   14b34:	1004913a 	slli	r2,r2,4
   14b38:	1885883a 	add	r2,r3,r2
   14b3c:	10800d04 	addi	r2,r2,52
   14b40:	10800017 	ldw	r2,0(r2)
   14b44:	e0fffd17 	ldw	r3,-12(fp)
   14b48:	18807c16 	blt	r3,r2,14d3c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   14b4c:	e0fffa17 	ldw	r3,-24(fp)
   14b50:	e0bff517 	ldw	r2,-44(fp)
   14b54:	1004913a 	slli	r2,r2,4
   14b58:	1885883a 	add	r2,r3,r2
   14b5c:	10800d04 	addi	r2,r2,52
   14b60:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   14b64:	e13ffa17 	ldw	r4,-24(fp)
   14b68:	e0bff517 	ldw	r2,-44(fp)
   14b6c:	1004913a 	slli	r2,r2,4
   14b70:	2085883a 	add	r2,r4,r2
   14b74:	10800e04 	addi	r2,r2,56
   14b78:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   14b7c:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14b80:	e0fffd17 	ldw	r3,-12(fp)
   14b84:	18806d0e 	bge	r3,r2,14d3c <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   14b88:	e0fffa17 	ldw	r3,-24(fp)
   14b8c:	e0bff517 	ldw	r2,-44(fp)
   14b90:	1004913a 	slli	r2,r2,4
   14b94:	1885883a 	add	r2,r3,r2
   14b98:	10800d04 	addi	r2,r2,52
   14b9c:	10800017 	ldw	r2,0(r2)
   14ba0:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14ba4:	e03ff615 	stw	zero,-40(fp)
   14ba8:	00005c06 	br	14d1c <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   14bac:	e0fffd17 	ldw	r3,-12(fp)
   14bb0:	e0bff717 	ldw	r2,-36(fp)
   14bb4:	18804d16 	blt	r3,r2,14cec <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   14bb8:	e0fffa17 	ldw	r3,-24(fp)
   14bbc:	e0bff517 	ldw	r2,-44(fp)
   14bc0:	10800104 	addi	r2,r2,4
   14bc4:	1004913a 	slli	r2,r2,4
   14bc8:	1885883a 	add	r2,r3,r2
   14bcc:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   14bd0:	e0bff717 	ldw	r2,-36(fp)
   14bd4:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   14bd8:	e0fffd17 	ldw	r3,-12(fp)
   14bdc:	1880430e 	bge	r3,r2,14cec <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   14be0:	e0fffa17 	ldw	r3,-24(fp)
   14be4:	e0bff517 	ldw	r2,-44(fp)
   14be8:	10800104 	addi	r2,r2,4
   14bec:	1004913a 	slli	r2,r2,4
   14bf0:	1885883a 	add	r2,r3,r2
   14bf4:	10c00017 	ldw	r3,0(r2)
   14bf8:	e0bff717 	ldw	r2,-36(fp)
   14bfc:	1887883a 	add	r3,r3,r2
   14c00:	e0bffd17 	ldw	r2,-12(fp)
   14c04:	1885c83a 	sub	r2,r3,r2
   14c08:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   14c0c:	e0fffb17 	ldw	r3,-20(fp)
   14c10:	e0bfff17 	ldw	r2,-4(fp)
   14c14:	1880010e 	bge	r3,r2,14c1c <alt_flash_cfi_write+0x134>
   14c18:	1805883a 	mov	r2,r3
   14c1c:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   14c20:	e0bffa17 	ldw	r2,-24(fp)
   14c24:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   14c28:	e0bffd17 	ldw	r2,-12(fp)
   14c2c:	1885883a 	add	r2,r3,r2
   14c30:	e0fffb17 	ldw	r3,-20(fp)
   14c34:	180d883a 	mov	r6,r3
   14c38:	100b883a 	mov	r5,r2
   14c3c:	e13ffe17 	ldw	r4,-8(fp)
   14c40:	0009c580 	call	9c58 <memcmp>
   14c44:	10001326 	beq	r2,zero,14c94 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   14c48:	e0bffa17 	ldw	r2,-24(fp)
   14c4c:	10800817 	ldw	r2,32(r2)
   14c50:	e0fffa17 	ldw	r3,-24(fp)
   14c54:	e17ff717 	ldw	r5,-36(fp)
   14c58:	1809883a 	mov	r4,r3
   14c5c:	103ee83a 	callr	r2
   14c60:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   14c64:	e0bff417 	ldw	r2,-48(fp)
   14c68:	10000a1e 	bne	r2,zero,14c94 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   14c6c:	e0bffa17 	ldw	r2,-24(fp)
   14c70:	10800917 	ldw	r2,36(r2)
   14c74:	e13ffa17 	ldw	r4,-24(fp)
   14c78:	e0fffb17 	ldw	r3,-20(fp)
   14c7c:	d8c00015 	stw	r3,0(sp)
   14c80:	e1fffe17 	ldw	r7,-8(fp)
   14c84:	e1bffd17 	ldw	r6,-12(fp)
   14c88:	e17ff717 	ldw	r5,-36(fp)
   14c8c:	103ee83a 	callr	r2
   14c90:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   14c94:	e0ffff17 	ldw	r3,-4(fp)
   14c98:	e0bffb17 	ldw	r2,-20(fp)
   14c9c:	18802e26 	beq	r3,r2,14d58 <alt_flash_cfi_write+0x270>
   14ca0:	e0bff417 	ldw	r2,-48(fp)
   14ca4:	10002c1e 	bne	r2,zero,14d58 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   14ca8:	e0ffff17 	ldw	r3,-4(fp)
   14cac:	e0bffb17 	ldw	r2,-20(fp)
   14cb0:	1885c83a 	sub	r2,r3,r2
   14cb4:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   14cb8:	e0fffa17 	ldw	r3,-24(fp)
   14cbc:	e0bff517 	ldw	r2,-44(fp)
   14cc0:	10800104 	addi	r2,r2,4
   14cc4:	1004913a 	slli	r2,r2,4
   14cc8:	1885883a 	add	r2,r3,r2
   14ccc:	10c00017 	ldw	r3,0(r2)
   14cd0:	e0bff717 	ldw	r2,-36(fp)
   14cd4:	1885883a 	add	r2,r3,r2
   14cd8:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   14cdc:	e0bffb17 	ldw	r2,-20(fp)
   14ce0:	e0fffe17 	ldw	r3,-8(fp)
   14ce4:	1885883a 	add	r2,r3,r2
   14ce8:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   14cec:	e0fffa17 	ldw	r3,-24(fp)
   14cf0:	e0bff517 	ldw	r2,-44(fp)
   14cf4:	10800104 	addi	r2,r2,4
   14cf8:	1004913a 	slli	r2,r2,4
   14cfc:	1885883a 	add	r2,r3,r2
   14d00:	10800017 	ldw	r2,0(r2)
   14d04:	e0fff717 	ldw	r3,-36(fp)
   14d08:	1885883a 	add	r2,r3,r2
   14d0c:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14d10:	e0bff617 	ldw	r2,-40(fp)
   14d14:	10800044 	addi	r2,r2,1
   14d18:	e0bff615 	stw	r2,-40(fp)
   14d1c:	e0fffa17 	ldw	r3,-24(fp)
   14d20:	e0bff517 	ldw	r2,-44(fp)
   14d24:	1004913a 	slli	r2,r2,4
   14d28:	1885883a 	add	r2,r3,r2
   14d2c:	10800f04 	addi	r2,r2,60
   14d30:	10800017 	ldw	r2,0(r2)
   14d34:	e0fff617 	ldw	r3,-40(fp)
   14d38:	18bf9c16 	blt	r3,r2,14bac <__alt_data_end+0xf0014bac>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14d3c:	e0bff517 	ldw	r2,-44(fp)
   14d40:	10800044 	addi	r2,r2,1
   14d44:	e0bff515 	stw	r2,-44(fp)
   14d48:	e0bffa17 	ldw	r2,-24(fp)
   14d4c:	10800c17 	ldw	r2,48(r2)
   14d50:	e0fff517 	ldw	r3,-44(fp)
   14d54:	18bf7516 	blt	r3,r2,14b2c <__alt_data_end+0xf0014b2c>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   14d58:	e0bffa17 	ldw	r2,-24(fp)
   14d5c:	10c00a17 	ldw	r3,40(r2)
   14d60:	e0bff917 	ldw	r2,-28(fp)
   14d64:	1885883a 	add	r2,r3,r2
   14d68:	e0fff817 	ldw	r3,-32(fp)
   14d6c:	180b883a 	mov	r5,r3
   14d70:	1009883a 	mov	r4,r2
   14d74:	00194bc0 	call	194bc <alt_dcache_flush>
  return ret_code;
   14d78:	e0bff417 	ldw	r2,-48(fp)
}
   14d7c:	e037883a 	mov	sp,fp
   14d80:	dfc00117 	ldw	ra,4(sp)
   14d84:	df000017 	ldw	fp,0(sp)
   14d88:	dec00204 	addi	sp,sp,8
   14d8c:	f800283a 	ret

00014d90 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   14d90:	defffa04 	addi	sp,sp,-24
   14d94:	df000515 	stw	fp,20(sp)
   14d98:	df000504 	addi	fp,sp,20
   14d9c:	e13ffd15 	stw	r4,-12(fp)
   14da0:	e17ffe15 	stw	r5,-8(fp)
   14da4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   14da8:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   14dac:	e0bffd17 	ldw	r2,-12(fp)
   14db0:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   14db4:	e0bffc17 	ldw	r2,-16(fp)
   14db8:	10c00c17 	ldw	r3,48(r2)
   14dbc:	e0bfff17 	ldw	r2,-4(fp)
   14dc0:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   14dc4:	e0bffc17 	ldw	r2,-16(fp)
   14dc8:	10800c17 	ldw	r2,48(r2)
   14dcc:	1000031e 	bne	r2,zero,14ddc <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   14dd0:	00bffec4 	movi	r2,-5
   14dd4:	e0bffb15 	stw	r2,-20(fp)
   14dd8:	00000b06 	br	14e08 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14ddc:	e0bffc17 	ldw	r2,-16(fp)
   14de0:	10800c17 	ldw	r2,48(r2)
   14de4:	10800250 	cmplti	r2,r2,9
   14de8:	1000031e 	bne	r2,zero,14df8 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   14dec:	00bffd04 	movi	r2,-12
   14df0:	e0bffb15 	stw	r2,-20(fp)
   14df4:	00000406 	br	14e08 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   14df8:	e0bffc17 	ldw	r2,-16(fp)
   14dfc:	10c00d04 	addi	r3,r2,52
   14e00:	e0bffe17 	ldw	r2,-8(fp)
   14e04:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   14e08:	e0bffb17 	ldw	r2,-20(fp)
}
   14e0c:	e037883a 	mov	sp,fp
   14e10:	df000017 	ldw	fp,0(sp)
   14e14:	dec00104 	addi	sp,sp,4
   14e18:	f800283a 	ret

00014e1c <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   14e1c:	defff904 	addi	sp,sp,-28
   14e20:	dfc00615 	stw	ra,24(sp)
   14e24:	df000515 	stw	fp,20(sp)
   14e28:	df000504 	addi	fp,sp,20
   14e2c:	e13ffc15 	stw	r4,-16(fp)
   14e30:	e17ffd15 	stw	r5,-12(fp)
   14e34:	e1bffe15 	stw	r6,-8(fp)
   14e38:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14e3c:	e0bffc17 	ldw	r2,-16(fp)
   14e40:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   14e44:	e0bffb17 	ldw	r2,-20(fp)
   14e48:	10c00a17 	ldw	r3,40(r2)
   14e4c:	e0bffd17 	ldw	r2,-12(fp)
   14e50:	1885883a 	add	r2,r3,r2
   14e54:	e0ffff17 	ldw	r3,-4(fp)
   14e58:	180d883a 	mov	r6,r3
   14e5c:	100b883a 	mov	r5,r2
   14e60:	e13ffe17 	ldw	r4,-8(fp)
   14e64:	0009cd40 	call	9cd4 <memcpy>
  return 0;
   14e68:	0005883a 	mov	r2,zero
}
   14e6c:	e037883a 	mov	sp,fp
   14e70:	dfc00117 	ldw	ra,4(sp)
   14e74:	df000017 	ldw	fp,0(sp)
   14e78:	dec00204 	addi	sp,sp,8
   14e7c:	f800283a 	ret

00014e80 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   14e80:	defffa04 	addi	sp,sp,-24
   14e84:	df000515 	stw	fp,20(sp)
   14e88:	df000504 	addi	fp,sp,20
   14e8c:	e13ffd15 	stw	r4,-12(fp)
   14e90:	e17ffe15 	stw	r5,-8(fp)
   14e94:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   14e98:	e0bffd17 	ldw	r2,-12(fp)
   14e9c:	10802f17 	ldw	r2,188(r2)
   14ea0:	10800058 	cmpnei	r2,r2,1
   14ea4:	1000091e 	bne	r2,zero,14ecc <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   14ea8:	e0bffd17 	ldw	r2,-12(fp)
   14eac:	10c00a17 	ldw	r3,40(r2)
   14eb0:	e0bffe17 	ldw	r2,-8(fp)
   14eb4:	1885883a 	add	r2,r3,r2
   14eb8:	e0ffff17 	ldw	r3,-4(fp)
   14ebc:	18c00003 	ldbu	r3,0(r3)
   14ec0:	18c03fcc 	andi	r3,r3,255
   14ec4:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14ec8:	00003f06 	br	14fc8 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   14ecc:	e0bffd17 	ldw	r2,-12(fp)
   14ed0:	10802f17 	ldw	r2,188(r2)
   14ed4:	10800098 	cmpnei	r2,r2,2
   14ed8:	1000141e 	bne	r2,zero,14f2c <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   14edc:	e0bfff17 	ldw	r2,-4(fp)
   14ee0:	10800003 	ldbu	r2,0(r2)
   14ee4:	10803fcc 	andi	r2,r2,255
   14ee8:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   14eec:	e0bfff17 	ldw	r2,-4(fp)
   14ef0:	10800044 	addi	r2,r2,1
   14ef4:	10800003 	ldbu	r2,0(r2)
   14ef8:	10803fcc 	andi	r2,r2,255
   14efc:	1004923a 	slli	r2,r2,8
   14f00:	1007883a 	mov	r3,r2
   14f04:	e0bffb0b 	ldhu	r2,-20(fp)
   14f08:	1884b03a 	or	r2,r3,r2
   14f0c:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   14f10:	e0bffd17 	ldw	r2,-12(fp)
   14f14:	10c00a17 	ldw	r3,40(r2)
   14f18:	e0bffe17 	ldw	r2,-8(fp)
   14f1c:	1885883a 	add	r2,r3,r2
   14f20:	e0fffb0b 	ldhu	r3,-20(fp)
   14f24:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14f28:	00002706 	br	14fc8 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   14f2c:	e0bffd17 	ldw	r2,-12(fp)
   14f30:	10802f17 	ldw	r2,188(r2)
   14f34:	10800118 	cmpnei	r2,r2,4
   14f38:	1000231e 	bne	r2,zero,14fc8 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   14f3c:	e0bfff17 	ldw	r2,-4(fp)
   14f40:	10800003 	ldbu	r2,0(r2)
   14f44:	10803fcc 	andi	r2,r2,255
   14f48:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   14f4c:	e0bfff17 	ldw	r2,-4(fp)
   14f50:	10800044 	addi	r2,r2,1
   14f54:	10800003 	ldbu	r2,0(r2)
   14f58:	10803fcc 	andi	r2,r2,255
   14f5c:	1004923a 	slli	r2,r2,8
   14f60:	e0fffc17 	ldw	r3,-16(fp)
   14f64:	1884b03a 	or	r2,r3,r2
   14f68:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   14f6c:	e0bfff17 	ldw	r2,-4(fp)
   14f70:	10800084 	addi	r2,r2,2
   14f74:	10800003 	ldbu	r2,0(r2)
   14f78:	10803fcc 	andi	r2,r2,255
   14f7c:	1004943a 	slli	r2,r2,16
   14f80:	e0fffc17 	ldw	r3,-16(fp)
   14f84:	1884b03a 	or	r2,r3,r2
   14f88:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   14f8c:	e0bfff17 	ldw	r2,-4(fp)
   14f90:	108000c4 	addi	r2,r2,3
   14f94:	10800003 	ldbu	r2,0(r2)
   14f98:	10803fcc 	andi	r2,r2,255
   14f9c:	1004963a 	slli	r2,r2,24
   14fa0:	e0fffc17 	ldw	r3,-16(fp)
   14fa4:	1884b03a 	or	r2,r3,r2
   14fa8:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   14fac:	e0bffd17 	ldw	r2,-12(fp)
   14fb0:	10c00a17 	ldw	r3,40(r2)
   14fb4:	e0bffe17 	ldw	r2,-8(fp)
   14fb8:	1885883a 	add	r2,r3,r2
   14fbc:	e0fffc17 	ldw	r3,-16(fp)
   14fc0:	10c00035 	stwio	r3,0(r2)
  }

  return;
   14fc4:	0001883a 	nop
   14fc8:	0001883a 	nop
}
   14fcc:	e037883a 	mov	sp,fp
   14fd0:	df000017 	ldw	fp,0(sp)
   14fd4:	dec00104 	addi	sp,sp,4
   14fd8:	f800283a 	ret

00014fdc <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   14fdc:	defff304 	addi	sp,sp,-52
   14fe0:	dfc00c15 	stw	ra,48(sp)
   14fe4:	df000b15 	stw	fp,44(sp)
   14fe8:	df000b04 	addi	fp,sp,44
   14fec:	e13ffc15 	stw	r4,-16(fp)
   14ff0:	e17ffd15 	stw	r5,-12(fp)
   14ff4:	e1bffe15 	stw	r6,-8(fp)
   14ff8:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   14ffc:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   15000:	e0bffc17 	ldw	r2,-16(fp)
   15004:	10c00a17 	ldw	r3,40(r2)
   15008:	e0bffd17 	ldw	r2,-12(fp)
   1500c:	1885883a 	add	r2,r3,r2
   15010:	1007883a 	mov	r3,r2
                      flash->mode_width);
   15014:	e0bffc17 	ldw	r2,-16(fp)
   15018:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   1501c:	1889283a 	div	r4,r3,r2
   15020:	2085383a 	mul	r2,r4,r2
   15024:	1885c83a 	sub	r2,r3,r2
   15028:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   1502c:	e0bff817 	ldw	r2,-32(fp)
   15030:	10003b26 	beq	r2,zero,15120 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   15034:	e0bffc17 	ldw	r2,-16(fp)
   15038:	10c02f17 	ldw	r3,188(r2)
   1503c:	e0bff817 	ldw	r2,-32(fp)
   15040:	1885c83a 	sub	r2,r3,r2
   15044:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   15048:	e03ff615 	stw	zero,-40(fp)
   1504c:	00001206 	br	15098 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   15050:	e0bffc17 	ldw	r2,-16(fp)
   15054:	10800a17 	ldw	r2,40(r2)
   15058:	e13ffd17 	ldw	r4,-12(fp)
   1505c:	e0fff817 	ldw	r3,-32(fp)
   15060:	20c9c83a 	sub	r4,r4,r3
   15064:	e0fff617 	ldw	r3,-40(fp)
   15068:	20c7883a 	add	r3,r4,r3
   1506c:	10c5883a 	add	r2,r2,r3
   15070:	10800023 	ldbuio	r2,0(r2)
   15074:	10803fcc 	andi	r2,r2,255
   15078:	1009883a 	mov	r4,r2
   1507c:	e0fffb04 	addi	r3,fp,-20
   15080:	e0bff617 	ldw	r2,-40(fp)
   15084:	1885883a 	add	r2,r3,r2
   15088:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   1508c:	e0bff617 	ldw	r2,-40(fp)
   15090:	10800044 	addi	r2,r2,1
   15094:	e0bff615 	stw	r2,-40(fp)
   15098:	e0fff617 	ldw	r3,-40(fp)
   1509c:	e0bff817 	ldw	r2,-32(fp)
   150a0:	18bfeb16 	blt	r3,r2,15050 <__alt_data_end+0xf0015050>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   150a4:	e03ff615 	stw	zero,-40(fp)
   150a8:	00000d06 	br	150e0 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   150ac:	e0fff817 	ldw	r3,-32(fp)
   150b0:	e0bff617 	ldw	r2,-40(fp)
   150b4:	1885883a 	add	r2,r3,r2
   150b8:	e0fff617 	ldw	r3,-40(fp)
   150bc:	e13ffe17 	ldw	r4,-8(fp)
   150c0:	20c7883a 	add	r3,r4,r3
   150c4:	18c00003 	ldbu	r3,0(r3)
   150c8:	e13ffb04 	addi	r4,fp,-20
   150cc:	2085883a 	add	r2,r4,r2
   150d0:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   150d4:	e0bff617 	ldw	r2,-40(fp)
   150d8:	10800044 	addi	r2,r2,1
   150dc:	e0bff615 	stw	r2,-40(fp)
   150e0:	e0fff617 	ldw	r3,-40(fp)
   150e4:	e0bff917 	ldw	r2,-28(fp)
   150e8:	18bff016 	blt	r3,r2,150ac <__alt_data_end+0xf00150ac>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   150ec:	e0fffd17 	ldw	r3,-12(fp)
   150f0:	e0bff817 	ldw	r2,-32(fp)
   150f4:	1887c83a 	sub	r3,r3,r2
   150f8:	e13ffb04 	addi	r4,fp,-20
   150fc:	e0800217 	ldw	r2,8(fp)
   15100:	200d883a 	mov	r6,r4
   15104:	180b883a 	mov	r5,r3
   15108:	e13ffc17 	ldw	r4,-16(fp)
   1510c:	103ee83a 	callr	r2
   15110:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   15114:	e0bff917 	ldw	r2,-28(fp)
   15118:	e0bff615 	stw	r2,-40(fp)
   1511c:	00000106 	br	15124 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   15120:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   15124:	e0fffd17 	ldw	r3,-12(fp)
   15128:	e0bfff17 	ldw	r2,-4(fp)
   1512c:	1885883a 	add	r2,r3,r2
   15130:	e0fffc17 	ldw	r3,-16(fp)
   15134:	18c02f17 	ldw	r3,188(r3)
   15138:	10c9283a 	div	r4,r2,r3
   1513c:	20c7383a 	mul	r3,r4,r3
   15140:	10c5c83a 	sub	r2,r2,r3
   15144:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   15148:	00001106 	br	15190 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   1514c:	e0fffd17 	ldw	r3,-12(fp)
   15150:	e0bff617 	ldw	r2,-40(fp)
   15154:	1889883a 	add	r4,r3,r2
   15158:	e0bff617 	ldw	r2,-40(fp)
   1515c:	e0fffe17 	ldw	r3,-8(fp)
   15160:	1887883a 	add	r3,r3,r2
   15164:	e0800217 	ldw	r2,8(fp)
   15168:	180d883a 	mov	r6,r3
   1516c:	200b883a 	mov	r5,r4
   15170:	e13ffc17 	ldw	r4,-16(fp)
   15174:	103ee83a 	callr	r2
   15178:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   1517c:	e0bffc17 	ldw	r2,-16(fp)
   15180:	10802f17 	ldw	r2,188(r2)
   15184:	e0fff617 	ldw	r3,-40(fp)
   15188:	1885883a 	add	r2,r3,r2
   1518c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   15190:	e0bff517 	ldw	r2,-44(fp)
   15194:	1000051e 	bne	r2,zero,151ac <alt_flash_program_block+0x1d0>
   15198:	e0ffff17 	ldw	r3,-4(fp)
   1519c:	e0bffa17 	ldw	r2,-24(fp)
   151a0:	1885c83a 	sub	r2,r3,r2
   151a4:	e0fff617 	ldw	r3,-40(fp)
   151a8:	18bfe816 	blt	r3,r2,1514c <__alt_data_end+0xf001514c>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   151ac:	e0bffa17 	ldw	r2,-24(fp)
   151b0:	10003c26 	beq	r2,zero,152a4 <alt_flash_program_block+0x2c8>
   151b4:	e0bff517 	ldw	r2,-44(fp)
   151b8:	10003a1e 	bne	r2,zero,152a4 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   151bc:	e0bffc17 	ldw	r2,-16(fp)
   151c0:	10c02f17 	ldw	r3,188(r2)
   151c4:	e0bffa17 	ldw	r2,-24(fp)
   151c8:	1885c83a 	sub	r2,r3,r2
   151cc:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   151d0:	e03ff715 	stw	zero,-36(fp)
   151d4:	00000d06 	br	1520c <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   151d8:	e0fff617 	ldw	r3,-40(fp)
   151dc:	e0bff717 	ldw	r2,-36(fp)
   151e0:	1885883a 	add	r2,r3,r2
   151e4:	e0fffe17 	ldw	r3,-8(fp)
   151e8:	1885883a 	add	r2,r3,r2
   151ec:	10c00003 	ldbu	r3,0(r2)
   151f0:	e13ffb04 	addi	r4,fp,-20
   151f4:	e0bff717 	ldw	r2,-36(fp)
   151f8:	2085883a 	add	r2,r4,r2
   151fc:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   15200:	e0bff717 	ldw	r2,-36(fp)
   15204:	10800044 	addi	r2,r2,1
   15208:	e0bff715 	stw	r2,-36(fp)
   1520c:	e0fff717 	ldw	r3,-36(fp)
   15210:	e0bffa17 	ldw	r2,-24(fp)
   15214:	18bff016 	blt	r3,r2,151d8 <__alt_data_end+0xf00151d8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   15218:	e03ff715 	stw	zero,-36(fp)
   1521c:	00001406 	br	15270 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   15220:	e0fffa17 	ldw	r3,-24(fp)
   15224:	e0bff717 	ldw	r2,-36(fp)
   15228:	1885883a 	add	r2,r3,r2
   1522c:	e0fffc17 	ldw	r3,-16(fp)
   15230:	18c00a17 	ldw	r3,40(r3)
   15234:	e17ffd17 	ldw	r5,-12(fp)
   15238:	e13fff17 	ldw	r4,-4(fp)
   1523c:	290b883a 	add	r5,r5,r4
   15240:	e13ff717 	ldw	r4,-36(fp)
   15244:	2909883a 	add	r4,r5,r4
   15248:	1907883a 	add	r3,r3,r4
   1524c:	18c00023 	ldbuio	r3,0(r3)
   15250:	18c03fcc 	andi	r3,r3,255
   15254:	1809883a 	mov	r4,r3
   15258:	e0fffb04 	addi	r3,fp,-20
   1525c:	1885883a 	add	r2,r3,r2
   15260:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   15264:	e0bff717 	ldw	r2,-36(fp)
   15268:	10800044 	addi	r2,r2,1
   1526c:	e0bff715 	stw	r2,-36(fp)
   15270:	e0fff717 	ldw	r3,-36(fp)
   15274:	e0bff817 	ldw	r2,-32(fp)
   15278:	18bfe916 	blt	r3,r2,15220 <__alt_data_end+0xf0015220>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   1527c:	e0fffd17 	ldw	r3,-12(fp)
   15280:	e0bff617 	ldw	r2,-40(fp)
   15284:	1887883a 	add	r3,r3,r2
   15288:	e13ffb04 	addi	r4,fp,-20
   1528c:	e0800217 	ldw	r2,8(fp)
   15290:	200d883a 	mov	r6,r4
   15294:	180b883a 	mov	r5,r3
   15298:	e13ffc17 	ldw	r4,-16(fp)
   1529c:	103ee83a 	callr	r2
   152a0:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   152a4:	e0bff517 	ldw	r2,-44(fp)
}
   152a8:	e037883a 	mov	sp,fp
   152ac:	dfc00117 	ldw	ra,4(sp)
   152b0:	df000017 	ldw	fp,0(sp)
   152b4:	dec00204 	addi	sp,sp,8
   152b8:	f800283a 	ret

000152bc <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   152bc:	defffd04 	addi	sp,sp,-12
   152c0:	df000215 	stw	fp,8(sp)
   152c4:	df000204 	addi	fp,sp,8
   152c8:	e13ffe15 	stw	r4,-8(fp)
   152cc:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   152d0:	e0bffe17 	ldw	r2,-8(fp)
   152d4:	10c00a17 	ldw	r3,40(r2)
   152d8:	e0bfff17 	ldw	r2,-4(fp)
   152dc:	1885883a 	add	r2,r3,r2
   152e0:	10800023 	ldbuio	r2,0(r2)
   152e4:	10803fcc 	andi	r2,r2,255
}
   152e8:	e037883a 	mov	sp,fp
   152ec:	df000017 	ldw	fp,0(sp)
   152f0:	dec00104 	addi	sp,sp,4
   152f4:	f800283a 	ret

000152f8 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   152f8:	defffd04 	addi	sp,sp,-12
   152fc:	df000215 	stw	fp,8(sp)
   15300:	df000204 	addi	fp,sp,8
   15304:	e13ffe15 	stw	r4,-8(fp)
   15308:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   1530c:	e0bffe17 	ldw	r2,-8(fp)
   15310:	10c00a17 	ldw	r3,40(r2)
   15314:	e0bfff17 	ldw	r2,-4(fp)
   15318:	1085883a 	add	r2,r2,r2
   1531c:	1885883a 	add	r2,r3,r2
   15320:	1080002b 	ldhuio	r2,0(r2)
   15324:	10bfffcc 	andi	r2,r2,65535
}
   15328:	e037883a 	mov	sp,fp
   1532c:	df000017 	ldw	fp,0(sp)
   15330:	dec00104 	addi	sp,sp,4
   15334:	f800283a 	ret

00015338 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   15338:	defffd04 	addi	sp,sp,-12
   1533c:	df000215 	stw	fp,8(sp)
   15340:	df000204 	addi	fp,sp,8
   15344:	e13ffe15 	stw	r4,-8(fp)
   15348:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   1534c:	e0bffe17 	ldw	r2,-8(fp)
   15350:	10c00a17 	ldw	r3,40(r2)
   15354:	e0bfff17 	ldw	r2,-4(fp)
   15358:	1085883a 	add	r2,r2,r2
   1535c:	1085883a 	add	r2,r2,r2
   15360:	1885883a 	add	r2,r3,r2
   15364:	10800037 	ldwio	r2,0(r2)
}
   15368:	e037883a 	mov	sp,fp
   1536c:	df000017 	ldw	fp,0(sp)
   15370:	dec00104 	addi	sp,sp,4
   15374:	f800283a 	ret

00015378 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15378:	defffc04 	addi	sp,sp,-16
   1537c:	df000315 	stw	fp,12(sp)
   15380:	df000304 	addi	fp,sp,12
   15384:	e13ffd15 	stw	r4,-12(fp)
   15388:	e17ffe15 	stw	r5,-8(fp)
   1538c:	3005883a 	mov	r2,r6
   15390:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   15394:	e0bffe17 	ldw	r2,-8(fp)
   15398:	e0fffd17 	ldw	r3,-12(fp)
   1539c:	1885883a 	add	r2,r3,r2
   153a0:	e0ffff03 	ldbu	r3,-4(fp)
   153a4:	10c00025 	stbio	r3,0(r2)
  return;
   153a8:	0001883a 	nop
}
   153ac:	e037883a 	mov	sp,fp
   153b0:	df000017 	ldw	fp,0(sp)
   153b4:	dec00104 	addi	sp,sp,4
   153b8:	f800283a 	ret

000153bc <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   153bc:	defffc04 	addi	sp,sp,-16
   153c0:	df000315 	stw	fp,12(sp)
   153c4:	df000304 	addi	fp,sp,12
   153c8:	e13ffd15 	stw	r4,-12(fp)
   153cc:	e17ffe15 	stw	r5,-8(fp)
   153d0:	3005883a 	mov	r2,r6
   153d4:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   153d8:	e0bffe17 	ldw	r2,-8(fp)
   153dc:	1080004c 	andi	r2,r2,1
   153e0:	10000826 	beq	r2,zero,15404 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   153e4:	e0bffe17 	ldw	r2,-8(fp)
   153e8:	1085883a 	add	r2,r2,r2
   153ec:	1007883a 	mov	r3,r2
   153f0:	e0bffd17 	ldw	r2,-12(fp)
   153f4:	10c5883a 	add	r2,r2,r3
   153f8:	e0ffff03 	ldbu	r3,-4(fp)
   153fc:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   15400:	00000806 	br	15424 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   15404:	e0bffe17 	ldw	r2,-8(fp)
   15408:	1085883a 	add	r2,r2,r2
   1540c:	10800044 	addi	r2,r2,1
   15410:	e0fffd17 	ldw	r3,-12(fp)
   15414:	1885883a 	add	r2,r3,r2
   15418:	e0ffff03 	ldbu	r3,-4(fp)
   1541c:	10c00025 	stbio	r3,0(r2)
  }
  return;
   15420:	0001883a 	nop
}
   15424:	e037883a 	mov	sp,fp
   15428:	df000017 	ldw	fp,0(sp)
   1542c:	dec00104 	addi	sp,sp,4
   15430:	f800283a 	ret

00015434 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15434:	defffc04 	addi	sp,sp,-16
   15438:	df000315 	stw	fp,12(sp)
   1543c:	df000304 	addi	fp,sp,12
   15440:	e13ffd15 	stw	r4,-12(fp)
   15444:	e17ffe15 	stw	r5,-8(fp)
   15448:	3005883a 	mov	r2,r6
   1544c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   15450:	e0bffe17 	ldw	r2,-8(fp)
   15454:	1085883a 	add	r2,r2,r2
   15458:	1085883a 	add	r2,r2,r2
   1545c:	1007883a 	mov	r3,r2
   15460:	e0bffd17 	ldw	r2,-12(fp)
   15464:	10c5883a 	add	r2,r2,r3
   15468:	e0ffff03 	ldbu	r3,-4(fp)
   1546c:	10c00025 	stbio	r3,0(r2)
  return;
   15470:	0001883a 	nop
}
   15474:	e037883a 	mov	sp,fp
   15478:	df000017 	ldw	fp,0(sp)
   1547c:	dec00104 	addi	sp,sp,4
   15480:	f800283a 	ret

00015484 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15484:	defffc04 	addi	sp,sp,-16
   15488:	df000315 	stw	fp,12(sp)
   1548c:	df000304 	addi	fp,sp,12
   15490:	e13ffd15 	stw	r4,-12(fp)
   15494:	e17ffe15 	stw	r5,-8(fp)
   15498:	3005883a 	mov	r2,r6
   1549c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   154a0:	e0bffe17 	ldw	r2,-8(fp)
   154a4:	1085883a 	add	r2,r2,r2
   154a8:	1007883a 	mov	r3,r2
   154ac:	e0bffd17 	ldw	r2,-12(fp)
   154b0:	10c5883a 	add	r2,r2,r3
   154b4:	e0ffff03 	ldbu	r3,-4(fp)
   154b8:	10c0002d 	sthio	r3,0(r2)
  return;
   154bc:	0001883a 	nop
}
   154c0:	e037883a 	mov	sp,fp
   154c4:	df000017 	ldw	fp,0(sp)
   154c8:	dec00104 	addi	sp,sp,4
   154cc:	f800283a 	ret

000154d0 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   154d0:	defffc04 	addi	sp,sp,-16
   154d4:	df000315 	stw	fp,12(sp)
   154d8:	df000304 	addi	fp,sp,12
   154dc:	e13ffd15 	stw	r4,-12(fp)
   154e0:	e17ffe15 	stw	r5,-8(fp)
   154e4:	3005883a 	mov	r2,r6
   154e8:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   154ec:	e0bffe17 	ldw	r2,-8(fp)
   154f0:	1085883a 	add	r2,r2,r2
   154f4:	1085883a 	add	r2,r2,r2
   154f8:	1007883a 	mov	r3,r2
   154fc:	e0bffd17 	ldw	r2,-12(fp)
   15500:	10c5883a 	add	r2,r2,r3
   15504:	e0ffff03 	ldbu	r3,-4(fp)
   15508:	10c0002d 	sthio	r3,0(r2)
  return;
   1550c:	0001883a 	nop
}
   15510:	e037883a 	mov	sp,fp
   15514:	df000017 	ldw	fp,0(sp)
   15518:	dec00104 	addi	sp,sp,4
   1551c:	f800283a 	ret

00015520 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15520:	defffc04 	addi	sp,sp,-16
   15524:	df000315 	stw	fp,12(sp)
   15528:	df000304 	addi	fp,sp,12
   1552c:	e13ffd15 	stw	r4,-12(fp)
   15530:	e17ffe15 	stw	r5,-8(fp)
   15534:	3005883a 	mov	r2,r6
   15538:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   1553c:	e0bffe17 	ldw	r2,-8(fp)
   15540:	1085883a 	add	r2,r2,r2
   15544:	1085883a 	add	r2,r2,r2
   15548:	1007883a 	mov	r3,r2
   1554c:	e0bffd17 	ldw	r2,-12(fp)
   15550:	10c5883a 	add	r2,r2,r3
   15554:	e0ffff03 	ldbu	r3,-4(fp)
   15558:	10c00035 	stwio	r3,0(r2)
  return;
   1555c:	0001883a 	nop
}
   15560:	e037883a 	mov	sp,fp
   15564:	df000017 	ldw	fp,0(sp)
   15568:	dec00104 	addi	sp,sp,4
   1556c:	f800283a 	ret

00015570 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   15570:	defffd04 	addi	sp,sp,-12
   15574:	df000215 	stw	fp,8(sp)
   15578:	df000204 	addi	fp,sp,8
   1557c:	e13ffe15 	stw	r4,-8(fp)
   15580:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   15584:	e0bfff17 	ldw	r2,-4(fp)
   15588:	10c03fcc 	andi	r3,r2,255
   1558c:	e0bffe17 	ldw	r2,-8(fp)
   15590:	10c00025 	stbio	r3,0(r2)
  return;
   15594:	0001883a 	nop
}
   15598:	e037883a 	mov	sp,fp
   1559c:	df000017 	ldw	fp,0(sp)
   155a0:	dec00104 	addi	sp,sp,4
   155a4:	f800283a 	ret

000155a8 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   155a8:	defffd04 	addi	sp,sp,-12
   155ac:	df000215 	stw	fp,8(sp)
   155b0:	df000204 	addi	fp,sp,8
   155b4:	e13ffe15 	stw	r4,-8(fp)
   155b8:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   155bc:	e0bfff17 	ldw	r2,-4(fp)
   155c0:	10ffffcc 	andi	r3,r2,65535
   155c4:	e0bffe17 	ldw	r2,-8(fp)
   155c8:	10c0002d 	sthio	r3,0(r2)
  return;
   155cc:	0001883a 	nop
}
   155d0:	e037883a 	mov	sp,fp
   155d4:	df000017 	ldw	fp,0(sp)
   155d8:	dec00104 	addi	sp,sp,4
   155dc:	f800283a 	ret

000155e0 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   155e0:	defffd04 	addi	sp,sp,-12
   155e4:	df000215 	stw	fp,8(sp)
   155e8:	df000204 	addi	fp,sp,8
   155ec:	e13ffe15 	stw	r4,-8(fp)
   155f0:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   155f4:	e0ffff17 	ldw	r3,-4(fp)
   155f8:	e0bffe17 	ldw	r2,-8(fp)
   155fc:	10c00035 	stwio	r3,0(r2)
  return;
   15600:	0001883a 	nop
}
   15604:	e037883a 	mov	sp,fp
   15608:	df000017 	ldw	fp,0(sp)
   1560c:	dec00104 	addi	sp,sp,4
   15610:	f800283a 	ret

00015614 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   15614:	defffd04 	addi	sp,sp,-12
   15618:	df000215 	stw	fp,8(sp)
   1561c:	df000204 	addi	fp,sp,8
   15620:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   15624:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   15628:	e0bfff17 	ldw	r2,-4(fp)
   1562c:	10802f17 	ldw	r2,188(r2)
   15630:	10c000a0 	cmpeqi	r3,r2,2
   15634:	1800231e 	bne	r3,zero,156c4 <alt_set_flash_width_func+0xb0>
   15638:	10c00120 	cmpeqi	r3,r2,4
   1563c:	1800371e 	bne	r3,zero,1571c <alt_set_flash_width_func+0x108>
   15640:	10800060 	cmpeqi	r2,r2,1
   15644:	10003e26 	beq	r2,zero,15740 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   15648:	e0ffff17 	ldw	r3,-4(fp)
   1564c:	00800074 	movhi	r2,1
   15650:	10955c04 	addi	r2,r2,21872
   15654:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   15658:	e0bfff17 	ldw	r2,-4(fp)
   1565c:	10803017 	ldw	r2,192(r2)
   15660:	10800058 	cmpnei	r2,r2,1
   15664:	1000051e 	bne	r2,zero,1567c <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   15668:	e0ffff17 	ldw	r3,-4(fp)
   1566c:	00800074 	movhi	r2,1
   15670:	1094de04 	addi	r2,r2,21368
   15674:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   15678:	00003406 	br	1574c <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   1567c:	e0bfff17 	ldw	r2,-4(fp)
   15680:	10803017 	ldw	r2,192(r2)
   15684:	10800098 	cmpnei	r2,r2,2
   15688:	1000051e 	bne	r2,zero,156a0 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   1568c:	e0ffff17 	ldw	r3,-4(fp)
   15690:	00800074 	movhi	r2,1
   15694:	1094ef04 	addi	r2,r2,21436
   15698:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   1569c:	00002b06 	br	1574c <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   156a0:	e0bfff17 	ldw	r2,-4(fp)
   156a4:	10803017 	ldw	r2,192(r2)
   156a8:	10800118 	cmpnei	r2,r2,4
   156ac:	1000271e 	bne	r2,zero,1574c <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   156b0:	e0ffff17 	ldw	r3,-4(fp)
   156b4:	00800074 	movhi	r2,1
   156b8:	10950d04 	addi	r2,r2,21556
   156bc:	18803415 	stw	r2,208(r3)
      }
      break;
   156c0:	00002206 	br	1574c <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   156c4:	e0ffff17 	ldw	r3,-4(fp)
   156c8:	00800074 	movhi	r2,1
   156cc:	10956a04 	addi	r2,r2,21928
   156d0:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   156d4:	e0bfff17 	ldw	r2,-4(fp)
   156d8:	10803017 	ldw	r2,192(r2)
   156dc:	10800098 	cmpnei	r2,r2,2
   156e0:	1000051e 	bne	r2,zero,156f8 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   156e4:	e0ffff17 	ldw	r3,-4(fp)
   156e8:	00800074 	movhi	r2,1
   156ec:	10952104 	addi	r2,r2,21636
   156f0:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   156f4:	00001706 	br	15754 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   156f8:	e0bfff17 	ldw	r2,-4(fp)
   156fc:	10803017 	ldw	r2,192(r2)
   15700:	10800118 	cmpnei	r2,r2,4
   15704:	1000131e 	bne	r2,zero,15754 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   15708:	e0ffff17 	ldw	r3,-4(fp)
   1570c:	00800074 	movhi	r2,1
   15710:	10953404 	addi	r2,r2,21712
   15714:	18803415 	stw	r2,208(r3)
      }

      break;
   15718:	00000e06 	br	15754 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   1571c:	e0ffff17 	ldw	r3,-4(fp)
   15720:	00800074 	movhi	r2,1
   15724:	10957804 	addi	r2,r2,21984
   15728:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   1572c:	e0ffff17 	ldw	r3,-4(fp)
   15730:	00800074 	movhi	r2,1
   15734:	10954804 	addi	r2,r2,21792
   15738:	18803415 	stw	r2,208(r3)
      break;
   1573c:	00000606 	br	15758 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   15740:	00bffcc4 	movi	r2,-13
   15744:	e0bffe15 	stw	r2,-8(fp)
   15748:	00000306 	br	15758 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   1574c:	0001883a 	nop
   15750:	00000106 	br	15758 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   15754:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   15758:	e0bffe17 	ldw	r2,-8(fp)
   1575c:	1000191e 	bne	r2,zero,157c4 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   15760:	e0bfff17 	ldw	r2,-4(fp)
   15764:	10803017 	ldw	r2,192(r2)
   15768:	10c000a0 	cmpeqi	r3,r2,2
   1576c:	1800091e 	bne	r3,zero,15794 <alt_set_flash_width_func+0x180>
   15770:	10c00120 	cmpeqi	r3,r2,4
   15774:	18000c1e 	bne	r3,zero,157a8 <alt_set_flash_width_func+0x194>
   15778:	10800060 	cmpeqi	r2,r2,1
   1577c:	10000f26 	beq	r2,zero,157bc <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   15780:	e0ffff17 	ldw	r3,-4(fp)
   15784:	00800074 	movhi	r2,1
   15788:	1094af04 	addi	r2,r2,21180
   1578c:	18803515 	stw	r2,212(r3)
        break;
   15790:	00000c06 	br	157c4 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   15794:	e0ffff17 	ldw	r3,-4(fp)
   15798:	00800074 	movhi	r2,1
   1579c:	1094be04 	addi	r2,r2,21240
   157a0:	18803515 	stw	r2,212(r3)
        break;
   157a4:	00000706 	br	157c4 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   157a8:	e0ffff17 	ldw	r3,-4(fp)
   157ac:	00800074 	movhi	r2,1
   157b0:	1094ce04 	addi	r2,r2,21304
   157b4:	18803515 	stw	r2,212(r3)
        break;
   157b8:	00000206 	br	157c4 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   157bc:	00bffcc4 	movi	r2,-13
   157c0:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   157c4:	e0bffe17 	ldw	r2,-8(fp)
}
   157c8:	e037883a 	mov	sp,fp
   157cc:	df000017 	ldw	fp,0(sp)
   157d0:	dec00104 	addi	sp,sp,4
   157d4:	f800283a 	ret

000157d8 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   157d8:	defffd04 	addi	sp,sp,-12
   157dc:	df000215 	stw	fp,8(sp)
   157e0:	df000204 	addi	fp,sp,8
   157e4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   157e8:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   157ec:	e0bfff17 	ldw	r2,-4(fp)
   157f0:	10802e17 	ldw	r2,184(r2)
   157f4:	10c000a0 	cmpeqi	r3,r2,2
   157f8:	1800051e 	bne	r3,zero,15810 <alt_set_flash_algorithm_func+0x38>
   157fc:	10c000e0 	cmpeqi	r3,r2,3
   15800:	18000c1e 	bne	r3,zero,15834 <alt_set_flash_algorithm_func+0x5c>
   15804:	10800060 	cmpeqi	r2,r2,1
   15808:	10000a1e 	bne	r2,zero,15834 <alt_set_flash_algorithm_func+0x5c>
   1580c:	00001206 	br	15858 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   15810:	e0ffff17 	ldw	r3,-4(fp)
   15814:	008000b4 	movhi	r2,2
   15818:	10a78504 	addi	r2,r2,-25068
   1581c:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   15820:	e0ffff17 	ldw	r3,-4(fp)
   15824:	008000b4 	movhi	r2,2
   15828:	10a76b04 	addi	r2,r2,-25172
   1582c:	18800915 	stw	r2,36(r3)
      break;
   15830:	00000b06 	br	15860 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   15834:	e0ffff17 	ldw	r3,-4(fp)
   15838:	008000b4 	movhi	r2,2
   1583c:	10a8a304 	addi	r2,r2,-23924
   15840:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   15844:	e0ffff17 	ldw	r3,-4(fp)
   15848:	008000b4 	movhi	r2,2
   1584c:	10a88304 	addi	r2,r2,-24052
   15850:	18800915 	stw	r2,36(r3)
      break;
   15854:	00000206 	br	15860 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   15858:	00bffec4 	movi	r2,-5
   1585c:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   15860:	e0bffe17 	ldw	r2,-8(fp)
}
   15864:	e037883a 	mov	sp,fp
   15868:	df000017 	ldw	fp,0(sp)
   1586c:	dec00104 	addi	sp,sp,4
   15870:	f800283a 	ret

00015874 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   15874:	defffb04 	addi	sp,sp,-20
   15878:	dfc00415 	stw	ra,16(sp)
   1587c:	df000315 	stw	fp,12(sp)
   15880:	df000304 	addi	fp,sp,12
   15884:	e13ffe15 	stw	r4,-8(fp)
   15888:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   1588c:	e0bffe17 	ldw	r2,-8(fp)
   15890:	10803517 	ldw	r2,212(r2)
   15894:	e17fff17 	ldw	r5,-4(fp)
   15898:	e13ffe17 	ldw	r4,-8(fp)
   1589c:	103ee83a 	callr	r2
   158a0:	10803fcc 	andi	r2,r2,255
   158a4:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   158a8:	e0bffe17 	ldw	r2,-8(fp)
   158ac:	10803517 	ldw	r2,212(r2)
   158b0:	e0ffff17 	ldw	r3,-4(fp)
   158b4:	18c00044 	addi	r3,r3,1
   158b8:	180b883a 	mov	r5,r3
   158bc:	e13ffe17 	ldw	r4,-8(fp)
   158c0:	103ee83a 	callr	r2
   158c4:	10803fcc 	andi	r2,r2,255
   158c8:	1004923a 	slli	r2,r2,8
   158cc:	1007883a 	mov	r3,r2
   158d0:	e0bffd0b 	ldhu	r2,-12(fp)
   158d4:	1884b03a 	or	r2,r3,r2
   158d8:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   158dc:	e0bffd0b 	ldhu	r2,-12(fp)
}
   158e0:	e037883a 	mov	sp,fp
   158e4:	dfc00117 	ldw	ra,4(sp)
   158e8:	df000017 	ldw	fp,0(sp)
   158ec:	dec00204 	addi	sp,sp,8
   158f0:	f800283a 	ret

000158f4 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   158f4:	defff304 	addi	sp,sp,-52
   158f8:	dfc00c15 	stw	ra,48(sp)
   158fc:	df000b15 	stw	fp,44(sp)
   15900:	df000b04 	addi	fp,sp,44
   15904:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   15908:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   1590c:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   15910:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   15914:	e13fff17 	ldw	r4,-4(fp)
   15918:	001662c0 	call	1662c <alt_check_primary_table>
   1591c:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   15920:	e0bff717 	ldw	r2,-36(fp)
   15924:	10015f1e 	bne	r2,zero,15ea4 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   15928:	e0bfff17 	ldw	r2,-4(fp)
   1592c:	10803517 	ldw	r2,212(r2)
   15930:	014004c4 	movi	r5,19
   15934:	e13fff17 	ldw	r4,-4(fp)
   15938:	103ee83a 	callr	r2
   1593c:	10c03fcc 	andi	r3,r2,255
   15940:	e0bfff17 	ldw	r2,-4(fp)
   15944:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   15948:	e0bfff17 	ldw	r2,-4(fp)
   1594c:	10803517 	ldw	r2,212(r2)
   15950:	014007c4 	movi	r5,31
   15954:	e13fff17 	ldw	r4,-4(fp)
   15958:	103ee83a 	callr	r2
   1595c:	10803fcc 	andi	r2,r2,255
   15960:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   15964:	e0bfff17 	ldw	r2,-4(fp)
   15968:	10803517 	ldw	r2,212(r2)
   1596c:	014008c4 	movi	r5,35
   15970:	e13fff17 	ldw	r4,-4(fp)
   15974:	103ee83a 	callr	r2
   15978:	10803fcc 	andi	r2,r2,255
   1597c:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15980:	e0bffa17 	ldw	r2,-24(fp)
   15984:	10000226 	beq	r2,zero,15990 <alt_read_cfi_table+0x9c>
   15988:	e0bffb17 	ldw	r2,-20(fp)
   1598c:	1000041e 	bne	r2,zero,159a0 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   15990:	e0bfff17 	ldw	r2,-4(fp)
   15994:	00c0fa04 	movi	r3,1000
   15998:	10c03115 	stw	r3,196(r2)
   1599c:	00000706 	br	159bc <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   159a0:	00c00044 	movi	r3,1
   159a4:	e0bffa17 	ldw	r2,-24(fp)
   159a8:	1886983a 	sll	r3,r3,r2
   159ac:	e0bffb17 	ldw	r2,-20(fp)
   159b0:	1886983a 	sll	r3,r3,r2
   159b4:	e0bfff17 	ldw	r2,-4(fp)
   159b8:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   159bc:	e0bfff17 	ldw	r2,-4(fp)
   159c0:	10803517 	ldw	r2,212(r2)
   159c4:	01400844 	movi	r5,33
   159c8:	e13fff17 	ldw	r4,-4(fp)
   159cc:	103ee83a 	callr	r2
   159d0:	10803fcc 	andi	r2,r2,255
   159d4:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   159d8:	e0bfff17 	ldw	r2,-4(fp)
   159dc:	10803517 	ldw	r2,212(r2)
   159e0:	01400944 	movi	r5,37
   159e4:	e13fff17 	ldw	r4,-4(fp)
   159e8:	103ee83a 	callr	r2
   159ec:	10803fcc 	andi	r2,r2,255
   159f0:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   159f4:	e0bffa17 	ldw	r2,-24(fp)
   159f8:	10000226 	beq	r2,zero,15a04 <alt_read_cfi_table+0x110>
   159fc:	e0bffb17 	ldw	r2,-20(fp)
   15a00:	1000051e 	bne	r2,zero,15a18 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   15a04:	e0ffff17 	ldw	r3,-4(fp)
   15a08:	00804c74 	movhi	r2,305
   15a0c:	108b4004 	addi	r2,r2,11520
   15a10:	18803215 	stw	r2,200(r3)
   15a14:	00000806 	br	15a38 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   15a18:	00c00044 	movi	r3,1
   15a1c:	e0bffa17 	ldw	r2,-24(fp)
   15a20:	1886983a 	sll	r3,r3,r2
   15a24:	e0bffb17 	ldw	r2,-20(fp)
   15a28:	1884983a 	sll	r2,r3,r2
   15a2c:	10c0fa24 	muli	r3,r2,1000
   15a30:	e0bfff17 	ldw	r2,-4(fp)
   15a34:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   15a38:	e0bfff17 	ldw	r2,-4(fp)
   15a3c:	10803517 	ldw	r2,212(r2)
   15a40:	014009c4 	movi	r5,39
   15a44:	e13fff17 	ldw	r4,-4(fp)
   15a48:	103ee83a 	callr	r2
   15a4c:	10803fcc 	andi	r2,r2,255
   15a50:	00c00044 	movi	r3,1
   15a54:	1884983a 	sll	r2,r3,r2
   15a58:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   15a5c:	e0bfff17 	ldw	r2,-4(fp)
   15a60:	10803517 	ldw	r2,212(r2)
   15a64:	01400b04 	movi	r5,44
   15a68:	e13fff17 	ldw	r4,-4(fp)
   15a6c:	103ee83a 	callr	r2
   15a70:	10c03fcc 	andi	r3,r2,255
   15a74:	e0bfff17 	ldw	r2,-4(fp)
   15a78:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   15a7c:	e0bfff17 	ldw	r2,-4(fp)
   15a80:	10800c17 	ldw	r2,48(r2)
   15a84:	10800250 	cmplti	r2,r2,9
   15a88:	1000031e 	bne	r2,zero,15a98 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   15a8c:	00bffd04 	movi	r2,-12
   15a90:	e0bff715 	stw	r2,-36(fp)
   15a94:	00006006 	br	15c18 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15a98:	e03ff515 	stw	zero,-44(fp)
   15a9c:	00005506 	br	15bf4 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   15aa0:	e0bff517 	ldw	r2,-44(fp)
   15aa4:	1085883a 	add	r2,r2,r2
   15aa8:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   15aac:	10800b44 	addi	r2,r2,45
   15ab0:	100b883a 	mov	r5,r2
   15ab4:	e13fff17 	ldw	r4,-4(fp)
   15ab8:	00158740 	call	15874 <alt_read_16bit_query_entry>
   15abc:	10ffffcc 	andi	r3,r2,65535
   15ac0:	e13fff17 	ldw	r4,-4(fp)
   15ac4:	e0bff517 	ldw	r2,-44(fp)
   15ac8:	1004913a 	slli	r2,r2,4
   15acc:	2085883a 	add	r2,r4,r2
   15ad0:	10800f04 	addi	r2,r2,60
   15ad4:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   15ad8:	e0ffff17 	ldw	r3,-4(fp)
   15adc:	e0bff517 	ldw	r2,-44(fp)
   15ae0:	1004913a 	slli	r2,r2,4
   15ae4:	1885883a 	add	r2,r3,r2
   15ae8:	10800f04 	addi	r2,r2,60
   15aec:	10800017 	ldw	r2,0(r2)
   15af0:	10c00044 	addi	r3,r2,1
   15af4:	e13fff17 	ldw	r4,-4(fp)
   15af8:	e0bff517 	ldw	r2,-44(fp)
   15afc:	1004913a 	slli	r2,r2,4
   15b00:	2085883a 	add	r2,r4,r2
   15b04:	10800f04 	addi	r2,r2,60
   15b08:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   15b0c:	e0bff517 	ldw	r2,-44(fp)
   15b10:	1085883a 	add	r2,r2,r2
   15b14:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   15b18:	10800bc4 	addi	r2,r2,47
   15b1c:	100b883a 	mov	r5,r2
   15b20:	e13fff17 	ldw	r4,-4(fp)
   15b24:	00158740 	call	15874 <alt_read_16bit_query_entry>
   15b28:	10ffffcc 	andi	r3,r2,65535
   15b2c:	e13fff17 	ldw	r4,-4(fp)
   15b30:	e0bff517 	ldw	r2,-44(fp)
   15b34:	10800104 	addi	r2,r2,4
   15b38:	1004913a 	slli	r2,r2,4
   15b3c:	2085883a 	add	r2,r4,r2
   15b40:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   15b44:	e0ffff17 	ldw	r3,-4(fp)
   15b48:	e0bff517 	ldw	r2,-44(fp)
   15b4c:	10800104 	addi	r2,r2,4
   15b50:	1004913a 	slli	r2,r2,4
   15b54:	1885883a 	add	r2,r3,r2
   15b58:	10800017 	ldw	r2,0(r2)
   15b5c:	1006923a 	slli	r3,r2,8
   15b60:	e13fff17 	ldw	r4,-4(fp)
   15b64:	e0bff517 	ldw	r2,-44(fp)
   15b68:	10800104 	addi	r2,r2,4
   15b6c:	1004913a 	slli	r2,r2,4
   15b70:	2085883a 	add	r2,r4,r2
   15b74:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   15b78:	e0ffff17 	ldw	r3,-4(fp)
   15b7c:	e0bff517 	ldw	r2,-44(fp)
   15b80:	1004913a 	slli	r2,r2,4
   15b84:	1885883a 	add	r2,r3,r2
   15b88:	10800f04 	addi	r2,r2,60
   15b8c:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   15b90:	e13fff17 	ldw	r4,-4(fp)
   15b94:	e0bff517 	ldw	r2,-44(fp)
   15b98:	10800104 	addi	r2,r2,4
   15b9c:	1004913a 	slli	r2,r2,4
   15ba0:	2085883a 	add	r2,r4,r2
   15ba4:	10800017 	ldw	r2,0(r2)
   15ba8:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   15bac:	e13fff17 	ldw	r4,-4(fp)
   15bb0:	e0bff517 	ldw	r2,-44(fp)
   15bb4:	1004913a 	slli	r2,r2,4
   15bb8:	2085883a 	add	r2,r4,r2
   15bbc:	10800e04 	addi	r2,r2,56
   15bc0:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   15bc4:	e0ffff17 	ldw	r3,-4(fp)
   15bc8:	e0bff517 	ldw	r2,-44(fp)
   15bcc:	1004913a 	slli	r2,r2,4
   15bd0:	1885883a 	add	r2,r3,r2
   15bd4:	10800e04 	addi	r2,r2,56
   15bd8:	10800017 	ldw	r2,0(r2)
   15bdc:	e0fff817 	ldw	r3,-32(fp)
   15be0:	1885883a 	add	r2,r3,r2
   15be4:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15be8:	e0bff517 	ldw	r2,-44(fp)
   15bec:	10800044 	addi	r2,r2,1
   15bf0:	e0bff515 	stw	r2,-44(fp)
   15bf4:	e0bfff17 	ldw	r2,-4(fp)
   15bf8:	10800c17 	ldw	r2,48(r2)
   15bfc:	e0fff517 	ldw	r3,-44(fp)
   15c00:	18bfa716 	blt	r3,r2,15aa0 <__alt_data_end+0xf0015aa0>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   15c04:	e0fff817 	ldw	r3,-32(fp)
   15c08:	e0bffc17 	ldw	r2,-16(fp)
   15c0c:	18800226 	beq	r3,r2,15c18 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   15c10:	00bffb44 	movi	r2,-19
   15c14:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   15c18:	e0bfff17 	ldw	r2,-4(fp)
   15c1c:	10803517 	ldw	r2,212(r2)
   15c20:	e0ffff17 	ldw	r3,-4(fp)
   15c24:	18c03317 	ldw	r3,204(r3)
   15c28:	18c003c4 	addi	r3,r3,15
   15c2c:	180b883a 	mov	r5,r3
   15c30:	e13fff17 	ldw	r4,-4(fp)
   15c34:	103ee83a 	callr	r2
   15c38:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   15c3c:	e0bfff17 	ldw	r2,-4(fp)
   15c40:	10802e17 	ldw	r2,184(r2)
   15c44:	10800098 	cmpnei	r2,r2,2
   15c48:	1000601e 	bne	r2,zero,15dcc <alt_read_cfi_table+0x4d8>
   15c4c:	e0bffd03 	ldbu	r2,-12(fp)
   15c50:	108000d8 	cmpnei	r2,r2,3
   15c54:	10005d1e 	bne	r2,zero,15dcc <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15c58:	e0bfff17 	ldw	r2,-4(fp)
   15c5c:	10800c17 	ldw	r2,48(r2)
   15c60:	10bfffc4 	addi	r2,r2,-1
   15c64:	e0bff515 	stw	r2,-44(fp)
   15c68:	e03ff615 	stw	zero,-40(fp)
   15c6c:	00005406 	br	15dc0 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   15c70:	e0ffff17 	ldw	r3,-4(fp)
   15c74:	e0bff517 	ldw	r2,-44(fp)
   15c78:	1004913a 	slli	r2,r2,4
   15c7c:	1885883a 	add	r2,r3,r2
   15c80:	10800e04 	addi	r2,r2,56
   15c84:	10800017 	ldw	r2,0(r2)
   15c88:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   15c8c:	e0ffff17 	ldw	r3,-4(fp)
   15c90:	e0bff617 	ldw	r2,-40(fp)
   15c94:	1004913a 	slli	r2,r2,4
   15c98:	1885883a 	add	r2,r3,r2
   15c9c:	10800e04 	addi	r2,r2,56
   15ca0:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   15ca4:	e13fff17 	ldw	r4,-4(fp)
   15ca8:	e0bff517 	ldw	r2,-44(fp)
   15cac:	1004913a 	slli	r2,r2,4
   15cb0:	2085883a 	add	r2,r4,r2
   15cb4:	10800e04 	addi	r2,r2,56
   15cb8:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   15cbc:	e0ffff17 	ldw	r3,-4(fp)
   15cc0:	e0bff617 	ldw	r2,-40(fp)
   15cc4:	1004913a 	slli	r2,r2,4
   15cc8:	1885883a 	add	r2,r3,r2
   15ccc:	10800e04 	addi	r2,r2,56
   15cd0:	e0fffe17 	ldw	r3,-8(fp)
   15cd4:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   15cd8:	e0ffff17 	ldw	r3,-4(fp)
   15cdc:	e0bff517 	ldw	r2,-44(fp)
   15ce0:	10800104 	addi	r2,r2,4
   15ce4:	1004913a 	slli	r2,r2,4
   15ce8:	1885883a 	add	r2,r3,r2
   15cec:	10800017 	ldw	r2,0(r2)
   15cf0:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   15cf4:	e0ffff17 	ldw	r3,-4(fp)
   15cf8:	e0bff617 	ldw	r2,-40(fp)
   15cfc:	10800104 	addi	r2,r2,4
   15d00:	1004913a 	slli	r2,r2,4
   15d04:	1885883a 	add	r2,r3,r2
   15d08:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   15d0c:	e13fff17 	ldw	r4,-4(fp)
   15d10:	e0bff517 	ldw	r2,-44(fp)
   15d14:	10800104 	addi	r2,r2,4
   15d18:	1004913a 	slli	r2,r2,4
   15d1c:	2085883a 	add	r2,r4,r2
   15d20:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   15d24:	e0ffff17 	ldw	r3,-4(fp)
   15d28:	e0bff617 	ldw	r2,-40(fp)
   15d2c:	10800104 	addi	r2,r2,4
   15d30:	1004913a 	slli	r2,r2,4
   15d34:	1885883a 	add	r2,r3,r2
   15d38:	e0fffe17 	ldw	r3,-8(fp)
   15d3c:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   15d40:	e0ffff17 	ldw	r3,-4(fp)
   15d44:	e0bff517 	ldw	r2,-44(fp)
   15d48:	1004913a 	slli	r2,r2,4
   15d4c:	1885883a 	add	r2,r3,r2
   15d50:	10800f04 	addi	r2,r2,60
   15d54:	10800017 	ldw	r2,0(r2)
   15d58:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   15d5c:	e0ffff17 	ldw	r3,-4(fp)
   15d60:	e0bff617 	ldw	r2,-40(fp)
   15d64:	1004913a 	slli	r2,r2,4
   15d68:	1885883a 	add	r2,r3,r2
   15d6c:	10800f04 	addi	r2,r2,60
   15d70:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   15d74:	e13fff17 	ldw	r4,-4(fp)
   15d78:	e0bff517 	ldw	r2,-44(fp)
   15d7c:	1004913a 	slli	r2,r2,4
   15d80:	2085883a 	add	r2,r4,r2
   15d84:	10800f04 	addi	r2,r2,60
   15d88:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   15d8c:	e0ffff17 	ldw	r3,-4(fp)
   15d90:	e0bff617 	ldw	r2,-40(fp)
   15d94:	1004913a 	slli	r2,r2,4
   15d98:	1885883a 	add	r2,r3,r2
   15d9c:	10800f04 	addi	r2,r2,60
   15da0:	e0fffe17 	ldw	r3,-8(fp)
   15da4:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   15da8:	e0bff517 	ldw	r2,-44(fp)
   15dac:	10bfffc4 	addi	r2,r2,-1
   15db0:	e0bff515 	stw	r2,-44(fp)
   15db4:	e0bff617 	ldw	r2,-40(fp)
   15db8:	10800044 	addi	r2,r2,1
   15dbc:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15dc0:	e0bff617 	ldw	r2,-40(fp)
   15dc4:	e0fff517 	ldw	r3,-44(fp)
   15dc8:	18bfa90e 	bge	r3,r2,15c70 <__alt_data_end+0xf0015c70>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15dcc:	e03ff515 	stw	zero,-44(fp)
   15dd0:	00001306 	br	15e20 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   15dd4:	e0ffff17 	ldw	r3,-4(fp)
   15dd8:	e0bff517 	ldw	r2,-44(fp)
   15ddc:	1004913a 	slli	r2,r2,4
   15de0:	1885883a 	add	r2,r3,r2
   15de4:	10800d04 	addi	r2,r2,52
   15de8:	e0fff917 	ldw	r3,-28(fp)
   15dec:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   15df0:	e0ffff17 	ldw	r3,-4(fp)
   15df4:	e0bff517 	ldw	r2,-44(fp)
   15df8:	1004913a 	slli	r2,r2,4
   15dfc:	1885883a 	add	r2,r3,r2
   15e00:	10800e04 	addi	r2,r2,56
   15e04:	10800017 	ldw	r2,0(r2)
   15e08:	e0fff917 	ldw	r3,-28(fp)
   15e0c:	1885883a 	add	r2,r3,r2
   15e10:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15e14:	e0bff517 	ldw	r2,-44(fp)
   15e18:	10800044 	addi	r2,r2,1
   15e1c:	e0bff515 	stw	r2,-44(fp)
   15e20:	e0bfff17 	ldw	r2,-4(fp)
   15e24:	10800c17 	ldw	r2,48(r2)
   15e28:	e0fff517 	ldw	r3,-44(fp)
   15e2c:	18bfe916 	blt	r3,r2,15dd4 <__alt_data_end+0xf0015dd4>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   15e30:	e0bfff17 	ldw	r2,-4(fp)
   15e34:	10802e17 	ldw	r2,184(r2)
   15e38:	10c000a0 	cmpeqi	r3,r2,2
   15e3c:	1800051e 	bne	r3,zero,15e54 <alt_read_cfi_table+0x560>
   15e40:	10c000e0 	cmpeqi	r3,r2,3
   15e44:	18000c1e 	bne	r3,zero,15e78 <alt_read_cfi_table+0x584>
   15e48:	10800060 	cmpeqi	r2,r2,1
   15e4c:	10000a1e 	bne	r2,zero,15e78 <alt_read_cfi_table+0x584>
   15e50:	00001206 	br	15e9c <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15e54:	e0bfff17 	ldw	r2,-4(fp)
   15e58:	10803417 	ldw	r2,208(r2)
   15e5c:	e0ffff17 	ldw	r3,-4(fp)
   15e60:	18c00a17 	ldw	r3,40(r3)
   15e64:	01803c04 	movi	r6,240
   15e68:	01401544 	movi	r5,85
   15e6c:	1809883a 	mov	r4,r3
   15e70:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   15e74:	00000b06 	br	15ea4 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15e78:	e0bfff17 	ldw	r2,-4(fp)
   15e7c:	10803417 	ldw	r2,208(r2)
   15e80:	e0ffff17 	ldw	r3,-4(fp)
   15e84:	18c00a17 	ldw	r3,40(r3)
   15e88:	01803fc4 	movi	r6,255
   15e8c:	01401544 	movi	r5,85
   15e90:	1809883a 	mov	r4,r3
   15e94:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   15e98:	00000206 	br	15ea4 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   15e9c:	00bffec4 	movi	r2,-5
   15ea0:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   15ea4:	e0bff717 	ldw	r2,-36(fp)
}
   15ea8:	e037883a 	mov	sp,fp
   15eac:	dfc00117 	ldw	ra,4(sp)
   15eb0:	df000017 	ldw	fp,0(sp)
   15eb4:	dec00204 	addi	sp,sp,8
   15eb8:	f800283a 	ret

00015ebc <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   15ebc:	defff704 	addi	sp,sp,-36
   15ec0:	dfc00815 	stw	ra,32(sp)
   15ec4:	df000715 	stw	fp,28(sp)
   15ec8:	df000704 	addi	fp,sp,28
   15ecc:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   15ed0:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15ed4:	e0bfff17 	ldw	r2,-4(fp)
   15ed8:	10800a17 	ldw	r2,40(r2)
   15edc:	01802604 	movi	r6,152
   15ee0:	01401544 	movi	r5,85
   15ee4:	1009883a 	mov	r4,r2
   15ee8:	00153780 	call	15378 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   15eec:	e03ff915 	stw	zero,-28(fp)
   15ef0:	00000f06 	br	15f30 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   15ef4:	e0bfff17 	ldw	r2,-4(fp)
   15ef8:	10800a17 	ldw	r2,40(r2)
   15efc:	e0fff917 	ldw	r3,-28(fp)
   15f00:	18c00404 	addi	r3,r3,16
   15f04:	10c5883a 	add	r2,r2,r3
   15f08:	10800023 	ldbuio	r2,0(r2)
   15f0c:	10803fcc 	andi	r2,r2,255
   15f10:	1009883a 	mov	r4,r2
   15f14:	e0fffb84 	addi	r3,fp,-18
   15f18:	e0bff917 	ldw	r2,-28(fp)
   15f1c:	1885883a 	add	r2,r3,r2
   15f20:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   15f24:	e0bff917 	ldw	r2,-28(fp)
   15f28:	10800044 	addi	r2,r2,1
   15f2c:	e0bff915 	stw	r2,-28(fp)
   15f30:	e0bff917 	ldw	r2,-28(fp)
   15f34:	108000d0 	cmplti	r2,r2,3
   15f38:	103fee1e 	bne	r2,zero,15ef4 <__alt_data_end+0xf0015ef4>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15f3c:	e0bffb83 	ldbu	r2,-18(fp)
   15f40:	10803fcc 	andi	r2,r2,255
   15f44:	10801458 	cmpnei	r2,r2,81
   15f48:	10001d1e 	bne	r2,zero,15fc0 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   15f4c:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15f50:	10803fcc 	andi	r2,r2,255
   15f54:	10801498 	cmpnei	r2,r2,82
   15f58:	1000191e 	bne	r2,zero,15fc0 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   15f5c:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   15f60:	10803fcc 	andi	r2,r2,255
   15f64:	10801658 	cmpnei	r2,r2,89
   15f68:	1000151e 	bne	r2,zero,15fc0 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   15f6c:	e0bfff17 	ldw	r2,-4(fp)
   15f70:	00c00044 	movi	r3,1
   15f74:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   15f78:	e0bfff17 	ldw	r2,-4(fp)
   15f7c:	00c00044 	movi	r3,1
   15f80:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   15f84:	e0bfff17 	ldw	r2,-4(fp)
   15f88:	10800a17 	ldw	r2,40(r2)
   15f8c:	10800a04 	addi	r2,r2,40
   15f90:	1080002b 	ldhuio	r2,0(r2)
   15f94:	10bfffcc 	andi	r2,r2,65535
   15f98:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   15f9c:	e0bffb0b 	ldhu	r2,-20(fp)
   15fa0:	10800044 	addi	r2,r2,1
   15fa4:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   15fa8:	e0bffb0b 	ldhu	r2,-20(fp)
   15fac:	1080004c 	andi	r2,r2,1
   15fb0:	1001981e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   15fb4:	00bffb44 	movi	r2,-19
   15fb8:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   15fbc:	00019506 	br	16614 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15fc0:	e0bfff17 	ldw	r2,-4(fp)
   15fc4:	10800a17 	ldw	r2,40(r2)
   15fc8:	01802604 	movi	r6,152
   15fcc:	01401544 	movi	r5,85
   15fd0:	1009883a 	mov	r4,r2
   15fd4:	00153bc0 	call	153bc <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   15fd8:	e03ff915 	stw	zero,-28(fp)
   15fdc:	00000f06 	br	1601c <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15fe0:	e0bfff17 	ldw	r2,-4(fp)
   15fe4:	10800a17 	ldw	r2,40(r2)
   15fe8:	e0fff917 	ldw	r3,-28(fp)
   15fec:	18c00804 	addi	r3,r3,32
   15ff0:	10c5883a 	add	r2,r2,r3
   15ff4:	10800023 	ldbuio	r2,0(r2)
   15ff8:	10803fcc 	andi	r2,r2,255
   15ffc:	1009883a 	mov	r4,r2
   16000:	e0fffb84 	addi	r3,fp,-18
   16004:	e0bff917 	ldw	r2,-28(fp)
   16008:	1885883a 	add	r2,r3,r2
   1600c:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   16010:	e0bff917 	ldw	r2,-28(fp)
   16014:	10800044 	addi	r2,r2,1
   16018:	e0bff915 	stw	r2,-28(fp)
   1601c:	e0bff917 	ldw	r2,-28(fp)
   16020:	10800190 	cmplti	r2,r2,6
   16024:	103fee1e 	bne	r2,zero,15fe0 <__alt_data_end+0xf0015fe0>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   16028:	e0bffb83 	ldbu	r2,-18(fp)
   1602c:	10803fcc 	andi	r2,r2,255
   16030:	10801458 	cmpnei	r2,r2,81
   16034:	1000291e 	bne	r2,zero,160dc <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   16038:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   1603c:	10803fcc 	andi	r2,r2,255
   16040:	10801458 	cmpnei	r2,r2,81
   16044:	1000251e 	bne	r2,zero,160dc <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   16048:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   1604c:	10803fcc 	andi	r2,r2,255
   16050:	10801498 	cmpnei	r2,r2,82
   16054:	1000211e 	bne	r2,zero,160dc <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   16058:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   1605c:	10803fcc 	andi	r2,r2,255
   16060:	10801498 	cmpnei	r2,r2,82
   16064:	10001d1e 	bne	r2,zero,160dc <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   16068:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   1606c:	10803fcc 	andi	r2,r2,255
   16070:	10801658 	cmpnei	r2,r2,89
   16074:	1000191e 	bne	r2,zero,160dc <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   16078:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   1607c:	10803fcc 	andi	r2,r2,255
   16080:	10801658 	cmpnei	r2,r2,89
   16084:	1000151e 	bne	r2,zero,160dc <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   16088:	e0bfff17 	ldw	r2,-4(fp)
   1608c:	00c00044 	movi	r3,1
   16090:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   16094:	e0bfff17 	ldw	r2,-4(fp)
   16098:	00c00084 	movi	r3,2
   1609c:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   160a0:	e0bfff17 	ldw	r2,-4(fp)
   160a4:	10800a17 	ldw	r2,40(r2)
   160a8:	10801404 	addi	r2,r2,80
   160ac:	1080002b 	ldhuio	r2,0(r2)
   160b0:	10bfffcc 	andi	r2,r2,65535
   160b4:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   160b8:	e0bffb0b 	ldhu	r2,-20(fp)
   160bc:	10800044 	addi	r2,r2,1
   160c0:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   160c4:	e0bffb0b 	ldhu	r2,-20(fp)
   160c8:	1080004c 	andi	r2,r2,1
   160cc:	1001511e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   160d0:	00bffb44 	movi	r2,-19
   160d4:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   160d8:	00014e06 	br	16614 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   160dc:	e0bfff17 	ldw	r2,-4(fp)
   160e0:	10800a17 	ldw	r2,40(r2)
   160e4:	01802604 	movi	r6,152
   160e8:	01401544 	movi	r5,85
   160ec:	1009883a 	mov	r4,r2
   160f0:	00154840 	call	15484 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   160f4:	e03ff915 	stw	zero,-28(fp)
   160f8:	00000f06 	br	16138 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   160fc:	e0bfff17 	ldw	r2,-4(fp)
   16100:	10800a17 	ldw	r2,40(r2)
   16104:	e0fff917 	ldw	r3,-28(fp)
   16108:	18c00804 	addi	r3,r3,32
   1610c:	10c5883a 	add	r2,r2,r3
   16110:	10800023 	ldbuio	r2,0(r2)
   16114:	10803fcc 	andi	r2,r2,255
   16118:	1009883a 	mov	r4,r2
   1611c:	e0fffb84 	addi	r3,fp,-18
   16120:	e0bff917 	ldw	r2,-28(fp)
   16124:	1885883a 	add	r2,r3,r2
   16128:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   1612c:	e0bff917 	ldw	r2,-28(fp)
   16130:	10800044 	addi	r2,r2,1
   16134:	e0bff915 	stw	r2,-28(fp)
   16138:	e0bff917 	ldw	r2,-28(fp)
   1613c:	10800190 	cmplti	r2,r2,6
   16140:	103fee1e 	bne	r2,zero,160fc <__alt_data_end+0xf00160fc>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   16144:	e0bffb83 	ldbu	r2,-18(fp)
   16148:	10803fcc 	andi	r2,r2,255
   1614c:	10801458 	cmpnei	r2,r2,81
   16150:	1000261e 	bne	r2,zero,161ec <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   16154:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   16158:	10803fcc 	andi	r2,r2,255
   1615c:	1000231e 	bne	r2,zero,161ec <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   16160:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   16164:	10803fcc 	andi	r2,r2,255
   16168:	10801498 	cmpnei	r2,r2,82
   1616c:	10001f1e 	bne	r2,zero,161ec <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   16170:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   16174:	10803fcc 	andi	r2,r2,255
   16178:	10001c1e 	bne	r2,zero,161ec <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   1617c:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   16180:	10803fcc 	andi	r2,r2,255
   16184:	10801658 	cmpnei	r2,r2,89
   16188:	1000181e 	bne	r2,zero,161ec <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   1618c:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   16190:	10803fcc 	andi	r2,r2,255
   16194:	1000151e 	bne	r2,zero,161ec <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   16198:	e0bfff17 	ldw	r2,-4(fp)
   1619c:	00c00084 	movi	r3,2
   161a0:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   161a4:	e0bfff17 	ldw	r2,-4(fp)
   161a8:	00c00084 	movi	r3,2
   161ac:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   161b0:	e0bfff17 	ldw	r2,-4(fp)
   161b4:	10800a17 	ldw	r2,40(r2)
   161b8:	10801404 	addi	r2,r2,80
   161bc:	1080002b 	ldhuio	r2,0(r2)
   161c0:	10bfffcc 	andi	r2,r2,65535
   161c4:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   161c8:	e0bffb0b 	ldhu	r2,-20(fp)
   161cc:	10800044 	addi	r2,r2,1
   161d0:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   161d4:	e0bffb0b 	ldhu	r2,-20(fp)
   161d8:	1080008c 	andi	r2,r2,2
   161dc:	10010d1e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   161e0:	00bffb44 	movi	r2,-19
   161e4:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   161e8:	00010a06 	br	16614 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   161ec:	e0bfff17 	ldw	r2,-4(fp)
   161f0:	10800a17 	ldw	r2,40(r2)
   161f4:	01802604 	movi	r6,152
   161f8:	01401544 	movi	r5,85
   161fc:	1009883a 	mov	r4,r2
   16200:	00155200 	call	15520 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   16204:	e03ff915 	stw	zero,-28(fp)
   16208:	00000f06 	br	16248 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   1620c:	e0bfff17 	ldw	r2,-4(fp)
   16210:	10800a17 	ldw	r2,40(r2)
   16214:	e0fff917 	ldw	r3,-28(fp)
   16218:	18c01004 	addi	r3,r3,64
   1621c:	10c5883a 	add	r2,r2,r3
   16220:	10800023 	ldbuio	r2,0(r2)
   16224:	10803fcc 	andi	r2,r2,255
   16228:	1009883a 	mov	r4,r2
   1622c:	e0fffb84 	addi	r3,fp,-18
   16230:	e0bff917 	ldw	r2,-28(fp)
   16234:	1885883a 	add	r2,r3,r2
   16238:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   1623c:	e0bff917 	ldw	r2,-28(fp)
   16240:	10800044 	addi	r2,r2,1
   16244:	e0bff915 	stw	r2,-28(fp)
   16248:	e0bff917 	ldw	r2,-28(fp)
   1624c:	10800310 	cmplti	r2,r2,12
   16250:	103fee1e 	bne	r2,zero,1620c <__alt_data_end+0xf001620c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   16254:	e0bffb83 	ldbu	r2,-18(fp)
   16258:	10803fcc 	andi	r2,r2,255
   1625c:	10801458 	cmpnei	r2,r2,81
   16260:	1000371e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   16264:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   16268:	10803fcc 	andi	r2,r2,255
   1626c:	1000341e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   16270:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   16274:	10803fcc 	andi	r2,r2,255
   16278:	1000311e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   1627c:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   16280:	10803fcc 	andi	r2,r2,255
   16284:	10002e1e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   16288:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   1628c:	10803fcc 	andi	r2,r2,255
   16290:	10801498 	cmpnei	r2,r2,82
   16294:	10002a1e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   16298:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   1629c:	10803fcc 	andi	r2,r2,255
   162a0:	1000271e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   162a4:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   162a8:	10803fcc 	andi	r2,r2,255
   162ac:	1000241e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   162b0:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   162b4:	10803fcc 	andi	r2,r2,255
   162b8:	1000211e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   162bc:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   162c0:	10803fcc 	andi	r2,r2,255
   162c4:	10801658 	cmpnei	r2,r2,89
   162c8:	10001d1e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   162cc:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   162d0:	10803fcc 	andi	r2,r2,255
   162d4:	10001a1e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   162d8:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   162dc:	10803fcc 	andi	r2,r2,255
   162e0:	1000171e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   162e4:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   162e8:	10803fcc 	andi	r2,r2,255
   162ec:	1000141e 	bne	r2,zero,16340 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   162f0:	e0bfff17 	ldw	r2,-4(fp)
   162f4:	00c00104 	movi	r3,4
   162f8:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   162fc:	e0bfff17 	ldw	r2,-4(fp)
   16300:	00c00104 	movi	r3,4
   16304:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16308:	e0bfff17 	ldw	r2,-4(fp)
   1630c:	10800a17 	ldw	r2,40(r2)
   16310:	10802804 	addi	r2,r2,160
   16314:	10800037 	ldwio	r2,0(r2)
   16318:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   1631c:	e0bffb0b 	ldhu	r2,-20(fp)
   16320:	10800044 	addi	r2,r2,1
   16324:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   16328:	e0bffb0b 	ldhu	r2,-20(fp)
   1632c:	1080010c 	andi	r2,r2,4
   16330:	1000b81e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   16334:	00bffb44 	movi	r2,-19
   16338:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   1633c:	0000b506 	br	16614 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16340:	e0bfff17 	ldw	r2,-4(fp)
   16344:	10800a17 	ldw	r2,40(r2)
   16348:	01802604 	movi	r6,152
   1634c:	01401544 	movi	r5,85
   16350:	1009883a 	mov	r4,r2
   16354:	00154d00 	call	154d0 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   16358:	e03ff915 	stw	zero,-28(fp)
   1635c:	00000f06 	br	1639c <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   16360:	e0bfff17 	ldw	r2,-4(fp)
   16364:	10800a17 	ldw	r2,40(r2)
   16368:	e0fff917 	ldw	r3,-28(fp)
   1636c:	18c01004 	addi	r3,r3,64
   16370:	10c5883a 	add	r2,r2,r3
   16374:	10800023 	ldbuio	r2,0(r2)
   16378:	10803fcc 	andi	r2,r2,255
   1637c:	1009883a 	mov	r4,r2
   16380:	e0fffb84 	addi	r3,fp,-18
   16384:	e0bff917 	ldw	r2,-28(fp)
   16388:	1885883a 	add	r2,r3,r2
   1638c:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   16390:	e0bff917 	ldw	r2,-28(fp)
   16394:	10800044 	addi	r2,r2,1
   16398:	e0bff915 	stw	r2,-28(fp)
   1639c:	e0bff917 	ldw	r2,-28(fp)
   163a0:	10800310 	cmplti	r2,r2,12
   163a4:	103fee1e 	bne	r2,zero,16360 <__alt_data_end+0xf0016360>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   163a8:	e0bffb83 	ldbu	r2,-18(fp)
   163ac:	10803fcc 	andi	r2,r2,255
   163b0:	10801458 	cmpnei	r2,r2,81
   163b4:	10003a1e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   163b8:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   163bc:	10803fcc 	andi	r2,r2,255
   163c0:	1000371e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   163c4:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   163c8:	10803fcc 	andi	r2,r2,255
   163cc:	10801458 	cmpnei	r2,r2,81
   163d0:	1000331e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   163d4:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   163d8:	10803fcc 	andi	r2,r2,255
   163dc:	1000301e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   163e0:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   163e4:	10803fcc 	andi	r2,r2,255
   163e8:	10801498 	cmpnei	r2,r2,82
   163ec:	10002c1e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   163f0:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   163f4:	10803fcc 	andi	r2,r2,255
   163f8:	1000291e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   163fc:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16400:	10803fcc 	andi	r2,r2,255
   16404:	10801498 	cmpnei	r2,r2,82
   16408:	1000251e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   1640c:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16410:	10803fcc 	andi	r2,r2,255
   16414:	1000221e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   16418:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   1641c:	10803fcc 	andi	r2,r2,255
   16420:	10801658 	cmpnei	r2,r2,89
   16424:	10001e1e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   16428:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   1642c:	10803fcc 	andi	r2,r2,255
   16430:	10001b1e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   16434:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   16438:	10803fcc 	andi	r2,r2,255
   1643c:	10801658 	cmpnei	r2,r2,89
   16440:	1000171e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   16444:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   16448:	10803fcc 	andi	r2,r2,255
   1644c:	1000141e 	bne	r2,zero,164a0 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   16450:	e0bfff17 	ldw	r2,-4(fp)
   16454:	00c00084 	movi	r3,2
   16458:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   1645c:	e0bfff17 	ldw	r2,-4(fp)
   16460:	00c00104 	movi	r3,4
   16464:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16468:	e0bfff17 	ldw	r2,-4(fp)
   1646c:	10800a17 	ldw	r2,40(r2)
   16470:	10802804 	addi	r2,r2,160
   16474:	10800037 	ldwio	r2,0(r2)
   16478:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   1647c:	e0bffb0b 	ldhu	r2,-20(fp)
   16480:	10800044 	addi	r2,r2,1
   16484:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   16488:	e0bffb0b 	ldhu	r2,-20(fp)
   1648c:	1080010c 	andi	r2,r2,4
   16490:	1000601e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   16494:	00bffb44 	movi	r2,-19
   16498:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   1649c:	00005d06 	br	16614 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   164a0:	e0bfff17 	ldw	r2,-4(fp)
   164a4:	10800a17 	ldw	r2,40(r2)
   164a8:	01802604 	movi	r6,152
   164ac:	01401544 	movi	r5,85
   164b0:	1009883a 	mov	r4,r2
   164b4:	00154340 	call	15434 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   164b8:	e03ff915 	stw	zero,-28(fp)
   164bc:	00000f06 	br	164fc <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   164c0:	e0bfff17 	ldw	r2,-4(fp)
   164c4:	10800a17 	ldw	r2,40(r2)
   164c8:	e0fff917 	ldw	r3,-28(fp)
   164cc:	18c01004 	addi	r3,r3,64
   164d0:	10c5883a 	add	r2,r2,r3
   164d4:	10800023 	ldbuio	r2,0(r2)
   164d8:	10803fcc 	andi	r2,r2,255
   164dc:	1009883a 	mov	r4,r2
   164e0:	e0fffb84 	addi	r3,fp,-18
   164e4:	e0bff917 	ldw	r2,-28(fp)
   164e8:	1885883a 	add	r2,r3,r2
   164ec:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   164f0:	e0bff917 	ldw	r2,-28(fp)
   164f4:	10800044 	addi	r2,r2,1
   164f8:	e0bff915 	stw	r2,-28(fp)
   164fc:	e0bff917 	ldw	r2,-28(fp)
   16500:	10800310 	cmplti	r2,r2,12
   16504:	103fee1e 	bne	r2,zero,164c0 <__alt_data_end+0xf00164c0>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   16508:	e0bffb83 	ldbu	r2,-18(fp)
   1650c:	10803fcc 	andi	r2,r2,255
   16510:	10801458 	cmpnei	r2,r2,81
   16514:	10003f1e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   16518:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   1651c:	10803fcc 	andi	r2,r2,255
   16520:	10801458 	cmpnei	r2,r2,81
   16524:	10003b1e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   16528:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   1652c:	10803fcc 	andi	r2,r2,255
   16530:	10801458 	cmpnei	r2,r2,81
   16534:	1000371e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   16538:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   1653c:	10803fcc 	andi	r2,r2,255
   16540:	10801458 	cmpnei	r2,r2,81
   16544:	1000331e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   16548:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   1654c:	10803fcc 	andi	r2,r2,255
   16550:	10801498 	cmpnei	r2,r2,82
   16554:	10002f1e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   16558:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   1655c:	10803fcc 	andi	r2,r2,255
   16560:	10801498 	cmpnei	r2,r2,82
   16564:	10002b1e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   16568:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   1656c:	10803fcc 	andi	r2,r2,255
   16570:	10801498 	cmpnei	r2,r2,82
   16574:	1000271e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   16578:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   1657c:	10803fcc 	andi	r2,r2,255
   16580:	10801498 	cmpnei	r2,r2,82
   16584:	1000231e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   16588:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   1658c:	10803fcc 	andi	r2,r2,255
   16590:	10801658 	cmpnei	r2,r2,89
   16594:	10001f1e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   16598:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   1659c:	10803fcc 	andi	r2,r2,255
   165a0:	10801658 	cmpnei	r2,r2,89
   165a4:	10001b1e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   165a8:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   165ac:	10803fcc 	andi	r2,r2,255
   165b0:	10801658 	cmpnei	r2,r2,89
   165b4:	1000171e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   165b8:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   165bc:	10803fcc 	andi	r2,r2,255
   165c0:	10801658 	cmpnei	r2,r2,89
   165c4:	1000131e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   165c8:	e0bfff17 	ldw	r2,-4(fp)
   165cc:	00c00044 	movi	r3,1
   165d0:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   165d4:	e0bfff17 	ldw	r2,-4(fp)
   165d8:	00c00104 	movi	r3,4
   165dc:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   165e0:	e0bfff17 	ldw	r2,-4(fp)
   165e4:	10800a17 	ldw	r2,40(r2)
   165e8:	10802804 	addi	r2,r2,160
   165ec:	10800037 	ldwio	r2,0(r2)
   165f0:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   165f4:	e0bffb0b 	ldhu	r2,-20(fp)
   165f8:	10800044 	addi	r2,r2,1
   165fc:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   16600:	e0bffb0b 	ldhu	r2,-20(fp)
   16604:	1080010c 	andi	r2,r2,4
   16608:	1000021e 	bne	r2,zero,16614 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   1660c:	00bffb44 	movi	r2,-19
   16610:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   16614:	e0bffa17 	ldw	r2,-24(fp)
}
   16618:	e037883a 	mov	sp,fp
   1661c:	dfc00117 	ldw	ra,4(sp)
   16620:	df000017 	ldw	fp,0(sp)
   16624:	dec00204 	addi	sp,sp,8
   16628:	f800283a 	ret

0001662c <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   1662c:	defffa04 	addi	sp,sp,-24
   16630:	dfc00515 	stw	ra,20(sp)
   16634:	df000415 	stw	fp,16(sp)
   16638:	df000404 	addi	fp,sp,16
   1663c:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   16640:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   16644:	01400544 	movi	r5,21
   16648:	e13fff17 	ldw	r4,-4(fp)
   1664c:	00158740 	call	15874 <alt_read_16bit_query_entry>
   16650:	10ffffcc 	andi	r3,r2,65535
   16654:	e0bfff17 	ldw	r2,-4(fp)
   16658:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   1665c:	e03ffc15 	stw	zero,-16(fp)
   16660:	00001106 	br	166a8 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   16664:	e0bfff17 	ldw	r2,-4(fp)
   16668:	10803517 	ldw	r2,212(r2)
   1666c:	e0ffff17 	ldw	r3,-4(fp)
   16670:	19003317 	ldw	r4,204(r3)
   16674:	e0fffc17 	ldw	r3,-16(fp)
   16678:	20c7883a 	add	r3,r4,r3
   1667c:	180b883a 	mov	r5,r3
   16680:	e13fff17 	ldw	r4,-4(fp)
   16684:	103ee83a 	callr	r2
   16688:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   1668c:	e0fffe04 	addi	r3,fp,-8
   16690:	e0bffc17 	ldw	r2,-16(fp)
   16694:	1885883a 	add	r2,r3,r2
   16698:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   1669c:	e0bffc17 	ldw	r2,-16(fp)
   166a0:	10800044 	addi	r2,r2,1
   166a4:	e0bffc15 	stw	r2,-16(fp)
   166a8:	e0bffc17 	ldw	r2,-16(fp)
   166ac:	108000d0 	cmplti	r2,r2,3
   166b0:	103fec1e 	bne	r2,zero,16664 <__alt_data_end+0xf0016664>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   166b4:	e0bffe03 	ldbu	r2,-8(fp)
   166b8:	10803fcc 	andi	r2,r2,255
   166bc:	10801418 	cmpnei	r2,r2,80
   166c0:	1000081e 	bne	r2,zero,166e4 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   166c4:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   166c8:	10803fcc 	andi	r2,r2,255
   166cc:	10801498 	cmpnei	r2,r2,82
   166d0:	1000041e 	bne	r2,zero,166e4 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   166d4:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   166d8:	10803fcc 	andi	r2,r2,255
   166dc:	10801260 	cmpeqi	r2,r2,73
   166e0:	1000021e 	bne	r2,zero,166ec <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   166e4:	00bffb44 	movi	r2,-19
   166e8:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   166ec:	e0bffd17 	ldw	r2,-12(fp)
}
   166f0:	e037883a 	mov	sp,fp
   166f4:	dfc00117 	ldw	ra,4(sp)
   166f8:	df000017 	ldw	fp,0(sp)
   166fc:	dec00204 	addi	sp,sp,8
   16700:	f800283a 	ret

00016704 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   16704:	defffa04 	addi	sp,sp,-24
   16708:	dfc00515 	stw	ra,20(sp)
   1670c:	df000415 	stw	fp,16(sp)
   16710:	df000404 	addi	fp,sp,16
   16714:	e13ffd15 	stw	r4,-12(fp)
   16718:	e17ffe15 	stw	r5,-8(fp)
   1671c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16720:	e0bffd17 	ldw	r2,-12(fp)
   16724:	10800017 	ldw	r2,0(r2)
   16728:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   1672c:	e0bffc17 	ldw	r2,-16(fp)
   16730:	10c00a04 	addi	r3,r2,40
   16734:	e0bffd17 	ldw	r2,-12(fp)
   16738:	10800217 	ldw	r2,8(r2)
   1673c:	100f883a 	mov	r7,r2
   16740:	e1bfff17 	ldw	r6,-4(fp)
   16744:	e17ffe17 	ldw	r5,-8(fp)
   16748:	1809883a 	mov	r4,r3
   1674c:	0016d240 	call	16d24 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   16750:	e037883a 	mov	sp,fp
   16754:	dfc00117 	ldw	ra,4(sp)
   16758:	df000017 	ldw	fp,0(sp)
   1675c:	dec00204 	addi	sp,sp,8
   16760:	f800283a 	ret

00016764 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   16764:	defffa04 	addi	sp,sp,-24
   16768:	dfc00515 	stw	ra,20(sp)
   1676c:	df000415 	stw	fp,16(sp)
   16770:	df000404 	addi	fp,sp,16
   16774:	e13ffd15 	stw	r4,-12(fp)
   16778:	e17ffe15 	stw	r5,-8(fp)
   1677c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16780:	e0bffd17 	ldw	r2,-12(fp)
   16784:	10800017 	ldw	r2,0(r2)
   16788:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   1678c:	e0bffc17 	ldw	r2,-16(fp)
   16790:	10c00a04 	addi	r3,r2,40
   16794:	e0bffd17 	ldw	r2,-12(fp)
   16798:	10800217 	ldw	r2,8(r2)
   1679c:	100f883a 	mov	r7,r2
   167a0:	e1bfff17 	ldw	r6,-4(fp)
   167a4:	e17ffe17 	ldw	r5,-8(fp)
   167a8:	1809883a 	mov	r4,r3
   167ac:	0016f400 	call	16f40 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   167b0:	e037883a 	mov	sp,fp
   167b4:	dfc00117 	ldw	ra,4(sp)
   167b8:	df000017 	ldw	fp,0(sp)
   167bc:	dec00204 	addi	sp,sp,8
   167c0:	f800283a 	ret

000167c4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   167c4:	defffc04 	addi	sp,sp,-16
   167c8:	dfc00315 	stw	ra,12(sp)
   167cc:	df000215 	stw	fp,8(sp)
   167d0:	df000204 	addi	fp,sp,8
   167d4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   167d8:	e0bfff17 	ldw	r2,-4(fp)
   167dc:	10800017 	ldw	r2,0(r2)
   167e0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   167e4:	e0bffe17 	ldw	r2,-8(fp)
   167e8:	10c00a04 	addi	r3,r2,40
   167ec:	e0bfff17 	ldw	r2,-4(fp)
   167f0:	10800217 	ldw	r2,8(r2)
   167f4:	100b883a 	mov	r5,r2
   167f8:	1809883a 	mov	r4,r3
   167fc:	0016bcc0 	call	16bcc <altera_avalon_jtag_uart_close>
}
   16800:	e037883a 	mov	sp,fp
   16804:	dfc00117 	ldw	ra,4(sp)
   16808:	df000017 	ldw	fp,0(sp)
   1680c:	dec00204 	addi	sp,sp,8
   16810:	f800283a 	ret

00016814 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   16814:	defffa04 	addi	sp,sp,-24
   16818:	dfc00515 	stw	ra,20(sp)
   1681c:	df000415 	stw	fp,16(sp)
   16820:	df000404 	addi	fp,sp,16
   16824:	e13ffd15 	stw	r4,-12(fp)
   16828:	e17ffe15 	stw	r5,-8(fp)
   1682c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   16830:	e0bffd17 	ldw	r2,-12(fp)
   16834:	10800017 	ldw	r2,0(r2)
   16838:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   1683c:	e0bffc17 	ldw	r2,-16(fp)
   16840:	10800a04 	addi	r2,r2,40
   16844:	e1bfff17 	ldw	r6,-4(fp)
   16848:	e17ffe17 	ldw	r5,-8(fp)
   1684c:	1009883a 	mov	r4,r2
   16850:	0016c340 	call	16c34 <altera_avalon_jtag_uart_ioctl>
}
   16854:	e037883a 	mov	sp,fp
   16858:	dfc00117 	ldw	ra,4(sp)
   1685c:	df000017 	ldw	fp,0(sp)
   16860:	dec00204 	addi	sp,sp,8
   16864:	f800283a 	ret

00016868 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   16868:	defffb04 	addi	sp,sp,-20
   1686c:	dfc00415 	stw	ra,16(sp)
   16870:	df000315 	stw	fp,12(sp)
   16874:	df000304 	addi	fp,sp,12
   16878:	e13ffd15 	stw	r4,-12(fp)
   1687c:	e17ffe15 	stw	r5,-8(fp)
   16880:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16884:	e0bffd17 	ldw	r2,-12(fp)
   16888:	00c00044 	movi	r3,1
   1688c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   16890:	e0bffd17 	ldw	r2,-12(fp)
   16894:	10800017 	ldw	r2,0(r2)
   16898:	10800104 	addi	r2,r2,4
   1689c:	1007883a 	mov	r3,r2
   168a0:	e0bffd17 	ldw	r2,-12(fp)
   168a4:	10800817 	ldw	r2,32(r2)
   168a8:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   168ac:	e0bfff17 	ldw	r2,-4(fp)
   168b0:	01800074 	movhi	r6,1
   168b4:	319a4704 	addi	r6,r6,26908
   168b8:	e17ffd17 	ldw	r5,-12(fp)
   168bc:	1009883a 	mov	r4,r2
   168c0:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   168c4:	e0bffd17 	ldw	r2,-12(fp)
   168c8:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   168cc:	e0bffd17 	ldw	r2,-12(fp)
   168d0:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   168d4:	d0e04a17 	ldw	r3,-32472(gp)
   168d8:	e1fffd17 	ldw	r7,-12(fp)
   168dc:	01800074 	movhi	r6,1
   168e0:	319acb04 	addi	r6,r6,27436
   168e4:	180b883a 	mov	r5,r3
   168e8:	1009883a 	mov	r4,r2
   168ec:	00193900 	call	19390 <alt_alarm_start>
   168f0:	1000040e 	bge	r2,zero,16904 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   168f4:	e0fffd17 	ldw	r3,-12(fp)
   168f8:	00a00034 	movhi	r2,32768
   168fc:	10bfffc4 	addi	r2,r2,-1
   16900:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   16904:	0001883a 	nop
   16908:	e037883a 	mov	sp,fp
   1690c:	dfc00117 	ldw	ra,4(sp)
   16910:	df000017 	ldw	fp,0(sp)
   16914:	dec00204 	addi	sp,sp,8
   16918:	f800283a 	ret

0001691c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   1691c:	defff704 	addi	sp,sp,-36
   16920:	df000815 	stw	fp,32(sp)
   16924:	df000804 	addi	fp,sp,32
   16928:	e13ffe15 	stw	r4,-8(fp)
   1692c:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   16930:	e0bffe17 	ldw	r2,-8(fp)
   16934:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   16938:	e0bffa17 	ldw	r2,-24(fp)
   1693c:	10800017 	ldw	r2,0(r2)
   16940:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16944:	e0bffb17 	ldw	r2,-20(fp)
   16948:	10800104 	addi	r2,r2,4
   1694c:	10800037 	ldwio	r2,0(r2)
   16950:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   16954:	e0bffc17 	ldw	r2,-16(fp)
   16958:	1080c00c 	andi	r2,r2,768
   1695c:	10006d26 	beq	r2,zero,16b14 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   16960:	e0bffc17 	ldw	r2,-16(fp)
   16964:	1080400c 	andi	r2,r2,256
   16968:	10003526 	beq	r2,zero,16a40 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   1696c:	00800074 	movhi	r2,1
   16970:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16974:	e0bffa17 	ldw	r2,-24(fp)
   16978:	10800a17 	ldw	r2,40(r2)
   1697c:	10800044 	addi	r2,r2,1
   16980:	1081ffcc 	andi	r2,r2,2047
   16984:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   16988:	e0bffa17 	ldw	r2,-24(fp)
   1698c:	10c00b17 	ldw	r3,44(r2)
   16990:	e0bffd17 	ldw	r2,-12(fp)
   16994:	18801526 	beq	r3,r2,169ec <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   16998:	e0bffb17 	ldw	r2,-20(fp)
   1699c:	10800037 	ldwio	r2,0(r2)
   169a0:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   169a4:	e0bff817 	ldw	r2,-32(fp)
   169a8:	10a0000c 	andi	r2,r2,32768
   169ac:	10001126 	beq	r2,zero,169f4 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   169b0:	e0bffa17 	ldw	r2,-24(fp)
   169b4:	10800a17 	ldw	r2,40(r2)
   169b8:	e0fff817 	ldw	r3,-32(fp)
   169bc:	1809883a 	mov	r4,r3
   169c0:	e0fffa17 	ldw	r3,-24(fp)
   169c4:	1885883a 	add	r2,r3,r2
   169c8:	10800e04 	addi	r2,r2,56
   169cc:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   169d0:	e0bffa17 	ldw	r2,-24(fp)
   169d4:	10800a17 	ldw	r2,40(r2)
   169d8:	10800044 	addi	r2,r2,1
   169dc:	10c1ffcc 	andi	r3,r2,2047
   169e0:	e0bffa17 	ldw	r2,-24(fp)
   169e4:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   169e8:	003fe206 	br	16974 <__alt_data_end+0xf0016974>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   169ec:	0001883a 	nop
   169f0:	00000106 	br	169f8 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   169f4:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   169f8:	e0bff817 	ldw	r2,-32(fp)
   169fc:	10bfffec 	andhi	r2,r2,65535
   16a00:	10000f26 	beq	r2,zero,16a40 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16a04:	e0bffa17 	ldw	r2,-24(fp)
   16a08:	10c00817 	ldw	r3,32(r2)
   16a0c:	00bfff84 	movi	r2,-2
   16a10:	1886703a 	and	r3,r3,r2
   16a14:	e0bffa17 	ldw	r2,-24(fp)
   16a18:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   16a1c:	e0bffb17 	ldw	r2,-20(fp)
   16a20:	10800104 	addi	r2,r2,4
   16a24:	1007883a 	mov	r3,r2
   16a28:	e0bffa17 	ldw	r2,-24(fp)
   16a2c:	10800817 	ldw	r2,32(r2)
   16a30:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16a34:	e0bffb17 	ldw	r2,-20(fp)
   16a38:	10800104 	addi	r2,r2,4
   16a3c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   16a40:	e0bffc17 	ldw	r2,-16(fp)
   16a44:	1080800c 	andi	r2,r2,512
   16a48:	103fbe26 	beq	r2,zero,16944 <__alt_data_end+0xf0016944>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   16a4c:	e0bffc17 	ldw	r2,-16(fp)
   16a50:	1004d43a 	srli	r2,r2,16
   16a54:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   16a58:	00001406 	br	16aac <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   16a5c:	e0bffb17 	ldw	r2,-20(fp)
   16a60:	e0fffa17 	ldw	r3,-24(fp)
   16a64:	18c00d17 	ldw	r3,52(r3)
   16a68:	e13ffa17 	ldw	r4,-24(fp)
   16a6c:	20c7883a 	add	r3,r4,r3
   16a70:	18c20e04 	addi	r3,r3,2104
   16a74:	18c00003 	ldbu	r3,0(r3)
   16a78:	18c03fcc 	andi	r3,r3,255
   16a7c:	18c0201c 	xori	r3,r3,128
   16a80:	18ffe004 	addi	r3,r3,-128
   16a84:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16a88:	e0bffa17 	ldw	r2,-24(fp)
   16a8c:	10800d17 	ldw	r2,52(r2)
   16a90:	10800044 	addi	r2,r2,1
   16a94:	10c1ffcc 	andi	r3,r2,2047
   16a98:	e0bffa17 	ldw	r2,-24(fp)
   16a9c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   16aa0:	e0bff917 	ldw	r2,-28(fp)
   16aa4:	10bfffc4 	addi	r2,r2,-1
   16aa8:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   16aac:	e0bff917 	ldw	r2,-28(fp)
   16ab0:	10000526 	beq	r2,zero,16ac8 <altera_avalon_jtag_uart_irq+0x1ac>
   16ab4:	e0bffa17 	ldw	r2,-24(fp)
   16ab8:	10c00d17 	ldw	r3,52(r2)
   16abc:	e0bffa17 	ldw	r2,-24(fp)
   16ac0:	10800c17 	ldw	r2,48(r2)
   16ac4:	18bfe51e 	bne	r3,r2,16a5c <__alt_data_end+0xf0016a5c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   16ac8:	e0bff917 	ldw	r2,-28(fp)
   16acc:	103f9d26 	beq	r2,zero,16944 <__alt_data_end+0xf0016944>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16ad0:	e0bffa17 	ldw	r2,-24(fp)
   16ad4:	10c00817 	ldw	r3,32(r2)
   16ad8:	00bfff44 	movi	r2,-3
   16adc:	1886703a 	and	r3,r3,r2
   16ae0:	e0bffa17 	ldw	r2,-24(fp)
   16ae4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16ae8:	e0bffa17 	ldw	r2,-24(fp)
   16aec:	10800017 	ldw	r2,0(r2)
   16af0:	10800104 	addi	r2,r2,4
   16af4:	1007883a 	mov	r3,r2
   16af8:	e0bffa17 	ldw	r2,-24(fp)
   16afc:	10800817 	ldw	r2,32(r2)
   16b00:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16b04:	e0bffb17 	ldw	r2,-20(fp)
   16b08:	10800104 	addi	r2,r2,4
   16b0c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   16b10:	003f8c06 	br	16944 <__alt_data_end+0xf0016944>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   16b14:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   16b18:	0001883a 	nop
   16b1c:	e037883a 	mov	sp,fp
   16b20:	df000017 	ldw	fp,0(sp)
   16b24:	dec00104 	addi	sp,sp,4
   16b28:	f800283a 	ret

00016b2c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   16b2c:	defff804 	addi	sp,sp,-32
   16b30:	df000715 	stw	fp,28(sp)
   16b34:	df000704 	addi	fp,sp,28
   16b38:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   16b3c:	e0bffb17 	ldw	r2,-20(fp)
   16b40:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   16b44:	e0bff917 	ldw	r2,-28(fp)
   16b48:	10800017 	ldw	r2,0(r2)
   16b4c:	10800104 	addi	r2,r2,4
   16b50:	10800037 	ldwio	r2,0(r2)
   16b54:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   16b58:	e0bffa17 	ldw	r2,-24(fp)
   16b5c:	1081000c 	andi	r2,r2,1024
   16b60:	10000b26 	beq	r2,zero,16b90 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   16b64:	e0bff917 	ldw	r2,-28(fp)
   16b68:	10800017 	ldw	r2,0(r2)
   16b6c:	10800104 	addi	r2,r2,4
   16b70:	1007883a 	mov	r3,r2
   16b74:	e0bff917 	ldw	r2,-28(fp)
   16b78:	10800817 	ldw	r2,32(r2)
   16b7c:	10810014 	ori	r2,r2,1024
   16b80:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   16b84:	e0bff917 	ldw	r2,-28(fp)
   16b88:	10000915 	stw	zero,36(r2)
   16b8c:	00000a06 	br	16bb8 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   16b90:	e0bff917 	ldw	r2,-28(fp)
   16b94:	10c00917 	ldw	r3,36(r2)
   16b98:	00a00034 	movhi	r2,32768
   16b9c:	10bfff04 	addi	r2,r2,-4
   16ba0:	10c00536 	bltu	r2,r3,16bb8 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   16ba4:	e0bff917 	ldw	r2,-28(fp)
   16ba8:	10800917 	ldw	r2,36(r2)
   16bac:	10c00044 	addi	r3,r2,1
   16bb0:	e0bff917 	ldw	r2,-28(fp)
   16bb4:	10c00915 	stw	r3,36(r2)
   16bb8:	d0a04a17 	ldw	r2,-32472(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   16bbc:	e037883a 	mov	sp,fp
   16bc0:	df000017 	ldw	fp,0(sp)
   16bc4:	dec00104 	addi	sp,sp,4
   16bc8:	f800283a 	ret

00016bcc <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   16bcc:	defffd04 	addi	sp,sp,-12
   16bd0:	df000215 	stw	fp,8(sp)
   16bd4:	df000204 	addi	fp,sp,8
   16bd8:	e13ffe15 	stw	r4,-8(fp)
   16bdc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16be0:	00000506 	br	16bf8 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   16be4:	e0bfff17 	ldw	r2,-4(fp)
   16be8:	1090000c 	andi	r2,r2,16384
   16bec:	10000226 	beq	r2,zero,16bf8 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16bf0:	00bffd44 	movi	r2,-11
   16bf4:	00000b06 	br	16c24 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16bf8:	e0bffe17 	ldw	r2,-8(fp)
   16bfc:	10c00d17 	ldw	r3,52(r2)
   16c00:	e0bffe17 	ldw	r2,-8(fp)
   16c04:	10800c17 	ldw	r2,48(r2)
   16c08:	18800526 	beq	r3,r2,16c20 <altera_avalon_jtag_uart_close+0x54>
   16c0c:	e0bffe17 	ldw	r2,-8(fp)
   16c10:	10c00917 	ldw	r3,36(r2)
   16c14:	e0bffe17 	ldw	r2,-8(fp)
   16c18:	10800117 	ldw	r2,4(r2)
   16c1c:	18bff136 	bltu	r3,r2,16be4 <__alt_data_end+0xf0016be4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16c20:	0005883a 	mov	r2,zero
}
   16c24:	e037883a 	mov	sp,fp
   16c28:	df000017 	ldw	fp,0(sp)
   16c2c:	dec00104 	addi	sp,sp,4
   16c30:	f800283a 	ret

00016c34 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   16c34:	defffa04 	addi	sp,sp,-24
   16c38:	df000515 	stw	fp,20(sp)
   16c3c:	df000504 	addi	fp,sp,20
   16c40:	e13ffd15 	stw	r4,-12(fp)
   16c44:	e17ffe15 	stw	r5,-8(fp)
   16c48:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   16c4c:	00bff9c4 	movi	r2,-25
   16c50:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   16c54:	e0bffe17 	ldw	r2,-8(fp)
   16c58:	10da8060 	cmpeqi	r3,r2,27137
   16c5c:	1800031e 	bne	r3,zero,16c6c <altera_avalon_jtag_uart_ioctl+0x38>
   16c60:	109a80a0 	cmpeqi	r2,r2,27138
   16c64:	1000181e 	bne	r2,zero,16cc8 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   16c68:	00002906 	br	16d10 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   16c6c:	e0bffd17 	ldw	r2,-12(fp)
   16c70:	10c00117 	ldw	r3,4(r2)
   16c74:	00a00034 	movhi	r2,32768
   16c78:	10bfffc4 	addi	r2,r2,-1
   16c7c:	18802126 	beq	r3,r2,16d04 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   16c80:	e0bfff17 	ldw	r2,-4(fp)
   16c84:	10800017 	ldw	r2,0(r2)
   16c88:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   16c8c:	e0bffc17 	ldw	r2,-16(fp)
   16c90:	10800090 	cmplti	r2,r2,2
   16c94:	1000061e 	bne	r2,zero,16cb0 <altera_avalon_jtag_uart_ioctl+0x7c>
   16c98:	e0fffc17 	ldw	r3,-16(fp)
   16c9c:	00a00034 	movhi	r2,32768
   16ca0:	10bfffc4 	addi	r2,r2,-1
   16ca4:	18800226 	beq	r3,r2,16cb0 <altera_avalon_jtag_uart_ioctl+0x7c>
   16ca8:	e0bffc17 	ldw	r2,-16(fp)
   16cac:	00000206 	br	16cb8 <altera_avalon_jtag_uart_ioctl+0x84>
   16cb0:	00a00034 	movhi	r2,32768
   16cb4:	10bfff84 	addi	r2,r2,-2
   16cb8:	e0fffd17 	ldw	r3,-12(fp)
   16cbc:	18800115 	stw	r2,4(r3)
      rc = 0;
   16cc0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16cc4:	00000f06 	br	16d04 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   16cc8:	e0bffd17 	ldw	r2,-12(fp)
   16ccc:	10c00117 	ldw	r3,4(r2)
   16cd0:	00a00034 	movhi	r2,32768
   16cd4:	10bfffc4 	addi	r2,r2,-1
   16cd8:	18800c26 	beq	r3,r2,16d0c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   16cdc:	e0bffd17 	ldw	r2,-12(fp)
   16ce0:	10c00917 	ldw	r3,36(r2)
   16ce4:	e0bffd17 	ldw	r2,-12(fp)
   16ce8:	10800117 	ldw	r2,4(r2)
   16cec:	1885803a 	cmpltu	r2,r3,r2
   16cf0:	10c03fcc 	andi	r3,r2,255
   16cf4:	e0bfff17 	ldw	r2,-4(fp)
   16cf8:	10c00015 	stw	r3,0(r2)
      rc = 0;
   16cfc:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16d00:	00000206 	br	16d0c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   16d04:	0001883a 	nop
   16d08:	00000106 	br	16d10 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   16d0c:	0001883a 	nop

  default:
    break;
  }

  return rc;
   16d10:	e0bffb17 	ldw	r2,-20(fp)
}
   16d14:	e037883a 	mov	sp,fp
   16d18:	df000017 	ldw	fp,0(sp)
   16d1c:	dec00104 	addi	sp,sp,4
   16d20:	f800283a 	ret

00016d24 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   16d24:	defff304 	addi	sp,sp,-52
   16d28:	dfc00c15 	stw	ra,48(sp)
   16d2c:	df000b15 	stw	fp,44(sp)
   16d30:	df000b04 	addi	fp,sp,44
   16d34:	e13ffc15 	stw	r4,-16(fp)
   16d38:	e17ffd15 	stw	r5,-12(fp)
   16d3c:	e1bffe15 	stw	r6,-8(fp)
   16d40:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   16d44:	e0bffd17 	ldw	r2,-12(fp)
   16d48:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16d4c:	00004706 	br	16e6c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   16d50:	e0bffc17 	ldw	r2,-16(fp)
   16d54:	10800a17 	ldw	r2,40(r2)
   16d58:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   16d5c:	e0bffc17 	ldw	r2,-16(fp)
   16d60:	10800b17 	ldw	r2,44(r2)
   16d64:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   16d68:	e0fff717 	ldw	r3,-36(fp)
   16d6c:	e0bff817 	ldw	r2,-32(fp)
   16d70:	18800536 	bltu	r3,r2,16d88 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   16d74:	e0fff717 	ldw	r3,-36(fp)
   16d78:	e0bff817 	ldw	r2,-32(fp)
   16d7c:	1885c83a 	sub	r2,r3,r2
   16d80:	e0bff615 	stw	r2,-40(fp)
   16d84:	00000406 	br	16d98 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   16d88:	00c20004 	movi	r3,2048
   16d8c:	e0bff817 	ldw	r2,-32(fp)
   16d90:	1885c83a 	sub	r2,r3,r2
   16d94:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   16d98:	e0bff617 	ldw	r2,-40(fp)
   16d9c:	10001e26 	beq	r2,zero,16e18 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   16da0:	e0fffe17 	ldw	r3,-8(fp)
   16da4:	e0bff617 	ldw	r2,-40(fp)
   16da8:	1880022e 	bgeu	r3,r2,16db4 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   16dac:	e0bffe17 	ldw	r2,-8(fp)
   16db0:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   16db4:	e0bffc17 	ldw	r2,-16(fp)
   16db8:	10c00e04 	addi	r3,r2,56
   16dbc:	e0bff817 	ldw	r2,-32(fp)
   16dc0:	1885883a 	add	r2,r3,r2
   16dc4:	e1bff617 	ldw	r6,-40(fp)
   16dc8:	100b883a 	mov	r5,r2
   16dcc:	e13ff517 	ldw	r4,-44(fp)
   16dd0:	0009cd40 	call	9cd4 <memcpy>
      ptr   += n;
   16dd4:	e0fff517 	ldw	r3,-44(fp)
   16dd8:	e0bff617 	ldw	r2,-40(fp)
   16ddc:	1885883a 	add	r2,r3,r2
   16de0:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   16de4:	e0fffe17 	ldw	r3,-8(fp)
   16de8:	e0bff617 	ldw	r2,-40(fp)
   16dec:	1885c83a 	sub	r2,r3,r2
   16df0:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16df4:	e0fff817 	ldw	r3,-32(fp)
   16df8:	e0bff617 	ldw	r2,-40(fp)
   16dfc:	1885883a 	add	r2,r3,r2
   16e00:	10c1ffcc 	andi	r3,r2,2047
   16e04:	e0bffc17 	ldw	r2,-16(fp)
   16e08:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   16e0c:	e0bffe17 	ldw	r2,-8(fp)
   16e10:	00bfcf16 	blt	zero,r2,16d50 <__alt_data_end+0xf0016d50>
   16e14:	00000106 	br	16e1c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   16e18:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   16e1c:	e0fff517 	ldw	r3,-44(fp)
   16e20:	e0bffd17 	ldw	r2,-12(fp)
   16e24:	1880141e 	bne	r3,r2,16e78 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   16e28:	e0bfff17 	ldw	r2,-4(fp)
   16e2c:	1090000c 	andi	r2,r2,16384
   16e30:	1000131e 	bne	r2,zero,16e80 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   16e34:	0001883a 	nop
   16e38:	e0bffc17 	ldw	r2,-16(fp)
   16e3c:	10c00a17 	ldw	r3,40(r2)
   16e40:	e0bff717 	ldw	r2,-36(fp)
   16e44:	1880051e 	bne	r3,r2,16e5c <altera_avalon_jtag_uart_read+0x138>
   16e48:	e0bffc17 	ldw	r2,-16(fp)
   16e4c:	10c00917 	ldw	r3,36(r2)
   16e50:	e0bffc17 	ldw	r2,-16(fp)
   16e54:	10800117 	ldw	r2,4(r2)
   16e58:	18bff736 	bltu	r3,r2,16e38 <__alt_data_end+0xf0016e38>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   16e5c:	e0bffc17 	ldw	r2,-16(fp)
   16e60:	10c00a17 	ldw	r3,40(r2)
   16e64:	e0bff717 	ldw	r2,-36(fp)
   16e68:	18800726 	beq	r3,r2,16e88 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16e6c:	e0bffe17 	ldw	r2,-8(fp)
   16e70:	00bfb716 	blt	zero,r2,16d50 <__alt_data_end+0xf0016d50>
   16e74:	00000506 	br	16e8c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   16e78:	0001883a 	nop
   16e7c:	00000306 	br	16e8c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   16e80:	0001883a 	nop
   16e84:	00000106 	br	16e8c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   16e88:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   16e8c:	e0fff517 	ldw	r3,-44(fp)
   16e90:	e0bffd17 	ldw	r2,-12(fp)
   16e94:	18801826 	beq	r3,r2,16ef8 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16e98:	0005303a 	rdctl	r2,status
   16e9c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16ea0:	e0fffb17 	ldw	r3,-20(fp)
   16ea4:	00bfff84 	movi	r2,-2
   16ea8:	1884703a 	and	r2,r3,r2
   16eac:	1001703a 	wrctl	status,r2
  
  return context;
   16eb0:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   16eb4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16eb8:	e0bffc17 	ldw	r2,-16(fp)
   16ebc:	10800817 	ldw	r2,32(r2)
   16ec0:	10c00054 	ori	r3,r2,1
   16ec4:	e0bffc17 	ldw	r2,-16(fp)
   16ec8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16ecc:	e0bffc17 	ldw	r2,-16(fp)
   16ed0:	10800017 	ldw	r2,0(r2)
   16ed4:	10800104 	addi	r2,r2,4
   16ed8:	1007883a 	mov	r3,r2
   16edc:	e0bffc17 	ldw	r2,-16(fp)
   16ee0:	10800817 	ldw	r2,32(r2)
   16ee4:	18800035 	stwio	r2,0(r3)
   16ee8:	e0bffa17 	ldw	r2,-24(fp)
   16eec:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16ef0:	e0bff917 	ldw	r2,-28(fp)
   16ef4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   16ef8:	e0fff517 	ldw	r3,-44(fp)
   16efc:	e0bffd17 	ldw	r2,-12(fp)
   16f00:	18800426 	beq	r3,r2,16f14 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   16f04:	e0fff517 	ldw	r3,-44(fp)
   16f08:	e0bffd17 	ldw	r2,-12(fp)
   16f0c:	1885c83a 	sub	r2,r3,r2
   16f10:	00000606 	br	16f2c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   16f14:	e0bfff17 	ldw	r2,-4(fp)
   16f18:	1090000c 	andi	r2,r2,16384
   16f1c:	10000226 	beq	r2,zero,16f28 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   16f20:	00bffd44 	movi	r2,-11
   16f24:	00000106 	br	16f2c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   16f28:	00bffec4 	movi	r2,-5
}
   16f2c:	e037883a 	mov	sp,fp
   16f30:	dfc00117 	ldw	ra,4(sp)
   16f34:	df000017 	ldw	fp,0(sp)
   16f38:	dec00204 	addi	sp,sp,8
   16f3c:	f800283a 	ret

00016f40 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   16f40:	defff304 	addi	sp,sp,-52
   16f44:	dfc00c15 	stw	ra,48(sp)
   16f48:	df000b15 	stw	fp,44(sp)
   16f4c:	df000b04 	addi	fp,sp,44
   16f50:	e13ffc15 	stw	r4,-16(fp)
   16f54:	e17ffd15 	stw	r5,-12(fp)
   16f58:	e1bffe15 	stw	r6,-8(fp)
   16f5c:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   16f60:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   16f64:	e0bffd17 	ldw	r2,-12(fp)
   16f68:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   16f6c:	00003706 	br	1704c <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   16f70:	e0bffc17 	ldw	r2,-16(fp)
   16f74:	10800c17 	ldw	r2,48(r2)
   16f78:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   16f7c:	e0bffc17 	ldw	r2,-16(fp)
   16f80:	10800d17 	ldw	r2,52(r2)
   16f84:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   16f88:	e0fff917 	ldw	r3,-28(fp)
   16f8c:	e0bff517 	ldw	r2,-44(fp)
   16f90:	1880062e 	bgeu	r3,r2,16fac <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   16f94:	e0fff517 	ldw	r3,-44(fp)
   16f98:	e0bff917 	ldw	r2,-28(fp)
   16f9c:	1885c83a 	sub	r2,r3,r2
   16fa0:	10bfffc4 	addi	r2,r2,-1
   16fa4:	e0bff615 	stw	r2,-40(fp)
   16fa8:	00000b06 	br	16fd8 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   16fac:	e0bff517 	ldw	r2,-44(fp)
   16fb0:	10000526 	beq	r2,zero,16fc8 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   16fb4:	00c20004 	movi	r3,2048
   16fb8:	e0bff917 	ldw	r2,-28(fp)
   16fbc:	1885c83a 	sub	r2,r3,r2
   16fc0:	e0bff615 	stw	r2,-40(fp)
   16fc4:	00000406 	br	16fd8 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   16fc8:	00c1ffc4 	movi	r3,2047
   16fcc:	e0bff917 	ldw	r2,-28(fp)
   16fd0:	1885c83a 	sub	r2,r3,r2
   16fd4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   16fd8:	e0bff617 	ldw	r2,-40(fp)
   16fdc:	10001e26 	beq	r2,zero,17058 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   16fe0:	e0fffe17 	ldw	r3,-8(fp)
   16fe4:	e0bff617 	ldw	r2,-40(fp)
   16fe8:	1880022e 	bgeu	r3,r2,16ff4 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   16fec:	e0bffe17 	ldw	r2,-8(fp)
   16ff0:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   16ff4:	e0bffc17 	ldw	r2,-16(fp)
   16ff8:	10c20e04 	addi	r3,r2,2104
   16ffc:	e0bff917 	ldw	r2,-28(fp)
   17000:	1885883a 	add	r2,r3,r2
   17004:	e1bff617 	ldw	r6,-40(fp)
   17008:	e17ffd17 	ldw	r5,-12(fp)
   1700c:	1009883a 	mov	r4,r2
   17010:	0009cd40 	call	9cd4 <memcpy>
      ptr   += n;
   17014:	e0fffd17 	ldw	r3,-12(fp)
   17018:	e0bff617 	ldw	r2,-40(fp)
   1701c:	1885883a 	add	r2,r3,r2
   17020:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   17024:	e0fffe17 	ldw	r3,-8(fp)
   17028:	e0bff617 	ldw	r2,-40(fp)
   1702c:	1885c83a 	sub	r2,r3,r2
   17030:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   17034:	e0fff917 	ldw	r3,-28(fp)
   17038:	e0bff617 	ldw	r2,-40(fp)
   1703c:	1885883a 	add	r2,r3,r2
   17040:	10c1ffcc 	andi	r3,r2,2047
   17044:	e0bffc17 	ldw	r2,-16(fp)
   17048:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   1704c:	e0bffe17 	ldw	r2,-8(fp)
   17050:	00bfc716 	blt	zero,r2,16f70 <__alt_data_end+0xf0016f70>
   17054:	00000106 	br	1705c <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   17058:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1705c:	0005303a 	rdctl	r2,status
   17060:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17064:	e0fffb17 	ldw	r3,-20(fp)
   17068:	00bfff84 	movi	r2,-2
   1706c:	1884703a 	and	r2,r3,r2
   17070:	1001703a 	wrctl	status,r2
  
  return context;
   17074:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   17078:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   1707c:	e0bffc17 	ldw	r2,-16(fp)
   17080:	10800817 	ldw	r2,32(r2)
   17084:	10c00094 	ori	r3,r2,2
   17088:	e0bffc17 	ldw	r2,-16(fp)
   1708c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   17090:	e0bffc17 	ldw	r2,-16(fp)
   17094:	10800017 	ldw	r2,0(r2)
   17098:	10800104 	addi	r2,r2,4
   1709c:	1007883a 	mov	r3,r2
   170a0:	e0bffc17 	ldw	r2,-16(fp)
   170a4:	10800817 	ldw	r2,32(r2)
   170a8:	18800035 	stwio	r2,0(r3)
   170ac:	e0bffa17 	ldw	r2,-24(fp)
   170b0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   170b4:	e0bff817 	ldw	r2,-32(fp)
   170b8:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   170bc:	e0bffe17 	ldw	r2,-8(fp)
   170c0:	0080100e 	bge	zero,r2,17104 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   170c4:	e0bfff17 	ldw	r2,-4(fp)
   170c8:	1090000c 	andi	r2,r2,16384
   170cc:	1000101e 	bne	r2,zero,17110 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   170d0:	0001883a 	nop
   170d4:	e0bffc17 	ldw	r2,-16(fp)
   170d8:	10c00d17 	ldw	r3,52(r2)
   170dc:	e0bff517 	ldw	r2,-44(fp)
   170e0:	1880051e 	bne	r3,r2,170f8 <altera_avalon_jtag_uart_write+0x1b8>
   170e4:	e0bffc17 	ldw	r2,-16(fp)
   170e8:	10c00917 	ldw	r3,36(r2)
   170ec:	e0bffc17 	ldw	r2,-16(fp)
   170f0:	10800117 	ldw	r2,4(r2)
   170f4:	18bff736 	bltu	r3,r2,170d4 <__alt_data_end+0xf00170d4>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   170f8:	e0bffc17 	ldw	r2,-16(fp)
   170fc:	10800917 	ldw	r2,36(r2)
   17100:	1000051e 	bne	r2,zero,17118 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   17104:	e0bffe17 	ldw	r2,-8(fp)
   17108:	00bfd016 	blt	zero,r2,1704c <__alt_data_end+0xf001704c>
   1710c:	00000306 	br	1711c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   17110:	0001883a 	nop
   17114:	00000106 	br	1711c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   17118:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   1711c:	e0fffd17 	ldw	r3,-12(fp)
   17120:	e0bff717 	ldw	r2,-36(fp)
   17124:	18800426 	beq	r3,r2,17138 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   17128:	e0fffd17 	ldw	r3,-12(fp)
   1712c:	e0bff717 	ldw	r2,-36(fp)
   17130:	1885c83a 	sub	r2,r3,r2
   17134:	00000606 	br	17150 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   17138:	e0bfff17 	ldw	r2,-4(fp)
   1713c:	1090000c 	andi	r2,r2,16384
   17140:	10000226 	beq	r2,zero,1714c <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   17144:	00bffd44 	movi	r2,-11
   17148:	00000106 	br	17150 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   1714c:	00bffec4 	movi	r2,-5
}
   17150:	e037883a 	mov	sp,fp
   17154:	dfc00117 	ldw	ra,4(sp)
   17158:	df000017 	ldw	fp,0(sp)
   1715c:	dec00204 	addi	sp,sp,8
   17160:	f800283a 	ret

00017164 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   17164:	defffa04 	addi	sp,sp,-24
   17168:	dfc00515 	stw	ra,20(sp)
   1716c:	df000415 	stw	fp,16(sp)
   17170:	df000404 	addi	fp,sp,16
   17174:	e13ffe15 	stw	r4,-8(fp)
   17178:	2805883a 	mov	r2,r5
   1717c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   17180:	e0bffe17 	ldw	r2,-8(fp)
   17184:	10800017 	ldw	r2,0(r2)
   17188:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   1718c:	008003f4 	movhi	r2,15
   17190:	10909004 	addi	r2,r2,16960
   17194:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   17198:	e0bffe17 	ldw	r2,-8(fp)
   1719c:	10800803 	ldbu	r2,32(r2)
   171a0:	10803fcc 	andi	r2,r2,255
   171a4:	1080201c 	xori	r2,r2,128
   171a8:	10bfe004 	addi	r2,r2,-128
   171ac:	1000151e 	bne	r2,zero,17204 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   171b0:	00000906 	br	171d8 <lcd_write_command+0x74>
    if (--i == 0)
   171b4:	e0bffc17 	ldw	r2,-16(fp)
   171b8:	10bfffc4 	addi	r2,r2,-1
   171bc:	e0bffc15 	stw	r2,-16(fp)
   171c0:	e0bffc17 	ldw	r2,-16(fp)
   171c4:	1000041e 	bne	r2,zero,171d8 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   171c8:	e0bffe17 	ldw	r2,-8(fp)
   171cc:	00c00044 	movi	r3,1
   171d0:	10c00805 	stb	r3,32(r2)
      return;
   171d4:	00000c06 	br	17208 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   171d8:	e0bffd17 	ldw	r2,-12(fp)
   171dc:	10800104 	addi	r2,r2,4
   171e0:	10800037 	ldwio	r2,0(r2)
   171e4:	1080200c 	andi	r2,r2,128
   171e8:	103ff21e 	bne	r2,zero,171b4 <__alt_data_end+0xf00171b4>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   171ec:	01001904 	movi	r4,100
   171f0:	0019d580 	call	19d58 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   171f4:	e0bffd17 	ldw	r2,-12(fp)
   171f8:	e0ffff03 	ldbu	r3,-4(fp)
   171fc:	10c00035 	stwio	r3,0(r2)
   17200:	00000106 	br	17208 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   17204:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   17208:	e037883a 	mov	sp,fp
   1720c:	dfc00117 	ldw	ra,4(sp)
   17210:	df000017 	ldw	fp,0(sp)
   17214:	dec00204 	addi	sp,sp,8
   17218:	f800283a 	ret

0001721c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   1721c:	defffa04 	addi	sp,sp,-24
   17220:	dfc00515 	stw	ra,20(sp)
   17224:	df000415 	stw	fp,16(sp)
   17228:	df000404 	addi	fp,sp,16
   1722c:	e13ffe15 	stw	r4,-8(fp)
   17230:	2805883a 	mov	r2,r5
   17234:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   17238:	e0bffe17 	ldw	r2,-8(fp)
   1723c:	10800017 	ldw	r2,0(r2)
   17240:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   17244:	008003f4 	movhi	r2,15
   17248:	10909004 	addi	r2,r2,16960
   1724c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   17250:	e0bffe17 	ldw	r2,-8(fp)
   17254:	10800803 	ldbu	r2,32(r2)
   17258:	10803fcc 	andi	r2,r2,255
   1725c:	1080201c 	xori	r2,r2,128
   17260:	10bfe004 	addi	r2,r2,-128
   17264:	10001d1e 	bne	r2,zero,172dc <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   17268:	00000906 	br	17290 <lcd_write_data+0x74>
    if (--i == 0)
   1726c:	e0bffc17 	ldw	r2,-16(fp)
   17270:	10bfffc4 	addi	r2,r2,-1
   17274:	e0bffc15 	stw	r2,-16(fp)
   17278:	e0bffc17 	ldw	r2,-16(fp)
   1727c:	1000041e 	bne	r2,zero,17290 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   17280:	e0bffe17 	ldw	r2,-8(fp)
   17284:	00c00044 	movi	r3,1
   17288:	10c00805 	stb	r3,32(r2)
      return;
   1728c:	00001406 	br	172e0 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   17290:	e0bffd17 	ldw	r2,-12(fp)
   17294:	10800104 	addi	r2,r2,4
   17298:	10800037 	ldwio	r2,0(r2)
   1729c:	1080200c 	andi	r2,r2,128
   172a0:	103ff21e 	bne	r2,zero,1726c <__alt_data_end+0xf001726c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   172a4:	01001904 	movi	r4,100
   172a8:	0019d580 	call	19d58 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   172ac:	e0bffd17 	ldw	r2,-12(fp)
   172b0:	10800204 	addi	r2,r2,8
   172b4:	1007883a 	mov	r3,r2
   172b8:	e0bfff03 	ldbu	r2,-4(fp)
   172bc:	18800035 	stwio	r2,0(r3)

  sp->address++;
   172c0:	e0bffe17 	ldw	r2,-8(fp)
   172c4:	108008c3 	ldbu	r2,35(r2)
   172c8:	10800044 	addi	r2,r2,1
   172cc:	1007883a 	mov	r3,r2
   172d0:	e0bffe17 	ldw	r2,-8(fp)
   172d4:	10c008c5 	stb	r3,35(r2)
   172d8:	00000106 	br	172e0 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   172dc:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   172e0:	e037883a 	mov	sp,fp
   172e4:	dfc00117 	ldw	ra,4(sp)
   172e8:	df000017 	ldw	fp,0(sp)
   172ec:	dec00204 	addi	sp,sp,8
   172f0:	f800283a 	ret

000172f4 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   172f4:	defffc04 	addi	sp,sp,-16
   172f8:	dfc00315 	stw	ra,12(sp)
   172fc:	df000215 	stw	fp,8(sp)
   17300:	df000204 	addi	fp,sp,8
   17304:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   17308:	01400044 	movi	r5,1
   1730c:	e13fff17 	ldw	r4,-4(fp)
   17310:	00171640 	call	17164 <lcd_write_command>

  sp->x = 0;
   17314:	e0bfff17 	ldw	r2,-4(fp)
   17318:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   1731c:	e0bfff17 	ldw	r2,-4(fp)
   17320:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   17324:	e0bfff17 	ldw	r2,-4(fp)
   17328:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1732c:	e03ffe15 	stw	zero,-8(fp)
   17330:	00001b06 	br	173a0 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   17334:	e0bffe17 	ldw	r2,-8(fp)
   17338:	108018e4 	muli	r2,r2,99
   1733c:	10801004 	addi	r2,r2,64
   17340:	e0ffff17 	ldw	r3,-4(fp)
   17344:	1885883a 	add	r2,r3,r2
   17348:	01801444 	movi	r6,81
   1734c:	01400804 	movi	r5,32
   17350:	1009883a 	mov	r4,r2
   17354:	0009e1c0 	call	9e1c <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   17358:	e0bffe17 	ldw	r2,-8(fp)
   1735c:	108018e4 	muli	r2,r2,99
   17360:	10800c04 	addi	r2,r2,48
   17364:	e0ffff17 	ldw	r3,-4(fp)
   17368:	1885883a 	add	r2,r3,r2
   1736c:	01800404 	movi	r6,16
   17370:	01400804 	movi	r5,32
   17374:	1009883a 	mov	r4,r2
   17378:	0009e1c0 	call	9e1c <memset>
    sp->line[y].width = 0;
   1737c:	e0ffff17 	ldw	r3,-4(fp)
   17380:	e0bffe17 	ldw	r2,-8(fp)
   17384:	108018e4 	muli	r2,r2,99
   17388:	1885883a 	add	r2,r3,r2
   1738c:	10802444 	addi	r2,r2,145
   17390:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17394:	e0bffe17 	ldw	r2,-8(fp)
   17398:	10800044 	addi	r2,r2,1
   1739c:	e0bffe15 	stw	r2,-8(fp)
   173a0:	e0bffe17 	ldw	r2,-8(fp)
   173a4:	10800090 	cmplti	r2,r2,2
   173a8:	103fe21e 	bne	r2,zero,17334 <__alt_data_end+0xf0017334>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   173ac:	0001883a 	nop
   173b0:	e037883a 	mov	sp,fp
   173b4:	dfc00117 	ldw	ra,4(sp)
   173b8:	df000017 	ldw	fp,0(sp)
   173bc:	dec00204 	addi	sp,sp,8
   173c0:	f800283a 	ret

000173c4 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   173c4:	defff704 	addi	sp,sp,-36
   173c8:	dfc00815 	stw	ra,32(sp)
   173cc:	df000715 	stw	fp,28(sp)
   173d0:	df000704 	addi	fp,sp,28
   173d4:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   173d8:	e0bfff17 	ldw	r2,-4(fp)
   173dc:	10800943 	ldbu	r2,37(r2)
   173e0:	10803fcc 	andi	r2,r2,255
   173e4:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   173e8:	e03ff915 	stw	zero,-28(fp)
   173ec:	00006806 	br	17590 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   173f0:	e0ffff17 	ldw	r3,-4(fp)
   173f4:	e0bff917 	ldw	r2,-28(fp)
   173f8:	108018e4 	muli	r2,r2,99
   173fc:	1885883a 	add	r2,r3,r2
   17400:	10802444 	addi	r2,r2,145
   17404:	10800003 	ldbu	r2,0(r2)
   17408:	10803fcc 	andi	r2,r2,255
   1740c:	1080201c 	xori	r2,r2,128
   17410:	10bfe004 	addi	r2,r2,-128
   17414:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   17418:	e0ffff17 	ldw	r3,-4(fp)
   1741c:	e0bff917 	ldw	r2,-28(fp)
   17420:	108018e4 	muli	r2,r2,99
   17424:	1885883a 	add	r2,r3,r2
   17428:	10802484 	addi	r2,r2,146
   1742c:	10800003 	ldbu	r2,0(r2)
   17430:	10c03fcc 	andi	r3,r2,255
   17434:	e0bffc17 	ldw	r2,-16(fp)
   17438:	1885383a 	mul	r2,r3,r2
   1743c:	1005d23a 	srai	r2,r2,8
   17440:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   17444:	e0fffb17 	ldw	r3,-20(fp)
   17448:	e0bffd17 	ldw	r2,-12(fp)
   1744c:	18800116 	blt	r3,r2,17454 <lcd_repaint_screen+0x90>
      offset = 0;
   17450:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   17454:	e03ffa15 	stw	zero,-24(fp)
   17458:	00004706 	br	17578 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   1745c:	e0fffa17 	ldw	r3,-24(fp)
   17460:	e0bffb17 	ldw	r2,-20(fp)
   17464:	1885883a 	add	r2,r3,r2
   17468:	e0fffd17 	ldw	r3,-12(fp)
   1746c:	10c9283a 	div	r4,r2,r3
   17470:	e0fffd17 	ldw	r3,-12(fp)
   17474:	20c7383a 	mul	r3,r4,r3
   17478:	10c5c83a 	sub	r2,r2,r3
   1747c:	e13fff17 	ldw	r4,-4(fp)
   17480:	e0fff917 	ldw	r3,-28(fp)
   17484:	18c018e4 	muli	r3,r3,99
   17488:	20c7883a 	add	r3,r4,r3
   1748c:	1885883a 	add	r2,r3,r2
   17490:	10801004 	addi	r2,r2,64
   17494:	10800003 	ldbu	r2,0(r2)
   17498:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   1749c:	e0ffff17 	ldw	r3,-4(fp)
   174a0:	e0bff917 	ldw	r2,-28(fp)
   174a4:	108018e4 	muli	r2,r2,99
   174a8:	1887883a 	add	r3,r3,r2
   174ac:	e0bffa17 	ldw	r2,-24(fp)
   174b0:	1885883a 	add	r2,r3,r2
   174b4:	10800c04 	addi	r2,r2,48
   174b8:	10800003 	ldbu	r2,0(r2)
   174bc:	10c03fcc 	andi	r3,r2,255
   174c0:	18c0201c 	xori	r3,r3,128
   174c4:	18ffe004 	addi	r3,r3,-128
   174c8:	e0bffe07 	ldb	r2,-8(fp)
   174cc:	18802726 	beq	r3,r2,1756c <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   174d0:	e0fff917 	ldw	r3,-28(fp)
   174d4:	d0a01404 	addi	r2,gp,-32688
   174d8:	1885883a 	add	r2,r3,r2
   174dc:	10800003 	ldbu	r2,0(r2)
   174e0:	1007883a 	mov	r3,r2
   174e4:	e0bffa17 	ldw	r2,-24(fp)
   174e8:	1885883a 	add	r2,r3,r2
   174ec:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   174f0:	e0fffe43 	ldbu	r3,-7(fp)
   174f4:	e0bfff17 	ldw	r2,-4(fp)
   174f8:	108008c3 	ldbu	r2,35(r2)
   174fc:	10803fcc 	andi	r2,r2,255
   17500:	1080201c 	xori	r2,r2,128
   17504:	10bfe004 	addi	r2,r2,-128
   17508:	18800a26 	beq	r3,r2,17534 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   1750c:	e0fffe43 	ldbu	r3,-7(fp)
   17510:	00bfe004 	movi	r2,-128
   17514:	1884b03a 	or	r2,r3,r2
   17518:	10803fcc 	andi	r2,r2,255
   1751c:	100b883a 	mov	r5,r2
   17520:	e13fff17 	ldw	r4,-4(fp)
   17524:	00171640 	call	17164 <lcd_write_command>
          sp->address = address;
   17528:	e0fffe43 	ldbu	r3,-7(fp)
   1752c:	e0bfff17 	ldw	r2,-4(fp)
   17530:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   17534:	e0bffe03 	ldbu	r2,-8(fp)
   17538:	10803fcc 	andi	r2,r2,255
   1753c:	100b883a 	mov	r5,r2
   17540:	e13fff17 	ldw	r4,-4(fp)
   17544:	001721c0 	call	1721c <lcd_write_data>
        sp->line[y].visible[x] = c;
   17548:	e0ffff17 	ldw	r3,-4(fp)
   1754c:	e0bff917 	ldw	r2,-28(fp)
   17550:	108018e4 	muli	r2,r2,99
   17554:	1887883a 	add	r3,r3,r2
   17558:	e0bffa17 	ldw	r2,-24(fp)
   1755c:	1885883a 	add	r2,r3,r2
   17560:	10800c04 	addi	r2,r2,48
   17564:	e0fffe03 	ldbu	r3,-8(fp)
   17568:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1756c:	e0bffa17 	ldw	r2,-24(fp)
   17570:	10800044 	addi	r2,r2,1
   17574:	e0bffa15 	stw	r2,-24(fp)
   17578:	e0bffa17 	ldw	r2,-24(fp)
   1757c:	10800410 	cmplti	r2,r2,16
   17580:	103fb61e 	bne	r2,zero,1745c <__alt_data_end+0xf001745c>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17584:	e0bff917 	ldw	r2,-28(fp)
   17588:	10800044 	addi	r2,r2,1
   1758c:	e0bff915 	stw	r2,-28(fp)
   17590:	e0bff917 	ldw	r2,-28(fp)
   17594:	10800090 	cmplti	r2,r2,2
   17598:	103f951e 	bne	r2,zero,173f0 <__alt_data_end+0xf00173f0>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   1759c:	0001883a 	nop
   175a0:	e037883a 	mov	sp,fp
   175a4:	dfc00117 	ldw	ra,4(sp)
   175a8:	df000017 	ldw	fp,0(sp)
   175ac:	dec00204 	addi	sp,sp,8
   175b0:	f800283a 	ret

000175b4 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   175b4:	defffc04 	addi	sp,sp,-16
   175b8:	dfc00315 	stw	ra,12(sp)
   175bc:	df000215 	stw	fp,8(sp)
   175c0:	df000204 	addi	fp,sp,8
   175c4:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   175c8:	e03ffe15 	stw	zero,-8(fp)
   175cc:	00001d06 	br	17644 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   175d0:	e0bffe17 	ldw	r2,-8(fp)
   175d4:	00800f16 	blt	zero,r2,17614 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   175d8:	e0bffe17 	ldw	r2,-8(fp)
   175dc:	108018e4 	muli	r2,r2,99
   175e0:	10801004 	addi	r2,r2,64
   175e4:	e0ffff17 	ldw	r3,-4(fp)
   175e8:	1889883a 	add	r4,r3,r2
   175ec:	e0bffe17 	ldw	r2,-8(fp)
   175f0:	10800044 	addi	r2,r2,1
   175f4:	108018e4 	muli	r2,r2,99
   175f8:	10801004 	addi	r2,r2,64
   175fc:	e0ffff17 	ldw	r3,-4(fp)
   17600:	1885883a 	add	r2,r3,r2
   17604:	01801404 	movi	r6,80
   17608:	100b883a 	mov	r5,r2
   1760c:	0009cd40 	call	9cd4 <memcpy>
   17610:	00000906 	br	17638 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   17614:	e0bffe17 	ldw	r2,-8(fp)
   17618:	108018e4 	muli	r2,r2,99
   1761c:	10801004 	addi	r2,r2,64
   17620:	e0ffff17 	ldw	r3,-4(fp)
   17624:	1885883a 	add	r2,r3,r2
   17628:	01801404 	movi	r6,80
   1762c:	01400804 	movi	r5,32
   17630:	1009883a 	mov	r4,r2
   17634:	0009e1c0 	call	9e1c <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17638:	e0bffe17 	ldw	r2,-8(fp)
   1763c:	10800044 	addi	r2,r2,1
   17640:	e0bffe15 	stw	r2,-8(fp)
   17644:	e0bffe17 	ldw	r2,-8(fp)
   17648:	10800090 	cmplti	r2,r2,2
   1764c:	103fe01e 	bne	r2,zero,175d0 <__alt_data_end+0xf00175d0>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   17650:	e0bfff17 	ldw	r2,-4(fp)
   17654:	10800883 	ldbu	r2,34(r2)
   17658:	10bfffc4 	addi	r2,r2,-1
   1765c:	1007883a 	mov	r3,r2
   17660:	e0bfff17 	ldw	r2,-4(fp)
   17664:	10c00885 	stb	r3,34(r2)
}
   17668:	0001883a 	nop
   1766c:	e037883a 	mov	sp,fp
   17670:	dfc00117 	ldw	ra,4(sp)
   17674:	df000017 	ldw	fp,0(sp)
   17678:	dec00204 	addi	sp,sp,8
   1767c:	f800283a 	ret

00017680 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   17680:	defff904 	addi	sp,sp,-28
   17684:	dfc00615 	stw	ra,24(sp)
   17688:	df000515 	stw	fp,20(sp)
   1768c:	df000504 	addi	fp,sp,20
   17690:	e13ffe15 	stw	r4,-8(fp)
   17694:	2805883a 	mov	r2,r5
   17698:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   1769c:	e03ffb15 	stw	zero,-20(fp)
   176a0:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   176a4:	e0bffe17 	ldw	r2,-8(fp)
   176a8:	10800a03 	ldbu	r2,40(r2)
   176ac:	10803fcc 	andi	r2,r2,255
   176b0:	1080201c 	xori	r2,r2,128
   176b4:	10bfe004 	addi	r2,r2,-128
   176b8:	108016d8 	cmpnei	r2,r2,91
   176bc:	1000411e 	bne	r2,zero,177c4 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   176c0:	e0bffe17 	ldw	r2,-8(fp)
   176c4:	10800a04 	addi	r2,r2,40
   176c8:	10800044 	addi	r2,r2,1
   176cc:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   176d0:	00000c06 	br	17704 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   176d4:	e0bffb17 	ldw	r2,-20(fp)
   176d8:	10c002a4 	muli	r3,r2,10
   176dc:	e0bffd17 	ldw	r2,-12(fp)
   176e0:	11000044 	addi	r4,r2,1
   176e4:	e13ffd15 	stw	r4,-12(fp)
   176e8:	10800003 	ldbu	r2,0(r2)
   176ec:	10803fcc 	andi	r2,r2,255
   176f0:	1080201c 	xori	r2,r2,128
   176f4:	10bfe004 	addi	r2,r2,-128
   176f8:	10bff404 	addi	r2,r2,-48
   176fc:	1885883a 	add	r2,r3,r2
   17700:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   17704:	d0e01917 	ldw	r3,-32668(gp)
   17708:	e0bffd17 	ldw	r2,-12(fp)
   1770c:	10800003 	ldbu	r2,0(r2)
   17710:	10803fcc 	andi	r2,r2,255
   17714:	1080201c 	xori	r2,r2,128
   17718:	10bfe004 	addi	r2,r2,-128
   1771c:	10800044 	addi	r2,r2,1
   17720:	1885883a 	add	r2,r3,r2
   17724:	10800003 	ldbu	r2,0(r2)
   17728:	10803fcc 	andi	r2,r2,255
   1772c:	1080010c 	andi	r2,r2,4
   17730:	103fe81e 	bne	r2,zero,176d4 <__alt_data_end+0xf00176d4>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   17734:	e0bffd17 	ldw	r2,-12(fp)
   17738:	10800003 	ldbu	r2,0(r2)
   1773c:	10803fcc 	andi	r2,r2,255
   17740:	1080201c 	xori	r2,r2,128
   17744:	10bfe004 	addi	r2,r2,-128
   17748:	10800ed8 	cmpnei	r2,r2,59
   1774c:	10001f1e 	bne	r2,zero,177cc <lcd_handle_escape+0x14c>
    {
      ptr++;
   17750:	e0bffd17 	ldw	r2,-12(fp)
   17754:	10800044 	addi	r2,r2,1
   17758:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   1775c:	00000c06 	br	17790 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   17760:	e0bffc17 	ldw	r2,-16(fp)
   17764:	10c002a4 	muli	r3,r2,10
   17768:	e0bffd17 	ldw	r2,-12(fp)
   1776c:	11000044 	addi	r4,r2,1
   17770:	e13ffd15 	stw	r4,-12(fp)
   17774:	10800003 	ldbu	r2,0(r2)
   17778:	10803fcc 	andi	r2,r2,255
   1777c:	1080201c 	xori	r2,r2,128
   17780:	10bfe004 	addi	r2,r2,-128
   17784:	10bff404 	addi	r2,r2,-48
   17788:	1885883a 	add	r2,r3,r2
   1778c:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   17790:	d0e01917 	ldw	r3,-32668(gp)
   17794:	e0bffd17 	ldw	r2,-12(fp)
   17798:	10800003 	ldbu	r2,0(r2)
   1779c:	10803fcc 	andi	r2,r2,255
   177a0:	1080201c 	xori	r2,r2,128
   177a4:	10bfe004 	addi	r2,r2,-128
   177a8:	10800044 	addi	r2,r2,1
   177ac:	1885883a 	add	r2,r3,r2
   177b0:	10800003 	ldbu	r2,0(r2)
   177b4:	10803fcc 	andi	r2,r2,255
   177b8:	1080010c 	andi	r2,r2,4
   177bc:	103fe81e 	bne	r2,zero,17760 <__alt_data_end+0xf0017760>
   177c0:	00000206 	br	177cc <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   177c4:	00bfffc4 	movi	r2,-1
   177c8:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   177cc:	e0bfff07 	ldb	r2,-4(fp)
   177d0:	10c012a0 	cmpeqi	r3,r2,74
   177d4:	1800291e 	bne	r3,zero,1787c <lcd_handle_escape+0x1fc>
   177d8:	10c012c8 	cmpgei	r3,r2,75
   177dc:	1800031e 	bne	r3,zero,177ec <lcd_handle_escape+0x16c>
   177e0:	10801220 	cmpeqi	r2,r2,72
   177e4:	1000061e 	bne	r2,zero,17800 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   177e8:	00004a06 	br	17914 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   177ec:	10c012e0 	cmpeqi	r3,r2,75
   177f0:	1800281e 	bne	r3,zero,17894 <lcd_handle_escape+0x214>
   177f4:	108019a0 	cmpeqi	r2,r2,102
   177f8:	1000011e 	bne	r2,zero,17800 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   177fc:	00004506 	br	17914 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   17800:	e0bffc17 	ldw	r2,-16(fp)
   17804:	0080050e 	bge	zero,r2,1781c <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   17808:	e0bffc17 	ldw	r2,-16(fp)
   1780c:	10bfffc4 	addi	r2,r2,-1
   17810:	1007883a 	mov	r3,r2
   17814:	e0bffe17 	ldw	r2,-8(fp)
   17818:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   1781c:	e0bffb17 	ldw	r2,-20(fp)
   17820:	0080370e 	bge	zero,r2,17900 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   17824:	e0bffb17 	ldw	r2,-20(fp)
   17828:	10bfffc4 	addi	r2,r2,-1
   1782c:	1007883a 	mov	r3,r2
   17830:	e0bffe17 	ldw	r2,-8(fp)
   17834:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   17838:	e0bffe17 	ldw	r2,-8(fp)
   1783c:	10800883 	ldbu	r2,34(r2)
   17840:	10803fcc 	andi	r2,r2,255
   17844:	10800170 	cmpltui	r2,r2,5
   17848:	1000061e 	bne	r2,zero,17864 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   1784c:	e0bffe17 	ldw	r2,-8(fp)
   17850:	00c00104 	movi	r3,4
   17854:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   17858:	00000206 	br	17864 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   1785c:	e13ffe17 	ldw	r4,-8(fp)
   17860:	00175b40 	call	175b4 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   17864:	e0bffe17 	ldw	r2,-8(fp)
   17868:	10800883 	ldbu	r2,34(r2)
   1786c:	10803fcc 	andi	r2,r2,255
   17870:	108000e8 	cmpgeui	r2,r2,3
   17874:	103ff91e 	bne	r2,zero,1785c <__alt_data_end+0xf001785c>
        lcd_scroll_up(sp);
    }
    break;
   17878:	00002106 	br	17900 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   1787c:	e0bffb17 	ldw	r2,-20(fp)
   17880:	10800098 	cmpnei	r2,r2,2
   17884:	1000201e 	bne	r2,zero,17908 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   17888:	e13ffe17 	ldw	r4,-8(fp)
   1788c:	00172f40 	call	172f4 <lcd_clear_screen>
    break;
   17890:	00001d06 	br	17908 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   17894:	e0bffb17 	ldw	r2,-20(fp)
   17898:	00801d16 	blt	zero,r2,17910 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1789c:	e0bffe17 	ldw	r2,-8(fp)
   178a0:	10800843 	ldbu	r2,33(r2)
   178a4:	10803fcc 	andi	r2,r2,255
   178a8:	10801428 	cmpgeui	r2,r2,80
   178ac:	1000181e 	bne	r2,zero,17910 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   178b0:	e0bffe17 	ldw	r2,-8(fp)
   178b4:	10800883 	ldbu	r2,34(r2)
   178b8:	10803fcc 	andi	r2,r2,255
   178bc:	108018e4 	muli	r2,r2,99
   178c0:	10801004 	addi	r2,r2,64
   178c4:	e0fffe17 	ldw	r3,-8(fp)
   178c8:	1887883a 	add	r3,r3,r2
   178cc:	e0bffe17 	ldw	r2,-8(fp)
   178d0:	10800843 	ldbu	r2,33(r2)
   178d4:	10803fcc 	andi	r2,r2,255
   178d8:	1889883a 	add	r4,r3,r2
   178dc:	e0bffe17 	ldw	r2,-8(fp)
   178e0:	10800843 	ldbu	r2,33(r2)
   178e4:	10803fcc 	andi	r2,r2,255
   178e8:	00c01404 	movi	r3,80
   178ec:	1885c83a 	sub	r2,r3,r2
   178f0:	100d883a 	mov	r6,r2
   178f4:	01400804 	movi	r5,32
   178f8:	0009e1c0 	call	9e1c <memset>
    }
    break;
   178fc:	00000406 	br	17910 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   17900:	0001883a 	nop
   17904:	00000306 	br	17914 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   17908:	0001883a 	nop
   1790c:	00000106 	br	17914 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   17910:	0001883a 	nop
  }
}
   17914:	0001883a 	nop
   17918:	e037883a 	mov	sp,fp
   1791c:	dfc00117 	ldw	ra,4(sp)
   17920:	df000017 	ldw	fp,0(sp)
   17924:	dec00204 	addi	sp,sp,8
   17928:	f800283a 	ret

0001792c <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   1792c:	defff304 	addi	sp,sp,-52
   17930:	dfc00c15 	stw	ra,48(sp)
   17934:	df000b15 	stw	fp,44(sp)
   17938:	df000b04 	addi	fp,sp,44
   1793c:	e13ffc15 	stw	r4,-16(fp)
   17940:	e17ffd15 	stw	r5,-12(fp)
   17944:	e1bffe15 	stw	r6,-8(fp)
   17948:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   1794c:	e0bffe17 	ldw	r2,-8(fp)
   17950:	e0fffd17 	ldw	r3,-12(fp)
   17954:	1885883a 	add	r2,r3,r2
   17958:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1795c:	e0bffc17 	ldw	r2,-16(fp)
   17960:	00c00044 	movi	r3,1
   17964:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   17968:	00009906 	br	17bd0 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   1796c:	e0bffd17 	ldw	r2,-12(fp)
   17970:	10800003 	ldbu	r2,0(r2)
   17974:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   17978:	e0bffc17 	ldw	r2,-16(fp)
   1797c:	10800903 	ldbu	r2,36(r2)
   17980:	10803fcc 	andi	r2,r2,255
   17984:	1080201c 	xori	r2,r2,128
   17988:	10bfe004 	addi	r2,r2,-128
   1798c:	10003716 	blt	r2,zero,17a6c <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   17990:	e0bffc17 	ldw	r2,-16(fp)
   17994:	10800903 	ldbu	r2,36(r2)
   17998:	10803fcc 	andi	r2,r2,255
   1799c:	1080201c 	xori	r2,r2,128
   179a0:	10bfe004 	addi	r2,r2,-128
   179a4:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   179a8:	e0bffa17 	ldw	r2,-24(fp)
   179ac:	1000031e 	bne	r2,zero,179bc <altera_avalon_lcd_16207_write+0x90>
   179b0:	e0bff907 	ldb	r2,-28(fp)
   179b4:	108016d8 	cmpnei	r2,r2,91
   179b8:	10000d1e 	bne	r2,zero,179f0 <altera_avalon_lcd_16207_write+0xc4>
   179bc:	e0bffa17 	ldw	r2,-24(fp)
   179c0:	10001826 	beq	r2,zero,17a24 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   179c4:	d0e01917 	ldw	r3,-32668(gp)
   179c8:	e0bff907 	ldb	r2,-28(fp)
   179cc:	10800044 	addi	r2,r2,1
   179d0:	1885883a 	add	r2,r3,r2
   179d4:	10800003 	ldbu	r2,0(r2)
   179d8:	10803fcc 	andi	r2,r2,255
   179dc:	1080010c 	andi	r2,r2,4
   179e0:	1000101e 	bne	r2,zero,17a24 <altera_avalon_lcd_16207_write+0xf8>
   179e4:	e0bff907 	ldb	r2,-28(fp)
   179e8:	10800ee0 	cmpeqi	r2,r2,59
   179ec:	10000d1e 	bne	r2,zero,17a24 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   179f0:	e0fffc17 	ldw	r3,-16(fp)
   179f4:	e0bffa17 	ldw	r2,-24(fp)
   179f8:	1885883a 	add	r2,r3,r2
   179fc:	10800a04 	addi	r2,r2,40
   17a00:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   17a04:	e0bff907 	ldb	r2,-28(fp)
   17a08:	100b883a 	mov	r5,r2
   17a0c:	e13ffc17 	ldw	r4,-16(fp)
   17a10:	00176800 	call	17680 <lcd_handle_escape>

        sp->esccount = -1;
   17a14:	e0bffc17 	ldw	r2,-16(fp)
   17a18:	00ffffc4 	movi	r3,-1
   17a1c:	10c00905 	stb	r3,36(r2)
   17a20:	00006806 	br	17bc4 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   17a24:	e0bffc17 	ldw	r2,-16(fp)
   17a28:	10800903 	ldbu	r2,36(r2)
   17a2c:	10803fcc 	andi	r2,r2,255
   17a30:	108001e8 	cmpgeui	r2,r2,7
   17a34:	1000631e 	bne	r2,zero,17bc4 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   17a38:	e0fffc17 	ldw	r3,-16(fp)
   17a3c:	e0bffa17 	ldw	r2,-24(fp)
   17a40:	1885883a 	add	r2,r3,r2
   17a44:	10800a04 	addi	r2,r2,40
   17a48:	e0fff903 	ldbu	r3,-28(fp)
   17a4c:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   17a50:	e0bffc17 	ldw	r2,-16(fp)
   17a54:	10800903 	ldbu	r2,36(r2)
   17a58:	10800044 	addi	r2,r2,1
   17a5c:	1007883a 	mov	r3,r2
   17a60:	e0bffc17 	ldw	r2,-16(fp)
   17a64:	10c00905 	stb	r3,36(r2)
   17a68:	00005606 	br	17bc4 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   17a6c:	e0bff907 	ldb	r2,-28(fp)
   17a70:	108006d8 	cmpnei	r2,r2,27
   17a74:	1000031e 	bne	r2,zero,17a84 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   17a78:	e0bffc17 	ldw	r2,-16(fp)
   17a7c:	10000905 	stb	zero,36(r2)
   17a80:	00005006 	br	17bc4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   17a84:	e0bff907 	ldb	r2,-28(fp)
   17a88:	10800358 	cmpnei	r2,r2,13
   17a8c:	1000031e 	bne	r2,zero,17a9c <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   17a90:	e0bffc17 	ldw	r2,-16(fp)
   17a94:	10000845 	stb	zero,33(r2)
   17a98:	00004a06 	br	17bc4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   17a9c:	e0bff907 	ldb	r2,-28(fp)
   17aa0:	10800298 	cmpnei	r2,r2,10
   17aa4:	1000101e 	bne	r2,zero,17ae8 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   17aa8:	e0bffc17 	ldw	r2,-16(fp)
   17aac:	10000845 	stb	zero,33(r2)
      sp->y++;
   17ab0:	e0bffc17 	ldw	r2,-16(fp)
   17ab4:	10800883 	ldbu	r2,34(r2)
   17ab8:	10800044 	addi	r2,r2,1
   17abc:	1007883a 	mov	r3,r2
   17ac0:	e0bffc17 	ldw	r2,-16(fp)
   17ac4:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   17ac8:	e0bffc17 	ldw	r2,-16(fp)
   17acc:	10800883 	ldbu	r2,34(r2)
   17ad0:	10803fcc 	andi	r2,r2,255
   17ad4:	108000f0 	cmpltui	r2,r2,3
   17ad8:	10003a1e 	bne	r2,zero,17bc4 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   17adc:	e13ffc17 	ldw	r4,-16(fp)
   17ae0:	00175b40 	call	175b4 <lcd_scroll_up>
   17ae4:	00003706 	br	17bc4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   17ae8:	e0bff907 	ldb	r2,-28(fp)
   17aec:	10800218 	cmpnei	r2,r2,8
   17af0:	10000b1e 	bne	r2,zero,17b20 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   17af4:	e0bffc17 	ldw	r2,-16(fp)
   17af8:	10800843 	ldbu	r2,33(r2)
   17afc:	10803fcc 	andi	r2,r2,255
   17b00:	10003026 	beq	r2,zero,17bc4 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   17b04:	e0bffc17 	ldw	r2,-16(fp)
   17b08:	10800843 	ldbu	r2,33(r2)
   17b0c:	10bfffc4 	addi	r2,r2,-1
   17b10:	1007883a 	mov	r3,r2
   17b14:	e0bffc17 	ldw	r2,-16(fp)
   17b18:	10c00845 	stb	r3,33(r2)
   17b1c:	00002906 	br	17bc4 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   17b20:	d0e01917 	ldw	r3,-32668(gp)
   17b24:	e0bff907 	ldb	r2,-28(fp)
   17b28:	10800044 	addi	r2,r2,1
   17b2c:	1885883a 	add	r2,r3,r2
   17b30:	10800003 	ldbu	r2,0(r2)
   17b34:	10803fcc 	andi	r2,r2,255
   17b38:	1080201c 	xori	r2,r2,128
   17b3c:	10bfe004 	addi	r2,r2,-128
   17b40:	108025cc 	andi	r2,r2,151
   17b44:	10001f26 	beq	r2,zero,17bc4 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   17b48:	e0bffc17 	ldw	r2,-16(fp)
   17b4c:	10800883 	ldbu	r2,34(r2)
   17b50:	10803fcc 	andi	r2,r2,255
   17b54:	108000b0 	cmpltui	r2,r2,2
   17b58:	1000021e 	bne	r2,zero,17b64 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   17b5c:	e13ffc17 	ldw	r4,-16(fp)
   17b60:	00175b40 	call	175b4 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   17b64:	e0bffc17 	ldw	r2,-16(fp)
   17b68:	10800843 	ldbu	r2,33(r2)
   17b6c:	10803fcc 	andi	r2,r2,255
   17b70:	10801428 	cmpgeui	r2,r2,80
   17b74:	10000d1e 	bne	r2,zero,17bac <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   17b78:	e0bffc17 	ldw	r2,-16(fp)
   17b7c:	10800883 	ldbu	r2,34(r2)
   17b80:	10c03fcc 	andi	r3,r2,255
   17b84:	e0bffc17 	ldw	r2,-16(fp)
   17b88:	10800843 	ldbu	r2,33(r2)
   17b8c:	10803fcc 	andi	r2,r2,255
   17b90:	e13ffc17 	ldw	r4,-16(fp)
   17b94:	18c018e4 	muli	r3,r3,99
   17b98:	20c7883a 	add	r3,r4,r3
   17b9c:	1885883a 	add	r2,r3,r2
   17ba0:	10801004 	addi	r2,r2,64
   17ba4:	e0fff903 	ldbu	r3,-28(fp)
   17ba8:	10c00005 	stb	r3,0(r2)

      sp->x++;
   17bac:	e0bffc17 	ldw	r2,-16(fp)
   17bb0:	10800843 	ldbu	r2,33(r2)
   17bb4:	10800044 	addi	r2,r2,1
   17bb8:	1007883a 	mov	r3,r2
   17bbc:	e0bffc17 	ldw	r2,-16(fp)
   17bc0:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   17bc4:	e0bffd17 	ldw	r2,-12(fp)
   17bc8:	10800044 	addi	r2,r2,1
   17bcc:	e0bffd15 	stw	r2,-12(fp)
   17bd0:	e0fffd17 	ldw	r3,-12(fp)
   17bd4:	e0bff817 	ldw	r2,-32(fp)
   17bd8:	18bf6436 	bltu	r3,r2,1796c <__alt_data_end+0xf001796c>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   17bdc:	00800404 	movi	r2,16
   17be0:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17be4:	e03ff515 	stw	zero,-44(fp)
   17be8:	00003706 	br	17cc8 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17bec:	00801404 	movi	r2,80
   17bf0:	e0bff715 	stw	r2,-36(fp)
   17bf4:	00001106 	br	17c3c <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   17bf8:	e0bff717 	ldw	r2,-36(fp)
   17bfc:	10bfffc4 	addi	r2,r2,-1
   17c00:	e13ffc17 	ldw	r4,-16(fp)
   17c04:	e0fff517 	ldw	r3,-44(fp)
   17c08:	18c018e4 	muli	r3,r3,99
   17c0c:	20c7883a 	add	r3,r4,r3
   17c10:	1885883a 	add	r2,r3,r2
   17c14:	10801004 	addi	r2,r2,64
   17c18:	10800003 	ldbu	r2,0(r2)
   17c1c:	10803fcc 	andi	r2,r2,255
   17c20:	1080201c 	xori	r2,r2,128
   17c24:	10bfe004 	addi	r2,r2,-128
   17c28:	10800820 	cmpeqi	r2,r2,32
   17c2c:	10000626 	beq	r2,zero,17c48 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17c30:	e0bff717 	ldw	r2,-36(fp)
   17c34:	10bfffc4 	addi	r2,r2,-1
   17c38:	e0bff715 	stw	r2,-36(fp)
   17c3c:	e0bff717 	ldw	r2,-36(fp)
   17c40:	00bfed16 	blt	zero,r2,17bf8 <__alt_data_end+0xf0017bf8>
   17c44:	00000106 	br	17c4c <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   17c48:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   17c4c:	e0bff717 	ldw	r2,-36(fp)
   17c50:	10800448 	cmpgei	r2,r2,17
   17c54:	1000031e 	bne	r2,zero,17c64 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   17c58:	00800404 	movi	r2,16
   17c5c:	e0bff715 	stw	r2,-36(fp)
   17c60:	00000306 	br	17c70 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   17c64:	e0bff717 	ldw	r2,-36(fp)
   17c68:	10800044 	addi	r2,r2,1
   17c6c:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   17c70:	e0bff717 	ldw	r2,-36(fp)
   17c74:	1009883a 	mov	r4,r2
   17c78:	e0fffc17 	ldw	r3,-16(fp)
   17c7c:	e0bff517 	ldw	r2,-44(fp)
   17c80:	108018e4 	muli	r2,r2,99
   17c84:	1885883a 	add	r2,r3,r2
   17c88:	10802444 	addi	r2,r2,145
   17c8c:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   17c90:	e0fff617 	ldw	r3,-40(fp)
   17c94:	e0bff717 	ldw	r2,-36(fp)
   17c98:	1880020e 	bge	r3,r2,17ca4 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   17c9c:	e0bff717 	ldw	r2,-36(fp)
   17ca0:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   17ca4:	e0fffc17 	ldw	r3,-16(fp)
   17ca8:	e0bff517 	ldw	r2,-44(fp)
   17cac:	108018e4 	muli	r2,r2,99
   17cb0:	1885883a 	add	r2,r3,r2
   17cb4:	10802484 	addi	r2,r2,146
   17cb8:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17cbc:	e0bff517 	ldw	r2,-44(fp)
   17cc0:	10800044 	addi	r2,r2,1
   17cc4:	e0bff515 	stw	r2,-44(fp)
   17cc8:	e0bff517 	ldw	r2,-44(fp)
   17ccc:	10800090 	cmplti	r2,r2,2
   17cd0:	103fc61e 	bne	r2,zero,17bec <__alt_data_end+0xf0017bec>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   17cd4:	e0bff617 	ldw	r2,-40(fp)
   17cd8:	10800448 	cmpgei	r2,r2,17
   17cdc:	1000031e 	bne	r2,zero,17cec <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   17ce0:	e0bffc17 	ldw	r2,-16(fp)
   17ce4:	10000985 	stb	zero,38(r2)
   17ce8:	00002d06 	br	17da0 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   17cec:	e0bff617 	ldw	r2,-40(fp)
   17cf0:	1085883a 	add	r2,r2,r2
   17cf4:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   17cf8:	e0bff617 	ldw	r2,-40(fp)
   17cfc:	1007883a 	mov	r3,r2
   17d00:	e0bffc17 	ldw	r2,-16(fp)
   17d04:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17d08:	e03ff515 	stw	zero,-44(fp)
   17d0c:	00002106 	br	17d94 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   17d10:	e0fffc17 	ldw	r3,-16(fp)
   17d14:	e0bff517 	ldw	r2,-44(fp)
   17d18:	108018e4 	muli	r2,r2,99
   17d1c:	1885883a 	add	r2,r3,r2
   17d20:	10802444 	addi	r2,r2,145
   17d24:	10800003 	ldbu	r2,0(r2)
   17d28:	10803fcc 	andi	r2,r2,255
   17d2c:	1080201c 	xori	r2,r2,128
   17d30:	10bfe004 	addi	r2,r2,-128
   17d34:	10800450 	cmplti	r2,r2,17
   17d38:	1000131e 	bne	r2,zero,17d88 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   17d3c:	e0fffc17 	ldw	r3,-16(fp)
   17d40:	e0bff517 	ldw	r2,-44(fp)
   17d44:	108018e4 	muli	r2,r2,99
   17d48:	1885883a 	add	r2,r3,r2
   17d4c:	10802444 	addi	r2,r2,145
   17d50:	10800003 	ldbu	r2,0(r2)
   17d54:	10803fcc 	andi	r2,r2,255
   17d58:	1080201c 	xori	r2,r2,128
   17d5c:	10bfe004 	addi	r2,r2,-128
   17d60:	1006923a 	slli	r3,r2,8
   17d64:	e0bff617 	ldw	r2,-40(fp)
   17d68:	1885283a 	div	r2,r3,r2
   17d6c:	1009883a 	mov	r4,r2
   17d70:	e0fffc17 	ldw	r3,-16(fp)
   17d74:	e0bff517 	ldw	r2,-44(fp)
   17d78:	108018e4 	muli	r2,r2,99
   17d7c:	1885883a 	add	r2,r3,r2
   17d80:	10802484 	addi	r2,r2,146
   17d84:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17d88:	e0bff517 	ldw	r2,-44(fp)
   17d8c:	10800044 	addi	r2,r2,1
   17d90:	e0bff515 	stw	r2,-44(fp)
   17d94:	e0bff517 	ldw	r2,-44(fp)
   17d98:	10800090 	cmplti	r2,r2,2
   17d9c:	103fdc1e 	bne	r2,zero,17d10 <__alt_data_end+0xf0017d10>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   17da0:	e0bffc17 	ldw	r2,-16(fp)
   17da4:	10800943 	ldbu	r2,37(r2)
   17da8:	10803fcc 	andi	r2,r2,255
   17dac:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   17db0:	e13ffc17 	ldw	r4,-16(fp)
   17db4:	00173c40 	call	173c4 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   17db8:	e0bffc17 	ldw	r2,-16(fp)
   17dbc:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   17dc0:	e0bffc17 	ldw	r2,-16(fp)
   17dc4:	10800943 	ldbu	r2,37(r2)
   17dc8:	10c03fcc 	andi	r3,r2,255
   17dcc:	e0bffb17 	ldw	r2,-20(fp)
   17dd0:	18800426 	beq	r3,r2,17de4 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   17dd4:	e0bffc17 	ldw	r2,-16(fp)
   17dd8:	00c00044 	movi	r3,1
   17ddc:	10c009c5 	stb	r3,39(r2)
  }
   17de0:	003fef06 	br	17da0 <__alt_data_end+0xf0017da0>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   17de4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   17de8:	e0bffe17 	ldw	r2,-8(fp)
}
   17dec:	e037883a 	mov	sp,fp
   17df0:	dfc00117 	ldw	ra,4(sp)
   17df4:	df000017 	ldw	fp,0(sp)
   17df8:	dec00204 	addi	sp,sp,8
   17dfc:	f800283a 	ret

00017e00 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   17e00:	defffc04 	addi	sp,sp,-16
   17e04:	dfc00315 	stw	ra,12(sp)
   17e08:	df000215 	stw	fp,8(sp)
   17e0c:	df000204 	addi	fp,sp,8
   17e10:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   17e14:	e0bfff17 	ldw	r2,-4(fp)
   17e18:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   17e1c:	e0bffe17 	ldw	r2,-8(fp)
   17e20:	10800943 	ldbu	r2,37(r2)
   17e24:	10803fcc 	andi	r2,r2,255
   17e28:	10c00044 	addi	r3,r2,1
   17e2c:	e0bffe17 	ldw	r2,-8(fp)
   17e30:	10800983 	ldbu	r2,38(r2)
   17e34:	10803fcc 	andi	r2,r2,255
   17e38:	18800316 	blt	r3,r2,17e48 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   17e3c:	e0bffe17 	ldw	r2,-8(fp)
   17e40:	10000945 	stb	zero,37(r2)
   17e44:	00000606 	br	17e60 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   17e48:	e0bffe17 	ldw	r2,-8(fp)
   17e4c:	10800943 	ldbu	r2,37(r2)
   17e50:	10800044 	addi	r2,r2,1
   17e54:	1007883a 	mov	r3,r2
   17e58:	e0bffe17 	ldw	r2,-8(fp)
   17e5c:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   17e60:	e0bffe17 	ldw	r2,-8(fp)
   17e64:	10800983 	ldbu	r2,38(r2)
   17e68:	10803fcc 	andi	r2,r2,255
   17e6c:	10000826 	beq	r2,zero,17e90 <alt_lcd_16207_timeout+0x90>
   17e70:	e0bffe17 	ldw	r2,-8(fp)
   17e74:	108009c3 	ldbu	r2,39(r2)
   17e78:	10803fcc 	andi	r2,r2,255
   17e7c:	1080201c 	xori	r2,r2,128
   17e80:	10bfe004 	addi	r2,r2,-128
   17e84:	1000021e 	bne	r2,zero,17e90 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   17e88:	e13ffe17 	ldw	r4,-8(fp)
   17e8c:	00173c40 	call	173c4 <lcd_repaint_screen>

  return sp->period;
   17e90:	e0bffe17 	ldw	r2,-8(fp)
   17e94:	10800717 	ldw	r2,28(r2)
}
   17e98:	e037883a 	mov	sp,fp
   17e9c:	dfc00117 	ldw	ra,4(sp)
   17ea0:	df000017 	ldw	fp,0(sp)
   17ea4:	dec00204 	addi	sp,sp,8
   17ea8:	f800283a 	ret

00017eac <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   17eac:	defffc04 	addi	sp,sp,-16
   17eb0:	dfc00315 	stw	ra,12(sp)
   17eb4:	df000215 	stw	fp,8(sp)
   17eb8:	df000204 	addi	fp,sp,8
   17ebc:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   17ec0:	e0bfff17 	ldw	r2,-4(fp)
   17ec4:	10800017 	ldw	r2,0(r2)
   17ec8:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   17ecc:	e0bfff17 	ldw	r2,-4(fp)
   17ed0:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   17ed4:	010ea604 	movi	r4,15000
   17ed8:	0019d580 	call	19d58 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17edc:	e0bffe17 	ldw	r2,-8(fp)
   17ee0:	00c00c04 	movi	r3,48
   17ee4:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   17ee8:	01040104 	movi	r4,4100
   17eec:	0019d580 	call	19d58 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17ef0:	e0bffe17 	ldw	r2,-8(fp)
   17ef4:	00c00c04 	movi	r3,48
   17ef8:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   17efc:	0100fa04 	movi	r4,1000
   17f00:	0019d580 	call	19d58 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17f04:	e0bffe17 	ldw	r2,-8(fp)
   17f08:	00c00c04 	movi	r3,48
   17f0c:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   17f10:	01400e04 	movi	r5,56
   17f14:	e13fff17 	ldw	r4,-4(fp)
   17f18:	00171640 	call	17164 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   17f1c:	01400204 	movi	r5,8
   17f20:	e13fff17 	ldw	r4,-4(fp)
   17f24:	00171640 	call	17164 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   17f28:	e13fff17 	ldw	r4,-4(fp)
   17f2c:	00172f40 	call	172f4 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   17f30:	01400184 	movi	r5,6
   17f34:	e13fff17 	ldw	r4,-4(fp)
   17f38:	00171640 	call	17164 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   17f3c:	01400304 	movi	r5,12
   17f40:	e13fff17 	ldw	r4,-4(fp)
   17f44:	00171640 	call	17164 <lcd_write_command>

  sp->esccount = -1;
   17f48:	e0bfff17 	ldw	r2,-4(fp)
   17f4c:	00ffffc4 	movi	r3,-1
   17f50:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   17f54:	e0bfff17 	ldw	r2,-4(fp)
   17f58:	10800a04 	addi	r2,r2,40
   17f5c:	01800204 	movi	r6,8
   17f60:	000b883a 	mov	r5,zero
   17f64:	1009883a 	mov	r4,r2
   17f68:	0009e1c0 	call	9e1c <memset>

  sp->scrollpos = 0;
   17f6c:	e0bfff17 	ldw	r2,-4(fp)
   17f70:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   17f74:	e0bfff17 	ldw	r2,-4(fp)
   17f78:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   17f7c:	e0bfff17 	ldw	r2,-4(fp)
   17f80:	100009c5 	stb	zero,39(r2)
   17f84:	d0e04a17 	ldw	r3,-32472(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   17f88:	00800284 	movi	r2,10
   17f8c:	1885203a 	divu	r2,r3,r2
   17f90:	1007883a 	mov	r3,r2
   17f94:	e0bfff17 	ldw	r2,-4(fp)
   17f98:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   17f9c:	e0bfff17 	ldw	r2,-4(fp)
   17fa0:	10c00104 	addi	r3,r2,4
   17fa4:	e0bfff17 	ldw	r2,-4(fp)
   17fa8:	10800717 	ldw	r2,28(r2)
   17fac:	e1ffff17 	ldw	r7,-4(fp)
   17fb0:	01800074 	movhi	r6,1
   17fb4:	319f8004 	addi	r6,r6,32256
   17fb8:	100b883a 	mov	r5,r2
   17fbc:	1809883a 	mov	r4,r3
   17fc0:	00193900 	call	19390 <alt_alarm_start>
}
   17fc4:	0001883a 	nop
   17fc8:	e037883a 	mov	sp,fp
   17fcc:	dfc00117 	ldw	ra,4(sp)
   17fd0:	df000017 	ldw	fp,0(sp)
   17fd4:	dec00204 	addi	sp,sp,8
   17fd8:	f800283a 	ret

00017fdc <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17fdc:	defffa04 	addi	sp,sp,-24
   17fe0:	dfc00515 	stw	ra,20(sp)
   17fe4:	df000415 	stw	fp,16(sp)
   17fe8:	df000404 	addi	fp,sp,16
   17fec:	e13ffd15 	stw	r4,-12(fp)
   17ff0:	e17ffe15 	stw	r5,-8(fp)
   17ff4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   17ff8:	e0bffd17 	ldw	r2,-12(fp)
   17ffc:	10800017 	ldw	r2,0(r2)
   18000:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   18004:	e0bffc17 	ldw	r2,-16(fp)
   18008:	10c00a04 	addi	r3,r2,40
   1800c:	e0bffd17 	ldw	r2,-12(fp)
   18010:	10800217 	ldw	r2,8(r2)
   18014:	100f883a 	mov	r7,r2
   18018:	e1bfff17 	ldw	r6,-4(fp)
   1801c:	e17ffe17 	ldw	r5,-8(fp)
   18020:	1809883a 	mov	r4,r3
   18024:	001792c0 	call	1792c <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   18028:	e037883a 	mov	sp,fp
   1802c:	dfc00117 	ldw	ra,4(sp)
   18030:	df000017 	ldw	fp,0(sp)
   18034:	dec00204 	addi	sp,sp,8
   18038:	f800283a 	ret

0001803c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   1803c:	defff904 	addi	sp,sp,-28
   18040:	dfc00615 	stw	ra,24(sp)
   18044:	df000515 	stw	fp,20(sp)
   18048:	df000504 	addi	fp,sp,20
   1804c:	e13ffe15 	stw	r4,-8(fp)
   18050:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   18054:	0007883a 	mov	r3,zero
   18058:	e0bffe17 	ldw	r2,-8(fp)
   1805c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   18060:	e0bffe17 	ldw	r2,-8(fp)
   18064:	10800104 	addi	r2,r2,4
   18068:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1806c:	0005303a 	rdctl	r2,status
   18070:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18074:	e0fffc17 	ldw	r3,-16(fp)
   18078:	00bfff84 	movi	r2,-2
   1807c:	1884703a 	and	r2,r3,r2
   18080:	1001703a 	wrctl	status,r2
  
  return context;
   18084:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   18088:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   1808c:	0019c500 	call	19c50 <alt_tick>
   18090:	e0bffb17 	ldw	r2,-20(fp)
   18094:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18098:	e0bffd17 	ldw	r2,-12(fp)
   1809c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   180a0:	0001883a 	nop
   180a4:	e037883a 	mov	sp,fp
   180a8:	dfc00117 	ldw	ra,4(sp)
   180ac:	df000017 	ldw	fp,0(sp)
   180b0:	dec00204 	addi	sp,sp,8
   180b4:	f800283a 	ret

000180b8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   180b8:	defff904 	addi	sp,sp,-28
   180bc:	dfc00615 	stw	ra,24(sp)
   180c0:	df000515 	stw	fp,20(sp)
   180c4:	df000504 	addi	fp,sp,20
   180c8:	e13ffc15 	stw	r4,-16(fp)
   180cc:	e17ffd15 	stw	r5,-12(fp)
   180d0:	e1bffe15 	stw	r6,-8(fp)
   180d4:	e1ffff15 	stw	r7,-4(fp)
   180d8:	e0bfff17 	ldw	r2,-4(fp)
   180dc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   180e0:	d0a04a17 	ldw	r2,-32472(gp)
   180e4:	1000021e 	bne	r2,zero,180f0 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   180e8:	e0bffb17 	ldw	r2,-20(fp)
   180ec:	d0a04a15 	stw	r2,-32472(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   180f0:	e0bffc17 	ldw	r2,-16(fp)
   180f4:	10800104 	addi	r2,r2,4
   180f8:	00c001c4 	movi	r3,7
   180fc:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   18100:	018000b4 	movhi	r6,2
   18104:	31a00f04 	addi	r6,r6,-32708
   18108:	e17ffc17 	ldw	r5,-16(fp)
   1810c:	e13ffe17 	ldw	r4,-8(fp)
   18110:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   18114:	0001883a 	nop
   18118:	e037883a 	mov	sp,fp
   1811c:	dfc00117 	ldw	ra,4(sp)
   18120:	df000017 	ldw	fp,0(sp)
   18124:	dec00204 	addi	sp,sp,8
   18128:	f800283a 	ret

0001812c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1812c:	defffa04 	addi	sp,sp,-24
   18130:	dfc00515 	stw	ra,20(sp)
   18134:	df000415 	stw	fp,16(sp)
   18138:	df000404 	addi	fp,sp,16
   1813c:	e13ffd15 	stw	r4,-12(fp)
   18140:	e17ffe15 	stw	r5,-8(fp)
   18144:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   18148:	e0bffd17 	ldw	r2,-12(fp)
   1814c:	10800017 	ldw	r2,0(r2)
   18150:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   18154:	e0bffc17 	ldw	r2,-16(fp)
   18158:	10c00a04 	addi	r3,r2,40
   1815c:	e0bffd17 	ldw	r2,-12(fp)
   18160:	10800217 	ldw	r2,8(r2)
   18164:	100f883a 	mov	r7,r2
   18168:	e1bfff17 	ldw	r6,-4(fp)
   1816c:	e17ffe17 	ldw	r5,-8(fp)
   18170:	1809883a 	mov	r4,r3
   18174:	001863c0 	call	1863c <altera_avalon_uart_read>
      fd->fd_flags);
}
   18178:	e037883a 	mov	sp,fp
   1817c:	dfc00117 	ldw	ra,4(sp)
   18180:	df000017 	ldw	fp,0(sp)
   18184:	dec00204 	addi	sp,sp,8
   18188:	f800283a 	ret

0001818c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1818c:	defffa04 	addi	sp,sp,-24
   18190:	dfc00515 	stw	ra,20(sp)
   18194:	df000415 	stw	fp,16(sp)
   18198:	df000404 	addi	fp,sp,16
   1819c:	e13ffd15 	stw	r4,-12(fp)
   181a0:	e17ffe15 	stw	r5,-8(fp)
   181a4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   181a8:	e0bffd17 	ldw	r2,-12(fp)
   181ac:	10800017 	ldw	r2,0(r2)
   181b0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   181b4:	e0bffc17 	ldw	r2,-16(fp)
   181b8:	10c00a04 	addi	r3,r2,40
   181bc:	e0bffd17 	ldw	r2,-12(fp)
   181c0:	10800217 	ldw	r2,8(r2)
   181c4:	100f883a 	mov	r7,r2
   181c8:	e1bfff17 	ldw	r6,-4(fp)
   181cc:	e17ffe17 	ldw	r5,-8(fp)
   181d0:	1809883a 	mov	r4,r3
   181d4:	00188540 	call	18854 <altera_avalon_uart_write>
      fd->fd_flags);
}
   181d8:	e037883a 	mov	sp,fp
   181dc:	dfc00117 	ldw	ra,4(sp)
   181e0:	df000017 	ldw	fp,0(sp)
   181e4:	dec00204 	addi	sp,sp,8
   181e8:	f800283a 	ret

000181ec <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   181ec:	defffc04 	addi	sp,sp,-16
   181f0:	dfc00315 	stw	ra,12(sp)
   181f4:	df000215 	stw	fp,8(sp)
   181f8:	df000204 	addi	fp,sp,8
   181fc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   18200:	e0bfff17 	ldw	r2,-4(fp)
   18204:	10800017 	ldw	r2,0(r2)
   18208:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   1820c:	e0bffe17 	ldw	r2,-8(fp)
   18210:	10c00a04 	addi	r3,r2,40
   18214:	e0bfff17 	ldw	r2,-4(fp)
   18218:	10800217 	ldw	r2,8(r2)
   1821c:	100b883a 	mov	r5,r2
   18220:	1809883a 	mov	r4,r3
   18224:	00185ac0 	call	185ac <altera_avalon_uart_close>
}
   18228:	e037883a 	mov	sp,fp
   1822c:	dfc00117 	ldw	ra,4(sp)
   18230:	df000017 	ldw	fp,0(sp)
   18234:	dec00204 	addi	sp,sp,8
   18238:	f800283a 	ret

0001823c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   1823c:	defff904 	addi	sp,sp,-28
   18240:	dfc00615 	stw	ra,24(sp)
   18244:	df000515 	stw	fp,20(sp)
   18248:	df000504 	addi	fp,sp,20
   1824c:	e13ffd15 	stw	r4,-12(fp)
   18250:	e17ffe15 	stw	r5,-8(fp)
   18254:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   18258:	e0bffd17 	ldw	r2,-12(fp)
   1825c:	10800017 	ldw	r2,0(r2)
   18260:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   18264:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   18268:	1000041e 	bne	r2,zero,1827c <altera_avalon_uart_init+0x40>
   1826c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   18270:	1000021e 	bne	r2,zero,1827c <altera_avalon_uart_init+0x40>
   18274:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   18278:	10000226 	beq	r2,zero,18284 <altera_avalon_uart_init+0x48>
   1827c:	00800044 	movi	r2,1
   18280:	00000106 	br	18288 <altera_avalon_uart_init+0x4c>
   18284:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   18288:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   1828c:	e0bffc17 	ldw	r2,-16(fp)
   18290:	10000d1e 	bne	r2,zero,182c8 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   18294:	e0bffd17 	ldw	r2,-12(fp)
   18298:	00c32004 	movi	r3,3200
   1829c:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   182a0:	e0bffb17 	ldw	r2,-20(fp)
   182a4:	10800304 	addi	r2,r2,12
   182a8:	e0fffd17 	ldw	r3,-12(fp)
   182ac:	18c00117 	ldw	r3,4(r3)
   182b0:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   182b4:	018000b4 	movhi	r6,2
   182b8:	31a0b804 	addi	r6,r6,-32032
   182bc:	e17ffd17 	ldw	r5,-12(fp)
   182c0:	e13fff17 	ldw	r4,-4(fp)
   182c4:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   182c8:	0001883a 	nop
   182cc:	e037883a 	mov	sp,fp
   182d0:	dfc00117 	ldw	ra,4(sp)
   182d4:	df000017 	ldw	fp,0(sp)
   182d8:	dec00204 	addi	sp,sp,8
   182dc:	f800283a 	ret

000182e0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   182e0:	defff904 	addi	sp,sp,-28
   182e4:	dfc00615 	stw	ra,24(sp)
   182e8:	df000515 	stw	fp,20(sp)
   182ec:	df000504 	addi	fp,sp,20
   182f0:	e13ffe15 	stw	r4,-8(fp)
   182f4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   182f8:	e0bffe17 	ldw	r2,-8(fp)
   182fc:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   18300:	e0bffb17 	ldw	r2,-20(fp)
   18304:	10800017 	ldw	r2,0(r2)
   18308:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   1830c:	e0bffc17 	ldw	r2,-16(fp)
   18310:	10800204 	addi	r2,r2,8
   18314:	10800037 	ldwio	r2,0(r2)
   18318:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   1831c:	e0bffc17 	ldw	r2,-16(fp)
   18320:	10800204 	addi	r2,r2,8
   18324:	0007883a 	mov	r3,zero
   18328:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   1832c:	e0bffc17 	ldw	r2,-16(fp)
   18330:	10800204 	addi	r2,r2,8
   18334:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   18338:	e0bffd17 	ldw	r2,-12(fp)
   1833c:	1080200c 	andi	r2,r2,128
   18340:	10000326 	beq	r2,zero,18350 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   18344:	e17ffd17 	ldw	r5,-12(fp)
   18348:	e13ffb17 	ldw	r4,-20(fp)
   1834c:	00183800 	call	18380 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   18350:	e0bffd17 	ldw	r2,-12(fp)
   18354:	1081100c 	andi	r2,r2,1088
   18358:	10000326 	beq	r2,zero,18368 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   1835c:	e17ffd17 	ldw	r5,-12(fp)
   18360:	e13ffb17 	ldw	r4,-20(fp)
   18364:	00184640 	call	18464 <altera_avalon_uart_txirq>
  }
  

}
   18368:	0001883a 	nop
   1836c:	e037883a 	mov	sp,fp
   18370:	dfc00117 	ldw	ra,4(sp)
   18374:	df000017 	ldw	fp,0(sp)
   18378:	dec00204 	addi	sp,sp,8
   1837c:	f800283a 	ret

00018380 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   18380:	defffc04 	addi	sp,sp,-16
   18384:	df000315 	stw	fp,12(sp)
   18388:	df000304 	addi	fp,sp,12
   1838c:	e13ffe15 	stw	r4,-8(fp)
   18390:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   18394:	e0bfff17 	ldw	r2,-4(fp)
   18398:	108000cc 	andi	r2,r2,3
   1839c:	10002c1e 	bne	r2,zero,18450 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   183a0:	e0bffe17 	ldw	r2,-8(fp)
   183a4:	10800317 	ldw	r2,12(r2)
   183a8:	e0bffe17 	ldw	r2,-8(fp)
   183ac:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   183b0:	e0bffe17 	ldw	r2,-8(fp)
   183b4:	10800317 	ldw	r2,12(r2)
   183b8:	10800044 	addi	r2,r2,1
   183bc:	10800fcc 	andi	r2,r2,63
   183c0:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   183c4:	e0bffe17 	ldw	r2,-8(fp)
   183c8:	10800317 	ldw	r2,12(r2)
   183cc:	e0fffe17 	ldw	r3,-8(fp)
   183d0:	18c00017 	ldw	r3,0(r3)
   183d4:	18c00037 	ldwio	r3,0(r3)
   183d8:	1809883a 	mov	r4,r3
   183dc:	e0fffe17 	ldw	r3,-8(fp)
   183e0:	1885883a 	add	r2,r3,r2
   183e4:	10800704 	addi	r2,r2,28
   183e8:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   183ec:	e0bffe17 	ldw	r2,-8(fp)
   183f0:	e0fffd17 	ldw	r3,-12(fp)
   183f4:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   183f8:	e0bffe17 	ldw	r2,-8(fp)
   183fc:	10800317 	ldw	r2,12(r2)
   18400:	10800044 	addi	r2,r2,1
   18404:	10800fcc 	andi	r2,r2,63
   18408:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   1840c:	e0bffe17 	ldw	r2,-8(fp)
   18410:	10c00217 	ldw	r3,8(r2)
   18414:	e0bffd17 	ldw	r2,-12(fp)
   18418:	18800e1e 	bne	r3,r2,18454 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1841c:	e0bffe17 	ldw	r2,-8(fp)
   18420:	10c00117 	ldw	r3,4(r2)
   18424:	00bfdfc4 	movi	r2,-129
   18428:	1886703a 	and	r3,r3,r2
   1842c:	e0bffe17 	ldw	r2,-8(fp)
   18430:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   18434:	e0bffe17 	ldw	r2,-8(fp)
   18438:	10800017 	ldw	r2,0(r2)
   1843c:	10800304 	addi	r2,r2,12
   18440:	e0fffe17 	ldw	r3,-8(fp)
   18444:	18c00117 	ldw	r3,4(r3)
   18448:	10c00035 	stwio	r3,0(r2)
   1844c:	00000106 	br	18454 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   18450:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   18454:	e037883a 	mov	sp,fp
   18458:	df000017 	ldw	fp,0(sp)
   1845c:	dec00104 	addi	sp,sp,4
   18460:	f800283a 	ret

00018464 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   18464:	defffb04 	addi	sp,sp,-20
   18468:	df000415 	stw	fp,16(sp)
   1846c:	df000404 	addi	fp,sp,16
   18470:	e13ffc15 	stw	r4,-16(fp)
   18474:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   18478:	e0bffc17 	ldw	r2,-16(fp)
   1847c:	10c00417 	ldw	r3,16(r2)
   18480:	e0bffc17 	ldw	r2,-16(fp)
   18484:	10800517 	ldw	r2,20(r2)
   18488:	18803226 	beq	r3,r2,18554 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1848c:	e0bffc17 	ldw	r2,-16(fp)
   18490:	10800617 	ldw	r2,24(r2)
   18494:	1080008c 	andi	r2,r2,2
   18498:	10000326 	beq	r2,zero,184a8 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   1849c:	e0bffd17 	ldw	r2,-12(fp)
   184a0:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   184a4:	10001d26 	beq	r2,zero,1851c <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   184a8:	e0bffc17 	ldw	r2,-16(fp)
   184ac:	10800417 	ldw	r2,16(r2)
   184b0:	e0bffc17 	ldw	r2,-16(fp)
   184b4:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   184b8:	e0bffc17 	ldw	r2,-16(fp)
   184bc:	10800017 	ldw	r2,0(r2)
   184c0:	10800104 	addi	r2,r2,4
   184c4:	e0fffc17 	ldw	r3,-16(fp)
   184c8:	18c00417 	ldw	r3,16(r3)
   184cc:	e13ffc17 	ldw	r4,-16(fp)
   184d0:	20c7883a 	add	r3,r4,r3
   184d4:	18c01704 	addi	r3,r3,92
   184d8:	18c00003 	ldbu	r3,0(r3)
   184dc:	18c03fcc 	andi	r3,r3,255
   184e0:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   184e4:	e0bffc17 	ldw	r2,-16(fp)
   184e8:	10800417 	ldw	r2,16(r2)
   184ec:	10800044 	addi	r2,r2,1
   184f0:	e0fffc17 	ldw	r3,-16(fp)
   184f4:	18800415 	stw	r2,16(r3)
   184f8:	10c00fcc 	andi	r3,r2,63
   184fc:	e0bffc17 	ldw	r2,-16(fp)
   18500:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   18504:	e0bffc17 	ldw	r2,-16(fp)
   18508:	10800117 	ldw	r2,4(r2)
   1850c:	10c01014 	ori	r3,r2,64
   18510:	e0bffc17 	ldw	r2,-16(fp)
   18514:	10c00115 	stw	r3,4(r2)
   18518:	00000e06 	br	18554 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   1851c:	e0bffc17 	ldw	r2,-16(fp)
   18520:	10800017 	ldw	r2,0(r2)
   18524:	10800204 	addi	r2,r2,8
   18528:	10800037 	ldwio	r2,0(r2)
   1852c:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   18530:	e0bffd17 	ldw	r2,-12(fp)
   18534:	1082000c 	andi	r2,r2,2048
   18538:	1000061e 	bne	r2,zero,18554 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1853c:	e0bffc17 	ldw	r2,-16(fp)
   18540:	10c00117 	ldw	r3,4(r2)
   18544:	00bfefc4 	movi	r2,-65
   18548:	1886703a 	and	r3,r3,r2
   1854c:	e0bffc17 	ldw	r2,-16(fp)
   18550:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   18554:	e0bffc17 	ldw	r2,-16(fp)
   18558:	10c00417 	ldw	r3,16(r2)
   1855c:	e0bffc17 	ldw	r2,-16(fp)
   18560:	10800517 	ldw	r2,20(r2)
   18564:	1880061e 	bne	r3,r2,18580 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18568:	e0bffc17 	ldw	r2,-16(fp)
   1856c:	10c00117 	ldw	r3,4(r2)
   18570:	00beefc4 	movi	r2,-1089
   18574:	1886703a 	and	r3,r3,r2
   18578:	e0bffc17 	ldw	r2,-16(fp)
   1857c:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18580:	e0bffc17 	ldw	r2,-16(fp)
   18584:	10800017 	ldw	r2,0(r2)
   18588:	10800304 	addi	r2,r2,12
   1858c:	e0fffc17 	ldw	r3,-16(fp)
   18590:	18c00117 	ldw	r3,4(r3)
   18594:	10c00035 	stwio	r3,0(r2)
}
   18598:	0001883a 	nop
   1859c:	e037883a 	mov	sp,fp
   185a0:	df000017 	ldw	fp,0(sp)
   185a4:	dec00104 	addi	sp,sp,4
   185a8:	f800283a 	ret

000185ac <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   185ac:	defffd04 	addi	sp,sp,-12
   185b0:	df000215 	stw	fp,8(sp)
   185b4:	df000204 	addi	fp,sp,8
   185b8:	e13ffe15 	stw	r4,-8(fp)
   185bc:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   185c0:	00000506 	br	185d8 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   185c4:	e0bfff17 	ldw	r2,-4(fp)
   185c8:	1090000c 	andi	r2,r2,16384
   185cc:	10000226 	beq	r2,zero,185d8 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   185d0:	00bffd44 	movi	r2,-11
   185d4:	00000606 	br	185f0 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   185d8:	e0bffe17 	ldw	r2,-8(fp)
   185dc:	10c00417 	ldw	r3,16(r2)
   185e0:	e0bffe17 	ldw	r2,-8(fp)
   185e4:	10800517 	ldw	r2,20(r2)
   185e8:	18bff61e 	bne	r3,r2,185c4 <__alt_data_end+0xf00185c4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   185ec:	0005883a 	mov	r2,zero
}
   185f0:	e037883a 	mov	sp,fp
   185f4:	df000017 	ldw	fp,0(sp)
   185f8:	dec00104 	addi	sp,sp,4
   185fc:	f800283a 	ret

00018600 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18600:	defffe04 	addi	sp,sp,-8
   18604:	dfc00115 	stw	ra,4(sp)
   18608:	df000015 	stw	fp,0(sp)
   1860c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18610:	d0a01117 	ldw	r2,-32700(gp)
   18614:	10000326 	beq	r2,zero,18624 <alt_get_errno+0x24>
   18618:	d0a01117 	ldw	r2,-32700(gp)
   1861c:	103ee83a 	callr	r2
   18620:	00000106 	br	18628 <alt_get_errno+0x28>
   18624:	d0a04504 	addi	r2,gp,-32492
}
   18628:	e037883a 	mov	sp,fp
   1862c:	dfc00117 	ldw	ra,4(sp)
   18630:	df000017 	ldw	fp,0(sp)
   18634:	dec00204 	addi	sp,sp,8
   18638:	f800283a 	ret

0001863c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1863c:	defff204 	addi	sp,sp,-56
   18640:	dfc00d15 	stw	ra,52(sp)
   18644:	df000c15 	stw	fp,48(sp)
   18648:	df000c04 	addi	fp,sp,48
   1864c:	e13ffc15 	stw	r4,-16(fp)
   18650:	e17ffd15 	stw	r5,-12(fp)
   18654:	e1bffe15 	stw	r6,-8(fp)
   18658:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   1865c:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   18660:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   18664:	e0bfff17 	ldw	r2,-4(fp)
   18668:	1090000c 	andi	r2,r2,16384
   1866c:	1005003a 	cmpeq	r2,r2,zero
   18670:	10803fcc 	andi	r2,r2,255
   18674:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   18678:	00001306 	br	186c8 <altera_avalon_uart_read+0x8c>
    {
      count++;
   1867c:	e0bff517 	ldw	r2,-44(fp)
   18680:	10800044 	addi	r2,r2,1
   18684:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   18688:	e0bffd17 	ldw	r2,-12(fp)
   1868c:	10c00044 	addi	r3,r2,1
   18690:	e0fffd15 	stw	r3,-12(fp)
   18694:	e0fffc17 	ldw	r3,-16(fp)
   18698:	18c00217 	ldw	r3,8(r3)
   1869c:	e13ffc17 	ldw	r4,-16(fp)
   186a0:	20c7883a 	add	r3,r4,r3
   186a4:	18c00704 	addi	r3,r3,28
   186a8:	18c00003 	ldbu	r3,0(r3)
   186ac:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   186b0:	e0bffc17 	ldw	r2,-16(fp)
   186b4:	10800217 	ldw	r2,8(r2)
   186b8:	10800044 	addi	r2,r2,1
   186bc:	10c00fcc 	andi	r3,r2,63
   186c0:	e0bffc17 	ldw	r2,-16(fp)
   186c4:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   186c8:	e0fff517 	ldw	r3,-44(fp)
   186cc:	e0bffe17 	ldw	r2,-8(fp)
   186d0:	1880050e 	bge	r3,r2,186e8 <altera_avalon_uart_read+0xac>
   186d4:	e0bffc17 	ldw	r2,-16(fp)
   186d8:	10c00217 	ldw	r3,8(r2)
   186dc:	e0bffc17 	ldw	r2,-16(fp)
   186e0:	10800317 	ldw	r2,12(r2)
   186e4:	18bfe51e 	bne	r3,r2,1867c <__alt_data_end+0xf001867c>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   186e8:	e0bff517 	ldw	r2,-44(fp)
   186ec:	1000251e 	bne	r2,zero,18784 <altera_avalon_uart_read+0x148>
   186f0:	e0bffc17 	ldw	r2,-16(fp)
   186f4:	10c00217 	ldw	r3,8(r2)
   186f8:	e0bffc17 	ldw	r2,-16(fp)
   186fc:	10800317 	ldw	r2,12(r2)
   18700:	1880201e 	bne	r3,r2,18784 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   18704:	e0bff617 	ldw	r2,-40(fp)
   18708:	1000071e 	bne	r2,zero,18728 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   1870c:	00186000 	call	18600 <alt_get_errno>
   18710:	1007883a 	mov	r3,r2
   18714:	008002c4 	movi	r2,11
   18718:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   1871c:	00800044 	movi	r2,1
   18720:	e0bff405 	stb	r2,-48(fp)
        break;
   18724:	00001b06 	br	18794 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18728:	0005303a 	rdctl	r2,status
   1872c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18730:	e0fff917 	ldw	r3,-28(fp)
   18734:	00bfff84 	movi	r2,-2
   18738:	1884703a 	and	r2,r3,r2
   1873c:	1001703a 	wrctl	status,r2
  
  return context;
   18740:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   18744:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   18748:	e0bffc17 	ldw	r2,-16(fp)
   1874c:	10800117 	ldw	r2,4(r2)
   18750:	10c02014 	ori	r3,r2,128
   18754:	e0bffc17 	ldw	r2,-16(fp)
   18758:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1875c:	e0bffc17 	ldw	r2,-16(fp)
   18760:	10800017 	ldw	r2,0(r2)
   18764:	10800304 	addi	r2,r2,12
   18768:	e0fffc17 	ldw	r3,-16(fp)
   1876c:	18c00117 	ldw	r3,4(r3)
   18770:	10c00035 	stwio	r3,0(r2)
   18774:	e0bff817 	ldw	r2,-32(fp)
   18778:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1877c:	e0bffa17 	ldw	r2,-24(fp)
   18780:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   18784:	e0bff517 	ldw	r2,-44(fp)
   18788:	1000021e 	bne	r2,zero,18794 <altera_avalon_uart_read+0x158>
   1878c:	e0bffe17 	ldw	r2,-8(fp)
   18790:	103fcd1e 	bne	r2,zero,186c8 <__alt_data_end+0xf00186c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18794:	0005303a 	rdctl	r2,status
   18798:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1879c:	e0fffb17 	ldw	r3,-20(fp)
   187a0:	00bfff84 	movi	r2,-2
   187a4:	1884703a 	and	r2,r3,r2
   187a8:	1001703a 	wrctl	status,r2
  
  return context;
   187ac:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   187b0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   187b4:	e0bffc17 	ldw	r2,-16(fp)
   187b8:	10800117 	ldw	r2,4(r2)
   187bc:	10c02014 	ori	r3,r2,128
   187c0:	e0bffc17 	ldw	r2,-16(fp)
   187c4:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   187c8:	e0bffc17 	ldw	r2,-16(fp)
   187cc:	10800017 	ldw	r2,0(r2)
   187d0:	10800304 	addi	r2,r2,12
   187d4:	e0fffc17 	ldw	r3,-16(fp)
   187d8:	18c00117 	ldw	r3,4(r3)
   187dc:	10c00035 	stwio	r3,0(r2)
   187e0:	e0bff817 	ldw	r2,-32(fp)
   187e4:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   187e8:	e0bff717 	ldw	r2,-36(fp)
   187ec:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   187f0:	e0bff403 	ldbu	r2,-48(fp)
   187f4:	10000226 	beq	r2,zero,18800 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   187f8:	00bffd44 	movi	r2,-11
   187fc:	00000106 	br	18804 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   18800:	e0bff517 	ldw	r2,-44(fp)
  }
}
   18804:	e037883a 	mov	sp,fp
   18808:	dfc00117 	ldw	ra,4(sp)
   1880c:	df000017 	ldw	fp,0(sp)
   18810:	dec00204 	addi	sp,sp,8
   18814:	f800283a 	ret

00018818 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18818:	defffe04 	addi	sp,sp,-8
   1881c:	dfc00115 	stw	ra,4(sp)
   18820:	df000015 	stw	fp,0(sp)
   18824:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18828:	d0a01117 	ldw	r2,-32700(gp)
   1882c:	10000326 	beq	r2,zero,1883c <alt_get_errno+0x24>
   18830:	d0a01117 	ldw	r2,-32700(gp)
   18834:	103ee83a 	callr	r2
   18838:	00000106 	br	18840 <alt_get_errno+0x28>
   1883c:	d0a04504 	addi	r2,gp,-32492
}
   18840:	e037883a 	mov	sp,fp
   18844:	dfc00117 	ldw	ra,4(sp)
   18848:	df000017 	ldw	fp,0(sp)
   1884c:	dec00204 	addi	sp,sp,8
   18850:	f800283a 	ret

00018854 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   18854:	defff204 	addi	sp,sp,-56
   18858:	dfc00d15 	stw	ra,52(sp)
   1885c:	df000c15 	stw	fp,48(sp)
   18860:	df000c04 	addi	fp,sp,48
   18864:	e13ffc15 	stw	r4,-16(fp)
   18868:	e17ffd15 	stw	r5,-12(fp)
   1886c:	e1bffe15 	stw	r6,-8(fp)
   18870:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   18874:	e0bffe17 	ldw	r2,-8(fp)
   18878:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   1887c:	e0bfff17 	ldw	r2,-4(fp)
   18880:	1090000c 	andi	r2,r2,16384
   18884:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18888:	00003c06 	br	1897c <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1888c:	e0bffc17 	ldw	r2,-16(fp)
   18890:	10800517 	ldw	r2,20(r2)
   18894:	10800044 	addi	r2,r2,1
   18898:	10800fcc 	andi	r2,r2,63
   1889c:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   188a0:	e0bffc17 	ldw	r2,-16(fp)
   188a4:	10c00417 	ldw	r3,16(r2)
   188a8:	e0bff717 	ldw	r2,-36(fp)
   188ac:	1880221e 	bne	r3,r2,18938 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   188b0:	e0bff517 	ldw	r2,-44(fp)
   188b4:	10000526 	beq	r2,zero,188cc <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   188b8:	00188180 	call	18818 <alt_get_errno>
   188bc:	1007883a 	mov	r3,r2
   188c0:	008002c4 	movi	r2,11
   188c4:	18800015 	stw	r2,0(r3)
        break;
   188c8:	00002e06 	br	18984 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   188cc:	0005303a 	rdctl	r2,status
   188d0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   188d4:	e0fff917 	ldw	r3,-28(fp)
   188d8:	00bfff84 	movi	r2,-2
   188dc:	1884703a 	and	r2,r3,r2
   188e0:	1001703a 	wrctl	status,r2
  
  return context;
   188e4:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   188e8:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   188ec:	e0bffc17 	ldw	r2,-16(fp)
   188f0:	10800117 	ldw	r2,4(r2)
   188f4:	10c11014 	ori	r3,r2,1088
   188f8:	e0bffc17 	ldw	r2,-16(fp)
   188fc:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18900:	e0bffc17 	ldw	r2,-16(fp)
   18904:	10800017 	ldw	r2,0(r2)
   18908:	10800304 	addi	r2,r2,12
   1890c:	e0fffc17 	ldw	r3,-16(fp)
   18910:	18c00117 	ldw	r3,4(r3)
   18914:	10c00035 	stwio	r3,0(r2)
   18918:	e0bff817 	ldw	r2,-32(fp)
   1891c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18920:	e0bff617 	ldw	r2,-40(fp)
   18924:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   18928:	e0bffc17 	ldw	r2,-16(fp)
   1892c:	10c00417 	ldw	r3,16(r2)
   18930:	e0bff717 	ldw	r2,-36(fp)
   18934:	18bffc26 	beq	r3,r2,18928 <__alt_data_end+0xf0018928>
      }
    }

    count--;
   18938:	e0bff417 	ldw	r2,-48(fp)
   1893c:	10bfffc4 	addi	r2,r2,-1
   18940:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   18944:	e0bffc17 	ldw	r2,-16(fp)
   18948:	10c00517 	ldw	r3,20(r2)
   1894c:	e0bffd17 	ldw	r2,-12(fp)
   18950:	11000044 	addi	r4,r2,1
   18954:	e13ffd15 	stw	r4,-12(fp)
   18958:	10800003 	ldbu	r2,0(r2)
   1895c:	1009883a 	mov	r4,r2
   18960:	e0bffc17 	ldw	r2,-16(fp)
   18964:	10c5883a 	add	r2,r2,r3
   18968:	10801704 	addi	r2,r2,92
   1896c:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   18970:	e0bffc17 	ldw	r2,-16(fp)
   18974:	e0fff717 	ldw	r3,-36(fp)
   18978:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1897c:	e0bff417 	ldw	r2,-48(fp)
   18980:	103fc21e 	bne	r2,zero,1888c <__alt_data_end+0xf001888c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18984:	0005303a 	rdctl	r2,status
   18988:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1898c:	e0fffb17 	ldw	r3,-20(fp)
   18990:	00bfff84 	movi	r2,-2
   18994:	1884703a 	and	r2,r3,r2
   18998:	1001703a 	wrctl	status,r2
  
  return context;
   1899c:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   189a0:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   189a4:	e0bffc17 	ldw	r2,-16(fp)
   189a8:	10800117 	ldw	r2,4(r2)
   189ac:	10c11014 	ori	r3,r2,1088
   189b0:	e0bffc17 	ldw	r2,-16(fp)
   189b4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   189b8:	e0bffc17 	ldw	r2,-16(fp)
   189bc:	10800017 	ldw	r2,0(r2)
   189c0:	10800304 	addi	r2,r2,12
   189c4:	e0fffc17 	ldw	r3,-16(fp)
   189c8:	18c00117 	ldw	r3,4(r3)
   189cc:	10c00035 	stwio	r3,0(r2)
   189d0:	e0bff817 	ldw	r2,-32(fp)
   189d4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   189d8:	e0bffa17 	ldw	r2,-24(fp)
   189dc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   189e0:	e0fffe17 	ldw	r3,-8(fp)
   189e4:	e0bff417 	ldw	r2,-48(fp)
   189e8:	1885c83a 	sub	r2,r3,r2
}
   189ec:	e037883a 	mov	sp,fp
   189f0:	dfc00117 	ldw	ra,4(sp)
   189f4:	df000017 	ldw	fp,0(sp)
   189f8:	dec00204 	addi	sp,sp,8
   189fc:	f800283a 	ret

00018a00 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   18a00:	defffd04 	addi	sp,sp,-12
   18a04:	df000215 	stw	fp,8(sp)
   18a08:	df000204 	addi	fp,sp,8
   18a0c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   18a10:	e0bfff17 	ldw	r2,-4(fp)
   18a14:	1080400c 	andi	r2,r2,256
   18a18:	1004d23a 	srli	r2,r2,8
   18a1c:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   18a20:	e0bffe03 	ldbu	r2,-8(fp)
}
   18a24:	e037883a 	mov	sp,fp
   18a28:	df000017 	ldw	fp,0(sp)
   18a2c:	dec00104 	addi	sp,sp,4
   18a30:	f800283a 	ret

00018a34 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   18a34:	defffd04 	addi	sp,sp,-12
   18a38:	df000215 	stw	fp,8(sp)
   18a3c:	df000204 	addi	fp,sp,8
   18a40:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   18a44:	e0bfff17 	ldw	r2,-4(fp)
   18a48:	1080004c 	andi	r2,r2,1
   18a4c:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18a50:	e0bffe03 	ldbu	r2,-8(fp)
}
   18a54:	e037883a 	mov	sp,fp
   18a58:	df000017 	ldw	fp,0(sp)
   18a5c:	dec00104 	addi	sp,sp,4
   18a60:	f800283a 	ret

00018a64 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   18a64:	defffd04 	addi	sp,sp,-12
   18a68:	df000215 	stw	fp,8(sp)
   18a6c:	df000204 	addi	fp,sp,8
   18a70:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   18a74:	e0bfff17 	ldw	r2,-4(fp)
   18a78:	1081000c 	andi	r2,r2,1024
   18a7c:	1004d2ba 	srli	r2,r2,10
   18a80:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18a84:	e0bffe03 	ldbu	r2,-8(fp)
}
   18a88:	e037883a 	mov	sp,fp
   18a8c:	df000017 	ldw	fp,0(sp)
   18a90:	dec00104 	addi	sp,sp,4
   18a94:	f800283a 	ret

00018a98 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   18a98:	defffd04 	addi	sp,sp,-12
   18a9c:	df000215 	stw	fp,8(sp)
   18aa0:	df000204 	addi	fp,sp,8
   18aa4:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   18aa8:	e0bfff17 	ldw	r2,-4(fp)
   18aac:	1004d43a 	srli	r2,r2,16
   18ab0:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   18ab4:	e0bffe0b 	ldhu	r2,-8(fp)
}
   18ab8:	e037883a 	mov	sp,fp
   18abc:	df000017 	ldw	fp,0(sp)
   18ac0:	dec00104 	addi	sp,sp,4
   18ac4:	f800283a 	ret

00018ac8 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   18ac8:	defffd04 	addi	sp,sp,-12
   18acc:	df000215 	stw	fp,8(sp)
   18ad0:	df000204 	addi	fp,sp,8
   18ad4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   18ad8:	e0bfff17 	ldw	r2,-4(fp)
   18adc:	10a0000c 	andi	r2,r2,32768
   18ae0:	1004d3fa 	srli	r2,r2,15
   18ae4:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   18ae8:	e0bffe03 	ldbu	r2,-8(fp)
}
   18aec:	e037883a 	mov	sp,fp
   18af0:	df000017 	ldw	fp,0(sp)
   18af4:	dec00104 	addi	sp,sp,4
   18af8:	f800283a 	ret

00018afc <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   18afc:	defffd04 	addi	sp,sp,-12
   18b00:	df000215 	stw	fp,8(sp)
   18b04:	df000204 	addi	fp,sp,8
   18b08:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   18b0c:	e0bfff17 	ldw	r2,-4(fp)
   18b10:	e0bffe05 	stb	r2,-8(fp)
	return data;
   18b14:	e0bffe03 	ldbu	r2,-8(fp)
}
   18b18:	e037883a 	mov	sp,fp
   18b1c:	df000017 	ldw	fp,0(sp)
   18b20:	dec00104 	addi	sp,sp,4
   18b24:	f800283a 	ret

00018b28 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   18b28:	defffb04 	addi	sp,sp,-20
   18b2c:	dfc00415 	stw	ra,16(sp)
   18b30:	df000315 	stw	fp,12(sp)
   18b34:	df000304 	addi	fp,sp,12
   18b38:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   18b3c:	01403fc4 	movi	r5,255
   18b40:	e13fff17 	ldw	r4,-4(fp)
   18b44:	0018d880 	call	18d88 <alt_up_ps2_write_data_byte_with_ack>
   18b48:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   18b4c:	e0bffd17 	ldw	r2,-12(fp)
   18b50:	1000211e 	bne	r2,zero,18bd8 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18b54:	e0bffe04 	addi	r2,fp,-8
   18b58:	100b883a 	mov	r5,r2
   18b5c:	e13fff17 	ldw	r4,-4(fp)
   18b60:	0018dec0 	call	18dec <alt_up_ps2_read_data_byte_timeout>
   18b64:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   18b68:	e0bffd17 	ldw	r2,-12(fp)
   18b6c:	10001a1e 	bne	r2,zero,18bd8 <alt_up_ps2_init+0xb0>
   18b70:	e0bffe03 	ldbu	r2,-8(fp)
   18b74:	10803fcc 	andi	r2,r2,255
   18b78:	10802a98 	cmpnei	r2,r2,170
   18b7c:	1000161e 	bne	r2,zero,18bd8 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18b80:	e0bffe04 	addi	r2,fp,-8
   18b84:	100b883a 	mov	r5,r2
   18b88:	e13fff17 	ldw	r4,-4(fp)
   18b8c:	0018dec0 	call	18dec <alt_up_ps2_read_data_byte_timeout>
   18b90:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   18b94:	e0bffd17 	ldw	r2,-12(fp)
   18b98:	10bfe318 	cmpnei	r2,r2,-116
   18b9c:	1000041e 	bne	r2,zero,18bb0 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   18ba0:	e0bfff17 	ldw	r2,-4(fp)
   18ba4:	00c00044 	movi	r3,1
   18ba8:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   18bac:	00000a06 	br	18bd8 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   18bb0:	e0bffd17 	ldw	r2,-12(fp)
   18bb4:	1000081e 	bne	r2,zero,18bd8 <alt_up_ps2_init+0xb0>
   18bb8:	e0bffe03 	ldbu	r2,-8(fp)
   18bbc:	10803fcc 	andi	r2,r2,255
   18bc0:	1000051e 	bne	r2,zero,18bd8 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   18bc4:	e0bfff17 	ldw	r2,-4(fp)
   18bc8:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   18bcc:	01403d04 	movi	r5,244
   18bd0:	e13fff17 	ldw	r4,-4(fp)
   18bd4:	0018cac0 	call	18cac <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   18bd8:	0001883a 	nop
   18bdc:	e037883a 	mov	sp,fp
   18be0:	dfc00117 	ldw	ra,4(sp)
   18be4:	df000017 	ldw	fp,0(sp)
   18be8:	dec00204 	addi	sp,sp,8
   18bec:	f800283a 	ret

00018bf0 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18bf0:	defffd04 	addi	sp,sp,-12
   18bf4:	df000215 	stw	fp,8(sp)
   18bf8:	df000204 	addi	fp,sp,8
   18bfc:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18c00:	e0bfff17 	ldw	r2,-4(fp)
   18c04:	10800a17 	ldw	r2,40(r2)
   18c08:	10800104 	addi	r2,r2,4
   18c0c:	10800037 	ldwio	r2,0(r2)
   18c10:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18c14:	e0bffe17 	ldw	r2,-8(fp)
   18c18:	10800054 	ori	r2,r2,1
   18c1c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18c20:	e0bfff17 	ldw	r2,-4(fp)
   18c24:	10800a17 	ldw	r2,40(r2)
   18c28:	10800104 	addi	r2,r2,4
   18c2c:	1007883a 	mov	r3,r2
   18c30:	e0bffe17 	ldw	r2,-8(fp)
   18c34:	18800035 	stwio	r2,0(r3)
}
   18c38:	0001883a 	nop
   18c3c:	e037883a 	mov	sp,fp
   18c40:	df000017 	ldw	fp,0(sp)
   18c44:	dec00104 	addi	sp,sp,4
   18c48:	f800283a 	ret

00018c4c <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18c4c:	defffd04 	addi	sp,sp,-12
   18c50:	df000215 	stw	fp,8(sp)
   18c54:	df000204 	addi	fp,sp,8
   18c58:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18c5c:	e0bfff17 	ldw	r2,-4(fp)
   18c60:	10800a17 	ldw	r2,40(r2)
   18c64:	10800104 	addi	r2,r2,4
   18c68:	10800037 	ldwio	r2,0(r2)
   18c6c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18c70:	e0fffe17 	ldw	r3,-8(fp)
   18c74:	00bfff84 	movi	r2,-2
   18c78:	1884703a 	and	r2,r3,r2
   18c7c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18c80:	e0bfff17 	ldw	r2,-4(fp)
   18c84:	10800a17 	ldw	r2,40(r2)
   18c88:	10800104 	addi	r2,r2,4
   18c8c:	1007883a 	mov	r3,r2
   18c90:	e0bffe17 	ldw	r2,-8(fp)
   18c94:	18800035 	stwio	r2,0(r3)
}
   18c98:	0001883a 	nop
   18c9c:	e037883a 	mov	sp,fp
   18ca0:	df000017 	ldw	fp,0(sp)
   18ca4:	dec00104 	addi	sp,sp,4
   18ca8:	f800283a 	ret

00018cac <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18cac:	defffb04 	addi	sp,sp,-20
   18cb0:	dfc00415 	stw	ra,16(sp)
   18cb4:	df000315 	stw	fp,12(sp)
   18cb8:	df000304 	addi	fp,sp,12
   18cbc:	e13ffe15 	stw	r4,-8(fp)
   18cc0:	2805883a 	mov	r2,r5
   18cc4:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   18cc8:	e0bffe17 	ldw	r2,-8(fp)
   18ccc:	10800a17 	ldw	r2,40(r2)
   18cd0:	1007883a 	mov	r3,r2
   18cd4:	e0bfff03 	ldbu	r2,-4(fp)
   18cd8:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   18cdc:	e0bffe17 	ldw	r2,-8(fp)
   18ce0:	10800a17 	ldw	r2,40(r2)
   18ce4:	10800104 	addi	r2,r2,4
   18ce8:	10800037 	ldwio	r2,0(r2)
   18cec:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   18cf0:	e13ffd17 	ldw	r4,-12(fp)
   18cf4:	0018a640 	call	18a64 <read_CE_bit>
   18cf8:	10803fcc 	andi	r2,r2,255
   18cfc:	10000226 	beq	r2,zero,18d08 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   18d00:	00bffec4 	movi	r2,-5
   18d04:	00000106 	br	18d0c <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   18d08:	0005883a 	mov	r2,zero
}
   18d0c:	e037883a 	mov	sp,fp
   18d10:	dfc00117 	ldw	ra,4(sp)
   18d14:	df000017 	ldw	fp,0(sp)
   18d18:	dec00204 	addi	sp,sp,8
   18d1c:	f800283a 	ret

00018d20 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   18d20:	defffc04 	addi	sp,sp,-16
   18d24:	dfc00315 	stw	ra,12(sp)
   18d28:	df000215 	stw	fp,8(sp)
   18d2c:	df000204 	addi	fp,sp,8
   18d30:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   18d34:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   18d38:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   18d3c:	e0bffe44 	addi	r2,fp,-7
   18d40:	100b883a 	mov	r5,r2
   18d44:	e13fff17 	ldw	r4,-4(fp)
   18d48:	0018dec0 	call	18dec <alt_up_ps2_read_data_byte_timeout>
   18d4c:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   18d50:	e0bffe03 	ldbu	r2,-8(fp)
   18d54:	1000061e 	bne	r2,zero,18d70 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   18d58:	e0bffe43 	ldbu	r2,-7(fp)
   18d5c:	10803fcc 	andi	r2,r2,255
   18d60:	10803e98 	cmpnei	r2,r2,250
   18d64:	103ff51e 	bne	r2,zero,18d3c <__alt_data_end+0xf0018d3c>
				return 0;
   18d68:	0005883a 	mov	r2,zero
   18d6c:	00000106 	br	18d74 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   18d70:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   18d74:	e037883a 	mov	sp,fp
   18d78:	dfc00117 	ldw	ra,4(sp)
   18d7c:	df000017 	ldw	fp,0(sp)
   18d80:	dec00204 	addi	sp,sp,8
   18d84:	f800283a 	ret

00018d88 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18d88:	defffa04 	addi	sp,sp,-24
   18d8c:	dfc00515 	stw	ra,20(sp)
   18d90:	df000415 	stw	fp,16(sp)
   18d94:	df000404 	addi	fp,sp,16
   18d98:	e13ffe15 	stw	r4,-8(fp)
   18d9c:	2805883a 	mov	r2,r5
   18da0:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   18da4:	e0bfff03 	ldbu	r2,-4(fp)
   18da8:	100b883a 	mov	r5,r2
   18dac:	e13ffe17 	ldw	r4,-8(fp)
   18db0:	0018cac0 	call	18cac <alt_up_ps2_write_data_byte>
   18db4:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   18db8:	e0bffc17 	ldw	r2,-16(fp)
   18dbc:	10000226 	beq	r2,zero,18dc8 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   18dc0:	e0bffc17 	ldw	r2,-16(fp)
   18dc4:	00000406 	br	18dd8 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   18dc8:	e13ffe17 	ldw	r4,-8(fp)
   18dcc:	0018d200 	call	18d20 <alt_up_ps2_wait_for_ack>
   18dd0:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   18dd4:	e0bffd17 	ldw	r2,-12(fp)
}
   18dd8:	e037883a 	mov	sp,fp
   18ddc:	dfc00117 	ldw	ra,4(sp)
   18de0:	df000017 	ldw	fp,0(sp)
   18de4:	dec00204 	addi	sp,sp,8
   18de8:	f800283a 	ret

00018dec <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18dec:	defffa04 	addi	sp,sp,-24
   18df0:	dfc00515 	stw	ra,20(sp)
   18df4:	df000415 	stw	fp,16(sp)
   18df8:	df000404 	addi	fp,sp,16
   18dfc:	e13ffe15 	stw	r4,-8(fp)
   18e00:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18e04:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   18e08:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   18e0c:	e0bffc17 	ldw	r2,-16(fp)
   18e10:	10800044 	addi	r2,r2,1
   18e14:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18e18:	e0bffe17 	ldw	r2,-8(fp)
   18e1c:	10800a17 	ldw	r2,40(r2)
   18e20:	10800037 	ldwio	r2,0(r2)
   18e24:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   18e28:	e13ffd17 	ldw	r4,-12(fp)
   18e2c:	0018ac80 	call	18ac8 <read_data_valid>
   18e30:	10803fcc 	andi	r2,r2,255
   18e34:	10000726 	beq	r2,zero,18e54 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   18e38:	e13ffd17 	ldw	r4,-12(fp)
   18e3c:	0018afc0 	call	18afc <read_data_byte>
   18e40:	1007883a 	mov	r3,r2
   18e44:	e0bfff17 	ldw	r2,-4(fp)
   18e48:	10c00005 	stb	r3,0(r2)
			return 0;
   18e4c:	0005883a 	mov	r2,zero
   18e50:	00000806 	br	18e74 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   18e54:	e0bffe17 	ldw	r2,-8(fp)
   18e58:	10800c17 	ldw	r2,48(r2)
   18e5c:	103feb26 	beq	r2,zero,18e0c <__alt_data_end+0xf0018e0c>
   18e60:	e0bffe17 	ldw	r2,-8(fp)
   18e64:	10c00c17 	ldw	r3,48(r2)
   18e68:	e0bffc17 	ldw	r2,-16(fp)
   18e6c:	18bfe72e 	bgeu	r3,r2,18e0c <__alt_data_end+0xf0018e0c>
		{
			return -ETIMEDOUT;
   18e70:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   18e74:	e037883a 	mov	sp,fp
   18e78:	dfc00117 	ldw	ra,4(sp)
   18e7c:	df000017 	ldw	fp,0(sp)
   18e80:	dec00204 	addi	sp,sp,8
   18e84:	f800283a 	ret

00018e88 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18e88:	defffb04 	addi	sp,sp,-20
   18e8c:	dfc00415 	stw	ra,16(sp)
   18e90:	df000315 	stw	fp,12(sp)
   18e94:	df000304 	addi	fp,sp,12
   18e98:	e13ffe15 	stw	r4,-8(fp)
   18e9c:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18ea0:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18ea4:	e0bffe17 	ldw	r2,-8(fp)
   18ea8:	10800a17 	ldw	r2,40(r2)
   18eac:	10800037 	ldwio	r2,0(r2)
   18eb0:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   18eb4:	e13ffd17 	ldw	r4,-12(fp)
   18eb8:	0018ac80 	call	18ac8 <read_data_valid>
   18ebc:	10803fcc 	andi	r2,r2,255
   18ec0:	10000726 	beq	r2,zero,18ee0 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   18ec4:	e13ffd17 	ldw	r4,-12(fp)
   18ec8:	0018afc0 	call	18afc <read_data_byte>
   18ecc:	1007883a 	mov	r3,r2
   18ed0:	e0bfff17 	ldw	r2,-4(fp)
   18ed4:	10c00005 	stb	r3,0(r2)
		return 0;
   18ed8:	0005883a 	mov	r2,zero
   18edc:	00000106 	br	18ee4 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   18ee0:	00bfffc4 	movi	r2,-1
}
   18ee4:	e037883a 	mov	sp,fp
   18ee8:	dfc00117 	ldw	ra,4(sp)
   18eec:	df000017 	ldw	fp,0(sp)
   18ef0:	dec00204 	addi	sp,sp,8
   18ef4:	f800283a 	ret

00018ef8 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   18ef8:	defffb04 	addi	sp,sp,-20
   18efc:	dfc00415 	stw	ra,16(sp)
   18f00:	df000315 	stw	fp,12(sp)
   18f04:	df000304 	addi	fp,sp,12
   18f08:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   18f0c:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   18f10:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18f14:	e0bfff17 	ldw	r2,-4(fp)
   18f18:	10800a17 	ldw	r2,40(r2)
   18f1c:	10800037 	ldwio	r2,0(r2)
   18f20:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   18f24:	e13ffe17 	ldw	r4,-8(fp)
   18f28:	0018a980 	call	18a98 <read_num_bytes_available>
   18f2c:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   18f30:	e0bffd0b 	ldhu	r2,-12(fp)
   18f34:	103ff71e 	bne	r2,zero,18f14 <__alt_data_end+0xf0018f14>
}
   18f38:	0001883a 	nop
   18f3c:	e037883a 	mov	sp,fp
   18f40:	dfc00117 	ldw	ra,4(sp)
   18f44:	df000017 	ldw	fp,0(sp)
   18f48:	dec00204 	addi	sp,sp,8
   18f4c:	f800283a 	ret

00018f50 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   18f50:	defff804 	addi	sp,sp,-32
   18f54:	dfc00715 	stw	ra,28(sp)
   18f58:	df000615 	stw	fp,24(sp)
   18f5c:	df000604 	addi	fp,sp,24
   18f60:	e13ffd15 	stw	r4,-12(fp)
   18f64:	e17ffe15 	stw	r5,-8(fp)
   18f68:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18f6c:	e0bffd17 	ldw	r2,-12(fp)
   18f70:	10800017 	ldw	r2,0(r2)
   18f74:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   18f78:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   18f7c:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   18f80:	e0fffc17 	ldw	r3,-16(fp)
   18f84:	e0bfff17 	ldw	r2,-4(fp)
   18f88:	18bffd16 	blt	r3,r2,18f80 <__alt_data_end+0xf0018f80>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   18f8c:	e0bffe17 	ldw	r2,-8(fp)
   18f90:	10c00044 	addi	r3,r2,1
   18f94:	e0fffe15 	stw	r3,-8(fp)
   18f98:	100b883a 	mov	r5,r2
   18f9c:	e13ffa17 	ldw	r4,-24(fp)
   18fa0:	0018dec0 	call	18dec <alt_up_ps2_read_data_byte_timeout>
   18fa4:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   18fa8:	e0bffb17 	ldw	r2,-20(fp)
   18fac:	10000226 	beq	r2,zero,18fb8 <alt_up_ps2_read_fd+0x68>
			return count;
   18fb0:	e0bffc17 	ldw	r2,-16(fp)
   18fb4:	00000406 	br	18fc8 <alt_up_ps2_read_fd+0x78>
		count++;
   18fb8:	e0bffc17 	ldw	r2,-16(fp)
   18fbc:	10800044 	addi	r2,r2,1
   18fc0:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   18fc4:	e0bffc17 	ldw	r2,-16(fp)
}
   18fc8:	e037883a 	mov	sp,fp
   18fcc:	dfc00117 	ldw	ra,4(sp)
   18fd0:	df000017 	ldw	fp,0(sp)
   18fd4:	dec00204 	addi	sp,sp,8
   18fd8:	f800283a 	ret

00018fdc <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   18fdc:	defff804 	addi	sp,sp,-32
   18fe0:	dfc00715 	stw	ra,28(sp)
   18fe4:	df000615 	stw	fp,24(sp)
   18fe8:	df000604 	addi	fp,sp,24
   18fec:	e13ffd15 	stw	r4,-12(fp)
   18ff0:	e17ffe15 	stw	r5,-8(fp)
   18ff4:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18ff8:	e0bffd17 	ldw	r2,-12(fp)
   18ffc:	10800017 	ldw	r2,0(r2)
   19000:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   19004:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   19008:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   1900c:	00001006 	br	19050 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   19010:	e0bffe17 	ldw	r2,-8(fp)
   19014:	10c00044 	addi	r3,r2,1
   19018:	e0fffe15 	stw	r3,-8(fp)
   1901c:	10800003 	ldbu	r2,0(r2)
   19020:	10803fcc 	andi	r2,r2,255
   19024:	100b883a 	mov	r5,r2
   19028:	e13ffb17 	ldw	r4,-20(fp)
   1902c:	0018cac0 	call	18cac <alt_up_ps2_write_data_byte>
   19030:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   19034:	e0bffc17 	ldw	r2,-16(fp)
   19038:	10000226 	beq	r2,zero,19044 <alt_up_ps2_write_fd+0x68>
			return count;
   1903c:	e0bffa17 	ldw	r2,-24(fp)
   19040:	00000706 	br	19060 <alt_up_ps2_write_fd+0x84>
		count++;
   19044:	e0bffa17 	ldw	r2,-24(fp)
   19048:	10800044 	addi	r2,r2,1
   1904c:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   19050:	e0fffa17 	ldw	r3,-24(fp)
   19054:	e0bfff17 	ldw	r2,-4(fp)
   19058:	18bfed16 	blt	r3,r2,19010 <__alt_data_end+0xf0019010>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   1905c:	e0bffa17 	ldw	r2,-24(fp)
}
   19060:	e037883a 	mov	sp,fp
   19064:	dfc00117 	ldw	ra,4(sp)
   19068:	df000017 	ldw	fp,0(sp)
   1906c:	dec00204 	addi	sp,sp,8
   19070:	f800283a 	ret

00019074 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   19074:	defffc04 	addi	sp,sp,-16
   19078:	dfc00315 	stw	ra,12(sp)
   1907c:	df000215 	stw	fp,8(sp)
   19080:	df000204 	addi	fp,sp,8
   19084:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   19088:	d1600e04 	addi	r5,gp,-32712
   1908c:	e13fff17 	ldw	r4,-4(fp)
   19090:	00196d40 	call	196d4 <alt_find_dev>
   19094:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   19098:	e0bffe17 	ldw	r2,-8(fp)
}
   1909c:	e037883a 	mov	sp,fp
   190a0:	dfc00117 	ldw	ra,4(sp)
   190a4:	df000017 	ldw	fp,0(sp)
   190a8:	dec00204 	addi	sp,sp,8
   190ac:	f800283a 	ret

000190b0 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   190b0:	defffc04 	addi	sp,sp,-16
   190b4:	dfc00315 	stw	ra,12(sp)
   190b8:	df000215 	stw	fp,8(sp)
   190bc:	df000204 	addi	fp,sp,8
   190c0:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   190c4:	e0bfff17 	ldw	r2,-4(fp)
   190c8:	10800217 	ldw	r2,8(r2)
   190cc:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   190d0:	00000b06 	br	19100 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   190d4:	01420034 	movhi	r5,2048
   190d8:	29416304 	addi	r5,r5,1420
   190dc:	e13ffe17 	ldw	r4,-8(fp)
   190e0:	001125c0 	call	1125c <strcmp>
   190e4:	1000031e 	bne	r2,zero,190f4 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   190e8:	e0bffe17 	ldw	r2,-8(fp)
   190ec:	10000005 	stb	zero,0(r2)
			break;
   190f0:	00000906 	br	19118 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   190f4:	e0bffe17 	ldw	r2,-8(fp)
   190f8:	10800044 	addi	r2,r2,1
   190fc:	e0bffe15 	stw	r2,-8(fp)
   19100:	e0bffe17 	ldw	r2,-8(fp)
   19104:	10800003 	ldbu	r2,0(r2)
   19108:	10803fcc 	andi	r2,r2,255
   1910c:	1080201c 	xori	r2,r2,128
   19110:	10bfe004 	addi	r2,r2,-128
   19114:	103fef1e 	bne	r2,zero,190d4 <__alt_data_end+0xf00190d4>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   19118:	0001883a 	nop
}
   1911c:	e037883a 	mov	sp,fp
   19120:	dfc00117 	ldw	ra,4(sp)
   19124:	df000017 	ldw	fp,0(sp)
   19128:	dec00204 	addi	sp,sp,8
   1912c:	f800283a 	ret

00019130 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   19130:	defffc04 	addi	sp,sp,-16
   19134:	dfc00315 	stw	ra,12(sp)
   19138:	df000215 	stw	fp,8(sp)
   1913c:	df000204 	addi	fp,sp,8
   19140:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   19144:	d1600e04 	addi	r5,gp,-32712
   19148:	e13fff17 	ldw	r4,-4(fp)
   1914c:	00196d40 	call	196d4 <alt_find_dev>
   19150:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   19154:	e0bffe17 	ldw	r2,-8(fp)
}
   19158:	e037883a 	mov	sp,fp
   1915c:	dfc00117 	ldw	ra,4(sp)
   19160:	df000017 	ldw	fp,0(sp)
   19164:	dec00204 	addi	sp,sp,8
   19168:	f800283a 	ret

0001916c <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   1916c:	defffa04 	addi	sp,sp,-24
   19170:	df000515 	stw	fp,20(sp)
   19174:	df000504 	addi	fp,sp,20
   19178:	e13ffc15 	stw	r4,-16(fp)
   1917c:	2805883a 	mov	r2,r5
   19180:	e1bffe15 	stw	r6,-8(fp)
   19184:	e1ffff15 	stw	r7,-4(fp)
   19188:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1918c:	e0bffc17 	ldw	r2,-16(fp)
   19190:	10800c17 	ldw	r2,48(r2)
   19194:	e0fffe17 	ldw	r3,-8(fp)
   19198:	1880042e 	bgeu	r3,r2,191ac <alt_up_char_buffer_draw+0x40>
   1919c:	e0bffc17 	ldw	r2,-16(fp)
   191a0:	10800d17 	ldw	r2,52(r2)
   191a4:	e0ffff17 	ldw	r3,-4(fp)
   191a8:	18800236 	bltu	r3,r2,191b4 <alt_up_char_buffer_draw+0x48>
		return -1;
   191ac:	00bfffc4 	movi	r2,-1
   191b0:	00001d06 	br	19228 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   191b4:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   191b8:	e0bffc17 	ldw	r2,-16(fp)
   191bc:	10c00f17 	ldw	r3,60(r2)
   191c0:	e0bffe17 	ldw	r2,-8(fp)
   191c4:	1886703a 	and	r3,r3,r2
   191c8:	e0bffc17 	ldw	r2,-16(fp)
   191cc:	10800e17 	ldw	r2,56(r2)
   191d0:	1884983a 	sll	r2,r3,r2
   191d4:	e0fffb17 	ldw	r3,-20(fp)
   191d8:	1884b03a 	or	r2,r3,r2
   191dc:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   191e0:	e0bffc17 	ldw	r2,-16(fp)
   191e4:	10c01117 	ldw	r3,68(r2)
   191e8:	e0bfff17 	ldw	r2,-4(fp)
   191ec:	1886703a 	and	r3,r3,r2
   191f0:	e0bffc17 	ldw	r2,-16(fp)
   191f4:	10801017 	ldw	r2,64(r2)
   191f8:	1884983a 	sll	r2,r3,r2
   191fc:	e0fffb17 	ldw	r3,-20(fp)
   19200:	1884b03a 	or	r2,r3,r2
   19204:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   19208:	e0bffc17 	ldw	r2,-16(fp)
   1920c:	10c00b17 	ldw	r3,44(r2)
   19210:	e0bffb17 	ldw	r2,-20(fp)
   19214:	1885883a 	add	r2,r3,r2
   19218:	1007883a 	mov	r3,r2
   1921c:	e0bffd03 	ldbu	r2,-12(fp)
   19220:	18800025 	stbio	r2,0(r3)

	return 0;
   19224:	0005883a 	mov	r2,zero
}
   19228:	e037883a 	mov	sp,fp
   1922c:	df000017 	ldw	fp,0(sp)
   19230:	dec00104 	addi	sp,sp,4
   19234:	f800283a 	ret

00019238 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   19238:	defffa04 	addi	sp,sp,-24
   1923c:	df000515 	stw	fp,20(sp)
   19240:	df000504 	addi	fp,sp,20
   19244:	e13ffc15 	stw	r4,-16(fp)
   19248:	e17ffd15 	stw	r5,-12(fp)
   1924c:	e1bffe15 	stw	r6,-8(fp)
   19250:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   19254:	e0bffc17 	ldw	r2,-16(fp)
   19258:	10800c17 	ldw	r2,48(r2)
   1925c:	e0fffe17 	ldw	r3,-8(fp)
   19260:	1880042e 	bgeu	r3,r2,19274 <alt_up_char_buffer_string+0x3c>
   19264:	e0bffc17 	ldw	r2,-16(fp)
   19268:	10800d17 	ldw	r2,52(r2)
   1926c:	e0ffff17 	ldw	r3,-4(fp)
   19270:	18800236 	bltu	r3,r2,1927c <alt_up_char_buffer_string+0x44>
		return -1;
   19274:	00bfffc4 	movi	r2,-1
   19278:	00002a06 	br	19324 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   1927c:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   19280:	e0bffc17 	ldw	r2,-16(fp)
   19284:	10801017 	ldw	r2,64(r2)
   19288:	e0ffff17 	ldw	r3,-4(fp)
   1928c:	1886983a 	sll	r3,r3,r2
   19290:	e0bffe17 	ldw	r2,-8(fp)
   19294:	1885883a 	add	r2,r3,r2
   19298:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   1929c:	00001a06 	br	19308 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   192a0:	e0bffc17 	ldw	r2,-16(fp)
   192a4:	10c00b17 	ldw	r3,44(r2)
   192a8:	e0bffb17 	ldw	r2,-20(fp)
   192ac:	1885883a 	add	r2,r3,r2
   192b0:	1007883a 	mov	r3,r2
   192b4:	e0bffd17 	ldw	r2,-12(fp)
   192b8:	10800003 	ldbu	r2,0(r2)
   192bc:	10803fcc 	andi	r2,r2,255
   192c0:	1080201c 	xori	r2,r2,128
   192c4:	10bfe004 	addi	r2,r2,-128
   192c8:	18800025 	stbio	r2,0(r3)
		++ptr;
   192cc:	e0bffd17 	ldw	r2,-12(fp)
   192d0:	10800044 	addi	r2,r2,1
   192d4:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   192d8:	e0bffe17 	ldw	r2,-8(fp)
   192dc:	10800044 	addi	r2,r2,1
   192e0:	e0bffe15 	stw	r2,-8(fp)
   192e4:	e0bffc17 	ldw	r2,-16(fp)
   192e8:	10800c17 	ldw	r2,48(r2)
   192ec:	e0fffe17 	ldw	r3,-8(fp)
   192f0:	18800236 	bltu	r3,r2,192fc <alt_up_char_buffer_string+0xc4>
			return -1;
   192f4:	00bfffc4 	movi	r2,-1
   192f8:	00000a06 	br	19324 <alt_up_char_buffer_string+0xec>
		++offset;
   192fc:	e0bffb17 	ldw	r2,-20(fp)
   19300:	10800044 	addi	r2,r2,1
   19304:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   19308:	e0bffd17 	ldw	r2,-12(fp)
   1930c:	10800003 	ldbu	r2,0(r2)
   19310:	10803fcc 	andi	r2,r2,255
   19314:	1080201c 	xori	r2,r2,128
   19318:	10bfe004 	addi	r2,r2,-128
   1931c:	103fe01e 	bne	r2,zero,192a0 <__alt_data_end+0xf00192a0>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   19320:	0005883a 	mov	r2,zero
}
   19324:	e037883a 	mov	sp,fp
   19328:	df000017 	ldw	fp,0(sp)
   1932c:	dec00104 	addi	sp,sp,4
   19330:	f800283a 	ret

00019334 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   19334:	defffe04 	addi	sp,sp,-8
   19338:	df000115 	stw	fp,4(sp)
   1933c:	df000104 	addi	fp,sp,4
   19340:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   19344:	e0bfff17 	ldw	r2,-4(fp)
   19348:	10800a17 	ldw	r2,40(r2)
   1934c:	10800084 	addi	r2,r2,2
   19350:	1007883a 	mov	r3,r2
   19354:	00800044 	movi	r2,1
   19358:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   1935c:	0001883a 	nop
   19360:	e0bfff17 	ldw	r2,-4(fp)
   19364:	10800a17 	ldw	r2,40(r2)
   19368:	10800084 	addi	r2,r2,2
   1936c:	10800023 	ldbuio	r2,0(r2)
   19370:	10803fcc 	andi	r2,r2,255
   19374:	1080004c 	andi	r2,r2,1
   19378:	103ff91e 	bne	r2,zero,19360 <__alt_data_end+0xf0019360>
	return 0;
   1937c:	0005883a 	mov	r2,zero
}
   19380:	e037883a 	mov	sp,fp
   19384:	df000017 	ldw	fp,0(sp)
   19388:	dec00104 	addi	sp,sp,4
   1938c:	f800283a 	ret

00019390 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   19390:	defff504 	addi	sp,sp,-44
   19394:	df000a15 	stw	fp,40(sp)
   19398:	df000a04 	addi	fp,sp,40
   1939c:	e13ffc15 	stw	r4,-16(fp)
   193a0:	e17ffd15 	stw	r5,-12(fp)
   193a4:	e1bffe15 	stw	r6,-8(fp)
   193a8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   193ac:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   193b0:	d0a04a17 	ldw	r2,-32472(gp)
  
  if (alt_ticks_per_second ())
   193b4:	10003c26 	beq	r2,zero,194a8 <alt_alarm_start+0x118>
  {
    if (alarm)
   193b8:	e0bffc17 	ldw	r2,-16(fp)
   193bc:	10003826 	beq	r2,zero,194a0 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   193c0:	e0bffc17 	ldw	r2,-16(fp)
   193c4:	e0fffe17 	ldw	r3,-8(fp)
   193c8:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   193cc:	e0bffc17 	ldw	r2,-16(fp)
   193d0:	e0ffff17 	ldw	r3,-4(fp)
   193d4:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   193d8:	0005303a 	rdctl	r2,status
   193dc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   193e0:	e0fff917 	ldw	r3,-28(fp)
   193e4:	00bfff84 	movi	r2,-2
   193e8:	1884703a 	and	r2,r3,r2
   193ec:	1001703a 	wrctl	status,r2
  
  return context;
   193f0:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   193f4:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   193f8:	d0a04b17 	ldw	r2,-32468(gp)
      
      current_nticks = alt_nticks();
   193fc:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   19400:	e0fffd17 	ldw	r3,-12(fp)
   19404:	e0bff617 	ldw	r2,-40(fp)
   19408:	1885883a 	add	r2,r3,r2
   1940c:	10c00044 	addi	r3,r2,1
   19410:	e0bffc17 	ldw	r2,-16(fp)
   19414:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   19418:	e0bffc17 	ldw	r2,-16(fp)
   1941c:	10c00217 	ldw	r3,8(r2)
   19420:	e0bff617 	ldw	r2,-40(fp)
   19424:	1880042e 	bgeu	r3,r2,19438 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   19428:	e0bffc17 	ldw	r2,-16(fp)
   1942c:	00c00044 	movi	r3,1
   19430:	10c00405 	stb	r3,16(r2)
   19434:	00000206 	br	19440 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   19438:	e0bffc17 	ldw	r2,-16(fp)
   1943c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   19440:	e0bffc17 	ldw	r2,-16(fp)
   19444:	d0e01704 	addi	r3,gp,-32676
   19448:	e0fffa15 	stw	r3,-24(fp)
   1944c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   19450:	e0bffb17 	ldw	r2,-20(fp)
   19454:	e0fffa17 	ldw	r3,-24(fp)
   19458:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1945c:	e0bffa17 	ldw	r2,-24(fp)
   19460:	10c00017 	ldw	r3,0(r2)
   19464:	e0bffb17 	ldw	r2,-20(fp)
   19468:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1946c:	e0bffa17 	ldw	r2,-24(fp)
   19470:	10800017 	ldw	r2,0(r2)
   19474:	e0fffb17 	ldw	r3,-20(fp)
   19478:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1947c:	e0bffa17 	ldw	r2,-24(fp)
   19480:	e0fffb17 	ldw	r3,-20(fp)
   19484:	10c00015 	stw	r3,0(r2)
   19488:	e0bff817 	ldw	r2,-32(fp)
   1948c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19490:	e0bff717 	ldw	r2,-36(fp)
   19494:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   19498:	0005883a 	mov	r2,zero
   1949c:	00000306 	br	194ac <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   194a0:	00bffa84 	movi	r2,-22
   194a4:	00000106 	br	194ac <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   194a8:	00bfde84 	movi	r2,-134
  }
}
   194ac:	e037883a 	mov	sp,fp
   194b0:	df000017 	ldw	fp,0(sp)
   194b4:	dec00104 	addi	sp,sp,4
   194b8:	f800283a 	ret

000194bc <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   194bc:	defffb04 	addi	sp,sp,-20
   194c0:	df000415 	stw	fp,16(sp)
   194c4:	df000404 	addi	fp,sp,16
   194c8:	e13ffe15 	stw	r4,-8(fp)
   194cc:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   194d0:	e0fffe17 	ldw	r3,-8(fp)
   194d4:	e0bfff17 	ldw	r2,-4(fp)
   194d8:	1885883a 	add	r2,r3,r2
   194dc:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   194e0:	e0bffe17 	ldw	r2,-8(fp)
   194e4:	e0bffc15 	stw	r2,-16(fp)
   194e8:	00000506 	br	19500 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   194ec:	e0bffc17 	ldw	r2,-16(fp)
   194f0:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   194f4:	e0bffc17 	ldw	r2,-16(fp)
   194f8:	10800804 	addi	r2,r2,32
   194fc:	e0bffc15 	stw	r2,-16(fp)
   19500:	e0fffc17 	ldw	r3,-16(fp)
   19504:	e0bffd17 	ldw	r2,-12(fp)
   19508:	18bff836 	bltu	r3,r2,194ec <__alt_data_end+0xf00194ec>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1950c:	e0bffe17 	ldw	r2,-8(fp)
   19510:	108007cc 	andi	r2,r2,31
   19514:	10000226 	beq	r2,zero,19520 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   19518:	e0bffc17 	ldw	r2,-16(fp)
   1951c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   19520:	0001883a 	nop
   19524:	e037883a 	mov	sp,fp
   19528:	df000017 	ldw	fp,0(sp)
   1952c:	dec00104 	addi	sp,sp,4
   19530:	f800283a 	ret

00019534 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   19534:	defffe04 	addi	sp,sp,-8
   19538:	dfc00115 	stw	ra,4(sp)
   1953c:	df000015 	stw	fp,0(sp)
   19540:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   19544:	d0a01117 	ldw	r2,-32700(gp)
   19548:	10000326 	beq	r2,zero,19558 <alt_get_errno+0x24>
   1954c:	d0a01117 	ldw	r2,-32700(gp)
   19550:	103ee83a 	callr	r2
   19554:	00000106 	br	1955c <alt_get_errno+0x28>
   19558:	d0a04504 	addi	r2,gp,-32492
}
   1955c:	e037883a 	mov	sp,fp
   19560:	dfc00117 	ldw	ra,4(sp)
   19564:	df000017 	ldw	fp,0(sp)
   19568:	dec00204 	addi	sp,sp,8
   1956c:	f800283a 	ret

00019570 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   19570:	defffa04 	addi	sp,sp,-24
   19574:	dfc00515 	stw	ra,20(sp)
   19578:	df000415 	stw	fp,16(sp)
   1957c:	df000404 	addi	fp,sp,16
   19580:	e13ffe15 	stw	r4,-8(fp)
   19584:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   19588:	e0bffe17 	ldw	r2,-8(fp)
   1958c:	10000326 	beq	r2,zero,1959c <alt_dev_llist_insert+0x2c>
   19590:	e0bffe17 	ldw	r2,-8(fp)
   19594:	10800217 	ldw	r2,8(r2)
   19598:	1000061e 	bne	r2,zero,195b4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   1959c:	00195340 	call	19534 <alt_get_errno>
   195a0:	1007883a 	mov	r3,r2
   195a4:	00800584 	movi	r2,22
   195a8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   195ac:	00bffa84 	movi	r2,-22
   195b0:	00001306 	br	19600 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   195b4:	e0bffe17 	ldw	r2,-8(fp)
   195b8:	e0ffff17 	ldw	r3,-4(fp)
   195bc:	e0fffc15 	stw	r3,-16(fp)
   195c0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   195c4:	e0bffd17 	ldw	r2,-12(fp)
   195c8:	e0fffc17 	ldw	r3,-16(fp)
   195cc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   195d0:	e0bffc17 	ldw	r2,-16(fp)
   195d4:	10c00017 	ldw	r3,0(r2)
   195d8:	e0bffd17 	ldw	r2,-12(fp)
   195dc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   195e0:	e0bffc17 	ldw	r2,-16(fp)
   195e4:	10800017 	ldw	r2,0(r2)
   195e8:	e0fffd17 	ldw	r3,-12(fp)
   195ec:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   195f0:	e0bffc17 	ldw	r2,-16(fp)
   195f4:	e0fffd17 	ldw	r3,-12(fp)
   195f8:	10c00015 	stw	r3,0(r2)

  return 0;  
   195fc:	0005883a 	mov	r2,zero
}
   19600:	e037883a 	mov	sp,fp
   19604:	dfc00117 	ldw	ra,4(sp)
   19608:	df000017 	ldw	fp,0(sp)
   1960c:	dec00204 	addi	sp,sp,8
   19610:	f800283a 	ret

00019614 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   19614:	defffd04 	addi	sp,sp,-12
   19618:	dfc00215 	stw	ra,8(sp)
   1961c:	df000115 	stw	fp,4(sp)
   19620:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19624:	008000b4 	movhi	r2,2
   19628:	10ab1404 	addi	r2,r2,-21424
   1962c:	e0bfff15 	stw	r2,-4(fp)
   19630:	00000606 	br	1964c <_do_ctors+0x38>
        (*ctor) (); 
   19634:	e0bfff17 	ldw	r2,-4(fp)
   19638:	10800017 	ldw	r2,0(r2)
   1963c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19640:	e0bfff17 	ldw	r2,-4(fp)
   19644:	10bfff04 	addi	r2,r2,-4
   19648:	e0bfff15 	stw	r2,-4(fp)
   1964c:	e0ffff17 	ldw	r3,-4(fp)
   19650:	008000b4 	movhi	r2,2
   19654:	10ab1504 	addi	r2,r2,-21420
   19658:	18bff62e 	bgeu	r3,r2,19634 <__alt_data_end+0xf0019634>
        (*ctor) (); 
}
   1965c:	0001883a 	nop
   19660:	e037883a 	mov	sp,fp
   19664:	dfc00117 	ldw	ra,4(sp)
   19668:	df000017 	ldw	fp,0(sp)
   1966c:	dec00204 	addi	sp,sp,8
   19670:	f800283a 	ret

00019674 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   19674:	defffd04 	addi	sp,sp,-12
   19678:	dfc00215 	stw	ra,8(sp)
   1967c:	df000115 	stw	fp,4(sp)
   19680:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19684:	008000b4 	movhi	r2,2
   19688:	10ab1404 	addi	r2,r2,-21424
   1968c:	e0bfff15 	stw	r2,-4(fp)
   19690:	00000606 	br	196ac <_do_dtors+0x38>
        (*dtor) (); 
   19694:	e0bfff17 	ldw	r2,-4(fp)
   19698:	10800017 	ldw	r2,0(r2)
   1969c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   196a0:	e0bfff17 	ldw	r2,-4(fp)
   196a4:	10bfff04 	addi	r2,r2,-4
   196a8:	e0bfff15 	stw	r2,-4(fp)
   196ac:	e0ffff17 	ldw	r3,-4(fp)
   196b0:	008000b4 	movhi	r2,2
   196b4:	10ab1504 	addi	r2,r2,-21420
   196b8:	18bff62e 	bgeu	r3,r2,19694 <__alt_data_end+0xf0019694>
        (*dtor) (); 
}
   196bc:	0001883a 	nop
   196c0:	e037883a 	mov	sp,fp
   196c4:	dfc00117 	ldw	ra,4(sp)
   196c8:	df000017 	ldw	fp,0(sp)
   196cc:	dec00204 	addi	sp,sp,8
   196d0:	f800283a 	ret

000196d4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   196d4:	defffa04 	addi	sp,sp,-24
   196d8:	dfc00515 	stw	ra,20(sp)
   196dc:	df000415 	stw	fp,16(sp)
   196e0:	df000404 	addi	fp,sp,16
   196e4:	e13ffe15 	stw	r4,-8(fp)
   196e8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   196ec:	e0bfff17 	ldw	r2,-4(fp)
   196f0:	10800017 	ldw	r2,0(r2)
   196f4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   196f8:	e13ffe17 	ldw	r4,-8(fp)
   196fc:	000a0840 	call	a084 <strlen>
   19700:	10800044 	addi	r2,r2,1
   19704:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19708:	00000d06 	br	19740 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1970c:	e0bffc17 	ldw	r2,-16(fp)
   19710:	10800217 	ldw	r2,8(r2)
   19714:	e0fffd17 	ldw	r3,-12(fp)
   19718:	180d883a 	mov	r6,r3
   1971c:	e17ffe17 	ldw	r5,-8(fp)
   19720:	1009883a 	mov	r4,r2
   19724:	0009c580 	call	9c58 <memcmp>
   19728:	1000021e 	bne	r2,zero,19734 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1972c:	e0bffc17 	ldw	r2,-16(fp)
   19730:	00000706 	br	19750 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   19734:	e0bffc17 	ldw	r2,-16(fp)
   19738:	10800017 	ldw	r2,0(r2)
   1973c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19740:	e0fffc17 	ldw	r3,-16(fp)
   19744:	e0bfff17 	ldw	r2,-4(fp)
   19748:	18bff01e 	bne	r3,r2,1970c <__alt_data_end+0xf001970c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1974c:	0005883a 	mov	r2,zero
}
   19750:	e037883a 	mov	sp,fp
   19754:	dfc00117 	ldw	ra,4(sp)
   19758:	df000017 	ldw	fp,0(sp)
   1975c:	dec00204 	addi	sp,sp,8
   19760:	f800283a 	ret

00019764 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   19764:	defffc04 	addi	sp,sp,-16
   19768:	dfc00315 	stw	ra,12(sp)
   1976c:	df000215 	stw	fp,8(sp)
   19770:	df000204 	addi	fp,sp,8
   19774:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   19778:	d1601504 	addi	r5,gp,-32684
   1977c:	e13fff17 	ldw	r4,-4(fp)
   19780:	00196d40 	call	196d4 <alt_find_dev>
   19784:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   19788:	e0bffe17 	ldw	r2,-8(fp)
   1978c:	10000926 	beq	r2,zero,197b4 <alt_flash_open_dev+0x50>
   19790:	e0bffe17 	ldw	r2,-8(fp)
   19794:	10800317 	ldw	r2,12(r2)
   19798:	10000626 	beq	r2,zero,197b4 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   1979c:	e0bffe17 	ldw	r2,-8(fp)
   197a0:	10800317 	ldw	r2,12(r2)
   197a4:	e17fff17 	ldw	r5,-4(fp)
   197a8:	e13ffe17 	ldw	r4,-8(fp)
   197ac:	103ee83a 	callr	r2
   197b0:	00000106 	br	197b8 <alt_flash_open_dev+0x54>
  }

  return dev;
   197b4:	e0bffe17 	ldw	r2,-8(fp)
}
   197b8:	e037883a 	mov	sp,fp
   197bc:	dfc00117 	ldw	ra,4(sp)
   197c0:	df000017 	ldw	fp,0(sp)
   197c4:	dec00204 	addi	sp,sp,8
   197c8:	f800283a 	ret

000197cc <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   197cc:	defffd04 	addi	sp,sp,-12
   197d0:	dfc00215 	stw	ra,8(sp)
   197d4:	df000115 	stw	fp,4(sp)
   197d8:	df000104 	addi	fp,sp,4
   197dc:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   197e0:	e0bfff17 	ldw	r2,-4(fp)
   197e4:	10000826 	beq	r2,zero,19808 <alt_flash_close_dev+0x3c>
   197e8:	e0bfff17 	ldw	r2,-4(fp)
   197ec:	10800417 	ldw	r2,16(r2)
   197f0:	10000526 	beq	r2,zero,19808 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   197f4:	e0bfff17 	ldw	r2,-4(fp)
   197f8:	10800417 	ldw	r2,16(r2)
   197fc:	e13fff17 	ldw	r4,-4(fp)
   19800:	103ee83a 	callr	r2
  }
  return;
   19804:	0001883a 	nop
   19808:	0001883a 	nop
}
   1980c:	e037883a 	mov	sp,fp
   19810:	dfc00117 	ldw	ra,4(sp)
   19814:	df000017 	ldw	fp,0(sp)
   19818:	dec00204 	addi	sp,sp,8
   1981c:	f800283a 	ret

00019820 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   19820:	defff904 	addi	sp,sp,-28
   19824:	dfc00615 	stw	ra,24(sp)
   19828:	df000515 	stw	fp,20(sp)
   1982c:	df000504 	addi	fp,sp,20
   19830:	e13ffc15 	stw	r4,-16(fp)
   19834:	e17ffd15 	stw	r5,-12(fp)
   19838:	e1bffe15 	stw	r6,-8(fp)
   1983c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   19840:	e1bfff17 	ldw	r6,-4(fp)
   19844:	e17ffe17 	ldw	r5,-8(fp)
   19848:	e13ffd17 	ldw	r4,-12(fp)
   1984c:	0019a600 	call	19a60 <open>
   19850:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   19854:	e0bffb17 	ldw	r2,-20(fp)
   19858:	10001c16 	blt	r2,zero,198cc <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   1985c:	00820034 	movhi	r2,2048
   19860:	10843d04 	addi	r2,r2,4340
   19864:	e0fffb17 	ldw	r3,-20(fp)
   19868:	18c00324 	muli	r3,r3,12
   1986c:	10c5883a 	add	r2,r2,r3
   19870:	10c00017 	ldw	r3,0(r2)
   19874:	e0bffc17 	ldw	r2,-16(fp)
   19878:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1987c:	00820034 	movhi	r2,2048
   19880:	10843d04 	addi	r2,r2,4340
   19884:	e0fffb17 	ldw	r3,-20(fp)
   19888:	18c00324 	muli	r3,r3,12
   1988c:	10c5883a 	add	r2,r2,r3
   19890:	10800104 	addi	r2,r2,4
   19894:	10c00017 	ldw	r3,0(r2)
   19898:	e0bffc17 	ldw	r2,-16(fp)
   1989c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   198a0:	00820034 	movhi	r2,2048
   198a4:	10843d04 	addi	r2,r2,4340
   198a8:	e0fffb17 	ldw	r3,-20(fp)
   198ac:	18c00324 	muli	r3,r3,12
   198b0:	10c5883a 	add	r2,r2,r3
   198b4:	10800204 	addi	r2,r2,8
   198b8:	10c00017 	ldw	r3,0(r2)
   198bc:	e0bffc17 	ldw	r2,-16(fp)
   198c0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   198c4:	e13ffb17 	ldw	r4,-20(fp)
   198c8:	001441c0 	call	1441c <alt_release_fd>
  }
} 
   198cc:	0001883a 	nop
   198d0:	e037883a 	mov	sp,fp
   198d4:	dfc00117 	ldw	ra,4(sp)
   198d8:	df000017 	ldw	fp,0(sp)
   198dc:	dec00204 	addi	sp,sp,8
   198e0:	f800283a 	ret

000198e4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   198e4:	defffb04 	addi	sp,sp,-20
   198e8:	dfc00415 	stw	ra,16(sp)
   198ec:	df000315 	stw	fp,12(sp)
   198f0:	df000304 	addi	fp,sp,12
   198f4:	e13ffd15 	stw	r4,-12(fp)
   198f8:	e17ffe15 	stw	r5,-8(fp)
   198fc:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   19900:	01c07fc4 	movi	r7,511
   19904:	01800044 	movi	r6,1
   19908:	e17ffd17 	ldw	r5,-12(fp)
   1990c:	01020034 	movhi	r4,2048
   19910:	21044004 	addi	r4,r4,4352
   19914:	00198200 	call	19820 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   19918:	01c07fc4 	movi	r7,511
   1991c:	000d883a 	mov	r6,zero
   19920:	e17ffe17 	ldw	r5,-8(fp)
   19924:	01020034 	movhi	r4,2048
   19928:	21043d04 	addi	r4,r4,4340
   1992c:	00198200 	call	19820 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   19930:	01c07fc4 	movi	r7,511
   19934:	01800044 	movi	r6,1
   19938:	e17fff17 	ldw	r5,-4(fp)
   1993c:	01020034 	movhi	r4,2048
   19940:	21044304 	addi	r4,r4,4364
   19944:	00198200 	call	19820 <alt_open_fd>
}  
   19948:	0001883a 	nop
   1994c:	e037883a 	mov	sp,fp
   19950:	dfc00117 	ldw	ra,4(sp)
   19954:	df000017 	ldw	fp,0(sp)
   19958:	dec00204 	addi	sp,sp,8
   1995c:	f800283a 	ret

00019960 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   19960:	defffe04 	addi	sp,sp,-8
   19964:	dfc00115 	stw	ra,4(sp)
   19968:	df000015 	stw	fp,0(sp)
   1996c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   19970:	d0a01117 	ldw	r2,-32700(gp)
   19974:	10000326 	beq	r2,zero,19984 <alt_get_errno+0x24>
   19978:	d0a01117 	ldw	r2,-32700(gp)
   1997c:	103ee83a 	callr	r2
   19980:	00000106 	br	19988 <alt_get_errno+0x28>
   19984:	d0a04504 	addi	r2,gp,-32492
}
   19988:	e037883a 	mov	sp,fp
   1998c:	dfc00117 	ldw	ra,4(sp)
   19990:	df000017 	ldw	fp,0(sp)
   19994:	dec00204 	addi	sp,sp,8
   19998:	f800283a 	ret

0001999c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   1999c:	defffd04 	addi	sp,sp,-12
   199a0:	df000215 	stw	fp,8(sp)
   199a4:	df000204 	addi	fp,sp,8
   199a8:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   199ac:	e0bfff17 	ldw	r2,-4(fp)
   199b0:	10800217 	ldw	r2,8(r2)
   199b4:	10d00034 	orhi	r3,r2,16384
   199b8:	e0bfff17 	ldw	r2,-4(fp)
   199bc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   199c0:	e03ffe15 	stw	zero,-8(fp)
   199c4:	00001d06 	br	19a3c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   199c8:	00820034 	movhi	r2,2048
   199cc:	10843d04 	addi	r2,r2,4340
   199d0:	e0fffe17 	ldw	r3,-8(fp)
   199d4:	18c00324 	muli	r3,r3,12
   199d8:	10c5883a 	add	r2,r2,r3
   199dc:	10c00017 	ldw	r3,0(r2)
   199e0:	e0bfff17 	ldw	r2,-4(fp)
   199e4:	10800017 	ldw	r2,0(r2)
   199e8:	1880111e 	bne	r3,r2,19a30 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   199ec:	00820034 	movhi	r2,2048
   199f0:	10843d04 	addi	r2,r2,4340
   199f4:	e0fffe17 	ldw	r3,-8(fp)
   199f8:	18c00324 	muli	r3,r3,12
   199fc:	10c5883a 	add	r2,r2,r3
   19a00:	10800204 	addi	r2,r2,8
   19a04:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   19a08:	1000090e 	bge	r2,zero,19a30 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   19a0c:	e0bffe17 	ldw	r2,-8(fp)
   19a10:	10c00324 	muli	r3,r2,12
   19a14:	00820034 	movhi	r2,2048
   19a18:	10843d04 	addi	r2,r2,4340
   19a1c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   19a20:	e0bfff17 	ldw	r2,-4(fp)
   19a24:	18800226 	beq	r3,r2,19a30 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   19a28:	00bffcc4 	movi	r2,-13
   19a2c:	00000806 	br	19a50 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   19a30:	e0bffe17 	ldw	r2,-8(fp)
   19a34:	10800044 	addi	r2,r2,1
   19a38:	e0bffe15 	stw	r2,-8(fp)
   19a3c:	d0a01017 	ldw	r2,-32704(gp)
   19a40:	1007883a 	mov	r3,r2
   19a44:	e0bffe17 	ldw	r2,-8(fp)
   19a48:	18bfdf2e 	bgeu	r3,r2,199c8 <__alt_data_end+0xf00199c8>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   19a4c:	0005883a 	mov	r2,zero
}
   19a50:	e037883a 	mov	sp,fp
   19a54:	df000017 	ldw	fp,0(sp)
   19a58:	dec00104 	addi	sp,sp,4
   19a5c:	f800283a 	ret

00019a60 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   19a60:	defff604 	addi	sp,sp,-40
   19a64:	dfc00915 	stw	ra,36(sp)
   19a68:	df000815 	stw	fp,32(sp)
   19a6c:	df000804 	addi	fp,sp,32
   19a70:	e13ffd15 	stw	r4,-12(fp)
   19a74:	e17ffe15 	stw	r5,-8(fp)
   19a78:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   19a7c:	00bfffc4 	movi	r2,-1
   19a80:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   19a84:	00bffb44 	movi	r2,-19
   19a88:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   19a8c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   19a90:	d1600e04 	addi	r5,gp,-32712
   19a94:	e13ffd17 	ldw	r4,-12(fp)
   19a98:	00196d40 	call	196d4 <alt_find_dev>
   19a9c:	e0bff815 	stw	r2,-32(fp)
   19aa0:	e0bff817 	ldw	r2,-32(fp)
   19aa4:	1000051e 	bne	r2,zero,19abc <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   19aa8:	e13ffd17 	ldw	r4,-12(fp)
   19aac:	001a7900 	call	1a790 <alt_find_file>
   19ab0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   19ab4:	00800044 	movi	r2,1
   19ab8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   19abc:	e0bff817 	ldw	r2,-32(fp)
   19ac0:	10002926 	beq	r2,zero,19b68 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   19ac4:	e13ff817 	ldw	r4,-32(fp)
   19ac8:	001a8980 	call	1a898 <alt_get_fd>
   19acc:	e0bff915 	stw	r2,-28(fp)
   19ad0:	e0bff917 	ldw	r2,-28(fp)
   19ad4:	1000030e 	bge	r2,zero,19ae4 <open+0x84>
    {
      status = index;
   19ad8:	e0bff917 	ldw	r2,-28(fp)
   19adc:	e0bffa15 	stw	r2,-24(fp)
   19ae0:	00002306 	br	19b70 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   19ae4:	e0bff917 	ldw	r2,-28(fp)
   19ae8:	10c00324 	muli	r3,r2,12
   19aec:	00820034 	movhi	r2,2048
   19af0:	10843d04 	addi	r2,r2,4340
   19af4:	1885883a 	add	r2,r3,r2
   19af8:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   19afc:	e0fffe17 	ldw	r3,-8(fp)
   19b00:	00900034 	movhi	r2,16384
   19b04:	10bfffc4 	addi	r2,r2,-1
   19b08:	1886703a 	and	r3,r3,r2
   19b0c:	e0bffc17 	ldw	r2,-16(fp)
   19b10:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   19b14:	e0bffb17 	ldw	r2,-20(fp)
   19b18:	1000051e 	bne	r2,zero,19b30 <open+0xd0>
   19b1c:	e13ffc17 	ldw	r4,-16(fp)
   19b20:	001999c0 	call	1999c <alt_file_locked>
   19b24:	e0bffa15 	stw	r2,-24(fp)
   19b28:	e0bffa17 	ldw	r2,-24(fp)
   19b2c:	10001016 	blt	r2,zero,19b70 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   19b30:	e0bff817 	ldw	r2,-32(fp)
   19b34:	10800317 	ldw	r2,12(r2)
   19b38:	10000826 	beq	r2,zero,19b5c <open+0xfc>
   19b3c:	e0bff817 	ldw	r2,-32(fp)
   19b40:	10800317 	ldw	r2,12(r2)
   19b44:	e1ffff17 	ldw	r7,-4(fp)
   19b48:	e1bffe17 	ldw	r6,-8(fp)
   19b4c:	e17ffd17 	ldw	r5,-12(fp)
   19b50:	e13ffc17 	ldw	r4,-16(fp)
   19b54:	103ee83a 	callr	r2
   19b58:	00000106 	br	19b60 <open+0x100>
   19b5c:	0005883a 	mov	r2,zero
   19b60:	e0bffa15 	stw	r2,-24(fp)
   19b64:	00000206 	br	19b70 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   19b68:	00bffb44 	movi	r2,-19
   19b6c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   19b70:	e0bffa17 	ldw	r2,-24(fp)
   19b74:	1000090e 	bge	r2,zero,19b9c <open+0x13c>
  {
    alt_release_fd (index);  
   19b78:	e13ff917 	ldw	r4,-28(fp)
   19b7c:	001441c0 	call	1441c <alt_release_fd>
    ALT_ERRNO = -status;
   19b80:	00199600 	call	19960 <alt_get_errno>
   19b84:	1007883a 	mov	r3,r2
   19b88:	e0bffa17 	ldw	r2,-24(fp)
   19b8c:	0085c83a 	sub	r2,zero,r2
   19b90:	18800015 	stw	r2,0(r3)
    return -1;
   19b94:	00bfffc4 	movi	r2,-1
   19b98:	00000106 	br	19ba0 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   19b9c:	e0bff917 	ldw	r2,-28(fp)
}
   19ba0:	e037883a 	mov	sp,fp
   19ba4:	dfc00117 	ldw	ra,4(sp)
   19ba8:	df000017 	ldw	fp,0(sp)
   19bac:	dec00204 	addi	sp,sp,8
   19bb0:	f800283a 	ret

00019bb4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   19bb4:	defffa04 	addi	sp,sp,-24
   19bb8:	df000515 	stw	fp,20(sp)
   19bbc:	df000504 	addi	fp,sp,20
   19bc0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19bc4:	0005303a 	rdctl	r2,status
   19bc8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19bcc:	e0fffc17 	ldw	r3,-16(fp)
   19bd0:	00bfff84 	movi	r2,-2
   19bd4:	1884703a 	and	r2,r3,r2
   19bd8:	1001703a 	wrctl	status,r2
  
  return context;
   19bdc:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   19be0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   19be4:	e0bfff17 	ldw	r2,-4(fp)
   19be8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   19bec:	e0bffd17 	ldw	r2,-12(fp)
   19bf0:	10800017 	ldw	r2,0(r2)
   19bf4:	e0fffd17 	ldw	r3,-12(fp)
   19bf8:	18c00117 	ldw	r3,4(r3)
   19bfc:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   19c00:	e0bffd17 	ldw	r2,-12(fp)
   19c04:	10800117 	ldw	r2,4(r2)
   19c08:	e0fffd17 	ldw	r3,-12(fp)
   19c0c:	18c00017 	ldw	r3,0(r3)
   19c10:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   19c14:	e0bffd17 	ldw	r2,-12(fp)
   19c18:	e0fffd17 	ldw	r3,-12(fp)
   19c1c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   19c20:	e0bffd17 	ldw	r2,-12(fp)
   19c24:	e0fffd17 	ldw	r3,-12(fp)
   19c28:	10c00015 	stw	r3,0(r2)
   19c2c:	e0bffb17 	ldw	r2,-20(fp)
   19c30:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19c34:	e0bffe17 	ldw	r2,-8(fp)
   19c38:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   19c3c:	0001883a 	nop
   19c40:	e037883a 	mov	sp,fp
   19c44:	df000017 	ldw	fp,0(sp)
   19c48:	dec00104 	addi	sp,sp,4
   19c4c:	f800283a 	ret

00019c50 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   19c50:	defffb04 	addi	sp,sp,-20
   19c54:	dfc00415 	stw	ra,16(sp)
   19c58:	df000315 	stw	fp,12(sp)
   19c5c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   19c60:	d0a01717 	ldw	r2,-32676(gp)
   19c64:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   19c68:	d0a04b17 	ldw	r2,-32468(gp)
   19c6c:	10800044 	addi	r2,r2,1
   19c70:	d0a04b15 	stw	r2,-32468(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19c74:	00002e06 	br	19d30 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   19c78:	e0bffd17 	ldw	r2,-12(fp)
   19c7c:	10800017 	ldw	r2,0(r2)
   19c80:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   19c84:	e0bffd17 	ldw	r2,-12(fp)
   19c88:	10800403 	ldbu	r2,16(r2)
   19c8c:	10803fcc 	andi	r2,r2,255
   19c90:	10000426 	beq	r2,zero,19ca4 <alt_tick+0x54>
   19c94:	d0a04b17 	ldw	r2,-32468(gp)
   19c98:	1000021e 	bne	r2,zero,19ca4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   19c9c:	e0bffd17 	ldw	r2,-12(fp)
   19ca0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   19ca4:	e0bffd17 	ldw	r2,-12(fp)
   19ca8:	10800217 	ldw	r2,8(r2)
   19cac:	d0e04b17 	ldw	r3,-32468(gp)
   19cb0:	18801d36 	bltu	r3,r2,19d28 <alt_tick+0xd8>
   19cb4:	e0bffd17 	ldw	r2,-12(fp)
   19cb8:	10800403 	ldbu	r2,16(r2)
   19cbc:	10803fcc 	andi	r2,r2,255
   19cc0:	1000191e 	bne	r2,zero,19d28 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   19cc4:	e0bffd17 	ldw	r2,-12(fp)
   19cc8:	10800317 	ldw	r2,12(r2)
   19ccc:	e0fffd17 	ldw	r3,-12(fp)
   19cd0:	18c00517 	ldw	r3,20(r3)
   19cd4:	1809883a 	mov	r4,r3
   19cd8:	103ee83a 	callr	r2
   19cdc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   19ce0:	e0bfff17 	ldw	r2,-4(fp)
   19ce4:	1000031e 	bne	r2,zero,19cf4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   19ce8:	e13ffd17 	ldw	r4,-12(fp)
   19cec:	0019bb40 	call	19bb4 <alt_alarm_stop>
   19cf0:	00000d06 	br	19d28 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   19cf4:	e0bffd17 	ldw	r2,-12(fp)
   19cf8:	10c00217 	ldw	r3,8(r2)
   19cfc:	e0bfff17 	ldw	r2,-4(fp)
   19d00:	1887883a 	add	r3,r3,r2
   19d04:	e0bffd17 	ldw	r2,-12(fp)
   19d08:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   19d0c:	e0bffd17 	ldw	r2,-12(fp)
   19d10:	10c00217 	ldw	r3,8(r2)
   19d14:	d0a04b17 	ldw	r2,-32468(gp)
   19d18:	1880032e 	bgeu	r3,r2,19d28 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   19d1c:	e0bffd17 	ldw	r2,-12(fp)
   19d20:	00c00044 	movi	r3,1
   19d24:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   19d28:	e0bffe17 	ldw	r2,-8(fp)
   19d2c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   19d30:	e0fffd17 	ldw	r3,-12(fp)
   19d34:	d0a01704 	addi	r2,gp,-32676
   19d38:	18bfcf1e 	bne	r3,r2,19c78 <__alt_data_end+0xf0019c78>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   19d3c:	0001883a 	nop
}
   19d40:	0001883a 	nop
   19d44:	e037883a 	mov	sp,fp
   19d48:	dfc00117 	ldw	ra,4(sp)
   19d4c:	df000017 	ldw	fp,0(sp)
   19d50:	dec00204 	addi	sp,sp,8
   19d54:	f800283a 	ret

00019d58 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   19d58:	defffd04 	addi	sp,sp,-12
   19d5c:	dfc00215 	stw	ra,8(sp)
   19d60:	df000115 	stw	fp,4(sp)
   19d64:	df000104 	addi	fp,sp,4
   19d68:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   19d6c:	e13fff17 	ldw	r4,-4(fp)
   19d70:	001a6680 	call	1a668 <alt_busy_sleep>
}
   19d74:	e037883a 	mov	sp,fp
   19d78:	dfc00117 	ldw	ra,4(sp)
   19d7c:	df000017 	ldw	fp,0(sp)
   19d80:	dec00204 	addi	sp,sp,8
   19d84:	f800283a 	ret

00019d88 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   19d88:	deffff04 	addi	sp,sp,-4
   19d8c:	df000015 	stw	fp,0(sp)
   19d90:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   19d94:	000170fa 	wrctl	ienable,zero
}
   19d98:	0001883a 	nop
   19d9c:	e037883a 	mov	sp,fp
   19da0:	df000017 	ldw	fp,0(sp)
   19da4:	dec00104 	addi	sp,sp,4
   19da8:	f800283a 	ret

00019dac <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   19dac:	defff704 	addi	sp,sp,-36
   19db0:	dfc00815 	stw	ra,32(sp)
   19db4:	df000715 	stw	fp,28(sp)
   19db8:	df000704 	addi	fp,sp,28
   19dbc:	e13ffc15 	stw	r4,-16(fp)
   19dc0:	e17ffd15 	stw	r5,-12(fp)
   19dc4:	e1bffe15 	stw	r6,-8(fp)
   19dc8:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19dcc:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19dd0:	e0bffc17 	ldw	r2,-16(fp)
   19dd4:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19dd8:	008000b4 	movhi	r2,2
   19ddc:	10a85004 	addi	r2,r2,-24256
   19de0:	d8800015 	stw	r2,0(sp)
   19de4:	e1c00217 	ldw	r7,8(fp)
   19de8:	e1bfff17 	ldw	r6,-4(fp)
   19dec:	e17ffe17 	ldw	r5,-8(fp)
   19df0:	e13ffb17 	ldw	r4,-20(fp)
   19df4:	0014fdc0 	call	14fdc <alt_flash_program_block>
   19df8:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   19dfc:	e0bffa17 	ldw	r2,-24(fp)
}
   19e00:	e037883a 	mov	sp,fp
   19e04:	dfc00117 	ldw	ra,4(sp)
   19e08:	df000017 	ldw	fp,0(sp)
   19e0c:	dec00204 	addi	sp,sp,8
   19e10:	f800283a 	ret

00019e14 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   19e14:	defff804 	addi	sp,sp,-32
   19e18:	dfc00715 	stw	ra,28(sp)
   19e1c:	df000615 	stw	fp,24(sp)
   19e20:	df000604 	addi	fp,sp,24
   19e24:	e13ffe15 	stw	r4,-8(fp)
   19e28:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   19e2c:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19e30:	e0bffe17 	ldw	r2,-8(fp)
   19e34:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19e38:	e0bffc17 	ldw	r2,-16(fp)
   19e3c:	10803417 	ldw	r2,208(r2)
   19e40:	e0fffc17 	ldw	r3,-16(fp)
   19e44:	18c00a17 	ldw	r3,40(r3)
   19e48:	01802a84 	movi	r6,170
   19e4c:	01415544 	movi	r5,1365
   19e50:	1809883a 	mov	r4,r3
   19e54:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19e58:	e0bffc17 	ldw	r2,-16(fp)
   19e5c:	10803417 	ldw	r2,208(r2)
   19e60:	e0fffc17 	ldw	r3,-16(fp)
   19e64:	18c00a17 	ldw	r3,40(r3)
   19e68:	01801544 	movi	r6,85
   19e6c:	0140aa84 	movi	r5,682
   19e70:	1809883a 	mov	r4,r3
   19e74:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   19e78:	e0bffc17 	ldw	r2,-16(fp)
   19e7c:	10803417 	ldw	r2,208(r2)
   19e80:	e0fffc17 	ldw	r3,-16(fp)
   19e84:	18c00a17 	ldw	r3,40(r3)
   19e88:	01802004 	movi	r6,128
   19e8c:	01415544 	movi	r5,1365
   19e90:	1809883a 	mov	r4,r3
   19e94:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19e98:	e0bffc17 	ldw	r2,-16(fp)
   19e9c:	10803417 	ldw	r2,208(r2)
   19ea0:	e0fffc17 	ldw	r3,-16(fp)
   19ea4:	18c00a17 	ldw	r3,40(r3)
   19ea8:	01802a84 	movi	r6,170
   19eac:	01415544 	movi	r5,1365
   19eb0:	1809883a 	mov	r4,r3
   19eb4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19eb8:	e0bffc17 	ldw	r2,-16(fp)
   19ebc:	10803417 	ldw	r2,208(r2)
   19ec0:	e0fffc17 	ldw	r3,-16(fp)
   19ec4:	18c00a17 	ldw	r3,40(r3)
   19ec8:	01801544 	movi	r6,85
   19ecc:	0140aa84 	movi	r5,682
   19ed0:	1809883a 	mov	r4,r3
   19ed4:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   19ed8:	e0bffc17 	ldw	r2,-16(fp)
   19edc:	10803617 	ldw	r2,216(r2)
   19ee0:	e0fffc17 	ldw	r3,-16(fp)
   19ee4:	19000a17 	ldw	r4,40(r3)
   19ee8:	e0ffff17 	ldw	r3,-4(fp)
   19eec:	20c7883a 	add	r3,r4,r3
   19ef0:	01400c04 	movi	r5,48
   19ef4:	1809883a 	mov	r4,r3
   19ef8:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   19efc:	0109c404 	movi	r4,10000
   19f00:	0019d580 	call	19d58 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   19f04:	00800c84 	movi	r2,50
   19f08:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19f0c:	e0bffc17 	ldw	r2,-16(fp)
   19f10:	10c00a17 	ldw	r3,40(r2)
   19f14:	e0bfff17 	ldw	r2,-4(fp)
   19f18:	1885883a 	add	r2,r3,r2
   19f1c:	10800023 	ldbuio	r2,0(r2)
   19f20:	10803fcc 	andi	r2,r2,255
   19f24:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   19f28:	0100fa04 	movi	r4,1000
   19f2c:	0019d580 	call	19d58 <usleep>
    timeout--;
   19f30:	e0bffb17 	ldw	r2,-20(fp)
   19f34:	10bfffc4 	addi	r2,r2,-1
   19f38:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   19f3c:	e0bffd03 	ldbu	r2,-12(fp)
   19f40:	10803fcc 	andi	r2,r2,255
   19f44:	1080020c 	andi	r2,r2,8
   19f48:	1000021e 	bne	r2,zero,19f54 <alt_erase_block_amd+0x140>
   19f4c:	e0bffb17 	ldw	r2,-20(fp)
   19f50:	00bfee16 	blt	zero,r2,19f0c <__alt_data_end+0xf0019f0c>


  timeout = flash->erase_timeout;
   19f54:	e0bffc17 	ldw	r2,-16(fp)
   19f58:	10803217 	ldw	r2,200(r2)
   19f5c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19f60:	00001506 	br	19fb8 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19f64:	e0bffc17 	ldw	r2,-16(fp)
   19f68:	10c00a17 	ldw	r3,40(r2)
   19f6c:	e0bfff17 	ldw	r2,-4(fp)
   19f70:	1885883a 	add	r2,r3,r2
   19f74:	10800023 	ldbuio	r2,0(r2)
   19f78:	10803fcc 	andi	r2,r2,255
   19f7c:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   19f80:	e0bffd03 	ldbu	r2,-12(fp)
   19f84:	10803fcc 	andi	r2,r2,255
   19f88:	1080201c 	xori	r2,r2,128
   19f8c:	10bfe004 	addi	r2,r2,-128
   19f90:	10000b16 	blt	r2,zero,19fc0 <alt_erase_block_amd+0x1ac>
   19f94:	e0bffd03 	ldbu	r2,-12(fp)
   19f98:	10803fcc 	andi	r2,r2,255
   19f9c:	1080080c 	andi	r2,r2,32
   19fa0:	1000071e 	bne	r2,zero,19fc0 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   19fa4:	0100fa04 	movi	r4,1000
   19fa8:	0019d580 	call	19d58 <usleep>
    timeout -= 1000;
   19fac:	e0bffb17 	ldw	r2,-20(fp)
   19fb0:	10bf0604 	addi	r2,r2,-1000
   19fb4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   19fb8:	e0bffb17 	ldw	r2,-20(fp)
   19fbc:	00bfe916 	blt	zero,r2,19f64 <__alt_data_end+0xf0019f64>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   19fc0:	e0bffb17 	ldw	r2,-20(fp)
   19fc4:	00800316 	blt	zero,r2,19fd4 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   19fc8:	00bfe304 	movi	r2,-116
   19fcc:	e0bffa15 	stw	r2,-24(fp)
   19fd0:	00000e06 	br	1a00c <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   19fd4:	e0bffc17 	ldw	r2,-16(fp)
   19fd8:	10c00a17 	ldw	r3,40(r2)
   19fdc:	e0bfff17 	ldw	r2,-4(fp)
   19fe0:	1885883a 	add	r2,r3,r2
   19fe4:	10800023 	ldbuio	r2,0(r2)
   19fe8:	10803fcc 	andi	r2,r2,255
   19fec:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   19ff0:	e0bffd03 	ldbu	r2,-12(fp)
   19ff4:	10803fcc 	andi	r2,r2,255
   19ff8:	1080201c 	xori	r2,r2,128
   19ffc:	10bfe004 	addi	r2,r2,-128
   1a000:	10000216 	blt	r2,zero,1a00c <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   1a004:	00bffec4 	movi	r2,-5
   1a008:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   1a00c:	e0bffa17 	ldw	r2,-24(fp)
}
   1a010:	e037883a 	mov	sp,fp
   1a014:	dfc00117 	ldw	ra,4(sp)
   1a018:	df000017 	ldw	fp,0(sp)
   1a01c:	dec00204 	addi	sp,sp,8
   1a020:	f800283a 	ret

0001a024 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1a024:	defff804 	addi	sp,sp,-32
   1a028:	dfc00715 	stw	ra,28(sp)
   1a02c:	df000615 	stw	fp,24(sp)
   1a030:	df000604 	addi	fp,sp,24
   1a034:	e13ffd15 	stw	r4,-12(fp)
   1a038:	e17ffe15 	stw	r5,-8(fp)
   1a03c:	3005883a 	mov	r2,r6
   1a040:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1a044:	e0bffd17 	ldw	r2,-12(fp)
   1a048:	10803117 	ldw	r2,196(r2)
   1a04c:	10801924 	muli	r2,r2,100
   1a050:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   1a054:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a058:	e0bffd17 	ldw	r2,-12(fp)
   1a05c:	10c00a17 	ldw	r3,40(r2)
   1a060:	e0bffe17 	ldw	r2,-8(fp)
   1a064:	1885883a 	add	r2,r3,r2
   1a068:	10800023 	ldbuio	r2,0(r2)
   1a06c:	10803fcc 	andi	r2,r2,255
   1a070:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1a074:	00001606 	br	1a0d0 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1a078:	e0bffc03 	ldbu	r2,-16(fp)
   1a07c:	10c03fcc 	andi	r3,r2,255
   1a080:	e0bfff03 	ldbu	r2,-4(fp)
   1a084:	1884f03a 	xor	r2,r3,r2
   1a088:	1080200c 	andi	r2,r2,128
   1a08c:	10001226 	beq	r2,zero,1a0d8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   1a090:	e0bffc03 	ldbu	r2,-16(fp)
   1a094:	10803fcc 	andi	r2,r2,255
   1a098:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1a09c:	10000e1e 	bne	r2,zero,1a0d8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   1a0a0:	01000044 	movi	r4,1
   1a0a4:	0019d580 	call	19d58 <usleep>
    timeout--;
   1a0a8:	e0bffa17 	ldw	r2,-24(fp)
   1a0ac:	10bfffc4 	addi	r2,r2,-1
   1a0b0:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a0b4:	e0bffd17 	ldw	r2,-12(fp)
   1a0b8:	10c00a17 	ldw	r3,40(r2)
   1a0bc:	e0bffe17 	ldw	r2,-8(fp)
   1a0c0:	1885883a 	add	r2,r3,r2
   1a0c4:	10800023 	ldbuio	r2,0(r2)
   1a0c8:	10803fcc 	andi	r2,r2,255
   1a0cc:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   1a0d0:	e0bffa17 	ldw	r2,-24(fp)
   1a0d4:	00bfe816 	blt	zero,r2,1a078 <__alt_data_end+0xf001a078>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1a0d8:	e0bffa17 	ldw	r2,-24(fp)
   1a0dc:	1000031e 	bne	r2,zero,1a0ec <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   1a0e0:	00bfe304 	movi	r2,-116
   1a0e4:	e0bffb15 	stw	r2,-20(fp)
   1a0e8:	00000f06 	br	1a128 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a0ec:	e0bffd17 	ldw	r2,-12(fp)
   1a0f0:	10c00a17 	ldw	r3,40(r2)
   1a0f4:	e0bffe17 	ldw	r2,-8(fp)
   1a0f8:	1885883a 	add	r2,r3,r2
   1a0fc:	10800023 	ldbuio	r2,0(r2)
   1a100:	10803fcc 	andi	r2,r2,255
   1a104:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1a108:	e0bffc03 	ldbu	r2,-16(fp)
   1a10c:	10c03fcc 	andi	r3,r2,255
   1a110:	e0bfff03 	ldbu	r2,-4(fp)
   1a114:	1884f03a 	xor	r2,r3,r2
   1a118:	1080200c 	andi	r2,r2,128
   1a11c:	10000226 	beq	r2,zero,1a128 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1a120:	00bffec4 	movi	r2,-5
   1a124:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1a128:	e0bffb17 	ldw	r2,-20(fp)
}
   1a12c:	e037883a 	mov	sp,fp
   1a130:	dfc00117 	ldw	ra,4(sp)
   1a134:	df000017 	ldw	fp,0(sp)
   1a138:	dec00204 	addi	sp,sp,8
   1a13c:	f800283a 	ret

0001a140 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1a140:	defff904 	addi	sp,sp,-28
   1a144:	dfc00615 	stw	ra,24(sp)
   1a148:	df000515 	stw	fp,20(sp)
   1a14c:	df000504 	addi	fp,sp,20
   1a150:	e13ffd15 	stw	r4,-12(fp)
   1a154:	e17ffe15 	stw	r5,-8(fp)
   1a158:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a15c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1a160:	e0bffd17 	ldw	r2,-12(fp)
   1a164:	10803417 	ldw	r2,208(r2)
   1a168:	e0fffd17 	ldw	r3,-12(fp)
   1a16c:	18c00a17 	ldw	r3,40(r3)
   1a170:	01802a84 	movi	r6,170
   1a174:	01415544 	movi	r5,1365
   1a178:	1809883a 	mov	r4,r3
   1a17c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1a180:	e0bffd17 	ldw	r2,-12(fp)
   1a184:	10803417 	ldw	r2,208(r2)
   1a188:	e0fffd17 	ldw	r3,-12(fp)
   1a18c:	18c00a17 	ldw	r3,40(r3)
   1a190:	01801544 	movi	r6,85
   1a194:	0140aa84 	movi	r5,682
   1a198:	1809883a 	mov	r4,r3
   1a19c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1a1a0:	e0bffd17 	ldw	r2,-12(fp)
   1a1a4:	10803417 	ldw	r2,208(r2)
   1a1a8:	e0fffd17 	ldw	r3,-12(fp)
   1a1ac:	18c00a17 	ldw	r3,40(r3)
   1a1b0:	01802804 	movi	r6,160
   1a1b4:	01415544 	movi	r5,1365
   1a1b8:	1809883a 	mov	r4,r3
   1a1bc:	103ee83a 	callr	r2
  
  value = *src_addr;
   1a1c0:	e0bfff17 	ldw	r2,-4(fp)
   1a1c4:	10800003 	ldbu	r2,0(r2)
   1a1c8:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1a1cc:	e1bfff17 	ldw	r6,-4(fp)
   1a1d0:	e17ffe17 	ldw	r5,-8(fp)
   1a1d4:	e13ffd17 	ldw	r4,-12(fp)
   1a1d8:	0014e800 	call	14e80 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1a1dc:	e0bffc03 	ldbu	r2,-16(fp)
   1a1e0:	100d883a 	mov	r6,r2
   1a1e4:	e17ffe17 	ldw	r5,-8(fp)
   1a1e8:	e13ffd17 	ldw	r4,-12(fp)
   1a1ec:	001a0240 	call	1a024 <alt_wait_for_command_to_complete_amd>
   1a1f0:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1a1f4:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1a1f8:	e037883a 	mov	sp,fp
   1a1fc:	dfc00117 	ldw	ra,4(sp)
   1a200:	df000017 	ldw	fp,0(sp)
   1a204:	dec00204 	addi	sp,sp,8
   1a208:	f800283a 	ret

0001a20c <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1a20c:	defff704 	addi	sp,sp,-36
   1a210:	dfc00815 	stw	ra,32(sp)
   1a214:	df000715 	stw	fp,28(sp)
   1a218:	df000704 	addi	fp,sp,28
   1a21c:	e13ffc15 	stw	r4,-16(fp)
   1a220:	e17ffd15 	stw	r5,-12(fp)
   1a224:	e1bffe15 	stw	r6,-8(fp)
   1a228:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1a22c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a230:	e0bffc17 	ldw	r2,-16(fp)
   1a234:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1a238:	e17ffd17 	ldw	r5,-12(fp)
   1a23c:	e13ffb17 	ldw	r4,-20(fp)
   1a240:	001a4180 	call	1a418 <alt_unlock_block_intel>
   1a244:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1a248:	e0bffa17 	ldw	r2,-24(fp)
   1a24c:	1000091e 	bne	r2,zero,1a274 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1a250:	008000b4 	movhi	r2,2
   1a254:	10a96504 	addi	r2,r2,-23148
   1a258:	d8800015 	stw	r2,0(sp)
   1a25c:	e1c00217 	ldw	r7,8(fp)
   1a260:	e1bfff17 	ldw	r6,-4(fp)
   1a264:	e17ffe17 	ldw	r5,-8(fp)
   1a268:	e13ffb17 	ldw	r4,-20(fp)
   1a26c:	0014fdc0 	call	14fdc <alt_flash_program_block>
   1a270:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1a274:	e0bffa17 	ldw	r2,-24(fp)
}
   1a278:	e037883a 	mov	sp,fp
   1a27c:	dfc00117 	ldw	ra,4(sp)
   1a280:	df000017 	ldw	fp,0(sp)
   1a284:	dec00204 	addi	sp,sp,8
   1a288:	f800283a 	ret

0001a28c <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1a28c:	defff804 	addi	sp,sp,-32
   1a290:	dfc00715 	stw	ra,28(sp)
   1a294:	df000615 	stw	fp,24(sp)
   1a298:	df000604 	addi	fp,sp,24
   1a29c:	e13ffe15 	stw	r4,-8(fp)
   1a2a0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1a2a4:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a2a8:	e0bffe17 	ldw	r2,-8(fp)
   1a2ac:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1a2b0:	e0bffc17 	ldw	r2,-16(fp)
   1a2b4:	10803217 	ldw	r2,200(r2)
   1a2b8:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1a2bc:	e17fff17 	ldw	r5,-4(fp)
   1a2c0:	e13ffc17 	ldw	r4,-16(fp)
   1a2c4:	001a4180 	call	1a418 <alt_unlock_block_intel>
   1a2c8:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1a2cc:	e0bffa17 	ldw	r2,-24(fp)
   1a2d0:	10004b1e 	bne	r2,zero,1a400 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1a2d4:	e0bffc17 	ldw	r2,-16(fp)
   1a2d8:	10803617 	ldw	r2,216(r2)
   1a2dc:	e0fffc17 	ldw	r3,-16(fp)
   1a2e0:	19000a17 	ldw	r4,40(r3)
   1a2e4:	e0ffff17 	ldw	r3,-4(fp)
   1a2e8:	20c7883a 	add	r3,r4,r3
   1a2ec:	01401404 	movi	r5,80
   1a2f0:	1809883a 	mov	r4,r3
   1a2f4:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1a2f8:	e0bffc17 	ldw	r2,-16(fp)
   1a2fc:	10803617 	ldw	r2,216(r2)
   1a300:	e0fffc17 	ldw	r3,-16(fp)
   1a304:	19000a17 	ldw	r4,40(r3)
   1a308:	e0ffff17 	ldw	r3,-4(fp)
   1a30c:	20c7883a 	add	r3,r4,r3
   1a310:	01400804 	movi	r5,32
   1a314:	1809883a 	mov	r4,r3
   1a318:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a31c:	e0bffc17 	ldw	r2,-16(fp)
   1a320:	10803617 	ldw	r2,216(r2)
   1a324:	e0fffc17 	ldw	r3,-16(fp)
   1a328:	19000a17 	ldw	r4,40(r3)
   1a32c:	e0ffff17 	ldw	r3,-4(fp)
   1a330:	20c7883a 	add	r3,r4,r3
   1a334:	01403404 	movi	r5,208
   1a338:	1809883a 	mov	r4,r3
   1a33c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a340:	e0bffc17 	ldw	r2,-16(fp)
   1a344:	10c00a17 	ldw	r3,40(r2)
   1a348:	e0bfff17 	ldw	r2,-4(fp)
   1a34c:	1885883a 	add	r2,r3,r2
   1a350:	10800023 	ldbuio	r2,0(r2)
   1a354:	10803fcc 	andi	r2,r2,255
   1a358:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1a35c:	e0bffd03 	ldbu	r2,-12(fp)
   1a360:	10803fcc 	andi	r2,r2,255
   1a364:	1080201c 	xori	r2,r2,128
   1a368:	10bfe004 	addi	r2,r2,-128
   1a36c:	10000816 	blt	r2,zero,1a390 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1a370:	0100fa04 	movi	r4,1000
   1a374:	0019d580 	call	19d58 <usleep>
      timeout -= 1000;
   1a378:	e0bffb17 	ldw	r2,-20(fp)
   1a37c:	10bf0604 	addi	r2,r2,-1000
   1a380:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1a384:	e0bffb17 	ldw	r2,-20(fp)
   1a388:	00bfed16 	blt	zero,r2,1a340 <__alt_data_end+0xf001a340>
   1a38c:	00000106 	br	1a394 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a390:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1a394:	e0bffb17 	ldw	r2,-20(fp)
   1a398:	00800316 	blt	zero,r2,1a3a8 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1a39c:	00bfe304 	movi	r2,-116
   1a3a0:	e0bffa15 	stw	r2,-24(fp)
   1a3a4:	00000d06 	br	1a3dc <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1a3a8:	e0bffd03 	ldbu	r2,-12(fp)
   1a3ac:	10803fcc 	andi	r2,r2,255
   1a3b0:	10801fcc 	andi	r2,r2,127
   1a3b4:	10000926 	beq	r2,zero,1a3dc <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a3b8:	00bffec4 	movi	r2,-5
   1a3bc:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a3c0:	e0bffc17 	ldw	r2,-16(fp)
   1a3c4:	10c00a17 	ldw	r3,40(r2)
   1a3c8:	e0bfff17 	ldw	r2,-4(fp)
   1a3cc:	1885883a 	add	r2,r3,r2
   1a3d0:	10800023 	ldbuio	r2,0(r2)
   1a3d4:	10803fcc 	andi	r2,r2,255
   1a3d8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a3dc:	e0bffc17 	ldw	r2,-16(fp)
   1a3e0:	10803617 	ldw	r2,216(r2)
   1a3e4:	e0fffc17 	ldw	r3,-16(fp)
   1a3e8:	19000a17 	ldw	r4,40(r3)
   1a3ec:	e0ffff17 	ldw	r3,-4(fp)
   1a3f0:	20c7883a 	add	r3,r4,r3
   1a3f4:	01403fc4 	movi	r5,255
   1a3f8:	1809883a 	mov	r4,r3
   1a3fc:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1a400:	e0bffa17 	ldw	r2,-24(fp)
}
   1a404:	e037883a 	mov	sp,fp
   1a408:	dfc00117 	ldw	ra,4(sp)
   1a40c:	df000017 	ldw	fp,0(sp)
   1a410:	dec00204 	addi	sp,sp,8
   1a414:	f800283a 	ret

0001a418 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1a418:	defff904 	addi	sp,sp,-28
   1a41c:	dfc00615 	stw	ra,24(sp)
   1a420:	df000515 	stw	fp,20(sp)
   1a424:	df000504 	addi	fp,sp,20
   1a428:	e13ffe15 	stw	r4,-8(fp)
   1a42c:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1a430:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1a434:	e0bffe17 	ldw	r2,-8(fp)
   1a438:	10803117 	ldw	r2,196(r2)
   1a43c:	10801924 	muli	r2,r2,100
   1a440:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1a444:	e0bffe17 	ldw	r2,-8(fp)
   1a448:	10803617 	ldw	r2,216(r2)
   1a44c:	e0fffe17 	ldw	r3,-8(fp)
   1a450:	19000a17 	ldw	r4,40(r3)
   1a454:	e0ffff17 	ldw	r3,-4(fp)
   1a458:	20c7883a 	add	r3,r4,r3
   1a45c:	01402404 	movi	r5,144
   1a460:	1809883a 	mov	r4,r3
   1a464:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1a468:	e0bffe17 	ldw	r2,-8(fp)
   1a46c:	10c00a17 	ldw	r3,40(r2)
   1a470:	e0bfff17 	ldw	r2,-4(fp)
   1a474:	10800104 	addi	r2,r2,4
   1a478:	1885883a 	add	r2,r3,r2
   1a47c:	10800023 	ldbuio	r2,0(r2)
   1a480:	10803fcc 	andi	r2,r2,255
   1a484:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1a488:	e0bffd03 	ldbu	r2,-12(fp)
   1a48c:	1080004c 	andi	r2,r2,1
   1a490:	10003126 	beq	r2,zero,1a558 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1a494:	e0bffe17 	ldw	r2,-8(fp)
   1a498:	10803617 	ldw	r2,216(r2)
   1a49c:	e0fffe17 	ldw	r3,-8(fp)
   1a4a0:	19000a17 	ldw	r4,40(r3)
   1a4a4:	e0ffff17 	ldw	r3,-4(fp)
   1a4a8:	20c7883a 	add	r3,r4,r3
   1a4ac:	01401804 	movi	r5,96
   1a4b0:	1809883a 	mov	r4,r3
   1a4b4:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a4b8:	e0bffe17 	ldw	r2,-8(fp)
   1a4bc:	10803617 	ldw	r2,216(r2)
   1a4c0:	e0fffe17 	ldw	r3,-8(fp)
   1a4c4:	19000a17 	ldw	r4,40(r3)
   1a4c8:	e0ffff17 	ldw	r3,-4(fp)
   1a4cc:	20c7883a 	add	r3,r4,r3
   1a4d0:	01403404 	movi	r5,208
   1a4d4:	1809883a 	mov	r4,r3
   1a4d8:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a4dc:	e0bffe17 	ldw	r2,-8(fp)
   1a4e0:	10c00a17 	ldw	r3,40(r2)
   1a4e4:	e0bfff17 	ldw	r2,-4(fp)
   1a4e8:	1885883a 	add	r2,r3,r2
   1a4ec:	10800023 	ldbuio	r2,0(r2)
   1a4f0:	10803fcc 	andi	r2,r2,255
   1a4f4:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1a4f8:	e0bffd43 	ldbu	r2,-11(fp)
   1a4fc:	10803fcc 	andi	r2,r2,255
   1a500:	1080201c 	xori	r2,r2,128
   1a504:	10bfe004 	addi	r2,r2,-128
   1a508:	10000816 	blt	r2,zero,1a52c <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1a50c:	e0bffc17 	ldw	r2,-16(fp)
   1a510:	10bfffc4 	addi	r2,r2,-1
   1a514:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1a518:	01000044 	movi	r4,1
   1a51c:	0019d580 	call	19d58 <usleep>
    }while(timeout > 0);
   1a520:	e0bffc17 	ldw	r2,-16(fp)
   1a524:	00bfed16 	blt	zero,r2,1a4dc <__alt_data_end+0xf001a4dc>
   1a528:	00000106 	br	1a530 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1a52c:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1a530:	e0bffc17 	ldw	r2,-16(fp)
   1a534:	1000031e 	bne	r2,zero,1a544 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1a538:	00bfe304 	movi	r2,-116
   1a53c:	e0bffb15 	stw	r2,-20(fp)
   1a540:	00000506 	br	1a558 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1a544:	e0bffd43 	ldbu	r2,-11(fp)
   1a548:	10801fcc 	andi	r2,r2,127
   1a54c:	10000226 	beq	r2,zero,1a558 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1a550:	00bffec4 	movi	r2,-5
   1a554:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1a558:	e0bffe17 	ldw	r2,-8(fp)
   1a55c:	10803617 	ldw	r2,216(r2)
   1a560:	e0fffe17 	ldw	r3,-8(fp)
   1a564:	19000a17 	ldw	r4,40(r3)
   1a568:	e0ffff17 	ldw	r3,-4(fp)
   1a56c:	20c7883a 	add	r3,r4,r3
   1a570:	01403fc4 	movi	r5,255
   1a574:	1809883a 	mov	r4,r3
   1a578:	103ee83a 	callr	r2

  return ret_code;
   1a57c:	e0bffb17 	ldw	r2,-20(fp)
}
   1a580:	e037883a 	mov	sp,fp
   1a584:	dfc00117 	ldw	ra,4(sp)
   1a588:	df000017 	ldw	fp,0(sp)
   1a58c:	dec00204 	addi	sp,sp,8
   1a590:	f800283a 	ret

0001a594 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1a594:	defff904 	addi	sp,sp,-28
   1a598:	dfc00615 	stw	ra,24(sp)
   1a59c:	df000515 	stw	fp,20(sp)
   1a5a0:	df000504 	addi	fp,sp,20
   1a5a4:	e13ffd15 	stw	r4,-12(fp)
   1a5a8:	e17ffe15 	stw	r5,-8(fp)
   1a5ac:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a5b0:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1a5b4:	e0bffd17 	ldw	r2,-12(fp)
   1a5b8:	10803617 	ldw	r2,216(r2)
   1a5bc:	e0fffd17 	ldw	r3,-12(fp)
   1a5c0:	19000a17 	ldw	r4,40(r3)
   1a5c4:	e0fffe17 	ldw	r3,-8(fp)
   1a5c8:	20c7883a 	add	r3,r4,r3
   1a5cc:	01401004 	movi	r5,64
   1a5d0:	1809883a 	mov	r4,r3
   1a5d4:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1a5d8:	e1bfff17 	ldw	r6,-4(fp)
   1a5dc:	e17ffe17 	ldw	r5,-8(fp)
   1a5e0:	e13ffd17 	ldw	r4,-12(fp)
   1a5e4:	0014e800 	call	14e80 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a5e8:	e0bffd17 	ldw	r2,-12(fp)
   1a5ec:	10c00a17 	ldw	r3,40(r2)
   1a5f0:	e0bffe17 	ldw	r2,-8(fp)
   1a5f4:	1885883a 	add	r2,r3,r2
   1a5f8:	10800023 	ldbuio	r2,0(r2)
   1a5fc:	10803fcc 	andi	r2,r2,255
   1a600:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1a604:	e0bffc03 	ldbu	r2,-16(fp)
   1a608:	10803fcc 	andi	r2,r2,255
   1a60c:	1080201c 	xori	r2,r2,128
   1a610:	10bfe004 	addi	r2,r2,-128
   1a614:	103ff40e 	bge	r2,zero,1a5e8 <__alt_data_end+0xf001a5e8>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1a618:	e0bffc03 	ldbu	r2,-16(fp)
   1a61c:	10801fcc 	andi	r2,r2,127
   1a620:	10000226 	beq	r2,zero,1a62c <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1a624:	00bffec4 	movi	r2,-5
   1a628:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1a62c:	e0bffd17 	ldw	r2,-12(fp)
   1a630:	10803617 	ldw	r2,216(r2)
   1a634:	e0fffd17 	ldw	r3,-12(fp)
   1a638:	19000a17 	ldw	r4,40(r3)
   1a63c:	e0fffe17 	ldw	r3,-8(fp)
   1a640:	20c7883a 	add	r3,r4,r3
   1a644:	01403fc4 	movi	r5,255
   1a648:	1809883a 	mov	r4,r3
   1a64c:	103ee83a 	callr	r2
  
  return ret_code;
   1a650:	e0bffb17 	ldw	r2,-20(fp)
}
   1a654:	e037883a 	mov	sp,fp
   1a658:	dfc00117 	ldw	ra,4(sp)
   1a65c:	df000017 	ldw	fp,0(sp)
   1a660:	dec00204 	addi	sp,sp,8
   1a664:	f800283a 	ret

0001a668 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1a668:	defffb04 	addi	sp,sp,-20
   1a66c:	df000415 	stw	fp,16(sp)
   1a670:	df000404 	addi	fp,sp,16
   1a674:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1a678:	008000c4 	movi	r2,3
   1a67c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1a680:	e0fffd17 	ldw	r3,-12(fp)
   1a684:	008003f4 	movhi	r2,15
   1a688:	10909004 	addi	r2,r2,16960
   1a68c:	1887383a 	mul	r3,r3,r2
   1a690:	00817db4 	movhi	r2,1526
   1a694:	10b84004 	addi	r2,r2,-7936
   1a698:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1a69c:	00a00034 	movhi	r2,32768
   1a6a0:	10bfffc4 	addi	r2,r2,-1
   1a6a4:	10c5203a 	divu	r2,r2,r3
   1a6a8:	e0ffff17 	ldw	r3,-4(fp)
   1a6ac:	1885203a 	divu	r2,r3,r2
   1a6b0:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1a6b4:	e0bffe17 	ldw	r2,-8(fp)
   1a6b8:	10002526 	beq	r2,zero,1a750 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1a6bc:	e03ffc15 	stw	zero,-16(fp)
   1a6c0:	00001406 	br	1a714 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1a6c4:	00a00034 	movhi	r2,32768
   1a6c8:	10bfffc4 	addi	r2,r2,-1
   1a6cc:	10bfffc4 	addi	r2,r2,-1
   1a6d0:	103ffe1e 	bne	r2,zero,1a6cc <__alt_data_end+0xf001a6cc>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1a6d4:	e0fffd17 	ldw	r3,-12(fp)
   1a6d8:	008003f4 	movhi	r2,15
   1a6dc:	10909004 	addi	r2,r2,16960
   1a6e0:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1a6e4:	00817db4 	movhi	r2,1526
   1a6e8:	10b84004 	addi	r2,r2,-7936
   1a6ec:	10c7203a 	divu	r3,r2,r3
   1a6f0:	00a00034 	movhi	r2,32768
   1a6f4:	10bfffc4 	addi	r2,r2,-1
   1a6f8:	10c5203a 	divu	r2,r2,r3
   1a6fc:	e0ffff17 	ldw	r3,-4(fp)
   1a700:	1885c83a 	sub	r2,r3,r2
   1a704:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1a708:	e0bffc17 	ldw	r2,-16(fp)
   1a70c:	10800044 	addi	r2,r2,1
   1a710:	e0bffc15 	stw	r2,-16(fp)
   1a714:	e0fffc17 	ldw	r3,-16(fp)
   1a718:	e0bffe17 	ldw	r2,-8(fp)
   1a71c:	18bfe916 	blt	r3,r2,1a6c4 <__alt_data_end+0xf001a6c4>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a720:	e0fffd17 	ldw	r3,-12(fp)
   1a724:	008003f4 	movhi	r2,15
   1a728:	10909004 	addi	r2,r2,16960
   1a72c:	1887383a 	mul	r3,r3,r2
   1a730:	00817db4 	movhi	r2,1526
   1a734:	10b84004 	addi	r2,r2,-7936
   1a738:	10c7203a 	divu	r3,r2,r3
   1a73c:	e0bfff17 	ldw	r2,-4(fp)
   1a740:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a744:	10bfffc4 	addi	r2,r2,-1
   1a748:	103ffe1e 	bne	r2,zero,1a744 <__alt_data_end+0xf001a744>
   1a74c:	00000b06 	br	1a77c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1a750:	e0fffd17 	ldw	r3,-12(fp)
   1a754:	008003f4 	movhi	r2,15
   1a758:	10909004 	addi	r2,r2,16960
   1a75c:	1887383a 	mul	r3,r3,r2
   1a760:	00817db4 	movhi	r2,1526
   1a764:	10b84004 	addi	r2,r2,-7936
   1a768:	10c7203a 	divu	r3,r2,r3
   1a76c:	e0bfff17 	ldw	r2,-4(fp)
   1a770:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1a774:	10bfffc4 	addi	r2,r2,-1
   1a778:	00bffe16 	blt	zero,r2,1a774 <__alt_data_end+0xf001a774>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1a77c:	0005883a 	mov	r2,zero
}
   1a780:	e037883a 	mov	sp,fp
   1a784:	df000017 	ldw	fp,0(sp)
   1a788:	dec00104 	addi	sp,sp,4
   1a78c:	f800283a 	ret

0001a790 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a790:	defffb04 	addi	sp,sp,-20
   1a794:	dfc00415 	stw	ra,16(sp)
   1a798:	df000315 	stw	fp,12(sp)
   1a79c:	df000304 	addi	fp,sp,12
   1a7a0:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a7a4:	d0a00c17 	ldw	r2,-32720(gp)
   1a7a8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a7ac:	00003106 	br	1a874 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a7b0:	e0bffd17 	ldw	r2,-12(fp)
   1a7b4:	10800217 	ldw	r2,8(r2)
   1a7b8:	1009883a 	mov	r4,r2
   1a7bc:	000a0840 	call	a084 <strlen>
   1a7c0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a7c4:	e0bffd17 	ldw	r2,-12(fp)
   1a7c8:	10c00217 	ldw	r3,8(r2)
   1a7cc:	e0bffe17 	ldw	r2,-8(fp)
   1a7d0:	10bfffc4 	addi	r2,r2,-1
   1a7d4:	1885883a 	add	r2,r3,r2
   1a7d8:	10800003 	ldbu	r2,0(r2)
   1a7dc:	10803fcc 	andi	r2,r2,255
   1a7e0:	1080201c 	xori	r2,r2,128
   1a7e4:	10bfe004 	addi	r2,r2,-128
   1a7e8:	10800bd8 	cmpnei	r2,r2,47
   1a7ec:	1000031e 	bne	r2,zero,1a7fc <alt_find_file+0x6c>
    {
      len -= 1;
   1a7f0:	e0bffe17 	ldw	r2,-8(fp)
   1a7f4:	10bfffc4 	addi	r2,r2,-1
   1a7f8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a7fc:	e0bffe17 	ldw	r2,-8(fp)
   1a800:	e0ffff17 	ldw	r3,-4(fp)
   1a804:	1885883a 	add	r2,r3,r2
   1a808:	10800003 	ldbu	r2,0(r2)
   1a80c:	10803fcc 	andi	r2,r2,255
   1a810:	1080201c 	xori	r2,r2,128
   1a814:	10bfe004 	addi	r2,r2,-128
   1a818:	10800be0 	cmpeqi	r2,r2,47
   1a81c:	1000081e 	bne	r2,zero,1a840 <alt_find_file+0xb0>
   1a820:	e0bffe17 	ldw	r2,-8(fp)
   1a824:	e0ffff17 	ldw	r3,-4(fp)
   1a828:	1885883a 	add	r2,r3,r2
   1a82c:	10800003 	ldbu	r2,0(r2)
   1a830:	10803fcc 	andi	r2,r2,255
   1a834:	1080201c 	xori	r2,r2,128
   1a838:	10bfe004 	addi	r2,r2,-128
   1a83c:	10000a1e 	bne	r2,zero,1a868 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a840:	e0bffd17 	ldw	r2,-12(fp)
   1a844:	10800217 	ldw	r2,8(r2)
   1a848:	e0fffe17 	ldw	r3,-8(fp)
   1a84c:	180d883a 	mov	r6,r3
   1a850:	e17fff17 	ldw	r5,-4(fp)
   1a854:	1009883a 	mov	r4,r2
   1a858:	0009c580 	call	9c58 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a85c:	1000021e 	bne	r2,zero,1a868 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a860:	e0bffd17 	ldw	r2,-12(fp)
   1a864:	00000706 	br	1a884 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a868:	e0bffd17 	ldw	r2,-12(fp)
   1a86c:	10800017 	ldw	r2,0(r2)
   1a870:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a874:	e0fffd17 	ldw	r3,-12(fp)
   1a878:	d0a00c04 	addi	r2,gp,-32720
   1a87c:	18bfcc1e 	bne	r3,r2,1a7b0 <__alt_data_end+0xf001a7b0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a880:	0005883a 	mov	r2,zero
}
   1a884:	e037883a 	mov	sp,fp
   1a888:	dfc00117 	ldw	ra,4(sp)
   1a88c:	df000017 	ldw	fp,0(sp)
   1a890:	dec00204 	addi	sp,sp,8
   1a894:	f800283a 	ret

0001a898 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a898:	defffc04 	addi	sp,sp,-16
   1a89c:	df000315 	stw	fp,12(sp)
   1a8a0:	df000304 	addi	fp,sp,12
   1a8a4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a8a8:	00bffa04 	movi	r2,-24
   1a8ac:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a8b0:	e03ffd15 	stw	zero,-12(fp)
   1a8b4:	00001906 	br	1a91c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a8b8:	00820034 	movhi	r2,2048
   1a8bc:	10843d04 	addi	r2,r2,4340
   1a8c0:	e0fffd17 	ldw	r3,-12(fp)
   1a8c4:	18c00324 	muli	r3,r3,12
   1a8c8:	10c5883a 	add	r2,r2,r3
   1a8cc:	10800017 	ldw	r2,0(r2)
   1a8d0:	10000f1e 	bne	r2,zero,1a910 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a8d4:	00820034 	movhi	r2,2048
   1a8d8:	10843d04 	addi	r2,r2,4340
   1a8dc:	e0fffd17 	ldw	r3,-12(fp)
   1a8e0:	18c00324 	muli	r3,r3,12
   1a8e4:	10c5883a 	add	r2,r2,r3
   1a8e8:	e0ffff17 	ldw	r3,-4(fp)
   1a8ec:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a8f0:	d0e01017 	ldw	r3,-32704(gp)
   1a8f4:	e0bffd17 	ldw	r2,-12(fp)
   1a8f8:	1880020e 	bge	r3,r2,1a904 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a8fc:	e0bffd17 	ldw	r2,-12(fp)
   1a900:	d0a01015 	stw	r2,-32704(gp)
      }
      rc = i;
   1a904:	e0bffd17 	ldw	r2,-12(fp)
   1a908:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a90c:	00000606 	br	1a928 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a910:	e0bffd17 	ldw	r2,-12(fp)
   1a914:	10800044 	addi	r2,r2,1
   1a918:	e0bffd15 	stw	r2,-12(fp)
   1a91c:	e0bffd17 	ldw	r2,-12(fp)
   1a920:	10800810 	cmplti	r2,r2,32
   1a924:	103fe41e 	bne	r2,zero,1a8b8 <__alt_data_end+0xf001a8b8>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a928:	e0bffe17 	ldw	r2,-8(fp)
}
   1a92c:	e037883a 	mov	sp,fp
   1a930:	df000017 	ldw	fp,0(sp)
   1a934:	dec00104 	addi	sp,sp,4
   1a938:	f800283a 	ret

0001a93c <atexit>:
   1a93c:	200b883a 	mov	r5,r4
   1a940:	000f883a 	mov	r7,zero
   1a944:	000d883a 	mov	r6,zero
   1a948:	0009883a 	mov	r4,zero
   1a94c:	001a9881 	jmpi	1a988 <__register_exitproc>

0001a950 <exit>:
   1a950:	defffe04 	addi	sp,sp,-8
   1a954:	000b883a 	mov	r5,zero
   1a958:	dc000015 	stw	r16,0(sp)
   1a95c:	dfc00115 	stw	ra,4(sp)
   1a960:	2021883a 	mov	r16,r4
   1a964:	001aaa00 	call	1aaa0 <__call_exitprocs>
   1a968:	00820034 	movhi	r2,2048
   1a96c:	1089a004 	addi	r2,r2,9856
   1a970:	11000017 	ldw	r4,0(r2)
   1a974:	20800f17 	ldw	r2,60(r4)
   1a978:	10000126 	beq	r2,zero,1a980 <exit+0x30>
   1a97c:	103ee83a 	callr	r2
   1a980:	8009883a 	mov	r4,r16
   1a984:	001ac200 	call	1ac20 <_exit>

0001a988 <__register_exitproc>:
   1a988:	defffa04 	addi	sp,sp,-24
   1a98c:	dc000315 	stw	r16,12(sp)
   1a990:	04020034 	movhi	r16,2048
   1a994:	8409a004 	addi	r16,r16,9856
   1a998:	80c00017 	ldw	r3,0(r16)
   1a99c:	dc400415 	stw	r17,16(sp)
   1a9a0:	dfc00515 	stw	ra,20(sp)
   1a9a4:	18805217 	ldw	r2,328(r3)
   1a9a8:	2023883a 	mov	r17,r4
   1a9ac:	10003726 	beq	r2,zero,1aa8c <__register_exitproc+0x104>
   1a9b0:	10c00117 	ldw	r3,4(r2)
   1a9b4:	010007c4 	movi	r4,31
   1a9b8:	20c00e16 	blt	r4,r3,1a9f4 <__register_exitproc+0x6c>
   1a9bc:	1a000044 	addi	r8,r3,1
   1a9c0:	8800221e 	bne	r17,zero,1aa4c <__register_exitproc+0xc4>
   1a9c4:	18c00084 	addi	r3,r3,2
   1a9c8:	18c7883a 	add	r3,r3,r3
   1a9cc:	18c7883a 	add	r3,r3,r3
   1a9d0:	12000115 	stw	r8,4(r2)
   1a9d4:	10c7883a 	add	r3,r2,r3
   1a9d8:	19400015 	stw	r5,0(r3)
   1a9dc:	0005883a 	mov	r2,zero
   1a9e0:	dfc00517 	ldw	ra,20(sp)
   1a9e4:	dc400417 	ldw	r17,16(sp)
   1a9e8:	dc000317 	ldw	r16,12(sp)
   1a9ec:	dec00604 	addi	sp,sp,24
   1a9f0:	f800283a 	ret
   1a9f4:	00800034 	movhi	r2,0
   1a9f8:	10800004 	addi	r2,r2,0
   1a9fc:	10002626 	beq	r2,zero,1aa98 <__register_exitproc+0x110>
   1aa00:	01006404 	movi	r4,400
   1aa04:	d9400015 	stw	r5,0(sp)
   1aa08:	d9800115 	stw	r6,4(sp)
   1aa0c:	d9c00215 	stw	r7,8(sp)
   1aa10:	00000000 	call	0 <__alt_mem_onchip_memory>
   1aa14:	d9400017 	ldw	r5,0(sp)
   1aa18:	d9800117 	ldw	r6,4(sp)
   1aa1c:	d9c00217 	ldw	r7,8(sp)
   1aa20:	10001d26 	beq	r2,zero,1aa98 <__register_exitproc+0x110>
   1aa24:	81000017 	ldw	r4,0(r16)
   1aa28:	10000115 	stw	zero,4(r2)
   1aa2c:	02000044 	movi	r8,1
   1aa30:	22405217 	ldw	r9,328(r4)
   1aa34:	0007883a 	mov	r3,zero
   1aa38:	12400015 	stw	r9,0(r2)
   1aa3c:	20805215 	stw	r2,328(r4)
   1aa40:	10006215 	stw	zero,392(r2)
   1aa44:	10006315 	stw	zero,396(r2)
   1aa48:	883fde26 	beq	r17,zero,1a9c4 <__alt_data_end+0xf001a9c4>
   1aa4c:	18c9883a 	add	r4,r3,r3
   1aa50:	2109883a 	add	r4,r4,r4
   1aa54:	1109883a 	add	r4,r2,r4
   1aa58:	21802215 	stw	r6,136(r4)
   1aa5c:	01800044 	movi	r6,1
   1aa60:	12406217 	ldw	r9,392(r2)
   1aa64:	30cc983a 	sll	r6,r6,r3
   1aa68:	4992b03a 	or	r9,r9,r6
   1aa6c:	12406215 	stw	r9,392(r2)
   1aa70:	21c04215 	stw	r7,264(r4)
   1aa74:	01000084 	movi	r4,2
   1aa78:	893fd21e 	bne	r17,r4,1a9c4 <__alt_data_end+0xf001a9c4>
   1aa7c:	11006317 	ldw	r4,396(r2)
   1aa80:	218cb03a 	or	r6,r4,r6
   1aa84:	11806315 	stw	r6,396(r2)
   1aa88:	003fce06 	br	1a9c4 <__alt_data_end+0xf001a9c4>
   1aa8c:	18805304 	addi	r2,r3,332
   1aa90:	18805215 	stw	r2,328(r3)
   1aa94:	003fc606 	br	1a9b0 <__alt_data_end+0xf001a9b0>
   1aa98:	00bfffc4 	movi	r2,-1
   1aa9c:	003fd006 	br	1a9e0 <__alt_data_end+0xf001a9e0>

0001aaa0 <__call_exitprocs>:
   1aaa0:	defff504 	addi	sp,sp,-44
   1aaa4:	df000915 	stw	fp,36(sp)
   1aaa8:	dd400615 	stw	r21,24(sp)
   1aaac:	dc800315 	stw	r18,12(sp)
   1aab0:	dfc00a15 	stw	ra,40(sp)
   1aab4:	ddc00815 	stw	r23,32(sp)
   1aab8:	dd800715 	stw	r22,28(sp)
   1aabc:	dd000515 	stw	r20,20(sp)
   1aac0:	dcc00415 	stw	r19,16(sp)
   1aac4:	dc400215 	stw	r17,8(sp)
   1aac8:	dc000115 	stw	r16,4(sp)
   1aacc:	d9000015 	stw	r4,0(sp)
   1aad0:	2839883a 	mov	fp,r5
   1aad4:	04800044 	movi	r18,1
   1aad8:	057fffc4 	movi	r21,-1
   1aadc:	00820034 	movhi	r2,2048
   1aae0:	1089a004 	addi	r2,r2,9856
   1aae4:	12000017 	ldw	r8,0(r2)
   1aae8:	45005217 	ldw	r20,328(r8)
   1aaec:	44c05204 	addi	r19,r8,328
   1aaf0:	a0001c26 	beq	r20,zero,1ab64 <__call_exitprocs+0xc4>
   1aaf4:	a0800117 	ldw	r2,4(r20)
   1aaf8:	15ffffc4 	addi	r23,r2,-1
   1aafc:	b8000d16 	blt	r23,zero,1ab34 <__call_exitprocs+0x94>
   1ab00:	14000044 	addi	r16,r2,1
   1ab04:	8421883a 	add	r16,r16,r16
   1ab08:	8421883a 	add	r16,r16,r16
   1ab0c:	84402004 	addi	r17,r16,128
   1ab10:	a463883a 	add	r17,r20,r17
   1ab14:	a421883a 	add	r16,r20,r16
   1ab18:	e0001e26 	beq	fp,zero,1ab94 <__call_exitprocs+0xf4>
   1ab1c:	80804017 	ldw	r2,256(r16)
   1ab20:	e0801c26 	beq	fp,r2,1ab94 <__call_exitprocs+0xf4>
   1ab24:	bdffffc4 	addi	r23,r23,-1
   1ab28:	843fff04 	addi	r16,r16,-4
   1ab2c:	8c7fff04 	addi	r17,r17,-4
   1ab30:	bd7ff91e 	bne	r23,r21,1ab18 <__alt_data_end+0xf001ab18>
   1ab34:	00800034 	movhi	r2,0
   1ab38:	10800004 	addi	r2,r2,0
   1ab3c:	10000926 	beq	r2,zero,1ab64 <__call_exitprocs+0xc4>
   1ab40:	a0800117 	ldw	r2,4(r20)
   1ab44:	1000301e 	bne	r2,zero,1ac08 <__call_exitprocs+0x168>
   1ab48:	a0800017 	ldw	r2,0(r20)
   1ab4c:	10003226 	beq	r2,zero,1ac18 <__call_exitprocs+0x178>
   1ab50:	a009883a 	mov	r4,r20
   1ab54:	98800015 	stw	r2,0(r19)
   1ab58:	00000000 	call	0 <__alt_mem_onchip_memory>
   1ab5c:	9d000017 	ldw	r20,0(r19)
   1ab60:	a03fe41e 	bne	r20,zero,1aaf4 <__alt_data_end+0xf001aaf4>
   1ab64:	dfc00a17 	ldw	ra,40(sp)
   1ab68:	df000917 	ldw	fp,36(sp)
   1ab6c:	ddc00817 	ldw	r23,32(sp)
   1ab70:	dd800717 	ldw	r22,28(sp)
   1ab74:	dd400617 	ldw	r21,24(sp)
   1ab78:	dd000517 	ldw	r20,20(sp)
   1ab7c:	dcc00417 	ldw	r19,16(sp)
   1ab80:	dc800317 	ldw	r18,12(sp)
   1ab84:	dc400217 	ldw	r17,8(sp)
   1ab88:	dc000117 	ldw	r16,4(sp)
   1ab8c:	dec00b04 	addi	sp,sp,44
   1ab90:	f800283a 	ret
   1ab94:	a0800117 	ldw	r2,4(r20)
   1ab98:	80c00017 	ldw	r3,0(r16)
   1ab9c:	10bfffc4 	addi	r2,r2,-1
   1aba0:	15c01426 	beq	r2,r23,1abf4 <__call_exitprocs+0x154>
   1aba4:	80000015 	stw	zero,0(r16)
   1aba8:	183fde26 	beq	r3,zero,1ab24 <__alt_data_end+0xf001ab24>
   1abac:	95c8983a 	sll	r4,r18,r23
   1abb0:	a0806217 	ldw	r2,392(r20)
   1abb4:	a5800117 	ldw	r22,4(r20)
   1abb8:	2084703a 	and	r2,r4,r2
   1abbc:	10000b26 	beq	r2,zero,1abec <__call_exitprocs+0x14c>
   1abc0:	a0806317 	ldw	r2,396(r20)
   1abc4:	2088703a 	and	r4,r4,r2
   1abc8:	20000c1e 	bne	r4,zero,1abfc <__call_exitprocs+0x15c>
   1abcc:	89400017 	ldw	r5,0(r17)
   1abd0:	d9000017 	ldw	r4,0(sp)
   1abd4:	183ee83a 	callr	r3
   1abd8:	a0800117 	ldw	r2,4(r20)
   1abdc:	15bfbf1e 	bne	r2,r22,1aadc <__alt_data_end+0xf001aadc>
   1abe0:	98800017 	ldw	r2,0(r19)
   1abe4:	153fcf26 	beq	r2,r20,1ab24 <__alt_data_end+0xf001ab24>
   1abe8:	003fbc06 	br	1aadc <__alt_data_end+0xf001aadc>
   1abec:	183ee83a 	callr	r3
   1abf0:	003ff906 	br	1abd8 <__alt_data_end+0xf001abd8>
   1abf4:	a5c00115 	stw	r23,4(r20)
   1abf8:	003feb06 	br	1aba8 <__alt_data_end+0xf001aba8>
   1abfc:	89000017 	ldw	r4,0(r17)
   1ac00:	183ee83a 	callr	r3
   1ac04:	003ff406 	br	1abd8 <__alt_data_end+0xf001abd8>
   1ac08:	a0800017 	ldw	r2,0(r20)
   1ac0c:	a027883a 	mov	r19,r20
   1ac10:	1029883a 	mov	r20,r2
   1ac14:	003fb606 	br	1aaf0 <__alt_data_end+0xf001aaf0>
   1ac18:	0005883a 	mov	r2,zero
   1ac1c:	003ffb06 	br	1ac0c <__alt_data_end+0xf001ac0c>

0001ac20 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1ac20:	defffd04 	addi	sp,sp,-12
   1ac24:	df000215 	stw	fp,8(sp)
   1ac28:	df000204 	addi	fp,sp,8
   1ac2c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1ac30:	0001883a 	nop
   1ac34:	e0bfff17 	ldw	r2,-4(fp)
   1ac38:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1ac3c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1ac40:	10000226 	beq	r2,zero,1ac4c <_exit+0x2c>
    ALT_SIM_FAIL();
   1ac44:	002af070 	cmpltui	zero,zero,43969
   1ac48:	00000106 	br	1ac50 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1ac4c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1ac50:	003fff06 	br	1ac50 <__alt_data_end+0xf001ac50>
