C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 1   


C51 COMPILER V9.56.0.0, COMPILATION OF MODULE MYCONFIG
OBJECT MODULE PLACED IN .\Objects\myconfig.obj
COMPILER INVOKED BY: C:\Keil_C51\C51\BIN\C51.EXE myconfig.c OPTIMIZE(8,SPEED) BROWSE INCDIR(..\KEIL) DEBUG OBJECTEXTEND 
                    -PRINT(.\Listings\myconfig.lst) TABS(2) OBJECT(.\Objects\myconfig.obj)

line level    source

   1          //---------------------------------------------------------------
   2          // CYGNAL Integrated Products 
   3          //
   4          // C Code Configuration Tool: F040 INITIALIZATION/CONFIGURATION CODE
   5          //----------------------------------------------------------------
   6          // This file is read only. To insert the code into your  
   7          // application, simply cut and paste or use the "Save As" 
   8          // command in the file menu to save the file in your project 
   9          // directory. 
  10          //----------------------------------------------------------------
  11          
  12          //----------------------------------------------------------------
  13          // INCLUDES
  14          //----------------------------------------------------------------
  15          
  16          #include <C8051F040.h>  // Register definition file.
  17          
  18          //------------------------------------------------------------------------------------
  19          // Global CONSTANTS
  20          //------------------------------------------------------------------------------------
  21          
  22          //------------------------------------------------------------------------------------
  23          // Function PROTOTYPES
  24          //------------------------------------------------------------------------------------
  25          
  26          //------------------------------------------------------------------------------------
  27          // Config Routine
  28          //------------------------------------------------------------------------------------
  29          void config (void) {
  30   1      
  31   1      //Local Variable Definitions
  32   1          int n = 0;
  33   1      
  34   1        
  35   1      
  36   1      //----------------------------------------------------------------
  37   1      // Watchdog Timer Configuration
  38   1      //
  39   1      // WDTCN.[7:0]: WDT Control
  40   1      //   Writing 0xA5 enables and reloads the WDT.
  41   1      //   Writing 0xDE followed within 4 clocks by 0xAD disables the WDT
  42   1      //   Writing 0xFF locks out disable feature.
  43   1      //
  44   1      // WDTCN.[2:0]: WDT timer interval bits
  45   1      //   NOTE! When writing interval bits, bit 7 must be a 0.
  46   1      //
  47   1      //  Bit 2 | Bit 1 | Bit 0
  48   1      //------------------------     
  49   1      //    1   |   1   |   1      Timeout interval = 1048576 x Tsysclk
  50   1      //    1   |   1   |   0      Timeout interval =  262144 x Tsysclk
  51   1      //    1   |   0   |   1      Timeout interval =   65636 x Tsysclk
  52   1      //    1   |   0   |   0      Timeout interval =   16384 x Tsysclk
  53   1      //    0   |   1   |   1      Timeout interval =    4096 x Tsysclk
  54   1      //    0   |   1   |   0      Timeout interval =    1024 x Tsysclk
C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 2   

  55   1      //    0   |   0   |   1      Timeout interval =     256 x Tsysclk
  56   1      //    0   |   0   |   0      Timeout interval =    64 x Tsysclk
  57   1      // 
  58   1      //------------------------
  59   1      
  60   1         WDTCN = 0x07;  // Watchdog Timer Control Register
  61   1         WDTCN = 0xFF;   // Disable WDT Lockout
  62   1         WDTCN = 0xA5;
  63   1      //----------------------------------------------------------------
  64   1      // CROSSBAR REGISTER CONFIGURATION
  65   1      //
  66   1      // NOTE: The crossbar register should be configured before any  
  67   1      // of the digital peripherals are enabled. The pinout of the 
  68   1      // device is dependent on the crossbar configuration so caution 
  69   1      // must be exercised when modifying the contents of the XBR0, 
  70   1      // XBR1, and XBR2 registers. For detailed information on 
  71   1      // Crossbar Decoder Configuration, refer to Application Note 
  72   1      // AN001, "Configuring the Port I/O Crossbar Decoder". 
  73   1      //----------------------------------------------------------------
  74   1      
  75   1      // Configure the XBRn Registers
  76   1      
  77   1          SFRPAGE = 0x0F;
  78   1        XBR0 = 0x04;  // XBAR0: Initial Reset Value
  79   1        XBR1 = 0x14;  // XBAR1: Initial Reset Value
  80   1        XBR2 = 0x44;  // XBAR2: Initial Reset Value       
  81   1          XBR3 = 0x00;    // XBAR3: Initial Reset Value
  82   1      // Select Pin I/0
  83   1      
  84   1      // NOTE: Some peripheral I/O pins can function as either inputs or 
  85   1      // outputs, depending on the configuration of the peripheral. By default,
  86   1      // the configuration utility will configure these I/O pins as push-pull 
  87   1      // outputs.
  88   1                          // Port configuration (1 = Push Pull Output)
  89   1          SFRPAGE = 0x0F;
  90   1        
  91   1          P0MDOUT = 0x05; // Output configuration for P0 
  92   1          P1MDOUT = 0x00; // Output configuration for P1 
  93   1          P2MDOUT = 0x00; // Output configuration for P2 
  94   1          P3MDOUT = 0xFF; // Output configuration for P3 
  95   1      
  96   1          P4MDOUT = 0xFF; // Output configuration for P4
  97   1          P5MDOUT = 0xFF; // Output configuration for P5
  98   1      
  99   1          P6MDOUT = 0xFF; // Output configuration for P6
 100   1          P7MDOUT = 0xFF; // Output configuration for P7
 101   1      
 102   1          P1MDIN = 0xFF;  // Input configuration for P1
 103   1          P2MDIN = 0xFF;  // Input configuration for P2
 104   1          P3MDIN = 0xFF;  // Input configuration for P3
 105   1      
 106   1      // View port pinout
 107   1      
 108   1          // The current Crossbar configuration results in the 
 109   1          // following port pinout assignment:
 110   1          // Port 0
 111   1          // P0.0 = UART0 TX        (Push-Pull Output)(Digital)
 112   1          // P0.1 = UART0 RX        (Open-Drain Output/Input)(Digital)
 113   1          // P0.2 = UART1 TX        (Push-Pull Output)(Digital)
 114   1          // P0.3 = UART1 RX        (Open-Drain Output/Input)(Digital)
 115   1          // P0.4 = GP I/O          (Open-Drain Output/Input)(Digital)
 116   1          // P0.5 = GP I/O          (Open-Drain Output/Input)(Digital)
C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 3   

 117   1          // P0.6 = GP I/O          (Open-Drain Output/Input)(Digital)
 118   1          // P0.7 = GP I/O          (Open-Drain Output/Input)(Digital)
 119   1      
 120   1          // Port 1
 121   1          // P1.0 = GP I/O          (Open-Drain Output/Input)(Digital)
 122   1          // P1.1 = GP I/O          (Open-Drain Output/Input)(Digital)
 123   1          // P1.2 = GP I/O          (Open-Drain Output/Input)(Digital)
 124   1          // P1.3 = GP I/O          (Open-Drain Output/Input)(Digital)
 125   1          // P1.4 = GP I/O          (Open-Drain Output/Input)(Digital)
 126   1          // P1.5 = GP I/O          (Open-Drain Output/Input)(Digital)
 127   1          // P1.6 = GP I/O          (Open-Drain Output/Input)(Digital)
 128   1          // P1.7 = GP I/O          (Open-Drain Output/Input)(Digital)
 129   1                
 130   1          // Port 2   
 131   1          // P2.0 = GP I/O          (Open-Drain Output/Input)(Digital)
 132   1          // P2.1 = GP I/O          (Open-Drain Output/Input)(Digital)
 133   1          // P2.2 = GP I/O          (Open-Drain Output/Input)(Digital)
 134   1          // P2.3 = GP I/O          (Open-Drain Output/Input)(Digital)
 135   1          // P2.4 = GP I/O          (Open-Drain Output/Input)(Digital)
 136   1          // P2.5 = GP I/O          (Open-Drain Output/Input)(Digital)
 137   1          // P2.6 = GP I/O          (Open-Drain Output/Input)(Digital)
 138   1          // P2.7 = GP I/O          (Open-Drain Output/Input)(Digital)
 139   1      
 140   1          // Port 3   
 141   1          // P3.0 = GP I/O          (Open-Drain Output/Input)(Digital)
 142   1          // P3.1 = GP I/O          (Open-Drain Output/Input)(Digital)
 143   1          // P3.2 = GP I/O          (Open-Drain Output/Input)(Digital)
 144   1          // P3.3 = GP I/O          (Open-Drain Output/Input)(Digital)
 145   1          // P3.4 = GP I/O          (Open-Drain Output/Input)(Digital)
 146   1          // P3.5 = GP I/O          (Open-Drain Output/Input)(Digital)
 147   1          // P3.6 = GP I/O          (Open-Drain Output/Input)(Digital)
 148   1          // P3.7 = GP I/O          (Open-Drain Output/Input)(Digital)
 149   1      
 150   1          SFRPAGE = 0x00;
 151   1          EMI0CF = 0x27;//27  // External Memory Configuration Register
 152   1      
 153   1      //----------------------------------------------------------------
 154   1      // Comparators Register Configuration
 155   1      //
 156   1      // Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3 | Bit 2 | Bit 1 | Bit 0
 157   1      //------------------------------------------------------------------     
 158   1      //  R/W   |    R   |  R/W   |  R/W   |  R/W  |  R/W  |  R/W  |  R/W
 159   1      //------------------------------------------------------------------
 160   1      // Enable | Output | Rising | Falling|  Positive     |  Negative    
 161   1      //        | State  | Edge   | Edge   |  Hysterisis   |  Hysterisis    
 162   1      //        | Flag   | Int.   | Int.   |  00: Disable  |  00: Disable
 163   1      //        |        | Flag   | Flag   |  01:  5mV     |  01:  5mV  
 164   1      //        |        |        |        |  10: 10mV     |  10: 10mV
 165   1      //        |        |        |        |  11: 20mV     |  11: 20mV 
 166   1      // ----------------------------------------------------------------
 167   1      //----------------------------------------------------------------
 168   1      // Comparator 0
 169   1      //----------------------------------------------------------------
 170   1      
 171   1          SFRPAGE = 0x01;
 172   1          CPT0MD = 0x00;   // Comparator 0 Mode Selection Register
 173   1          CPT0CN = 0x00;   // Comparator 0 Control Register
 174   1        
 175   1      //----------------------------------------------------------------
 176   1      // Comparator 1
 177   1      //----------------------------------------------------------------
 178   1      
C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 4   

 179   1          SFRPAGE = 0x02;
 180   1          CPT1MD = 0x00;   // Comparator 1 Mode Selection Register
 181   1          CPT1CN = 0x00;   // Comparator 1 Control Register
 182   1      
 183   1      //----------------------------------------------------------------
 184   1      // Comparator 2
 185   1      //----------------------------------------------------------------
 186   1        
 187   1          SFRPAGE = 0x03;
 188   1          CPT2MD = 0x00;   // Comparator 2 Mode Selection Register
 189   1          CPT2CN = 0x00;   // Comparator 2 Control Register 
 190   1                
 191   1      //----------------------------------------------------------------
 192   1      // Oscillator Configuration
 193   1      //----------------------------------------------------------------
 194   1      
 195   1          SFRPAGE = 0x0F;
 196   1        OSCXCN = 0x67;  // EXTERNAL Oscillator Control Register 
 197   1          for (n = 0; n < 255; n++) ;            // wait for osc to start
 198   1          while ( (OSCXCN & 0x80) == 0 );        // wait for xtal to stabilize
 199   1          CLKSEL = 0x01;  // Oscillator Clock Selector
 200   1        OSCICN = 0x80;  // Internal Oscillator Control Register
 201   1      
 202   1        
 203   1      //----------------------------------------------------------------
 204   1      // Reference Control Register Configuration
 205   1      //----------------------------------------------------------------
 206   1      
 207   1          SFRPAGE = 0x00;
 208   1        REF0CN = 0x00;  // Reference Control Register
 209   1      
 210   1      //----------------------------------------------------------------
 211   1      // ADC0 Configuration
 212   1      //----------------------------------------------------------------
 213   1      
 214   1          SFRPAGE = 0x00;
 215   1        AMX0CF = 0x08;  // AMUX0 Configuration Register
 216   1        AMX0SL = 0x00;  // AMUX0 Channel Select Register
 217   1          AMX0PRT = 0x03; // Port 3 Pin Selection Register
 218   1        ADC0CF = 0xF8;  // ADC0 Configuration Register
 219   1        ADC0CN = 0x00;  // ADC0 Control Register
 220   1        
 221   1          ADC0L = 0x00;   // ADC0 Data Word LSB
 222   1          ADC0H = 0x00;   // ADC0 Data Word MSB
 223   1        ADC0LTH = 0x00; // ADC0 Less-Than High Byte Register
 224   1        ADC0LTL = 0x00; // ADC0 Less-Than Low Byte Register
 225   1        ADC0GTH = 0xFF; // ADC0 Greater-Than High Byte Register
 226   1        ADC0GTL = 0xFF; // ADC0 Greater-Than Low Byte Register
 227   1      
 228   1      //----------------------------------------------------------------
 229   1      // ADC2 Configuration
 230   1      //----------------------------------------------------------------
 231   1      
 232   1          SFRPAGE = 0x02;
 233   1          AMX2SL = 0x00;  // AMUX2 Chanel Select Register
 234   1          AMX2CF = 0x00;  // AMUX2 Configuration Register
 235   1          ADC2CF = 0xF8;  // ADC2 Configuration Register
 236   1          ADC2LT = 0xFF;  // ADC2 Less-Than Data Register
 237   1          ADC2GT = 0xFF;  // ADC2 Greater-Than Data Register
 238   1          ADC2CN = 0x00;  // ADC2 Control Register
 239   1      
 240   1          SFRPAGE = 0x00;
C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 5   

 241   1          HVA0CN = 0x00;  // High Voltage Amplifier Control Register
 242   1      
 243   1      //----------------------------------------------------------------
 244   1      // DAC Configuration
 245   1      //----------------------------------------------------------------
 246   1      
 247   1          SFRPAGE = 0x00;
 248   1        DAC0L = 0x00; // DAC0 Low Byte Register
 249   1        DAC0H = 0x00; // DAC0 High Byte Register
 250   1          DAC0CN = 0x00;  // DAC0 Control Register
 251   1      
 252   1          SFRPAGE = 0x01; 
 253   1        DAC1L = 0x00; // DAC1 Low Byte Register
 254   1        DAC1H = 0x00; // DAC1 High Byte Register
 255   1          DAC1CN = 0x00;  // DAC1 Control Register
 256   1      
 257   1      //----------------------------------------------------------------
 258   1      // SPI Configuration
 259   1      //----------------------------------------------------------------
 260   1      
 261   1          SFRPAGE = 0x00; 
 262   1        SPI0CFG = 0x00; // SPI Configuration Register
 263   1        SPI0CKR = 0x00; // SPI Clock Rate Register
 264   1          SPI0CN = 0x00;  // SPI Control Register
 265   1      
 266   1      //----------------------------------------------------------------
 267   1      // UART0 Configuration
 268   1      //----------------------------------------------------------------
 269   1      
 270   1          SFRPAGE = 0x00;
 271   1          SADEN0 = 0x00;      // Serial 0 Slave Address Enable
 272   1          SADDR0 = 0x00;      // Serial 0 Slave Address Register
 273   1          SSTA0 = 0x15;       // UART0 Status and Clock Selection Register
 274   1          SCON0 = 0x50;       // Serial Port Control Register
 275   1          SCON0 &= 0xFC;  //clear interrupt pending flags
 276   1      
 277   1      
 278   1          PCON = 0x00;        // Power Control Register
 279   1      
 280   1      //----------------------------------------------------------------
 281   1      // UART1 Configuration
 282   1      //----------------------------------------------------------------
 283   1      
 284   1          SFRPAGE = 0x01;    
 285   1          SCON1 = 0x10;       // Serial Port 1 Control Register   
 286   1          SCON1 &= 0xFC;  //clear interrupt pending flags
 287   1      
 288   1      //----------------------------------------------------------------
 289   1      // SMBus Configuration
 290   1      //----------------------------------------------------------------  
 291   1          
 292   1        SFRPAGE = 0x00; 
 293   1        SMB0CN = 0x00;  // SMBus Control Register
 294   1        SMB0ADR = 0x00; // SMBus Address Register
 295   1        SMB0CR = 0x00;  // SMBus Clock Rate Register
 296   1      
 297   1      
 298   1      //----------------------------------------------------------------
 299   1      // PCA Configuration
 300   1      //----------------------------------------------------------------
 301   1      
 302   1          SFRPAGE = 0x00;
C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 6   

 303   1          PCA0MD = 0x00;       // PCA Mode Register
 304   1          PCA0CN = 0x00;      // PCA Control Register
 305   1          PCA0L = 0x00;       // PCA Counter/Timer Low Byte
 306   1          PCA0H = 0x00;       // PCA Counter/Timer High Byte  
 307   1        
 308   1      
 309   1          //Module 0
 310   1          PCA0CPM0 = 0x00;    // PCA Capture/Compare Register 0
 311   1          PCA0CPL0 = 0x00;    // PCA Counter/Timer Low Byte
 312   1          PCA0CPH0 = 0x00;    // PCA Counter/Timer High Byte
 313   1      
 314   1          //Module 1
 315   1          PCA0CPM1 = 0x00;    // PCA Capture/Compare Register 1
 316   1          PCA0CPL1 = 0x00;    // PCA Counter/Timer Low Byte
 317   1          PCA0CPH1 = 0x00;    // PCA Counter/Timer High Byte
 318   1      
 319   1          //Module 2
 320   1          PCA0CPM2 = 0x00;    // PCA Capture/Compare Register 2
 321   1          PCA0CPL2 = 0x00;    // PCA Counter/Timer Low Byte
 322   1          PCA0CPH2 = 0x00;    // PCA Counter/Timer High Byte
 323   1      
 324   1          //Module 3
 325   1          PCA0CPM3 = 0x00;    // PCA Capture/Compare Register 3
 326   1          PCA0CPL3 = 0x00;    // PCA Counter/Timer Low Byte
 327   1          PCA0CPH3 = 0x00;    // PCA Counter/Timer High Byte
 328   1      
 329   1          //Module 4
 330   1          PCA0CPM4 = 0x00;    // PCA Capture/Compare Register 4
 331   1          PCA0CPL4 = 0x00;    // PCA Counter/Timer Low Byte
 332   1          PCA0CPH4 = 0x00;    // PCA Counter/Timer High Byte
 333   1        
 334   1          //Module 5
 335   1          PCA0CPM5 = 0x00;    // PCA Capture/Compare Register 5
 336   1          PCA0CPL5 = 0x00;    // PCA Counter/Timer Low Byte
 337   1          PCA0CPH5 = 0x00;    // PCA Counter/Timer High Byte
 338   1      //----------------------------------------------------------------
 339   1      // Timers Configuration
 340   1      //----------------------------------------------------------------
 341   1      
 342   1          SFRPAGE = 0x00;
 343   1      //  CKCON = 0x18;   // Clock Control Register
 344   1          CKCON = 0x00;   // Clock Control Register    T0,T1均为系统时钟12分频
 345   1          TL0 = 0x66;     // Timer 0 Low Byte
 346   1          TH0 = 0xFC;     // Timer 0 High Byte
 347   1          TL1 = 0xD0;     // Timer 1 Low Byte          //0xD0  9600; 0X40  2400;
 348   1          TH1 = 0xD0;     // Timer 1 High Byte    
 349   1          TMOD = 0x21;    // Timer Mode Register
 350   1                // 定时器1工作于模式2（拥有串口1通讯）、定时器0工作于模式1（16位计数器/定时器）
 351   1          TCON = 0x50;    // Timer Control Register 
 352   1                // 允许定时器1、定时器0
 353   1      
 354   1          TMR2CF = 0x08;  // Timer 2 Configuration      
 355   1          RCAP2L = 0xB8;  // Timer 2 Reload Register Low Byte   //0xFFB8 : 9600 bps  0xFEE0 : 2400bps
 356   1          RCAP2H = 0xFF;  // Timer 2 Reload Register High Byte  //0xFFDC :19200bps   0xFFEE : 38400bps
 357   1          TMR2L = 0xB8;   // Timer 2 Low Byte 
 358   1          TMR2H = 0xFF;   // Timer 2 High Byte  
 359   1          TMR2CN = 0x04;  // Timer 2 CONTROL    
 360   1          
 361   1          SFRPAGE = 0x01;                                      //已用作定时器使用
 362   1          TMR3CF = 0x00;  // Timer 3 Configuration
 363   1          RCAP3L = 0x00;  // Timer 3 Reload Register Low Byte
 364   1          RCAP3H = 0x00;  // Timer 3 Reload Register High Byte
C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 7   

 365   1          TMR3H = 0x00;   // Timer 3 High Byte
 366   1          TMR3L = 0x00;   // Timer 3 Low Byte
 367   1          TMR3CN = 0x00;  // Timer 3 Control Register
 368   1      
 369   1      /*
 370   1        /////////////////////////////////////////////////////////////////////////////////////////////
 371   1        /// Timer4工作在电平切换输出方式
 372   1        /// 产生的方波作为驱动步进电机旋转的步脉冲
 373   1        /// 使用系统时钟12分频，自动重装载方式计时
 374   1        /////////////////////////////////////////////////////////////////////////////////////////////
 375   1          SFRPAGE = 0x02;
 376   1          TMR4CF  = 0x02; //  00000010b;  // Timer 3 Configuration
 377   1                //  位7-5：000  // 保留
 378   1                //  位4-3：00 // SYSCLK
 379   1                //  位2  ：0  // 切换输出状态位；写时产生强制输出
 380   1                //  位1  ：1  // 电平切换输出在为定时器被分配的端口引脚可用
 381   1                //  位0  ：0  // 定时器向上计数，与TnEX 的状态无关
 382   1          RCAP4L  = 0x00;         // Timer 3 Reload Register Low Byte
 383   1          RCAP4H  = 0x00;         // Timer 3 Reload Register High Byte
 384   1          TMR4H   = 0x00;         // Timer 3 High Byte
 385   1          TMR4L   = 0x00;         // Timer 3 Low Byte
 386   1          TMR4CN  = 0x00; //  00001010b;  // Timer 3 Control Register
 387   1                //  位7  ：0  // 定时器上溢/下溢标志；本项目不用
 388   1                //  位6  ：0  // 定时器外部标志；本项目不用
 389   1                //  位5-4：00 // 保留
 390   1                //  位3  ：0  // TnEX上的跳变被忽略
 391   1                //  位2  ：0  // 定时器禁止
 392   1                //  位1  ：0  // 定时器功能
 393   1                //  位0  ：0  // 定时器工作在自动重装载方式
 394   1      */
 395   1          SFRPAGE = 0x02;
 396   1          TMR4CF  = 0x0a;
 397   1          RCAP4L  = 0x00;
 398   1          RCAP4H  = 0x00;
 399   1          TMR4H   = 0x00;
 400   1          TMR4L   = 0x00;
 401   1          TMR4CN  = 0x00; // TR4 = 1;
 402   1      //----------------------------------------------------------------
 403   1      // Reset Source Configuration
 404   1      //
 405   1      // Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3 | Bit 2 | Bit 1 | Bit 0
 406   1      //------------------------------------------------------------------     
 407   1      //    R  |   R/W  |  R/W   |  R/W   |   R   |   R   |  R/W  |  R
 408   1      //------------------------------------------------------------------
 409   1      //  JTAG  |Convert | Comp.0 | S/W    | WDT   | Miss. | POR   | HW
 410   1      // Reset  |Start   | Reset/ | Reset  | Reset | Clock | Force | Pin
 411   1      // Flag   |Reset/  | Enable | Force  | Flag  | Detect| &     | Reset
 412   1      //        |Enable  | Flag   | &      |       | Flag  | Flag  | Flag
 413   1      //        |Flag    |        | Flag   |       |       |       |
 414   1      //------------------------------------------------------------------
 415   1      // NOTE! : Comparator 0 must be enabled before it is enabled as a 
 416   1      // reset source.
 417   1      //
 418   1      // NOTE! : External CNVSTR must be enalbed through the crossbar, and
 419   1      // the crossbar enabled prior to enabling CNVSTR as a reset source 
 420   1      //------------------------------------------------------------------
 421   1      
 422   1          SFRPAGE = 0x00;
 423   1        RSTSRC = 0x06;  // Reset Source Register
 424   1      
 425   1      
 426   1      //----------------------------------------------------------------
C51 COMPILER V9.56.0.0   MYCONFIG                                                          04/28/2017 09:46:34 PAGE 8   

 427   1      // Interrupt Configuration
 428   1      //----------------------------------------------------------------
 429   1          IE = 0x92;          //Interrupt Enable    UART0 ,TO 开取中断
 430   1          IP = 0x12;          //Interrupt Priority
 431   1          EIE1 = 0x00;        //Extended Interrupt Enable 1
 432   1          EIE2 = 0x40;        //Extended Interrupt Enable 2   UART1   
 433   1          EIP1 = 0x00;        //Extended Interrupt Priority 1
 434   1          EIP2 = 0x00;        //Extended Interrupt Priority 2
 435   1        
 436   1      
 437   1      // other initialization code here...
 438   1      
 439   1      }   //End of config


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    366    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
