

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Sun Jun  2 19:50:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 8, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_4 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 5" [PID/pid.cpp:59]   --->   Operation 29 'getelementptr' 'cmdIn_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:59]   --->   Operation 30 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3" [PID/pid.cpp:129]   --->   Operation 31 'getelementptr' 'measured_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%p_Val2_29 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:129]   --->   Operation 32 'load' 'p_Val2_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3" [PID/pid.cpp:132]   --->   Operation 33 'getelementptr' 'kp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:132]   --->   Operation 34 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2" [PID/pid.cpp:132]   --->   Operation 35 'getelementptr' 'ki_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:132]   --->   Operation 36 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2" [PID/pid.cpp:132]   --->   Operation 37 'getelementptr' 'kd_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:132]   --->   Operation 38 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 6.53>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0"   --->   Operation 39 'getelementptr' 'ki_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'kd_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0"   --->   Operation 41 'getelementptr' 'kp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 0"   --->   Operation 42 'getelementptr' 'measured_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_1 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 1" [PID/pid.cpp:59]   --->   Operation 43 'getelementptr' 'cmdIn_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:59]   --->   Operation 44 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:59]   --->   Operation 45 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)" [PID/pid.cpp:63]   --->   Operation 46 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [PID/pid.cpp:63]   --->   Operation 47 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i16 %p_Val2_s to i13" [PID/pid.cpp:63]   --->   Operation 48 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.09ns)   --->   "%tmp_4 = icmp eq i13 %tmp_34, 0" [PID/pid.cpp:63]   --->   Operation 49 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.65ns)   --->   "%ret_V_1 = add i3 1, %ret_V" [PID/pid.cpp:63]   --->   Operation 50 'add' 'ret_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%p_s = select i1 %tmp_4, i3 %ret_V, i3 %ret_V_1" [PID/pid.cpp:63]   --->   Operation 51 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%p_1 = select i1 %tmp_17, i3 %p_s, i3 %ret_V" [PID/pid.cpp:63]   --->   Operation 52 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.13ns) (out node of the LUT)   --->   "%tmp_6 = icmp ne i3 %p_1, 0" [PID/pid.cpp:63]   --->   Operation 53 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:99]   --->   Operation 54 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:100]   --->   Operation 55 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:101]   --->   Operation 56 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:102]   --->   Operation 57 'store' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%p_Val2_2 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:72]   --->   Operation 58 'load' 'p_Val2_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:75]   --->   Operation 59 'load' 'kp_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:75]   --->   Operation 60 'load' 'ki_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:75]   --->   Operation 61 'load' 'kd_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%p_Val2_29 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:129]   --->   Operation 62 'load' 'p_Val2_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:132]   --->   Operation 63 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:132]   --->   Operation 64 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:132]   --->   Operation 65 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 66 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:59]   --->   Operation 66 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_2 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 2" [PID/pid.cpp:59]   --->   Operation 67 'getelementptr' 'cmdIn_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (2.32ns)   --->   "%p_Val2_11 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:59]   --->   Operation 68 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_7 = sext i16 %p_Val2_1 to i17" [PID/pid.cpp:72]   --->   Operation 69 'sext' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%p_Val2_2 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:72]   --->   Operation 70 'load' 'p_Val2_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %p_Val2_2 to i17" [PID/pid.cpp:72]   --->   Operation 71 'sext' 'tmp_8' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.07ns)   --->   "%p_Val2_3 = sub i17 %tmp_7, %tmp_8" [PID/pid.cpp:72]   --->   Operation 72 'sub' 'p_Val2_3' <Predicate = (tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_cast = sext i17 %p_Val2_3 to i18" [PID/pid.cpp:73]   --->   Operation 73 'sext' 'tmp_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:74]   --->   Operation 74 'load' 'p_Val2_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i16 %p_Val2_5 to i18" [PID/pid.cpp:74]   --->   Operation 75 'sext' 'tmp_2_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.10ns)   --->   "%tmp_3 = sub i18 %tmp_cast, %tmp_2_cast" [PID/pid.cpp:74]   --->   Operation 76 'sub' 'tmp_3' <Predicate = (tmp_6)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:75]   --->   Operation 77 'load' 'kp_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:75]   --->   Operation 78 'load' 'ki_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:75]   --->   Operation 79 'load' 'kd_V_load' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i17 %p_Val2_3 to i16" [PID/pid.cpp:77]   --->   Operation 80 'trunc' 'tmp_38' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.76ns)   --->   "store i16 %tmp_38, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:77]   --->   Operation 81 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1" [PID/pid.cpp:83]   --->   Operation 82 'getelementptr' 'measured_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%p_Val2_12 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:83]   --->   Operation 83 'load' 'p_Val2_12' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1" [PID/pid.cpp:86]   --->   Operation 84 'getelementptr' 'kp_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:86]   --->   Operation 85 'load' 'kp_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1" [PID/pid.cpp:86]   --->   Operation 86 'getelementptr' 'ki_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:86]   --->   Operation 87 'load' 'ki_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1" [PID/pid.cpp:86]   --->   Operation 88 'getelementptr' 'kd_V_addr_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:86]   --->   Operation 89 'load' 'kd_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%p_Val2_11 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:59]   --->   Operation 90 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_3 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 3" [PID/pid.cpp:59]   --->   Operation 91 'getelementptr' 'cmdIn_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%p_Val2_21 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:59]   --->   Operation 92 'load' 'p_Val2_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i32* @integral_pos_V_0, align 4" [PID/pid.cpp:73]   --->   Operation 93 'load' 'p_Val2_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = sext i17 %p_Val2_3 to i32" [PID/pid.cpp:73]   --->   Operation 94 'sext' 'tmp' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.55ns)   --->   "%tmp_5 = add i32 %tmp, %p_Val2_4" [PID/pid.cpp:73]   --->   Operation 95 'add' 'tmp_5' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (2.47ns)   --->   "%tmp_9 = icmp slt i32 %tmp_5, -819200" [PID/pid.cpp:73]   --->   Operation 96 'icmp' 'tmp_9' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %tmp_5, 819200" [PID/pid.cpp:73]   --->   Operation 97 'icmp' 'tmp_s' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_1)   --->   "%p_tmp_5_cast = select i1 %tmp_9, i32 -819200, i32 819200" [PID/pid.cpp:73]   --->   Operation 98 'select' 'p_tmp_5_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_1)   --->   "%tmp_2 = or i1 %tmp_9, %tmp_s" [PID/pid.cpp:73]   --->   Operation 99 'or' 'tmp_2' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_1 = select i1 %tmp_2, i32 %p_tmp_5_cast, i32 %tmp_5" [PID/pid.cpp:73]   --->   Operation 100 'select' 'tmp_1' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.76ns)   --->   "store i32 %tmp_1, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:73]   --->   Operation 101 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %kp_V_load to i49" [PID/pid.cpp:75]   --->   Operation 102 'sext' 'OP1_V_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i17 %p_Val2_3 to i49" [PID/pid.cpp:75]   --->   Operation 103 'sext' 'OP2_V_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (8.51ns)   --->   "%p_Val2_6 = mul i49 %OP2_V_cast, %OP1_V_cast" [PID/pid.cpp:75]   --->   Operation 104 'mul' 'p_Val2_6' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %kd_V_load to i50" [PID/pid.cpp:75]   --->   Operation 105 'sext' 'OP1_V_2_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i18 %tmp_3 to i50" [PID/pid.cpp:75]   --->   Operation 106 'sext' 'OP2_V_2_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (8.51ns)   --->   "%p_Val2_8 = mul i50 %OP2_V_2_cast, %OP1_V_2_cast" [PID/pid.cpp:75]   --->   Operation 107 'mul' 'p_Val2_8' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_18 = sext i16 %p_Val2_11 to i17" [PID/pid.cpp:83]   --->   Operation 108 'sext' 'tmp_18' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (2.32ns)   --->   "%p_Val2_12 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:83]   --->   Operation 109 'load' 'p_Val2_12' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_19 = sext i16 %p_Val2_12 to i17" [PID/pid.cpp:83]   --->   Operation 110 'sext' 'tmp_19' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.07ns)   --->   "%p_Val2_13 = sub i17 %tmp_18, %tmp_19" [PID/pid.cpp:83]   --->   Operation 111 'sub' 'p_Val2_13' <Predicate = (tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i17 %p_Val2_13 to i18" [PID/pid.cpp:84]   --->   Operation 112 'sext' 'tmp_22_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_15 = load i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:85]   --->   Operation 113 'load' 'p_Val2_15' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i16 %p_Val2_15 to i18" [PID/pid.cpp:85]   --->   Operation 114 'sext' 'tmp_27_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.10ns)   --->   "%tmp_26 = sub i18 %tmp_22_cast, %tmp_27_cast" [PID/pid.cpp:85]   --->   Operation 115 'sub' 'tmp_26' <Predicate = (tmp_6)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:86]   --->   Operation 116 'load' 'kp_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:86]   --->   Operation 117 'load' 'ki_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:86]   --->   Operation 118 'load' 'kd_V_load_1' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i17 %p_Val2_13 to i16" [PID/pid.cpp:88]   --->   Operation 119 'trunc' 'tmp_41' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.76ns)   --->   "store i16 %tmp_41, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:88]   --->   Operation 120 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2" [PID/pid.cpp:94]   --->   Operation 121 'getelementptr' 'measured_V_addr_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (2.32ns)   --->   "%p_Val2_22 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:94]   --->   Operation 122 'load' 'p_Val2_22' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2" [PID/pid.cpp:94]   --->   Operation 123 'getelementptr' 'kp_V_addr_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:94]   --->   Operation 124 'load' 'kp_V_load_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3" [PID/pid.cpp:143]   --->   Operation 125 'getelementptr' 'ki_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:143]   --->   Operation 126 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3" [PID/pid.cpp:143]   --->   Operation 127 'getelementptr' 'kd_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:143]   --->   Operation 128 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 0" [PID/pid.cpp:59]   --->   Operation 129 'getelementptr' 'cmdIn_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (2.32ns)   --->   "%p_Val2_49 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:59]   --->   Operation 130 'load' 'p_Val2_49' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 131 [1/2] (2.32ns)   --->   "%p_Val2_21 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:59]   --->   Operation 131 'load' 'p_Val2_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %ki_V_load to i64" [PID/pid.cpp:75]   --->   Operation 132 'sext' 'OP1_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %tmp_1 to i64" [PID/pid.cpp:75]   --->   Operation 133 'sext' 'OP2_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (8.51ns)   --->   "%p_Val2_7 = mul nsw i64 %OP2_V, %OP1_V" [PID/pid.cpp:75]   --->   Operation 134 'mul' 'p_Val2_7' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_Val2_14 = load i32* @integral_pos_V_1, align 4" [PID/pid.cpp:84]   --->   Operation 135 'load' 'p_Val2_14' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_20 = sext i17 %p_Val2_13 to i32" [PID/pid.cpp:84]   --->   Operation 136 'sext' 'tmp_20' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (2.55ns)   --->   "%tmp_21 = add i32 %tmp_20, %p_Val2_14" [PID/pid.cpp:84]   --->   Operation 137 'add' 'tmp_21' <Predicate = (tmp_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.47ns)   --->   "%tmp_22 = icmp slt i32 %tmp_21, -819200" [PID/pid.cpp:84]   --->   Operation 138 'icmp' 'tmp_22' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.47ns)   --->   "%tmp_23 = icmp sgt i32 %tmp_21, 819200" [PID/pid.cpp:84]   --->   Operation 139 'icmp' 'tmp_23' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%p_tmp_1_cast = select i1 %tmp_22, i32 -819200, i32 819200" [PID/pid.cpp:84]   --->   Operation 140 'select' 'p_tmp_1_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_24 = or i1 %tmp_22, %tmp_23" [PID/pid.cpp:84]   --->   Operation 141 'or' 'tmp_24' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_25 = select i1 %tmp_24, i32 %p_tmp_1_cast, i32 %tmp_21" [PID/pid.cpp:84]   --->   Operation 142 'select' 'tmp_25' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.76ns)   --->   "store i32 %tmp_25, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:84]   --->   Operation 143 'store' <Predicate = (tmp_6)> <Delay = 1.76>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %kp_V_load_1 to i49" [PID/pid.cpp:86]   --->   Operation 144 'sext' 'OP1_V_3_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i17 %p_Val2_13 to i49" [PID/pid.cpp:86]   --->   Operation 145 'sext' 'OP2_V_3_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (8.51ns)   --->   "%p_Val2_17 = mul i49 %OP2_V_3_cast, %OP1_V_3_cast" [PID/pid.cpp:86]   --->   Operation 146 'mul' 'p_Val2_17' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %kd_V_load_1 to i50" [PID/pid.cpp:86]   --->   Operation 147 'sext' 'OP1_V_5_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i18 %tmp_26 to i50" [PID/pid.cpp:86]   --->   Operation 148 'sext' 'OP2_V_5_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (8.51ns)   --->   "%p_Val2_18 = mul i50 %OP2_V_5_cast, %OP1_V_5_cast" [PID/pid.cpp:86]   --->   Operation 149 'mul' 'p_Val2_18' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_35 = sext i16 %p_Val2_21 to i17" [PID/pid.cpp:94]   --->   Operation 150 'sext' 'tmp_35' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 151 [1/2] (2.32ns)   --->   "%p_Val2_22 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:94]   --->   Operation 151 'load' 'p_Val2_22' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_36 = sext i16 %p_Val2_22 to i17" [PID/pid.cpp:94]   --->   Operation 152 'sext' 'tmp_36' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (2.07ns)   --->   "%r_V = sub i17 %tmp_35, %tmp_36" [PID/pid.cpp:94]   --->   Operation 153 'sub' 'r_V' <Predicate = (tmp_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:94]   --->   Operation 154 'load' 'kp_V_load_2' <Predicate = (tmp_6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4" [PID/pid.cpp:140]   --->   Operation 155 'getelementptr' 'measured_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (2.32ns)   --->   "%p_Val2_38 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:140]   --->   Operation 156 'load' 'p_Val2_38' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4" [PID/pid.cpp:143]   --->   Operation 157 'getelementptr' 'kp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:143]   --->   Operation 158 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 159 [1/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:143]   --->   Operation 159 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 160 [1/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:143]   --->   Operation 160 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 161 [1/2] (2.32ns)   --->   "%p_Val2_49 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:59]   --->   Operation 161 'load' 'p_Val2_49' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%p_Val2_6_cast = sext i49 %p_Val2_6 to i64" [PID/pid.cpp:75]   --->   Operation 162 'sext' 'p_Val2_6_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_10 = zext i64 %p_Val2_6_cast to i65" [PID/pid.cpp:75]   --->   Operation 163 'zext' 'tmp_10' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_11 = zext i64 %p_Val2_7 to i65" [PID/pid.cpp:75]   --->   Operation 164 'zext' 'tmp_11' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (3.52ns)   --->   "%p_Val2_9 = add nsw i65 %tmp_10, %tmp_11" [PID/pid.cpp:75]   --->   Operation 165 'add' 'p_Val2_9' <Predicate = (tmp_6)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %ki_V_load_1 to i64" [PID/pid.cpp:86]   --->   Operation 166 'sext' 'OP1_V_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_25 to i64" [PID/pid.cpp:86]   --->   Operation 167 'sext' 'OP2_V_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (8.51ns)   --->   "%p_Val2_16 = mul nsw i64 %OP2_V_1, %OP1_V_1" [PID/pid.cpp:86]   --->   Operation 168 'mul' 'p_Val2_16' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i32 %kp_V_load_2 to i49" [PID/pid.cpp:94]   --->   Operation 169 'sext' 'OP1_V_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i17 %r_V to i49" [PID/pid.cpp:94]   --->   Operation 170 'sext' 'OP2_V_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (8.51ns)   --->   "%p_Val2_23 = mul nsw i49 %OP2_V_2, %OP1_V_2" [PID/pid.cpp:94]   --->   Operation 171 'mul' 'p_Val2_23' <Predicate = (tmp_6)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%phitmp = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %p_Val2_23, i32 13, i32 28)" [PID/pid.cpp:95]   --->   Operation 172 'partselect' 'phitmp' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 173 [1/2] (2.32ns)   --->   "%p_Val2_38 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:140]   --->   Operation 173 'load' 'p_Val2_38' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 174 [1/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:143]   --->   Operation 174 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5" [PID/pid.cpp:152]   --->   Operation 175 'getelementptr' 'measured_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (2.32ns)   --->   "%p_Val2_47 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:152]   --->   Operation 176 'load' 'p_Val2_47' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5" [PID/pid.cpp:152]   --->   Operation 177 'getelementptr' 'kp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:152]   --->   Operation 178 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 179 [1/1] (1.76ns)   --->   "br label %_ifconv1"   --->   Operation 179 'br' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%p_Val2_8_cast = sext i50 %p_Val2_8 to i64" [PID/pid.cpp:75]   --->   Operation 180 'sext' 'p_Val2_8_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_12 = zext i65 %p_Val2_9 to i66" [PID/pid.cpp:75]   --->   Operation 181 'zext' 'tmp_12' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_13 = zext i64 %p_Val2_8_cast to i66" [PID/pid.cpp:75]   --->   Operation 182 'zext' 'tmp_13' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (3.54ns)   --->   "%p_Val2_10 = add nsw i66 %tmp_13, %tmp_12" [PID/pid.cpp:75]   --->   Operation 183 'add' 'p_Val2_10' <Predicate = (tmp_6)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_10, i32 13, i32 44)" [PID/pid.cpp:75]   --->   Operation 184 'partselect' 'tmp_14' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (2.47ns)   --->   "%tmp_15 = icmp slt i32 %tmp_14, -8192" [PID/pid.cpp:76]   --->   Operation 185 'icmp' 'tmp_15' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (2.47ns)   --->   "%tmp_16 = icmp sgt i32 %tmp_14, 8183" [PID/pid.cpp:76]   --->   Operation 186 'icmp' 'tmp_16' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%p_Val2_17_cast = sext i49 %p_Val2_17 to i64" [PID/pid.cpp:86]   --->   Operation 187 'sext' 'p_Val2_17_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_27 = zext i64 %p_Val2_17_cast to i65" [PID/pid.cpp:86]   --->   Operation 188 'zext' 'tmp_27' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_28 = zext i64 %p_Val2_16 to i65" [PID/pid.cpp:86]   --->   Operation 189 'zext' 'tmp_28' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (3.52ns)   --->   "%p_Val2_19 = add nsw i65 %tmp_27, %tmp_28" [PID/pid.cpp:86]   --->   Operation 190 'add' 'p_Val2_19' <Predicate = (tmp_6)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%p_Val2_18_cast = sext i50 %p_Val2_18 to i64" [PID/pid.cpp:86]   --->   Operation 191 'sext' 'p_Val2_18_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_29 = zext i65 %p_Val2_19 to i66" [PID/pid.cpp:86]   --->   Operation 192 'zext' 'tmp_29' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_30 = zext i64 %p_Val2_18_cast to i66" [PID/pid.cpp:86]   --->   Operation 193 'zext' 'tmp_30' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (3.54ns)   --->   "%p_Val2_20 = add nsw i66 %tmp_30, %tmp_29" [PID/pid.cpp:86]   --->   Operation 194 'add' 'p_Val2_20' <Predicate = (tmp_6)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_20, i32 13, i32 44)" [PID/pid.cpp:86]   --->   Operation 195 'partselect' 'tmp_31' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_10, i32 13, i32 28)" [PID/pid.cpp:95]   --->   Operation 196 'partselect' 'tmp_37' <Predicate = (tmp_6)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_38_cast = select i1 %tmp_15, i16 -8192, i16 8183" [PID/pid.cpp:95]   --->   Operation 197 'select' 'tmp_38_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_39 = or i1 %tmp_15, %tmp_16" [PID/pid.cpp:95]   --->   Operation 198 'or' 'tmp_39' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%phitmp5 = select i1 %tmp_39, i16 %tmp_38_cast, i16 %tmp_37" [PID/pid.cpp:95]   --->   Operation 199 'select' 'phitmp5' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 200 [1/2] (2.32ns)   --->   "%p_Val2_47 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:152]   --->   Operation 200 'load' 'p_Val2_47' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 201 [1/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:152]   --->   Operation 201 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %_ifconv, label %0" [PID/pid.cpp:66]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (2.47ns)   --->   "%tmp_32 = icmp slt i32 %tmp_31, -8192" [PID/pid.cpp:87]   --->   Operation 203 'icmp' 'tmp_32' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (2.47ns)   --->   "%tmp_33 = icmp sgt i32 %tmp_31, 8183" [PID/pid.cpp:87]   --->   Operation 204 'icmp' 'tmp_33' <Predicate = (tmp_6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_40 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_20, i32 13, i32 28)" [PID/pid.cpp:95]   --->   Operation 205 'partselect' 'tmp_40' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_41_cast = select i1 %tmp_32, i16 -8192, i16 8183" [PID/pid.cpp:95]   --->   Operation 206 'select' 'tmp_41_cast' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_42 = or i1 %tmp_32, %tmp_33" [PID/pid.cpp:95]   --->   Operation 207 'or' 'tmp_42' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.97ns) (out node of the LUT)   --->   "%phitmp6 = select i1 %tmp_42, i16 %tmp_41_cast, i16 %tmp_40" [PID/pid.cpp:95]   --->   Operation 208 'select' 'phitmp6' <Predicate = (tmp_6)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (1.76ns)   --->   "br label %_ifconv1" [PID/pid.cpp:95]   --->   Operation 209 'br' <Predicate = (tmp_6)> <Delay = 1.76>
ST_8 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_s_20 = phi i16 [ 0, %0 ], [ %phitmp, %_ifconv ]" [PID/pid.cpp:110]   --->   Operation 210 'phi' 'p_Val2_s_20' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%p_Val2_24 = phi i16 [ 0, %0 ], [ %phitmp6, %_ifconv ]" [PID/pid.cpp:109]   --->   Operation 211 'phi' 'p_Val2_24' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%p_Val2_25 = phi i16 [ 0, %0 ], [ %phitmp5, %_ifconv ]" [PID/pid.cpp:108]   --->   Operation 212 'phi' 'p_Val2_25' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_26 = select i1 %tmp_6, i16 %p_Val2_s_20, i16 %p_Val2_21" [PID/pid.cpp:152]   --->   Operation 213 'select' 'p_Val2_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%p_Val2_27 = select i1 %tmp_6, i16 %p_Val2_24, i16 %p_Val2_11" [PID/pid.cpp:140]   --->   Operation 214 'select' 'p_Val2_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%p_Val2_28 = select i1 %tmp_6, i16 %p_Val2_25, i16 %p_Val2_1" [PID/pid.cpp:129]   --->   Operation 215 'select' 'p_Val2_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_43 = sext i16 %p_Val2_28 to i17" [PID/pid.cpp:129]   --->   Operation 216 'sext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_44 = sext i16 %p_Val2_29 to i17" [PID/pid.cpp:129]   --->   Operation 217 'sext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_30 = sub i17 %tmp_43, %tmp_44" [PID/pid.cpp:129]   --->   Operation 218 'sub' 'p_Val2_30' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i17 %p_Val2_30 to i16" [PID/pid.cpp:134]   --->   Operation 219 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%tmp_62 = sext i16 %p_Val2_27 to i17" [PID/pid.cpp:140]   --->   Operation 220 'sext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%tmp_63 = sext i16 %p_Val2_38 to i17" [PID/pid.cpp:140]   --->   Operation 221 'sext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_39 = sub i17 %tmp_62, %tmp_63" [PID/pid.cpp:140]   --->   Operation 222 'sub' 'p_Val2_39' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i17 %p_Val2_39 to i16" [PID/pid.cpp:146]   --->   Operation 223 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_81 = sext i16 %p_Val2_26 to i17" [PID/pid.cpp:152]   --->   Operation 224 'sext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_82 = sext i16 %p_Val2_47 to i17" [PID/pid.cpp:152]   --->   Operation 225 'sext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (2.07ns) (out node of the LUT)   --->   "%r_V_1 = sub i17 %tmp_81, %tmp_82" [PID/pid.cpp:152]   --->   Operation 226 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%p_Val2_31 = load i32* @integral_rate_V_0, align 4" [PID/pid.cpp:130]   --->   Operation 227 'load' 'p_Val2_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_45 = sext i17 %p_Val2_30 to i32" [PID/pid.cpp:130]   --->   Operation 228 'sext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_46_cast = sext i17 %p_Val2_30 to i18" [PID/pid.cpp:130]   --->   Operation 229 'sext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (2.55ns)   --->   "%tmp_46 = add i32 %tmp_45, %p_Val2_31" [PID/pid.cpp:130]   --->   Operation 230 'add' 'tmp_46' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (2.47ns)   --->   "%tmp_47 = icmp slt i32 %tmp_46, -819200" [PID/pid.cpp:130]   --->   Operation 231 'icmp' 'tmp_47' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (2.47ns)   --->   "%tmp_48 = icmp sgt i32 %tmp_46, 819200" [PID/pid.cpp:130]   --->   Operation 232 'icmp' 'tmp_48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%p_tmp_3_cast = select i1 %tmp_47, i32 -819200, i32 819200" [PID/pid.cpp:130]   --->   Operation 233 'select' 'p_tmp_3_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_49 = or i1 %tmp_47, %tmp_48" [PID/pid.cpp:130]   --->   Operation 234 'or' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_50 = select i1 %tmp_49, i32 %p_tmp_3_cast, i32 %tmp_46" [PID/pid.cpp:130]   --->   Operation 235 'select' 'tmp_50' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "store i32 %tmp_50, i32* @integral_rate_V_0, align 4" [PID/pid.cpp:130]   --->   Operation 236 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%p_Val2_32 = load i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:131]   --->   Operation 237 'load' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i16 %p_Val2_32 to i18" [PID/pid.cpp:131]   --->   Operation 238 'sext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (2.10ns)   --->   "%tmp_51 = sub i18 %tmp_46_cast, %tmp_51_cast" [PID/pid.cpp:131]   --->   Operation 239 'sub' 'tmp_51' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %kp_V_load_3 to i49" [PID/pid.cpp:132]   --->   Operation 240 'sext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%OP2_V_7_cast = sext i17 %p_Val2_30 to i49" [PID/pid.cpp:132]   --->   Operation 241 'sext' 'OP2_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (8.51ns)   --->   "%p_Val2_33 = mul i49 %OP2_V_7_cast, %OP1_V_7_cast" [PID/pid.cpp:132]   --->   Operation 242 'mul' 'p_Val2_33' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "store i16 %tmp_61, i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:134]   --->   Operation 243 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%p_Val2_40 = load i32* @integral_rate_V_1, align 4" [PID/pid.cpp:141]   --->   Operation 244 'load' 'p_Val2_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_64 = sext i17 %p_Val2_39 to i32" [PID/pid.cpp:141]   --->   Operation 245 'sext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_66_cast = sext i17 %p_Val2_39 to i18" [PID/pid.cpp:141]   --->   Operation 246 'sext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (2.55ns)   --->   "%tmp_65 = add i32 %tmp_64, %p_Val2_40" [PID/pid.cpp:141]   --->   Operation 247 'add' 'tmp_65' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (2.47ns)   --->   "%tmp_66 = icmp slt i32 %tmp_65, -819200" [PID/pid.cpp:141]   --->   Operation 248 'icmp' 'tmp_66' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (2.47ns)   --->   "%tmp_67 = icmp sgt i32 %tmp_65, 819200" [PID/pid.cpp:141]   --->   Operation 249 'icmp' 'tmp_67' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%p_tmp_4_cast = select i1 %tmp_66, i32 -819200, i32 819200" [PID/pid.cpp:141]   --->   Operation 250 'select' 'p_tmp_4_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_68 = or i1 %tmp_66, %tmp_67" [PID/pid.cpp:141]   --->   Operation 251 'or' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_69 = select i1 %tmp_68, i32 %p_tmp_4_cast, i32 %tmp_65" [PID/pid.cpp:141]   --->   Operation 252 'select' 'tmp_69' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "store i32 %tmp_69, i32* @integral_rate_V_1, align 4" [PID/pid.cpp:141]   --->   Operation 253 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%p_Val2_41 = load i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:142]   --->   Operation 254 'load' 'p_Val2_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_71_cast = sext i16 %p_Val2_41 to i18" [PID/pid.cpp:142]   --->   Operation 255 'sext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (2.10ns)   --->   "%tmp_70 = sub i18 %tmp_66_cast, %tmp_71_cast" [PID/pid.cpp:142]   --->   Operation 256 'sub' 'tmp_70' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %kp_V_load_4 to i49" [PID/pid.cpp:143]   --->   Operation 257 'sext' 'OP1_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%OP2_V_10_cast = sext i17 %p_Val2_39 to i49" [PID/pid.cpp:143]   --->   Operation 258 'sext' 'OP2_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (8.51ns)   --->   "%p_Val2_42 = mul i49 %OP2_V_10_cast, %OP1_V_10_cast" [PID/pid.cpp:143]   --->   Operation 259 'mul' 'p_Val2_42' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "store i16 %tmp_80, i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:146]   --->   Operation 260 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i32 %kp_V_load_5 to i49" [PID/pid.cpp:152]   --->   Operation 261 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i17 %r_V_1 to i49" [PID/pid.cpp:152]   --->   Operation 262 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (8.51ns)   --->   "%p_Val2_48 = mul nsw i49 %OP2_V_5, %OP1_V_5" [PID/pid.cpp:152]   --->   Operation 263 'mul' 'p_Val2_48' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_83 = call i17 @_ssdm_op_PartSelect.i17.i49.i32.i32(i49 %p_Val2_48, i32 13, i32 29)" [PID/pid.cpp:152]   --->   Operation 264 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i32 %ki_V_load_2 to i64" [PID/pid.cpp:132]   --->   Operation 265 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i32 %tmp_50 to i64" [PID/pid.cpp:132]   --->   Operation 266 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (8.51ns)   --->   "%p_Val2_34 = mul nsw i64 %OP2_V_3, %OP1_V_3" [PID/pid.cpp:132]   --->   Operation 267 'mul' 'p_Val2_34' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %kd_V_load_2 to i50" [PID/pid.cpp:132]   --->   Operation 268 'sext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%OP2_V_9_cast = sext i18 %tmp_51 to i50" [PID/pid.cpp:132]   --->   Operation 269 'sext' 'OP2_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (8.51ns)   --->   "%p_Val2_36 = mul i50 %OP2_V_9_cast, %OP1_V_9_cast" [PID/pid.cpp:132]   --->   Operation 270 'mul' 'p_Val2_36' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %ki_V_load_3 to i64" [PID/pid.cpp:143]   --->   Operation 271 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i32 %tmp_69 to i64" [PID/pid.cpp:143]   --->   Operation 272 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (8.51ns)   --->   "%p_Val2_43 = mul nsw i64 %OP2_V_4, %OP1_V_4" [PID/pid.cpp:143]   --->   Operation 273 'mul' 'p_Val2_43' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%p_Val2_33_cast = sext i49 %p_Val2_33 to i64" [PID/pid.cpp:132]   --->   Operation 274 'sext' 'p_Val2_33_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_52 = zext i64 %p_Val2_33_cast to i65" [PID/pid.cpp:132]   --->   Operation 275 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_53 = zext i64 %p_Val2_34 to i65" [PID/pid.cpp:132]   --->   Operation 276 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (3.52ns)   --->   "%p_Val2_35 = add nsw i65 %tmp_52, %tmp_53" [PID/pid.cpp:132]   --->   Operation 277 'add' 'p_Val2_35' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%p_Val2_42_cast = sext i49 %p_Val2_42 to i64" [PID/pid.cpp:143]   --->   Operation 278 'sext' 'p_Val2_42_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_71 = zext i64 %p_Val2_42_cast to i65" [PID/pid.cpp:143]   --->   Operation 279 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_72 = zext i64 %p_Val2_43 to i65" [PID/pid.cpp:143]   --->   Operation 280 'zext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (3.52ns)   --->   "%p_Val2_44 = add nsw i65 %tmp_71, %tmp_72" [PID/pid.cpp:143]   --->   Operation 281 'add' 'p_Val2_44' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i32 %kd_V_load_3 to i50" [PID/pid.cpp:143]   --->   Operation 282 'sext' 'OP1_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%OP2_V_12_cast = sext i18 %tmp_70 to i50" [PID/pid.cpp:143]   --->   Operation 283 'sext' 'OP2_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (8.51ns)   --->   "%p_Val2_45 = mul i50 %OP2_V_12_cast, %OP1_V_12_cast" [PID/pid.cpp:143]   --->   Operation 284 'mul' 'p_Val2_45' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.99>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%p_Val2_36_cast = sext i50 %p_Val2_36 to i64" [PID/pid.cpp:132]   --->   Operation 285 'sext' 'p_Val2_36_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_54 = zext i65 %p_Val2_35 to i66" [PID/pid.cpp:132]   --->   Operation 286 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_55 = zext i64 %p_Val2_36_cast to i66" [PID/pid.cpp:132]   --->   Operation 287 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (3.54ns)   --->   "%p_Val2_37 = add nsw i66 %tmp_55, %tmp_54" [PID/pid.cpp:132]   --->   Operation 288 'add' 'p_Val2_37' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_37, i32 13, i32 44)" [PID/pid.cpp:132]   --->   Operation 289 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (2.47ns)   --->   "%tmp_57 = icmp slt i32 %tmp_56, -8192" [PID/pid.cpp:133]   --->   Operation 290 'icmp' 'tmp_57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (2.47ns)   --->   "%tmp_58 = icmp sgt i32 %tmp_56, 8183" [PID/pid.cpp:133]   --->   Operation 291 'icmp' 'tmp_58' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_59 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_37, i32 13, i32 29)" [PID/pid.cpp:132]   --->   Operation 292 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%phitmp1 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_59, i2 0)" [PID/pid.cpp:133]   --->   Operation 293 'bitconcatenate' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%sel_tmp = xor i1 %tmp_57, true" [PID/pid.cpp:133]   --->   Operation 294 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%sel_tmp2 = and i1 %tmp_58, %sel_tmp" [PID/pid.cpp:133]   --->   Operation 295 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_60 = or i1 %tmp_57, %sel_tmp2" [PID/pid.cpp:163]   --->   Operation 296 'or' 'tmp_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%p_Val2_45_cast = sext i50 %p_Val2_45 to i64" [PID/pid.cpp:143]   --->   Operation 297 'sext' 'p_Val2_45_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_73 = zext i65 %p_Val2_44 to i66" [PID/pid.cpp:143]   --->   Operation 298 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_74 = zext i64 %p_Val2_45_cast to i66" [PID/pid.cpp:143]   --->   Operation 299 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (3.54ns)   --->   "%p_Val2_46 = add nsw i66 %tmp_74, %tmp_73" [PID/pid.cpp:143]   --->   Operation 300 'add' 'p_Val2_46' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_46, i32 13, i32 44)" [PID/pid.cpp:143]   --->   Operation 301 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (2.47ns)   --->   "%tmp_76 = icmp slt i32 %tmp_75, -8192" [PID/pid.cpp:145]   --->   Operation 302 'icmp' 'tmp_76' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (2.47ns)   --->   "%tmp_77 = icmp sgt i32 %tmp_75, 8183" [PID/pid.cpp:145]   --->   Operation 303 'icmp' 'tmp_77' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_78 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_46, i32 13, i32 29)" [PID/pid.cpp:143]   --->   Operation 304 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%phitmp2 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_78, i2 0)" [PID/pid.cpp:145]   --->   Operation 305 'bitconcatenate' 'phitmp2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%sel_tmp6 = xor i1 %tmp_76, true" [PID/pid.cpp:145]   --->   Operation 306 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%sel_tmp7 = and i1 %tmp_77, %sel_tmp6" [PID/pid.cpp:145]   --->   Operation 307 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_79 = or i1 %tmp_76, %sel_tmp7" [PID/pid.cpp:164]   --->   Operation 308 'or' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_84_cast = select i1 %tmp_57, i19 -32768, i19 32732" [PID/pid.cpp:163]   --->   Operation 309 'select' 'tmp_84_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_84 = select i1 %tmp_60, i19 %tmp_84_cast, i19 %phitmp1" [PID/pid.cpp:163]   --->   Operation 310 'select' 'tmp_84' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_86_cast = select i1 %tmp_76, i19 -32768, i19 32732" [PID/pid.cpp:164]   --->   Operation 311 'select' 'tmp_86_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_85 = select i1 %tmp_79, i19 %tmp_86_cast, i19 %phitmp2" [PID/pid.cpp:164]   --->   Operation 312 'select' 'tmp_85' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.14>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%p_shl1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_84, i13 0)" [PID/pid.cpp:171]   --->   Operation 313 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i32 %p_shl1 to i33" [PID/pid.cpp:171]   --->   Operation 314 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%p_Val2_50 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_85, i13 0)" [PID/pid.cpp:171]   --->   Operation 315 'bitconcatenate' 'p_Val2_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%p_Val2_50_cast = sext i32 %p_Val2_50 to i33" [PID/pid.cpp:171]   --->   Operation 316 'sext' 'p_Val2_50_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (2.55ns)   --->   "%addconv = sub i33 %p_Val2_50_cast, %p_shl1_cast" [PID/pid.cpp:171]   --->   Operation 317 'sub' 'addconv' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%p_shl = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_83, i15 0)" [PID/pid.cpp:171]   --->   Operation 318 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%p_shl_cast1 = sext i32 %p_shl to i34" [PID/pid.cpp:171]   --->   Operation 319 'sext' 'p_shl_cast1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_89_cast = sext i33 %addconv to i34" [PID/pid.cpp:171]   --->   Operation 320 'sext' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (2.59ns)   --->   "%r_V_2 = sub i34 %tmp_89_cast, %p_shl_cast1" [PID/pid.cpp:171]   --->   Operation 321 'sub' 'r_V_2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (2.55ns)   --->   "%sum = add i33 %p_shl1_cast, %p_Val2_50_cast" [PID/pid.cpp:171]   --->   Operation 322 'add' 'sum' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%sum_cast = sext i33 %sum to i34" [PID/pid.cpp:171]   --->   Operation 323 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (2.59ns)   --->   "%r_V_2_1 = sub i34 %p_shl_cast1, %sum_cast" [PID/pid.cpp:171]   --->   Operation 324 'sub' 'r_V_2_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [1/1] (2.59ns)   --->   "%addconv2 = add i34 %p_shl_cast1, %sum_cast" [PID/pid.cpp:171]   --->   Operation 325 'add' 'addconv2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (2.55ns)   --->   "%addconv3 = sub i33 %p_shl1_cast, %p_Val2_50_cast" [PID/pid.cpp:171]   --->   Operation 326 'sub' 'addconv3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.49>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i32 %p_shl to i33" [PID/pid.cpp:171]   --->   Operation 327 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (2.55ns)   --->   "%p_Val2_51 = sub i33 0, %p_shl_cast" [PID/pid.cpp:171]   --->   Operation 328 'sub' 'p_Val2_51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_90_cast = sext i33 %p_Val2_51 to i34" [PID/pid.cpp:171]   --->   Operation 329 'sext' 'tmp_90_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%OP1_V_16_cast_cast = sext i34 %r_V_2 to i49" [PID/pid.cpp:171]   --->   Operation 330 'sext' 'OP1_V_16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (8.49ns)   --->   "%p_Val2_52 = mul i49 10813, %OP1_V_16_cast_cast" [PID/pid.cpp:171]   --->   Operation 331 'mul' 'p_Val2_52' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i49 %p_Val2_52 to i47" [PID/pid.cpp:171]   --->   Operation 332 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%OP1_V_17_1_cast_cast = sext i34 %r_V_2_1 to i49" [PID/pid.cpp:171]   --->   Operation 333 'sext' 'OP1_V_17_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (8.49ns)   --->   "%p_Val2_79_1 = mul i49 10813, %OP1_V_17_1_cast_cast" [PID/pid.cpp:171]   --->   Operation 334 'mul' 'p_Val2_79_1' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i49 %p_Val2_79_1 to i47" [PID/pid.cpp:171]   --->   Operation 335 'trunc' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%OP1_V_17_2_cast = sext i34 %addconv2 to i49" [PID/pid.cpp:171]   --->   Operation 336 'sext' 'OP1_V_17_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (8.49ns)   --->   "%p_Val2_79_2 = mul i49 10813, %OP1_V_17_2_cast" [PID/pid.cpp:171]   --->   Operation 337 'mul' 'p_Val2_79_2' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i49 %p_Val2_79_2 to i47" [PID/pid.cpp:171]   --->   Operation 338 'trunc' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_101_3_cast = sext i33 %addconv3 to i34" [PID/pid.cpp:171]   --->   Operation 339 'sext' 'tmp_101_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (2.59ns)   --->   "%r_V_2_3 = sub i34 %tmp_101_3_cast, %p_shl_cast1" [PID/pid.cpp:171]   --->   Operation 340 'sub' 'r_V_2_3' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (2.59ns)   --->   "%r_V_2_4 = add i34 %p_shl_cast1, %tmp_89_cast" [PID/pid.cpp:171]   --->   Operation 341 'add' 'r_V_2_4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (2.59ns)   --->   "%r_V_2_5 = sub i34 %tmp_90_cast, %sum_cast" [PID/pid.cpp:171]   --->   Operation 342 'sub' 'r_V_2_5' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (2.59ns)   --->   "%addconv4 = sub i34 %sum_cast, %p_shl_cast1" [PID/pid.cpp:171]   --->   Operation 343 'sub' 'addconv4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (2.59ns)   --->   "%r_V_2_7 = add i34 %p_shl_cast1, %tmp_101_3_cast" [PID/pid.cpp:171]   --->   Operation 344 'add' 'r_V_2_7' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%p_Val2_52_cast = sext i49 %p_Val2_52 to i50" [PID/pid.cpp:171]   --->   Operation 345 'sext' 'p_Val2_52_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_86 = call i46 @_ssdm_op_BitConcatenate.i46.i16.i30(i16 %p_Val2_49, i30 0)" [PID/pid.cpp:171]   --->   Operation 346 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_92_cast_cast1 = sext i46 %tmp_86 to i51" [PID/pid.cpp:171]   --->   Operation 347 'sext' 'tmp_92_cast_cast1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_92_cast_cast2 = sext i46 %tmp_86 to i53" [PID/pid.cpp:171]   --->   Operation 348 'sext' 'tmp_92_cast_cast2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_92_cast_cast = sext i46 %tmp_86 to i52" [PID/pid.cpp:171]   --->   Operation 349 'sext' 'tmp_92_cast_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_89_cast9 = zext i50 %p_Val2_52_cast to i52" [PID/pid.cpp:171]   --->   Operation 350 'zext' 'tmp_89_cast9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_88 = sext i46 %tmp_86 to i47" [PID/pid.cpp:171]   --->   Operation 351 'sext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (3.15ns)   --->   "%p_Val2_53 = add i52 %tmp_89_cast9, %tmp_92_cast_cast" [PID/pid.cpp:171]   --->   Operation 352 'add' 'p_Val2_53' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [1/1] (3.07ns)   --->   "%p_Val2_54_cast = add i47 %tmp_88, %tmp_87" [PID/pid.cpp:171]   --->   Operation 353 'add' 'p_Val2_54_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_89 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_54_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 354 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_54_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 355 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (2.43ns)   --->   "%tmp_91 = icmp sgt i19 %tmp_89, 32735" [PID/pid.cpp:176]   --->   Operation 356 'icmp' 'tmp_91' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%phitmp4 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_53, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 357 'partselect' 'phitmp4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp1 = xor i1 %tmp_90, true" [PID/pid.cpp:176]   --->   Operation 358 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp_91, %sel_tmp1" [PID/pid.cpp:176]   --->   Operation 359 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%sel_tmp5_cast = select i1 %sel_tmp4, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 360 'select' 'sel_tmp5_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%tmp_92 = or i1 %sel_tmp4, %tmp_90" [PID/pid.cpp:176]   --->   Operation 361 'or' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_54 = select i1 %tmp_92, i16 %sel_tmp5_cast, i16 %phitmp4" [PID/pid.cpp:176]   --->   Operation 362 'select' 'p_Val2_54' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 363 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 8)" [PID/pid.cpp:176]   --->   Operation 363 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%p_Val2_79_1_cast = sext i49 %p_Val2_79_1 to i51" [PID/pid.cpp:171]   --->   Operation 364 'sext' 'p_Val2_79_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_10541_1_cast = zext i51 %p_Val2_79_1_cast to i53" [PID/pid.cpp:171]   --->   Operation 365 'zext' 'tmp_10541_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (3.18ns)   --->   "%p_Val2_80_1 = add i53 %tmp_10541_1_cast, %tmp_92_cast_cast2" [PID/pid.cpp:171]   --->   Operation 366 'add' 'p_Val2_80_1' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [1/1] (3.07ns)   --->   "%p_Val2_80_1_cast = add i47 %tmp_88, %tmp_93" [PID/pid.cpp:171]   --->   Operation 367 'add' 'p_Val2_80_1_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_107_1 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_80_1_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 368 'partselect' 'tmp_107_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_80_1_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 369 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (2.43ns)   --->   "%tmp_109_1 = icmp sgt i19 %tmp_107_1, 32735" [PID/pid.cpp:176]   --->   Operation 370 'icmp' 'tmp_109_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_1)   --->   "%phitmp44_1 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_80_1, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 371 'partselect' 'phitmp44_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp9 = xor i1 %tmp_94, true" [PID/pid.cpp:176]   --->   Operation 372 'xor' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_109_1, %sel_tmp9" [PID/pid.cpp:176]   --->   Operation 373 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_1)   --->   "%sel_tmp8_cast = select i1 %sel_tmp3, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 374 'select' 'sel_tmp8_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_1)   --->   "%tmp_95 = or i1 %sel_tmp3, %tmp_94" [PID/pid.cpp:176]   --->   Operation 375 'or' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_1 = select i1 %tmp_95, i16 %sel_tmp8_cast, i16 %phitmp44_1" [PID/pid.cpp:176]   --->   Operation 376 'select' 'p_Val2_81_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_10541_2_cast = zext i49 %p_Val2_79_2 to i51" [PID/pid.cpp:171]   --->   Operation 377 'zext' 'tmp_10541_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (3.13ns)   --->   "%p_Val2_80_2 = add i51 %tmp_10541_2_cast, %tmp_92_cast_cast1" [PID/pid.cpp:171]   --->   Operation 378 'add' 'p_Val2_80_2' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (3.07ns)   --->   "%p_Val2_80_2_cast = add i47 %tmp_88, %tmp_96" [PID/pid.cpp:171]   --->   Operation 379 'add' 'p_Val2_80_2_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_107_2 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_80_2_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 380 'partselect' 'tmp_107_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_80_2_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 381 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (2.43ns)   --->   "%tmp_109_2 = icmp sgt i19 %tmp_107_2, 32735" [PID/pid.cpp:176]   --->   Operation 382 'icmp' 'tmp_109_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_2)   --->   "%phitmp44_2 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_80_2, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 383 'partselect' 'phitmp44_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp5 = xor i1 %tmp_97, true" [PID/pid.cpp:176]   --->   Operation 384 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_109_2, %sel_tmp5" [PID/pid.cpp:176]   --->   Operation 385 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_2)   --->   "%sel_tmp12_cast = select i1 %sel_tmp8, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 386 'select' 'sel_tmp12_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_2)   --->   "%tmp_98 = or i1 %sel_tmp8, %tmp_97" [PID/pid.cpp:176]   --->   Operation 387 'or' 'tmp_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 388 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_2 = select i1 %tmp_98, i16 %sel_tmp12_cast, i16 %phitmp44_2" [PID/pid.cpp:176]   --->   Operation 388 'select' 'p_Val2_81_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%OP1_V_17_3_cast_cast = sext i34 %r_V_2_3 to i49" [PID/pid.cpp:171]   --->   Operation 389 'sext' 'OP1_V_17_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (8.49ns)   --->   "%p_Val2_79_3 = mul i49 10813, %OP1_V_17_3_cast_cast" [PID/pid.cpp:171]   --->   Operation 390 'mul' 'p_Val2_79_3' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i49 %p_Val2_79_3 to i47" [PID/pid.cpp:171]   --->   Operation 391 'trunc' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%OP1_V_17_4_cast = sext i34 %r_V_2_4 to i49" [PID/pid.cpp:171]   --->   Operation 392 'sext' 'OP1_V_17_4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (8.49ns)   --->   "%p_Val2_79_4 = mul i49 10813, %OP1_V_17_4_cast" [PID/pid.cpp:171]   --->   Operation 393 'mul' 'p_Val2_79_4' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i49 %p_Val2_79_4 to i47" [PID/pid.cpp:171]   --->   Operation 394 'trunc' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%OP1_V_17_5_cast_cast = sext i34 %r_V_2_5 to i49" [PID/pid.cpp:171]   --->   Operation 395 'sext' 'OP1_V_17_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (8.49ns)   --->   "%p_Val2_79_5 = mul i49 10813, %OP1_V_17_5_cast_cast" [PID/pid.cpp:171]   --->   Operation 396 'mul' 'p_Val2_79_5' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i49 %p_Val2_79_5 to i47" [PID/pid.cpp:171]   --->   Operation 397 'trunc' 'tmp_106' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 398 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_54, i2 -1)" [PID/pid.cpp:176]   --->   Operation 398 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%p_Val2_79_3_cast = sext i49 %p_Val2_79_3 to i50" [PID/pid.cpp:171]   --->   Operation 399 'sext' 'p_Val2_79_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_10541_3_cast = zext i50 %p_Val2_79_3_cast to i52" [PID/pid.cpp:171]   --->   Operation 400 'zext' 'tmp_10541_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (3.15ns)   --->   "%p_Val2_80_3 = add i52 %tmp_10541_3_cast, %tmp_92_cast_cast" [PID/pid.cpp:171]   --->   Operation 401 'add' 'p_Val2_80_3' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (3.07ns)   --->   "%p_Val2_80_3_cast = add i47 %tmp_88, %tmp_99" [PID/pid.cpp:171]   --->   Operation 402 'add' 'p_Val2_80_3_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_107_3 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_80_3_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 403 'partselect' 'tmp_107_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_80_3_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 404 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (2.43ns)   --->   "%tmp_109_3 = icmp sgt i19 %tmp_107_3, 32735" [PID/pid.cpp:176]   --->   Operation 405 'icmp' 'tmp_109_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_3)   --->   "%phitmp44_3 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_80_3, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 406 'partselect' 'phitmp44_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %tmp_100, true" [PID/pid.cpp:176]   --->   Operation 407 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_109_3, %sel_tmp10" [PID/pid.cpp:176]   --->   Operation 408 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_3)   --->   "%sel_tmp15_cast = select i1 %sel_tmp11, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 409 'select' 'sel_tmp15_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_3)   --->   "%tmp_101 = or i1 %sel_tmp11, %tmp_100" [PID/pid.cpp:176]   --->   Operation 410 'or' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_3 = select i1 %tmp_101, i16 %sel_tmp15_cast, i16 %phitmp44_3" [PID/pid.cpp:176]   --->   Operation 411 'select' 'p_Val2_81_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_10541_4_cast = zext i49 %p_Val2_79_4 to i51" [PID/pid.cpp:171]   --->   Operation 412 'zext' 'tmp_10541_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (3.13ns)   --->   "%p_Val2_80_4 = add i51 %tmp_10541_4_cast, %tmp_92_cast_cast1" [PID/pid.cpp:171]   --->   Operation 413 'add' 'p_Val2_80_4' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [1/1] (3.07ns)   --->   "%p_Val2_80_4_cast = add i47 %tmp_88, %tmp_102" [PID/pid.cpp:171]   --->   Operation 414 'add' 'p_Val2_80_4_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_107_4 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_80_4_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 415 'partselect' 'tmp_107_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_80_4_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 416 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (2.43ns)   --->   "%tmp_109_4 = icmp sgt i19 %tmp_107_4, 32735" [PID/pid.cpp:176]   --->   Operation 417 'icmp' 'tmp_109_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_4)   --->   "%phitmp44_4 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_80_4, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 418 'partselect' 'phitmp44_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = xor i1 %tmp_104, true" [PID/pid.cpp:176]   --->   Operation 419 'xor' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp_109_4, %sel_tmp12" [PID/pid.cpp:176]   --->   Operation 420 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_4)   --->   "%sel_tmp18_cast = select i1 %sel_tmp13, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 421 'select' 'sel_tmp18_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_4)   --->   "%tmp_103 = or i1 %sel_tmp13, %tmp_104" [PID/pid.cpp:176]   --->   Operation 422 'or' 'tmp_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 423 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_4 = select i1 %tmp_103, i16 %sel_tmp18_cast, i16 %phitmp44_4" [PID/pid.cpp:176]   --->   Operation 423 'select' 'p_Val2_81_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%p_Val2_79_5_cast = sext i49 %p_Val2_79_5 to i51" [PID/pid.cpp:171]   --->   Operation 424 'sext' 'p_Val2_79_5_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_10541_5_cast = zext i51 %p_Val2_79_5_cast to i53" [PID/pid.cpp:171]   --->   Operation 425 'zext' 'tmp_10541_5_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (3.18ns)   --->   "%p_Val2_80_5 = add i53 %tmp_10541_5_cast, %tmp_92_cast_cast2" [PID/pid.cpp:171]   --->   Operation 426 'add' 'p_Val2_80_5' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 427 [1/1] (3.07ns)   --->   "%p_Val2_80_5_cast = add i47 %tmp_88, %tmp_106" [PID/pid.cpp:171]   --->   Operation 427 'add' 'p_Val2_80_5_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_107_5 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_80_5_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 428 'partselect' 'tmp_107_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_80_5_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 429 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 430 [1/1] (2.43ns)   --->   "%tmp_109_5 = icmp sgt i19 %tmp_107_5, 32735" [PID/pid.cpp:176]   --->   Operation 430 'icmp' 'tmp_109_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_5)   --->   "%phitmp44_5 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_80_5, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 431 'partselect' 'phitmp44_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp14 = xor i1 %tmp_108, true" [PID/pid.cpp:176]   --->   Operation 432 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp15 = and i1 %tmp_109_5, %sel_tmp14" [PID/pid.cpp:176]   --->   Operation 433 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_5)   --->   "%sel_tmp21_cast = select i1 %sel_tmp15, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 434 'select' 'sel_tmp21_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_5)   --->   "%tmp_105 = or i1 %sel_tmp15, %tmp_108" [PID/pid.cpp:176]   --->   Operation 435 'or' 'tmp_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 436 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_5 = select i1 %tmp_105, i16 %sel_tmp21_cast, i16 %phitmp44_5" [PID/pid.cpp:176]   --->   Operation 436 'select' 'p_Val2_81_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 437 [1/1] (0.00ns)   --->   "%OP1_V_17_6_cast = sext i34 %addconv4 to i49" [PID/pid.cpp:171]   --->   Operation 437 'sext' 'OP1_V_17_6_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 438 [1/1] (8.49ns)   --->   "%p_Val2_79_6 = mul i49 10813, %OP1_V_17_6_cast" [PID/pid.cpp:171]   --->   Operation 438 'mul' 'p_Val2_79_6' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i49 %p_Val2_79_6 to i47" [PID/pid.cpp:171]   --->   Operation 439 'trunc' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%OP1_V_17_7_cast = sext i34 %r_V_2_7 to i49" [PID/pid.cpp:171]   --->   Operation 440 'sext' 'OP1_V_17_7_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (8.49ns)   --->   "%p_Val2_79_7 = mul i49 10813, %OP1_V_17_7_cast" [PID/pid.cpp:171]   --->   Operation 441 'mul' 'p_Val2_79_7' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i49 %p_Val2_79_7 to i47" [PID/pid.cpp:171]   --->   Operation 442 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 443 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_1, i2 -1)" [PID/pid.cpp:176]   --->   Operation 443 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_10541_6_cast = zext i49 %p_Val2_79_6 to i51" [PID/pid.cpp:171]   --->   Operation 444 'zext' 'tmp_10541_6_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 445 [1/1] (3.13ns)   --->   "%p_Val2_80_6 = add i51 %tmp_10541_6_cast, %tmp_92_cast_cast1" [PID/pid.cpp:171]   --->   Operation 445 'add' 'p_Val2_80_6' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 446 [1/1] (3.07ns)   --->   "%p_Val2_80_6_cast = add i47 %tmp_88, %tmp_110" [PID/pid.cpp:171]   --->   Operation 446 'add' 'p_Val2_80_6_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_107_6 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_80_6_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 447 'partselect' 'tmp_107_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_80_6_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 448 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 449 [1/1] (2.43ns)   --->   "%tmp_109_6 = icmp sgt i19 %tmp_107_6, 32735" [PID/pid.cpp:176]   --->   Operation 449 'icmp' 'tmp_109_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_6)   --->   "%phitmp44_6 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_80_6, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 450 'partselect' 'phitmp44_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %tmp_111, true" [PID/pid.cpp:176]   --->   Operation 451 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 452 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %tmp_109_6, %sel_tmp16" [PID/pid.cpp:176]   --->   Operation 452 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_6)   --->   "%sel_tmp24_cast = select i1 %sel_tmp17, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 453 'select' 'sel_tmp24_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_6)   --->   "%tmp_107 = or i1 %sel_tmp17, %tmp_111" [PID/pid.cpp:176]   --->   Operation 454 'or' 'tmp_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 455 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_6 = select i1 %tmp_107, i16 %sel_tmp24_cast, i16 %phitmp44_6" [PID/pid.cpp:176]   --->   Operation 455 'select' 'p_Val2_81_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_10541_7_cast = zext i49 %p_Val2_79_7 to i51" [PID/pid.cpp:171]   --->   Operation 456 'zext' 'tmp_10541_7_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 457 [1/1] (3.13ns)   --->   "%p_Val2_80_7 = add i51 %tmp_10541_7_cast, %tmp_92_cast_cast1" [PID/pid.cpp:171]   --->   Operation 457 'add' 'p_Val2_80_7' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 458 [1/1] (3.07ns)   --->   "%p_Val2_80_7_cast = add i47 %tmp_88, %tmp_112" [PID/pid.cpp:171]   --->   Operation 458 'add' 'p_Val2_80_7_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_107_7 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_80_7_cast, i32 28, i32 46)" [PID/pid.cpp:171]   --->   Operation 459 'partselect' 'tmp_107_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_80_7_cast, i32 46)" [PID/pid.cpp:176]   --->   Operation 460 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 461 [1/1] (2.43ns)   --->   "%tmp_109_7 = icmp sgt i19 %tmp_107_7, 32735" [PID/pid.cpp:176]   --->   Operation 461 'icmp' 'tmp_109_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_7)   --->   "%phitmp44_7 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_80_7, i32 30, i32 45)" [PID/pid.cpp:176]   --->   Operation 462 'partselect' 'phitmp44_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = xor i1 %tmp_113, true" [PID/pid.cpp:176]   --->   Operation 463 'xor' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp19 = and i1 %tmp_109_7, %sel_tmp18" [PID/pid.cpp:176]   --->   Operation 464 'and' 'sel_tmp19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_7)   --->   "%sel_tmp27_cast = select i1 %sel_tmp19, i16 8183, i16 0" [PID/pid.cpp:176]   --->   Operation 465 'select' 'sel_tmp27_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_81_7)   --->   "%tmp_109 = or i1 %sel_tmp19, %tmp_113" [PID/pid.cpp:176]   --->   Operation 466 'or' 'tmp_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 467 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_81_7 = select i1 %tmp_109, i16 %sel_tmp27_cast, i16 %phitmp44_7" [PID/pid.cpp:176]   --->   Operation 467 'select' 'p_Val2_81_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 468 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_2, i2 -1)" [PID/pid.cpp:176]   --->   Operation 468 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 469 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_3, i2 -1)" [PID/pid.cpp:176]   --->   Operation 469 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 470 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_4, i2 -1)" [PID/pid.cpp:176]   --->   Operation 470 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 471 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_5, i2 -1)" [PID/pid.cpp:176]   --->   Operation 471 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 472 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_6, i2 -1)" [PID/pid.cpp:176]   --->   Operation 472 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 473 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_81_7, i2 -1)" [PID/pid.cpp:176]   --->   Operation 473 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 474 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:176]   --->   Operation 474 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 475 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:176]   --->   Operation 475 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 476 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:176]   --->   Operation 476 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 477 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:176]   --->   Operation 477 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !106"   --->   Operation 478 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !112"   --->   Operation 479 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !116"   --->   Operation 480 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !120"   --->   Operation 481 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !126"   --->   Operation 482 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !130"   --->   Operation 483 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind"   --->   Operation 484 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:18]   --->   Operation 485 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:20]   --->   Operation 486 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 487 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 488 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 489 'specmemcore' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 490 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 491 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 492 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 493 'specmemcore' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 494 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 495 'specmemcore' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 496 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str5, [4 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 497 'specinterface' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:176]   --->   Operation 498 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 499 [1/1] (0.00ns)   --->   "ret void" [PID/pid.cpp:178]   --->   Operation 499 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('cmdIn_V_addr_4', PID/pid.cpp:59) [47]  (0 ns)
	'load' operation ('__Val2__', PID/pid.cpp:59) on array 'cmdIn_V' [48]  (2.32 ns)

 <State 2>: 6.53ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:59) on array 'cmdIn_V' [48]  (2.32 ns)
	'icmp' operation ('tmp_4', PID/pid.cpp:63) [52]  (2.1 ns)
	'select' operation ('p_s', PID/pid.cpp:63) [54]  (0 ns)
	'select' operation ('p_1', PID/pid.cpp:63) [55]  (0 ns)
	'icmp' operation ('tmp_6', PID/pid.cpp:63) [56]  (1.13 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:59) on array 'cmdIn_V' [42]  (2.32 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:72) [68]  (2.08 ns)
	'sub' operation ('tmp_3', PID/pid.cpp:74) [81]  (2.11 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:75) [85]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:75) [90]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:86) [135]  (8.51 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'add' operation ('__Val2__', PID/pid.cpp:86) [138]  (3.52 ns)
	'add' operation ('__Val2__', PID/pid.cpp:86) [147]  (3.55 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('tmp_32', PID/pid.cpp:87) [149]  (2.47 ns)
	'select' operation ('tmp_41_cast', PID/pid.cpp:95) [169]  (0 ns)
	'select' operation ('phitmp6', PID/pid.cpp:95) [171]  (0.978 ns)
	multiplexor before 'phi' operation ('p_Val2_25', PID/pid.cpp:108) with incoming values : ('phitmp5', PID/pid.cpp:95) [176]  (1.77 ns)
	'phi' operation ('p_Val2_25', PID/pid.cpp:108) with incoming values : ('phitmp5', PID/pid.cpp:95) [176]  (0 ns)
	'select' operation ('__Val2__', PID/pid.cpp:129) [179]  (0 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:129) [184]  (2.08 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:132) [202]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:132) [208]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:143) [267]  (8.51 ns)

 <State 12>: 7ns
The critical path consists of the following:
	'add' operation ('__Val2__', PID/pid.cpp:132) [220]  (3.55 ns)
	'icmp' operation ('tmp_57', PID/pid.cpp:133) [222]  (2.47 ns)
	'select' operation ('tmp_84_cast', PID/pid.cpp:163) [293]  (0 ns)
	'select' operation ('tmp_84', PID/pid.cpp:163) [294]  (0.978 ns)

 <State 13>: 5.14ns
The critical path consists of the following:
	'add' operation ('sum', PID/pid.cpp:171) [332]  (2.55 ns)
	'sub' operation ('r_V_2_1', PID/pid.cpp:171) [334]  (2.59 ns)

 <State 14>: 8.5ns
The critical path consists of the following:
	'mul' operation ('p_Val2_52', PID/pid.cpp:171) [310]  (8.5 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (PID/pid.cpp:176) [330]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [331]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [351]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [368]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [388]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [405]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [423]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [440]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:176) [457]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:176) [458]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:176) [458]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:176) [458]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:176) [458]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:176) [458]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
