Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 12 12:31:24 2025
| Host         : LAPTOP-HSFNMV1J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (6)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: div/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.905        0.000                      0                  224        0.145        0.000                      0                  224        4.020        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.905        0.000                      0                  220        0.145        0.000                      0                  220        4.020        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  7.645        0.000                      0                    4        0.533        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[22]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.456ns (18.276%)  route 2.039ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.039     7.828    reset_signal
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[22]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[22]_lopt_replica/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y59         FDRE (Setup_fdre_C_R)       -0.524    14.732    NUMBER_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[23]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.456ns (18.276%)  route 2.039ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.039     7.828    reset_signal
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[23]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[23]_lopt_replica/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y59         FDRE (Setup_fdre_C_R)       -0.524    14.732    NUMBER_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[27]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.456ns (18.276%)  route 2.039ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.039     7.828    reset_signal
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[27]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[27]_lopt_replica/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y59         FDRE (Setup_fdre_C_R)       -0.524    14.732    NUMBER_reg[27]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.456ns (18.276%)  route 2.039ns (81.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.039     7.828    reset_signal
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[7]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X88Y59         FDRE (Setup_fdre_C_R)       -0.524    14.732    NUMBER_reg[7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.456ns (17.910%)  route 2.090ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.090     7.879    reset_signal
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[11]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    14.827    NUMBER_reg[11]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.456ns (17.910%)  route 2.090ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.090     7.879    reset_signal
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[12]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    14.827    NUMBER_reg[12]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[21]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.456ns (17.910%)  route 2.090ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.090     7.879    reset_signal
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[21]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[21]_lopt_replica/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    14.827    NUMBER_reg[21]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.456ns (17.910%)  route 2.090ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.090     7.879    reset_signal
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[23]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    14.827    NUMBER_reg[23]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.456ns (17.910%)  route 2.090ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.090     7.879    reset_signal
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[24]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    14.827    NUMBER_reg[24]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.456ns (17.910%)  route 2.090ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          2.090     7.879    reset_signal
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[27]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    14.827    NUMBER_reg[27]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  6.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 NUMBER_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X87Y57         FDRE                                         r  NUMBER_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  NUMBER_reg[26]/Q
                         net (fo=3, routed)           0.080     1.747    NUMBER_OBUF[26]
    SLICE_X87Y57         FDRE                                         r  NUMBER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X87Y57         FDRE                                         r  NUMBER_reg[30]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y57         FDRE (Hold_fdre_C_D)         0.076     1.601    NUMBER_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 NUMBER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.113%)  route 0.140ns (49.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  NUMBER_reg[3]/Q
                         net (fo=4, routed)           0.140     1.806    NUMBER_OBUF[3]
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[7]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X88Y59         FDRE (Hold_fdre_C_D)         0.063     1.626    NUMBER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbnc/cs/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/dt2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.607     1.526    dbnc/cs/clk_IBUF_BUFG
    SLICE_X84Y51         FDCE                                         r  dbnc/cs/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  dbnc/cs/out_reg[0]/Q
                         net (fo=4, routed)           0.094     1.785    dbnc/cs/out_reg[0]
    SLICE_X85Y51         LUT3 (Prop_lut3_I1_O)        0.048     1.833 r  dbnc/cs/q_i_1/O
                         net (fo=1, routed)           0.000     1.833    dbnc/dt2/out_third_and
    SLICE_X85Y51         FDRE                                         r  dbnc/dt2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.879     2.044    dbnc/dt2/clk_IBUF_BUFG
    SLICE_X85Y51         FDRE                                         r  dbnc/dt2/q_reg/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.107     1.646    dbnc/dt2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 NUMBER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.712%)  route 0.112ns (44.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  NUMBER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  NUMBER_reg[22]/Q
                         net (fo=3, routed)           0.112     1.778    NUMBER_OBUF[22]
    SLICE_X87Y57         FDRE                                         r  NUMBER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X87Y57         FDRE                                         r  NUMBER_reg[26]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X87Y57         FDRE (Hold_fdre_C_D)         0.047     1.588    NUMBER_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 NUMBER_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[30]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X87Y57         FDRE                                         r  NUMBER_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  NUMBER_reg[26]/Q
                         net (fo=3, routed)           0.124     1.790    NUMBER_OBUF[26]
    SLICE_X88Y57         FDRE                                         r  NUMBER_reg[30]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  NUMBER_reg[30]_lopt_replica/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y57         FDRE (Hold_fdre_C_D)         0.059     1.600    NUMBER_reg[30]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 NUMBER_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.251%)  route 0.129ns (47.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  NUMBER_reg[11]/Q
                         net (fo=3, routed)           0.129     1.795    NUMBER_OBUF[11]
    SLICE_X88Y58         FDRE                                         r  NUMBER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y58         FDRE                                         r  NUMBER_reg[15]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y58         FDRE (Hold_fdre_C_D)         0.063     1.604    NUMBER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 NUMBER_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[22]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.072%)  route 0.130ns (47.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X89Y57         FDRE                                         r  NUMBER_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  NUMBER_reg[18]/Q
                         net (fo=3, routed)           0.130     1.796    NUMBER_OBUF[18]
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[22]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X88Y59         FDRE                                         r  NUMBER_reg[22]_lopt_replica/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y59         FDRE (Hold_fdre_C_D)         0.059     1.600    NUMBER_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dbnc/cs/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/dt1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.607     1.526    dbnc/cs/clk_IBUF_BUFG
    SLICE_X84Y51         FDCE                                         r  dbnc/cs/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDCE (Prop_fdce_C_Q)         0.164     1.690 r  dbnc/cs/out_reg[0]/Q
                         net (fo=4, routed)           0.094     1.785    dbnc/cs/out_reg[0]
    SLICE_X85Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  dbnc/cs/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    dbnc/dt1/q_reg_1
    SLICE_X85Y51         FDRE                                         r  dbnc/dt1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.879     2.044    dbnc/dt1/clk_IBUF_BUFG
    SLICE_X85Y51         FDRE                                         r  dbnc/dt1/q_reg/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.091     1.630    dbnc/dt1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 NUMBER_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  NUMBER_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  NUMBER_reg[25]/Q
                         net (fo=3, routed)           0.137     1.803    NUMBER_OBUF[25]
    SLICE_X86Y57         FDRE                                         r  NUMBER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  NUMBER_reg[29]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.075     1.600    NUMBER_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 NUMBER_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.077%)  route 0.128ns (43.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X88Y58         FDRE                                         r  NUMBER_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  NUMBER_reg[19]/Q
                         net (fo=3, routed)           0.128     1.818    NUMBER_OBUF[19]
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[23]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.072     1.613    NUMBER_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X87Y57    AN_MASK_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X84Y57    AN_MASK_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X84Y55    AN_MASK_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X84Y55    AN_MASK_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X85Y55    AN_MASK_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X85Y55    AN_MASK_reg[5]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X85Y55    AN_MASK_reg[6]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X85Y55    AN_MASK_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y59    NUMBER_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc_reset/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc_reset/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X87Y57    AN_MASK_reg[0]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X87Y57    AN_MASK_reg[0]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y57    AN_MASK_reg[1]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y57    AN_MASK_reg[1]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y55    AN_MASK_reg[2]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y55    AN_MASK_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc/syn/last_signal_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc/syn/last_signal_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc_reset/syn/last_signal_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y52    dbnc_reset/syn/last_signal_reg_srl2/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X87Y57    AN_MASK_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X87Y57    AN_MASK_reg[0]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y57    AN_MASK_reg[1]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y57    AN_MASK_reg[1]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y55    AN_MASK_reg[2]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X84Y55    AN_MASK_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 dbnc_reset/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.779ns (41.556%)  route 1.096ns (58.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.731     5.334    dbnc_reset/syn/tr2/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  dbnc_reset/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.478     5.812 r  dbnc_reset/syn/tr2/q_reg/Q
                         net (fo=2, routed)           0.556     6.368    dbnc_reset/dt1/out_sync
    SLICE_X85Y54         LUT2 (Prop_lut2_I1_O)        0.301     6.669 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.540     7.208    dbnc_reset/cs/AR[0]
    SLICE_X86Y54         FDCE                                         f  dbnc_reset/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.612    15.035    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X86Y54         FDCE                                         r  dbnc_reset/cs/out_reg[0]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    dbnc_reset/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 dbnc_reset/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.779ns (41.556%)  route 1.096ns (58.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.731     5.334    dbnc_reset/syn/tr2/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  dbnc_reset/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.478     5.812 r  dbnc_reset/syn/tr2/q_reg/Q
                         net (fo=2, routed)           0.556     6.368    dbnc_reset/dt1/out_sync
    SLICE_X85Y54         LUT2 (Prop_lut2_I1_O)        0.301     6.669 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.540     7.208    dbnc_reset/cs/AR[0]
    SLICE_X86Y54         FDCE                                         f  dbnc_reset/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.612    15.035    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X86Y54         FDCE                                         r  dbnc_reset/cs/out_reg[1]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    dbnc_reset/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 dbnc/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.580ns (30.264%)  route 1.336ns (69.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.731     5.334    dbnc/dt1/clk_IBUF_BUFG
    SLICE_X85Y51         FDRE                                         r  dbnc/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  dbnc/dt1/q_reg/Q
                         net (fo=2, routed)           0.949     6.739    dbnc/dt1/q_reg_0
    SLICE_X85Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.863 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.387     7.250    dbnc/cs/AR[0]
    SLICE_X84Y51         FDCE                                         f  dbnc/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.611    15.034    dbnc/cs/clk_IBUF_BUFG
    SLICE_X84Y51         FDCE                                         r  dbnc/cs/out_reg[1]/C
                         clock pessimism              0.278    15.312    
                         clock uncertainty           -0.035    15.276    
    SLICE_X84Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.915    dbnc/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 dbnc/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.580ns (30.264%)  route 1.336ns (69.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.731     5.334    dbnc/dt1/clk_IBUF_BUFG
    SLICE_X85Y51         FDRE                                         r  dbnc/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  dbnc/dt1/q_reg/Q
                         net (fo=2, routed)           0.949     6.739    dbnc/dt1/q_reg_0
    SLICE_X85Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.863 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.387     7.250    dbnc/cs/AR[0]
    SLICE_X84Y51         FDCE                                         f  dbnc/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.611    15.034    dbnc/cs/clk_IBUF_BUFG
    SLICE_X84Y51         FDCE                                         r  dbnc/cs/out_reg[0]/C
                         clock pessimism              0.278    15.312    
                         clock uncertainty           -0.035    15.276    
    SLICE_X84Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.957    dbnc/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  7.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 dbnc/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.246ns (51.077%)  route 0.236ns (48.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.607     1.526    dbnc/syn/tr2/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  dbnc/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  dbnc/syn/tr2/q_reg/Q
                         net (fo=3, routed)           0.116     1.791    dbnc/dt1/out_sync
    SLICE_X85Y51         LUT2 (Prop_lut2_I1_O)        0.098     1.889 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.119     2.008    dbnc/cs/AR[0]
    SLICE_X84Y51         FDCE                                         f  dbnc/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.879     2.044    dbnc/cs/clk_IBUF_BUFG
    SLICE_X84Y51         FDCE                                         r  dbnc/cs/out_reg[0]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X84Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbnc/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 dbnc/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.246ns (51.077%)  route 0.236ns (48.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.607     1.526    dbnc/syn/tr2/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  dbnc/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  dbnc/syn/tr2/q_reg/Q
                         net (fo=3, routed)           0.116     1.791    dbnc/dt1/out_sync
    SLICE_X85Y51         LUT2 (Prop_lut2_I1_O)        0.098     1.889 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.119     2.008    dbnc/cs/AR[0]
    SLICE_X84Y51         FDCE                                         f  dbnc/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.879     2.044    dbnc/cs/clk_IBUF_BUFG
    SLICE_X84Y51         FDCE                                         r  dbnc/cs/out_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X84Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    dbnc/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.580%)  route 0.352ns (65.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.880 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.184     2.063    dbnc_reset/cs/AR[0]
    SLICE_X86Y54         FDCE                                         f  dbnc_reset/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.879     2.044    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X86Y54         FDCE                                         r  dbnc_reset/cs/out_reg[0]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X86Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.472    dbnc_reset/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.580%)  route 0.352ns (65.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.880 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.184     2.063    dbnc_reset/cs/AR[0]
    SLICE_X86Y54         FDCE                                         f  dbnc_reset/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.879     2.044    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X86Y54         FDCE                                         r  dbnc_reset/cs/out_reg[1]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X86Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.472    dbnc_reset/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.591    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/AN_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.485ns  (logic 4.178ns (39.844%)  route 6.307ns (60.156%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE                         0.000     0.000 r  led/AN_REG_reg[0]/C
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/AN_REG_reg[0]/Q
                         net (fo=1, routed)           0.813     1.331    led/AN_REG[0]
    SLICE_X85Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.455 r  led/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.494     6.949    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.485 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.485    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.308ns  (logic 4.132ns (40.087%)  route 6.176ns (59.913%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE                         0.000     0.000 r  led/AN_REG_reg[3]/C
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[3]/Q
                         net (fo=1, routed)           0.498     0.954    led/AN_REG[3]
    SLICE_X85Y56         LUT2 (Prop_lut2_I0_O)        0.124     1.078 r  led/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.678     6.756    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    10.308 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.308    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 4.324ns (42.830%)  route 5.772ns (57.170%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE                         0.000     0.000 r  led/AN_REG_reg[4]/C
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  led/AN_REG_reg[4]/Q
                         net (fo=1, routed)           0.793     1.271    led/AN_REG[4]
    SLICE_X83Y56         LUT2 (Prop_lut2_I0_O)        0.296     1.567 r  led/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.979     6.546    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    10.096 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.096    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.064ns  (logic 3.210ns (31.890%)  route 6.855ns (68.110%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDSE                         0.000     0.000 r  led/SEG_reg[6]/C
    SLICE_X85Y58         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  led/SEG_reg[6]/Q
                         net (fo=1, routed)           6.855     7.274    SEG_OBUF[6]
    D10                  OBUF (Prop_obuf_I_O)         2.791    10.064 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.064    SEG[6]
    D10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 4.178ns (42.166%)  route 5.730ns (57.834%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE                         0.000     0.000 r  led/AN_REG_reg[1]/C
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/AN_REG_reg[1]/Q
                         net (fo=1, routed)           0.394     0.912    led/AN_REG[1]
    SLICE_X83Y56         LUT2 (Prop_lut2_I0_O)        0.124     1.036 r  led/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.336     6.372    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     9.908 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.908    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.847ns  (logic 4.142ns (42.066%)  route 5.705ns (57.934%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDSE                         0.000     0.000 r  led/SEG_reg[3]/C
    SLICE_X85Y58         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  led/SEG_reg[3]/Q
                         net (fo=1, routed)           5.705     6.124    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.723     9.847 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.847    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.798ns  (logic 4.325ns (44.138%)  route 5.473ns (55.862%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE                         0.000     0.000 r  led/AN_REG_reg[5]/C
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  led/AN_REG_reg[5]/Q
                         net (fo=1, routed)           0.793     1.271    led/AN_REG[5]
    SLICE_X83Y56         LUT2 (Prop_lut2_I0_O)        0.295     1.566 r  led/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.681     6.246    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     9.798 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.798    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 3.949ns (42.161%)  route 5.418ns (57.839%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDSE                         0.000     0.000 r  led/SEG_reg[2]/C
    SLICE_X85Y58         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  led/SEG_reg[2]/Q
                         net (fo=1, routed)           5.418     5.874    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.367 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.367    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.363ns  (logic 4.216ns (45.034%)  route 5.146ns (54.966%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE                         0.000     0.000 r  led/AN_REG_reg[2]/C
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led/AN_REG_reg[2]/Q
                         net (fo=1, routed)           0.830     1.348    led/AN_REG[2]
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.124     1.472 r  led/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.316     5.788    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.363 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.363    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.271ns (48.358%)  route 4.561ns (51.642%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE                         0.000     0.000 r  led/AN_REG_reg[7]/C
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led/AN_REG_reg[7]/Q
                         net (fo=1, routed)           0.299     0.718    led/AN_REG[7]
    SLICE_X85Y55         LUT2 (Prop_lut2_I0_O)        0.299     1.017 r  led/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.263     5.279    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.833 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.833    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/cntr/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.740%)  route 0.221ns (54.260%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE                         0.000     0.000 r  led/cntr/out_reg[0]/C
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[0]/Q
                         net (fo=19, routed)          0.221     0.362    led/cntr/out_reg_n_0_[0]
    SLICE_X84Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.407 r  led/cntr/AN_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     0.407    led/cntr_n_1
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.265%)  route 0.234ns (55.735%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDCE                         0.000     0.000 r  led/cntr/out_reg[1]/C
    SLICE_X83Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[1]/Q
                         net (fo=18, routed)          0.234     0.375    led/cntr/out_reg_n_0_[1]
    SLICE_X84Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.420 r  led/cntr/AN_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    led/cntr_n_6
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.160%)  route 0.235ns (55.840%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDCE                         0.000     0.000 r  led/cntr/out_reg[1]/C
    SLICE_X83Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[1]/Q
                         net (fo=18, routed)          0.235     0.376    led/cntr/out_reg_n_0_[1]
    SLICE_X84Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.421 r  led/cntr/AN_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    led/cntr_n_7
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.187ns (44.293%)  route 0.235ns (55.707%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDCE                         0.000     0.000 r  led/cntr/out_reg[1]/C
    SLICE_X83Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[1]/Q
                         net (fo=18, routed)          0.235     0.376    led/cntr/out_reg_n_0_[1]
    SLICE_X84Y56         LUT3 (Prop_lut3_I1_O)        0.046     0.422 r  led/cntr/AN_REG[5]_i_1/O
                         net (fo=1, routed)           0.000     0.422    led/cntr_n_2
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (44.008%)  route 0.237ns (55.992%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE                         0.000     0.000 r  led/cntr/out_reg[0]/C
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[0]/Q
                         net (fo=19, routed)          0.237     0.378    led/cntr/out_reg_n_0_[0]
    SLICE_X84Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.423 r  led/cntr/AN_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     0.423    led/cntr_n_5
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.190ns (44.533%)  route 0.237ns (55.467%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE                         0.000     0.000 r  led/cntr/out_reg[0]/C
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[0]/Q
                         net (fo=19, routed)          0.237     0.378    led/cntr/out_reg_n_0_[0]
    SLICE_X84Y56         LUT3 (Prop_lut3_I0_O)        0.049     0.427 r  led/cntr/AN_REG[4]_i_1/O
                         net (fo=1, routed)           0.000     0.427    led/cntr_n_3
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.183ns (41.367%)  route 0.259ns (58.633%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X83Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.259     0.400    led/cntr/out_reg_n_0_[2]
    SLICE_X85Y56         LUT3 (Prop_lut3_I2_O)        0.042     0.442 r  led/cntr/AN_REG[7]_i_2/O
                         net (fo=1, routed)           0.000     0.442    led/cntr_n_0
    SLICE_X85Y56         FDRE                                         r  led/AN_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/cntr/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (42.027%)  route 0.257ns (57.973%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE                         0.000     0.000 r  led/cntr/out_reg[0]/C
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led/cntr/out_reg[0]/Q
                         net (fo=19, routed)          0.257     0.398    led/cntr/out_reg_n_0_[0]
    SLICE_X85Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.443 r  led/cntr/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.443    led/cntr/out[0]_i_1__2_n_0
    SLICE_X85Y57         FDCE                                         r  led/cntr/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.762%)  route 0.259ns (58.238%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X83Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.259     0.400    led/cntr/out_reg_n_0_[2]
    SLICE_X85Y56         LUT3 (Prop_lut3_I0_O)        0.045     0.445 r  led/cntr/AN_REG[3]_i_1/O
                         net (fo=1, routed)           0.000     0.445    led/cntr_n_4
    SLICE_X85Y56         FDRE                                         r  led/AN_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/cntr/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.189ns (36.748%)  route 0.325ns (63.252%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE                         0.000     0.000 r  led/cntr/out_reg[0]/C
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[0]/Q
                         net (fo=19, routed)          0.221     0.362    led/cntr/out_reg_n_0_[0]
    SLICE_X84Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.410 r  led/cntr/out[2]_i_1__0/O
                         net (fo=1, routed)           0.105     0.514    led/cntr/out[2]_i_1__0_n_0
    SLICE_X83Y56         FDCE                                         r  led/cntr/out_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AN_MASK_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.680ns  (logic 4.194ns (39.271%)  route 6.486ns (60.729%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X84Y55         FDSE                                         r  AN_MASK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDSE (Prop_fdse_C_Q)         0.518     5.851 r  AN_MASK_reg[3]/Q
                         net (fo=2, routed)           0.808     6.659    led/Q[3]
    SLICE_X85Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.783 r  led/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.678    12.460    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    16.012 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.012    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 4.116ns (39.474%)  route 6.310ns (60.526%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.731     5.334    clk_IBUF_BUFG
    SLICE_X87Y57         FDSE                                         r  AN_MASK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDSE (Prop_fdse_C_Q)         0.456     5.790 r  AN_MASK_reg[0]/Q
                         net (fo=2, routed)           0.816     6.606    led/Q[0]
    SLICE_X85Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  led/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.494    12.224    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    15.760 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.760    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 4.178ns (41.338%)  route 5.928ns (58.662%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.729     5.332    clk_IBUF_BUFG
    SLICE_X84Y57         FDSE                                         r  AN_MASK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDSE (Prop_fdse_C_Q)         0.518     5.850 r  AN_MASK_reg[1]/Q
                         net (fo=2, routed)           0.593     6.442    led/Q[1]
    SLICE_X83Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.566 r  led/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.336    11.902    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    15.438 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.438    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.764ns  (logic 4.130ns (42.296%)  route 5.634ns (57.704%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X85Y55         FDSE                                         r  AN_MASK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDSE (Prop_fdse_C_Q)         0.456     5.789 r  AN_MASK_reg[4]/Q
                         net (fo=2, routed)           0.655     6.444    led/Q[4]
    SLICE_X83Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.568 r  led/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.979    11.547    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    15.097 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.097    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.636ns  (logic 4.132ns (42.878%)  route 5.504ns (57.122%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X85Y55         FDSE                                         r  AN_MASK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDSE (Prop_fdse_C_Q)         0.456     5.789 r  AN_MASK_reg[5]/Q
                         net (fo=2, routed)           0.823     6.612    led/Q[5]
    SLICE_X83Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.736 r  led/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.681    11.417    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    14.968 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.968    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 3.130ns (33.428%)  route 6.234ns (66.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.728     5.331    div/out_reg[0]
    SLICE_X83Y59         FDRE                                         r  div/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  div/clk_div_reg/Q
                         net (fo=20, routed)          6.234    12.021    clk_div_OBUF
    A9                   OBUF (Prop_obuf_I_O)         2.674    14.695 r  clk_div_OBUF_inst/O
                         net (fo=0)                   0.000    14.695    clk_div
    A9                                                                r  clk_div (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.066ns  (logic 4.216ns (46.509%)  route 4.849ns (53.491%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X84Y55         FDSE                                         r  AN_MASK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDSE (Prop_fdse_C_Q)         0.518     5.851 r  AN_MASK_reg[2]/Q
                         net (fo=2, routed)           0.533     6.384    led/Q[2]
    SLICE_X84Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.508 r  led/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.316    10.824    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.398 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.398    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.133ns (46.074%)  route 4.838ns (53.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X85Y55         FDSE                                         r  AN_MASK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDSE (Prop_fdse_C_Q)         0.456     5.789 r  AN_MASK_reg[7]/Q
                         net (fo=1, routed)           0.575     6.364    led/Q[7]
    SLICE_X85Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  led/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.263    10.750    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.304 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.304    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 4.098ns (49.080%)  route 4.251ns (50.920%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X85Y55         FDSE                                         r  AN_MASK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDSE (Prop_fdse_C_Q)         0.456     5.789 r  AN_MASK_reg[6]/Q
                         net (fo=2, routed)           0.809     6.598    led/Q[6]
    SLICE_X85Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.722 r  led/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.442    10.164    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.681 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.681    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.236ns (57.123%)  route 2.429ns (42.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.730     5.333    clk_IBUF_BUFG
    SLICE_X86Y59         FDRE                                         r  NUMBER_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  NUMBER_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           2.429     8.180    NUMBER_reg[28]_lopt_replica_1
    R3                   OBUF (Prop_obuf_I_O)         2.817    10.997 r  NUMBER_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.997    NUMBER[28]
    R3                                                                r  NUMBER[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.844%)  route 0.288ns (61.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.120     1.996    led/E[0]
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.844%)  route 0.288ns (61.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.120     1.996    led/E[0]
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.844%)  route 0.288ns (61.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.120     1.996    led/E[0]
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.844%)  route 0.288ns (61.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.120     1.996    led/E[0]
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.844%)  route 0.288ns (61.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.120     1.996    led/E[0]
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.183ns (38.844%)  route 0.288ns (61.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.120     1.996    led/E[0]
    SLICE_X84Y56         FDRE                                         r  led/AN_REG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.183ns (34.439%)  route 0.348ns (65.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.180     2.057    led/E[0]
    SLICE_X85Y56         FDRE                                         r  led/AN_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/AN_REG_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.183ns (34.439%)  route 0.348ns (65.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=81, routed)          0.168     1.835    dbnc_reset/dt1/q_reg_0
    SLICE_X85Y54         LUT1 (Prop_lut1_I0_O)        0.042     1.877 r  dbnc_reset/dt1/AN_REG[7]_i_1/O
                         net (fo=8, routed)           0.180     2.057    led/E[0]
    SLICE_X85Y56         FDRE                                         r  led/AN_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.359ns (50.689%)  route 0.349ns (49.311%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  NUMBER_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  NUMBER_reg[25]/Q
                         net (fo=3, routed)           0.185     1.851    led/cntr/SEG_reg[6]_i_2_0[25]
    SLICE_X85Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.896 f  led/cntr/SEG[6]_i_13/O
                         net (fo=1, routed)           0.000     1.896    led/cntr/SEG[6]_i_13_n_0
    SLICE_X85Y57         MUXF7 (Prop_muxf7_I1_O)      0.065     1.961 f  led/cntr/SEG_reg[6]_i_5/O
                         net (fo=7, routed)           0.165     2.126    led/cntr/sel0[1]
    SLICE_X85Y58         LUT4 (Prop_lut4_I1_O)        0.108     2.234 r  led/cntr/SEG[4]_i_1/O
                         net (fo=1, routed)           0.000     2.234    led/SEG[4]
    SLICE_X85Y58         FDSE                                         r  led/SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.359ns (50.618%)  route 0.350ns (49.382%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.606     1.525    clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  NUMBER_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  NUMBER_reg[25]/Q
                         net (fo=3, routed)           0.185     1.851    led/cntr/SEG_reg[6]_i_2_0[25]
    SLICE_X85Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  led/cntr/SEG[6]_i_13/O
                         net (fo=1, routed)           0.000     1.896    led/cntr/SEG[6]_i_13_n_0
    SLICE_X85Y57         MUXF7 (Prop_muxf7_I1_O)      0.065     1.961 r  led/cntr/SEG_reg[6]_i_5/O
                         net (fo=7, routed)           0.166     2.127    led/cntr/sel0[1]
    SLICE_X85Y58         LUT4 (Prop_lut4_I3_O)        0.108     2.235 r  led/cntr/SEG[0]_i_1/O
                         net (fo=1, routed)           0.000     2.235    led/SEG[0]
    SLICE_X85Y58         FDSE                                         r  led/SEG_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_reset_in
                            (input port)
  Destination:            dbnc_reset/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.651ns  (logic 1.016ns (13.278%)  route 6.635ns (86.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  button_reset_in (IN)
                         net (fo=0)                   0.000     0.000    button_reset_in
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 r  button_reset_in_IBUF_inst/O
                         net (fo=1, routed)           6.635     7.651    dbnc_reset/syn/button_reset_in_IBUF
    SLICE_X84Y59         FDRE                                         r  dbnc_reset/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.608     5.031    dbnc_reset/syn/clk_IBUF_BUFG
    SLICE_X84Y59         FDRE                                         r  dbnc_reset/syn/new_signal_reg/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            NUMBER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.478ns (24.535%)  route 4.545ns (75.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=1, routed)           4.545     6.022    SWITCHES_IBUF[0]
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.608     5.031    clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            NUMBER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.480ns (24.623%)  route 4.529ns (75.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           4.529     6.009    SWITCHES_IBUF[1]
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.608     5.031    clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[1]/C

Slack:                    inf
  Source:                 SWITCHES[2]
                            (input port)
  Destination:            NUMBER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.802ns  (logic 1.485ns (25.598%)  route 4.317ns (74.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SWITCHES[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           4.317     5.802    SWITCHES_IBUF[2]
    SLICE_X84Y57         FDRE                                         r  NUMBER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.609     5.032    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  NUMBER_reg[2]/C

Slack:                    inf
  Source:                 button_in
                            (input port)
  Destination:            dbnc/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.477ns (26.979%)  route 3.996ns (73.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_in (IN)
                         net (fo=0)                   0.000     0.000    button_in
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_in_IBUF_inst/O
                         net (fo=1, routed)           3.996     5.473    dbnc/syn/button_in_IBUF
    SLICE_X84Y59         FDRE                                         r  dbnc/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.608     5.031    dbnc/syn/clk_IBUF_BUFG
    SLICE_X84Y59         FDRE                                         r  dbnc/syn/new_signal_reg/C

Slack:                    inf
  Source:                 SWITCHES[3]
                            (input port)
  Destination:            NUMBER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.349ns  (logic 1.477ns (27.614%)  route 3.872ns (72.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCHES[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           3.872     5.349    SWITCHES_IBUF[3]
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.608     5.031    clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCHES[3]
                            (input port)
  Destination:            NUMBER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.057ns  (logic 0.245ns (11.911%)  route 1.812ns (88.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCHES[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           1.812     2.057    SWITCHES_IBUF[3]
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[3]/C

Slack:                    inf
  Source:                 button_in
                            (input port)
  Destination:            dbnc/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.244ns (11.483%)  route 1.884ns (88.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_in (IN)
                         net (fo=0)                   0.000     0.000    button_in
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_in_IBUF_inst/O
                         net (fo=1, routed)           1.884     2.129    dbnc/syn/button_in_IBUF
    SLICE_X84Y59         FDRE                                         r  dbnc/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.877     2.042    dbnc/syn/clk_IBUF_BUFG
    SLICE_X84Y59         FDRE                                         r  dbnc/syn/new_signal_reg/C

Slack:                    inf
  Source:                 SWITCHES[2]
                            (input port)
  Destination:            NUMBER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.253ns (11.071%)  route 2.032ns (88.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SWITCHES[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           2.032     2.285    SWITCHES_IBUF[2]
    SLICE_X84Y57         FDRE                                         r  NUMBER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  NUMBER_reg[2]/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            NUMBER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.330ns  (logic 0.245ns (10.533%)  route 2.085ns (89.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=1, routed)           2.085     2.330    SWITCHES_IBUF[0]
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            NUMBER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.372ns  (logic 0.247ns (10.432%)  route 2.124ns (89.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           2.124     2.372    SWITCHES_IBUF[1]
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  NUMBER_reg[1]/C

Slack:                    inf
  Source:                 button_reset_in
                            (input port)
  Destination:            dbnc_reset/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.261ns  (logic 0.244ns (7.492%)  route 3.016ns (92.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  button_reset_in (IN)
                         net (fo=0)                   0.000     0.000    button_reset_in
    A10                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_reset_in_IBUF_inst/O
                         net (fo=1, routed)           3.016     3.261    dbnc_reset/syn/button_reset_in_IBUF
    SLICE_X84Y59         FDRE                                         r  dbnc_reset/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.877     2.042    dbnc_reset/syn/clk_IBUF_BUFG
    SLICE_X84Y59         FDRE                                         r  dbnc_reset/syn/new_signal_reg/C





