Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul  5 17:14:32 2024
| Host         : DESKTOP-FT2RUUG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   234 |
|    Minimum number of control sets                        |   234 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   517 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   234 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |     2 |
| >= 16              |    99 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5936 |         1041 |
| No           | No                    | Yes                    |              58 |           23 |
| No           | Yes                   | No                     |             913 |          306 |
| Yes          | No                    | No                     |           16200 |         3431 |
| Yes          | No                    | Yes                    |             260 |           66 |
| Yes          | Yes                   | No                     |            1484 |          417 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                              Enable Signal                                                                                              |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/base_cnt                                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                       |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                         |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                  |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/peak_detector_count_s                                                                                                                    | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_detector_count_s[7]_i_1_n_0                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mux_select_1_0/U0/FSM_onehot_state_s[4]_i_1_n_0                                                                                                                                              |                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/r_syndrome_indexer                                                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_temp_s_1                                                                                                                                                | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_temp_s[15]_i_1_n_0                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/E[0]                                                                                                                                     |                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/E[0]                                                                          | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         |                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/peak_detector_count_s                                                                                                                    |                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_156M/U0/EXT_LPF/lpf_int                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/state_s                                                                                                                                                      |                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/rst_clk_wiz_156M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/rst_clk_wiz_156M/U0/SEQ/SEQ_COUNTER/clear                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/E[0]                                                                  | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                  |                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/p_0_in                                                                                |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    |                                                                                                                                                                                                         | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[5]_10[0] |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_7[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_4[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_3[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_1[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_6[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_0[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_5[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[4]_2[0]                                        | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                2 |              8 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/r_counter                                                                             | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                  |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s[2039]_i_1_n_0                                                                                                                 | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s[7]_i_1_n_0                                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_WR_INDEX0                                                                          | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_RD_INDEX0                                                                   | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_512_575_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_192_255_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_1216_1279_0_2_i_1_n_0                                                |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_128_191_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_1024_1087_0_2_i_1_n_0                                                |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_576_639_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_1152_1215_0_2_i_1_n_0                                                |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/centered_data_13_bit_delay_s_0                                                                                                                               |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_1088_1151_0_2_i_1_n_0                                                |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/scaled_centered_data_s[11]_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/r_state_reg[2]_0                                                              | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/centered_data_13_bit_s[11]_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_temp_s_1                                                                                                                                                |                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/adc_data_s[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/rst_s_reg                                                                             |                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mux_select_1_0/U0/moving_ave_s_0                                                                                                                                                             |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_average_o[11]_i_1_n_0                                                                                                             |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_832_895_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_0_63_0_2_i_1_n_0                                                     |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_704_767_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_960_1023_0_2_i_1_n_0                                                 |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_64_127_0_2_i_1_n_0                                                   |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_896_959_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_768_831_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_256_319_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_320_383_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_640_703_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_448_511_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/GEN_NO_PARITY_OUTPUT_TRUE.SYMBOL_FIFO_INST/r_FIFO_DATA_reg_384_447_0_2_i_1_n_0                                                  |                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_UNIT_INST/LOCATION_POLY_REGISTER/i_load_input_array                                | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/dec_peak_conditional_val_s2_out                                                                                                                              |                                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/axi_arready0                                                                                                                | design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/p_0_in                                                                                |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                                |                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_CHIEN_FORNEY_INST/RS_CHIEN_FORNEY_CONTROL_INST/w_select_input                                                                |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                            |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_phase_step_s[15]_i_1_n_0                                                                                                                                 |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_count_s[0]_i_1_n_0                                                                                                            |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/peak_s                                                                                                                                                       |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/initial_phase_offset_s[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/pi_controller_output_s[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                 |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/recovered_clk_s                                                                                                                                              |                                                                                                                                                                   |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               10 |             19 |         1.90 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_acc_s[21]_i_1_n_0                                                                                                             |                                                                                                                                                                   |                6 |             22 |         3.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                              |                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                                 |                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_input_data_s[23]_i_1_n_0                                                                                                                        |                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_delay_s[47]_i_1_n_0                                                                                                                                 |                                                                                                                                                                   |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                      |                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                        |               11 |             27 |         2.45 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                             |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/mux_select_1_0/U0/count_s                                                                                                                                                                    | design_1_i/mux_select_1_0/U0/count_s[27]_i_1_n_0                                                                                                                  |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                        |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/pi_controller_proportional_val_s                                                                                                                             |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                            |                7 |             32 |         4.57 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/rs_decoder_init_rst_0/U0/count_s[0]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                     |                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/writing_count_s[31]_i_2_n_0                                                                                                                     | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/writing_count_s[31]_i_1_n_0                                                                               |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                | design_1_i/decoded_data_mem_map_0/U0/decoded_data_mem_map_v1_0_S00_AXI_inst/p_0_in                                                                                |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                          |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/msg_detected_led_1_0/U0/count_s[0]_i_1_n_0                                                                                                                                                   | design_1_i/msg_detected_led_1_0/U0/msg_receiver_count_s[15]_i_1_n_0                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                                   |               13 |             33 |         2.54 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                                   |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    |                                                                                                                                                                                                         | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |               16 |             35 |         2.19 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                      |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                 |               12 |             38 |         3.17 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |               16 |             47 |         2.94 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                 |               15 |             47 |         3.13 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                                   |               14 |             47 |         3.36 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/p_0_in_4                                                                                     |                                                                                                                                                                   |                3 |             48 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/CNTRL_IN[0]                              |                                                                                                                                                                   |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/cosine_s                                                                                                                                                     |                                                                                                                                                                   |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/i_channel_delay_s                                                                                                                                            |                                                                                                                                                                   |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/pi_controller_err_input_s_0                                                                                                                                  |                                                                                                                                                                   |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/freq_err_fir_filter_inst/U0/i_synth/g_single_rate.i_single_rate/we_gen_cntrl                                                                                 |                                                                                                                                                                   |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                     |               19 |             63 |         3.32 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                         |                                                                                                                                                                   |                8 |             64 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         |                                                                                                                                                                   |               22 |             81 |         3.68 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/if_missed_fetch_reg                                              |                                                                                                                                                                   |               14 |             83 |         5.93 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_bus_output_target_bytes_s[87]_i_1_n_0                                                                                                                           |                                                                                                                                                                   |               15 |             88 |         5.87 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               26 |            108 |         4.15 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/cdr_sm_1_inst/dds_input_valid_s_reg_n_0                                                                                                                                    |                                                                                                                                                                   |               29 |            124 |         4.28 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    |                                                                                                                                                                                                         | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                           |               50 |            127 |         2.54 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_i_reg_0                                                                                                             |                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/SR[0]                                                                 |                                                                                                                                                                   |               21 |            128 |         6.10 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/E[0]                                                                                  |                                                                                                                                                                   |               30 |            128 |         4.27 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_BERLEKAMP_MASSEY_INST/RS_BERLEKAMP_MASSEY_CONTROL_INST/FSM_onehot_r_state_reg[5]_1[0]                                        |                                                                                                                                                                   |               34 |            128 |         3.76 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               69 |            155 |         2.25 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               62 |            230 |         3.71 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rs_decoder_inst/RS_SYNDROME_INST/RS_SYNDROME_CONTROL_INST/FSM_sequential_r_state_reg[2]_0                                                       | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/rst_s                                                                                                     |               51 |            233 |         4.57 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   | design_1_i/agc_cdr_sm_3_1/U0/agc_sm_1_inst/agc_moving_ave_inst/moving_ave_arr_s[1024]_0                                                                                                                 |                                                                                                                                                                   |              248 |           1432 |         5.77 |
|  design_1_i/clk_wiz/inst/clk_out_156_MHz                   |                                                                                                                                                                                                         |                                                                                                                                                                   |              338 |           1580 |         4.67 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/data_s[1823]_i_1_n_0                                                                                                                                               |                                                                                                                                                                   |              431 |           1824 |         4.23 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_o[1911]_i_1_n_0                                                                                                                        |                                                                                                                                                                   |              444 |           1912 |         4.31 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_data_s[1911]_i_1_n_0                                                                                                                     |                                                                                                                                                                   |              467 |           1912 |         4.09 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/output_buff_s[2039]_i_1_n_0                                                                                                                     |                                                                                                                                                                   |              382 |           1920 |         5.03 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/data_bus_i_buff_s[2039]_i_1_n_0                                                                                                                 |                                                                                                                                                                   |              409 |           2032 |         4.97 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    |                                                                                                                                                                                                         |                                                                                                                                                                   |              683 |           4299 |         6.29 |
|  design_1_i/clk_wiz/inst/clk_out_78_MHz                    | design_1_i/manchester_rs_compos_0/U0/rs_decoder_sm_inst/input_valid_shift_detector_s_reg[0]_0                                                                                                           |                                                                                                                                                                   |              780 |           4592 |         5.89 |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


