INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/Lab2_TeamX_Decode_And_Execute_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_And_Execute
INFO: [VRFC 10-311] analyzing module SELECT
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module F_ADDER
INFO: [VRFC 10-311] analyzing module H_ADDER
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-311] analyzing module BITWISE_AND
INFO: [VRFC 10-311] analyzing module BITWISE_OR
INFO: [VRFC 10-311] analyzing module LEFT_SHIFT
INFO: [VRFC 10-311] analyzing module RIGHT_SHIFT
INFO: [VRFC 10-311] analyzing module COMPARE_EQ
INFO: [VRFC 10-311] analyzing module COMPARE_GT
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Universal_Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Universal_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/share_repo/Lab2-Advanced/DECODE_EXECUTE/DECODE_EXECUTE.srcs/sources_1/new/Lab2_TeamX_Decode_And_Execute_4bit_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_And_Execute_tb
