#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Sat Jul 29 00:54:20 2017
# Process ID: 112161
# Current directory: /home/digilent/sam_work
# Command line: vivado
# Log file: /home/digilent/sam_work/vivado.log
# Journal file: /home/digilent/sam_work/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/digilent/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
start_gui
open_project /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/proj/Arty_Z7_20.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_1' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_data_fifo_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_data_fifo_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6126.125 ; gain = 103.453 ; free physical = 2560 ; free virtual = 28618
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper_board.xdc]
Finished Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper_board.xdc]
Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_clk_wiz_0_0/Arty_Z7_20_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6955.820 ; gain = 503.688 ; free physical = 1750 ; free virtual = 27846
Finished Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper_early.xdc]
Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper.xdc]
Finished Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper.xdc]
Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper_late.xdc]
Finished Parsing XDC File [/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/dcp1/Arty_Z7_20_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6972.820 ; gain = 0.000 ; free physical = 1755 ; free virtual = 27851
Restored from archive | CPU: 1.470000 secs | Memory: 21.827309 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6972.820 ; gain = 0.000 ; free physical = 1755 ; free virtual = 27851
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 7105.980 ; gain = 912.168 ; free physical = 1679 ; free virtual = 27737
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 7127.035 ; gain = 10.648 ; free physical = 1578 ; free virtual = 27636
launch_sdk -workspace /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/sdk -hwspec /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/hw_handoff/Arty_Z7_20_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/sdk -hwspec /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/hw_handoff/Arty_Z7_20_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/Arty_Z7_20.xpr.zip -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-112161-ubuntu' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_1' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_data_fifo_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_data_fifo_0/stats.txt'. Please regenerate to continue.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_1/stats.txt' to '/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/PrjAr/_X_/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_1/stats.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/stats.txt' to '/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/PrjAr/_X_/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/stats.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_regslice_0/stats.txt' to '/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/PrjAr/_X_/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_regslice_0/stats.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_data_fifo_0/stats.txt' to '/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/PrjAr/_X_/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_data_fifo_0/stats.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_regslice_0/stats.txt' to '/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/PrjAr/_X_/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_regslice_0/stats.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_data_fifo_0/stats.txt' to '/home/digilent/sam_work/.Xil/Vivado-112161-ubuntu/PrjAr/_X_/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_data_fifo_0/stats.txt'
