
****************************************
Report : qor
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:16:29 2015
****************************************


  Timing Path Group 'async_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            8
  Critical Path Length:                  627.99
  Critical Path Slack:                   -32.42
  Total Negative Slack:                -2547.31
  No. of Violating Paths:                   260
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                  600.40
  Critical Path Slack:                   -34.48
  Total Negative Slack:                -2573.66
  No. of Violating Paths:                   232
  ---------------------------------------------

  Timing Path Group 'COMB' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  405.75
  Critical Path Slack:                  -289.09
  Total Negative Slack:                 -577.99
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                  629.90
  Critical Path Slack:                   -14.37
  Total Negative Slack:                 -375.93
  No. of Violating Paths:                    77
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  306.29
  Critical Path Slack:                  -439.63
  Total Negative Slack:               -26240.35
  No. of Violating Paths:                   148
  ---------------------------------------------

  Timing Path Group 'REG2REG' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  426.75
  Critical Path Slack:                     1.59
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Timing Path Group 'async_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  420.03
  Critical Path Slack:                   137.49
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                  259.21
  Critical Path Slack:                    44.76
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  393.08
  Critical Path Slack:                   676.42
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  370.73
  Critical Path Slack:                    93.67
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  222.19
  Critical Path Slack:                   505.52
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  228.91
  Critical Path Slack:                   -22.51
  Total Negative Slack:                 -446.18
  No. of Violating Paths:                    56
  ---------------------------------------------


  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    4
  Hierarchical Port Count:                 2626
  Leaf Cell Count:                        59414
  ---------------------------------------------


  Area
  ---------------------------------------------
  Design Area:                     27005.091797
  Area Cost:                      -27005.091800
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           208797
  clock_gating_setup Count:                 232
  min_capacitance Count:                     59
  max_transition Count:                      18
  max_fanout Count:                         564
  clock_gating_setup Cost:             -2573.66
  min_capacitance Cost:                  -11.15
  max_transition Cost:                  -256.58
  max_fanout Cost:                     -3515.00
  Total DRC Cost:                      -6356.39
  ---------------------------------------------

