Warning: Ignoring -power_effort option since there is no power constraint. (PWR-59)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'reg_512x32b_3r_3w'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        |                         |     *     |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reg_512x32b_3r_3w'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'reg_512x32b_3r_3w_DW01_inc_0'
  Processing 'reg_512x32b_3r_3w_DW01_inc_1'
  Processing 'reg_512x32b_3r_3w_DW01_add_0'
  Processing 'reg_512x32b_3r_3w_DW01_add_1'
  Processing 'reg_512x32b_3r_3w_DW01_inc_2'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    4066.5      0.00       0.0       0.0                                0.00
    0:00:01    4066.5      0.00       0.0       0.0                                0.00
    0:00:01    4066.5      0.00       0.0       0.0                                0.00
    0:00:01    4066.5      0.00       0.0       0.0                                0.00
    0:00:01    4066.5      0.00       0.0       0.0                                0.00
    0:00:01    4066.5      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3844.7      0.00       0.0       0.0                                0.00
    0:00:02    3841.5      0.00       0.0       0.0                                0.00
    0:00:02    3837.4      0.00       0.0       0.0                                0.00
    0:00:02    3836.6      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
    0:00:02    3834.8      0.00       0.0       0.0                                0.00
Loading db file '/p/vertical/afs-huge0/synopsys/32nmlib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db'

  Optimization Complete
  ---------------------
1
