

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1'
================================================================
* Date:           Tue Feb 24 22:01:53 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.485 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_124_1  |        ?|        ?|         8|          5|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:124->gp.cpp:200]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp34_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_i"   --->   Operation 16 'read' 'cmp34_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%icmp_ln196_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln196"   --->   Operation 17 'read' 'icmp_ln196_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln133_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln133"   --->   Operation 18 'read' 'mul_ln133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul_ln122_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln122"   --->   Operation 19 'read' 'mul_ln122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_ln121_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln121"   --->   Operation 20 'read' 'mul_ln121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%new_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %new_col"   --->   Operation 21 'read' 'new_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln124 = store i31 0, i31 %c" [gp.cpp:124->gp.cpp:200]   --->   Operation 22 'store' 'store_ln124' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i54"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_4 = load i31 %c" [gp.cpp:124->gp.cpp:200]   --->   Operation 24 'load' 'c_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i31 %c_4" [gp.cpp:124->gp.cpp:200]   --->   Operation 25 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.70ns)   --->   "%icmp_ln124 = icmp_slt  i32 %zext_ln124, i32 %new_col_read" [gp.cpp:124->gp.cpp:200]   --->   Operation 26 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.cond.cleanup.i47.exitStub, void %for.body.i54.split" [gp.cpp:124->gp.cpp:200]   --->   Operation 27 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c_4, i32 2, i32 16" [gp.cpp:124->gp.cpp:200]   --->   Operation 28 'partselect' 'lshr_ln3' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.14ns)   --->   "%add_ln126 = add i15 %mul_ln121_read, i15 %lshr_ln3" [gp.cpp:126->gp.cpp:200]   --->   Operation 29 'add' 'add_ln126' <Predicate = (icmp_ln124)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i15 %add_ln126" [gp.cpp:126->gp.cpp:200]   --->   Operation 30 'zext' 'zext_ln126' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:200]   --->   Operation 31 'getelementptr' 'M_e_0_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.14ns)   --->   "%add_ln128 = add i15 %mul_ln122_read, i15 %lshr_ln3" [gp.cpp:128->gp.cpp:200]   --->   Operation 32 'add' 'add_ln128' <Predicate = (icmp_ln124)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.14ns)   --->   "%add_ln133 = add i15 %mul_ln133_read, i15 %lshr_ln3" [gp.cpp:133->gp.cpp:200]   --->   Operation 33 'add' 'add_ln133' <Predicate = (icmp_ln124)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:200]   --->   Operation 34 'getelementptr' 'M_e_1_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:200]   --->   Operation 35 'getelementptr' 'M_e_2_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln126" [gp.cpp:126->gp.cpp:200]   --->   Operation 36 'getelementptr' 'M_e_3_addr' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 37 'load' 'M_e_0_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 38 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 38 'load' 'M_e_1_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 39 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 39 'load' 'M_e_2_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 40 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 40 'load' 'M_e_3_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 2 <SV = 1> <Delay = 6.52>
ST_2 : Operation 41 [1/1] (2.66ns)   --->   "%add_ln124 = add i31 %c_4, i31 1" [gp.cpp:124->gp.cpp:200]   --->   Operation 41 'add' 'add_ln124' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i31 %c_4" [gp.cpp:124->gp.cpp:200]   --->   Operation 42 'trunc' 'trunc_ln124' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i15 %add_ln128" [gp.cpp:128->gp.cpp:200]   --->   Operation 43 'zext' 'zext_ln128' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%M_e_0_addr_6 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:200]   --->   Operation 44 'getelementptr' 'M_e_0_addr_6' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_1_addr_6 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:200]   --->   Operation 45 'getelementptr' 'M_e_1_addr_6' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_2_addr_6 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:200]   --->   Operation 46 'getelementptr' 'M_e_2_addr_6' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_3_addr_6 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln128" [gp.cpp:128->gp.cpp:200]   --->   Operation 47 'getelementptr' 'M_e_3_addr_6' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 48 'load' 'M_e_0_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 49 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 49 'load' 'M_e_1_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 50 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 50 'load' 'M_e_2_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 51 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:126->gp.cpp:200]   --->   Operation 51 'load' 'M_e_3_load' <Predicate = (icmp_ln124)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 52 [1/1] (1.67ns)   --->   "%e1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln124" [gp.cpp:126->gp.cpp:200]   --->   Operation 52 'sparsemux' 'e1' <Predicate = (icmp_ln124)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.70ns)   --->   "%icmp_ln127 = icmp_eq  i32 %e1, i32 0" [gp.cpp:127->gp.cpp:200]   --->   Operation 53 'icmp' 'icmp_ln127' <Predicate = (icmp_ln124)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %if.end23.i, void %cleanup56.i" [gp.cpp:127->gp.cpp:200]   --->   Operation 54 'br' 'br_ln127' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.15ns)   --->   "%M_e_0_load_3 = load i15 %M_e_0_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 55 'load' 'M_e_0_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 56 [2/2] (2.15ns)   --->   "%M_e_1_load_3 = load i15 %M_e_1_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 56 'load' 'M_e_1_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 57 [2/2] (2.15ns)   --->   "%M_e_2_load_3 = load i15 %M_e_2_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 57 'load' 'M_e_2_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 58 [2/2] (2.15ns)   --->   "%M_e_3_load_3 = load i15 %M_e_3_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 58 'load' 'M_e_3_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 59 [1/1] (1.61ns)   --->   "%store_ln124 = store i31 %add_ln124, i31 %c" [gp.cpp:124->gp.cpp:200]   --->   Operation 59 'store' 'store_ln124' <Predicate = (icmp_ln124)> <Delay = 1.61>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.body.i54" [gp.cpp:124->gp.cpp:200]   --->   Operation 60 'br' 'br_ln124' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.48>
ST_3 : Operation 61 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load_3 = load i15 %M_e_0_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 61 'load' 'M_e_0_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 62 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load_3 = load i15 %M_e_1_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 62 'load' 'M_e_1_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 63 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load_3 = load i15 %M_e_2_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 63 'load' 'M_e_2_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 64 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load_3 = load i15 %M_e_3_addr_6" [gp.cpp:128->gp.cpp:200]   --->   Operation 64 'load' 'M_e_3_load_3' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 65 [1/1] (1.67ns)   --->   "%e2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load_3, i2 1, i32 %M_e_1_load_3, i2 2, i32 %M_e_2_load_3, i2 3, i32 %M_e_3_load_3, i32 0, i2 %trunc_ln124" [gp.cpp:128->gp.cpp:200]   --->   Operation 65 'sparsemux' 'e2' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (2.70ns)   --->   "%icmp_ln129 = icmp_eq  i32 %e2, i32 0" [gp.cpp:129->gp.cpp:200]   --->   Operation 66 'icmp' 'icmp_ln129' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %if.end31.i, void %cleanup56.i" [gp.cpp:129->gp.cpp:200]   --->   Operation 67 'br' 'br_ln129' <Predicate = (icmp_ln124 & !icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.70ns)   --->   "%icmp_ln130 = icmp_eq  i32 %e1, i32 %e2" [gp.cpp:130->gp.cpp:200]   --->   Operation 68 'icmp' 'icmp_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln130 = and i1 %icmp_ln196_read, i1 %icmp_ln130" [gp.cpp:130->gp.cpp:200]   --->   Operation 69 'and' 'and_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln130 = or i1 %and_ln130, i1 %cmp34_i_read" [gp.cpp:130->gp.cpp:200]   --->   Operation 70 'or' 'or_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %or_ln130, void %land.rhs.i, void %lor.end.i" [gp.cpp:130->gp.cpp:200]   --->   Operation 71 'br' 'br_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %and_ln130, void %if.end55.i, void %if.then37.i" [gp.cpp:130->gp.cpp:200]   --->   Operation 72 'br' 'br_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln135 = br void %cleanup56.i" [gp.cpp:135->gp.cpp:200]   --->   Operation 73 'br' 'br_ln135' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (!icmp_ln124)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i32 %e2" [gp.cpp:130->gp.cpp:200]   --->   Operation 74 'sext' 'sext_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.70ns)   --->   "%sub_ln130 = sub i33 0, i33 %sext_ln130" [gp.cpp:130->gp.cpp:200]   --->   Operation 75 'sub' 'sub_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln130_2 = sext i32 %e1" [gp.cpp:130->gp.cpp:200]   --->   Operation 76 'sext' 'sext_ln130_2' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.72ns)   --->   "%icmp_ln130_2 = icmp_eq  i33 %sext_ln130_2, i33 %sub_ln130" [gp.cpp:130->gp.cpp:200]   --->   Operation 77 'icmp' 'icmp_ln130_2' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 2.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130_2, void %if.end55.i, void %if.then37.i" [gp.cpp:130->gp.cpp:200]   --->   Operation 78 'br' 'br_ln130' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%switch_ln131 = switch i2 %trunc_ln124, void %arrayidx5415.i.case.3, i2 0, void %arrayidx5415.i.case.0, i2 1, void %arrayidx5415.i.case.1, i2 2, void %arrayidx5415.i.case.2" [gp.cpp:131->gp.cpp:200]   --->   Operation 79 'switch' 'switch_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2)> <Delay = 1.58>
ST_4 : Operation 80 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_2_addr" [gp.cpp:131->gp.cpp:200]   --->   Operation 80 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 81 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_1_addr" [gp.cpp:131->gp.cpp:200]   --->   Operation 81 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 82 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_0_addr" [gp.cpp:131->gp.cpp:200]   --->   Operation 82 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 83 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln131 = store i32 0, i15 %M_e_3_addr" [gp.cpp:131->gp.cpp:200]   --->   Operation 83 'store' 'store_ln131' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln134 = br void %if.end55.i" [gp.cpp:134->gp.cpp:200]   --->   Operation 84 'br' 'br_ln134' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 85 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_2_addr_6" [gp.cpp:132->gp.cpp:200]   --->   Operation 85 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 86 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_1_addr_6" [gp.cpp:132->gp.cpp:200]   --->   Operation 86 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 87 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_0_addr_6" [gp.cpp:132->gp.cpp:200]   --->   Operation 87 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 88 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln132 = store i32 0, i15 %M_e_3_addr_6" [gp.cpp:132->gp.cpp:200]   --->   Operation 88 'store' 'store_ln132' <Predicate = (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (icmp_ln124 & !icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:124->gp.cpp:200]   --->   Operation 89 'specpipeline' 'specpipeline_ln124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [gp.cpp:124->gp.cpp:200]   --->   Operation 90 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i15 %add_ln133" [gp.cpp:133->gp.cpp:200]   --->   Operation 91 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%M_e_0_addr_7 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:200]   --->   Operation 92 'getelementptr' 'M_e_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%M_e_1_addr_7 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:200]   --->   Operation 93 'getelementptr' 'M_e_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%M_e_2_addr_7 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:200]   --->   Operation 94 'getelementptr' 'M_e_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%M_e_3_addr_7 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln133" [gp.cpp:133->gp.cpp:200]   --->   Operation 95 'getelementptr' 'M_e_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_2_addr_7" [gp.cpp:133->gp.cpp:200]   --->   Operation 96 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:200]   --->   Operation 97 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 2) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 2)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_1_addr_7" [gp.cpp:133->gp.cpp:200]   --->   Operation 98 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:200]   --->   Operation 99 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 1) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 1)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_0_addr_7" [gp.cpp:133->gp.cpp:200]   --->   Operation 100 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:200]   --->   Operation 101 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 0) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 0)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln133 = store i32 %e1, i15 %M_e_3_addr_7" [gp.cpp:133->gp.cpp:200]   --->   Operation 102 'store' 'store_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx5415.i.exit" [gp.cpp:133->gp.cpp:200]   --->   Operation 103 'br' 'br_ln133' <Predicate = (!icmp_ln127 & !icmp_ln129 & or_ln130 & and_ln130 & trunc_ln124 == 3) | (!icmp_ln127 & !icmp_ln129 & !or_ln130 & icmp_ln130_2 & trunc_ln124 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 5.904ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln124', gp.cpp:124->gp.cpp:200) of constant 0 on local variable 'c', gp.cpp:124->gp.cpp:200 [22]  (1.610 ns)
	'load' operation 31 bit ('c', gp.cpp:124->gp.cpp:200) on local variable 'c', gp.cpp:124->gp.cpp:200 [25]  (0.000 ns)
	'add' operation 15 bit ('add_ln126', gp.cpp:126->gp.cpp:200) [35]  (2.142 ns)
	'getelementptr' operation 15 bit ('M_e_0_addr', gp.cpp:126->gp.cpp:200) [37]  (0.000 ns)
	'load' operation 32 bit ('M_e_0_load', gp.cpp:126->gp.cpp:200) on array 'M_e_0' [53]  (2.152 ns)

 <State 2>: 6.529ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_0_load', gp.cpp:126->gp.cpp:200) on array 'M_e_0' [53]  (2.152 ns)
	'sparsemux' operation 32 bit ('e1', gp.cpp:126->gp.cpp:200) [57]  (1.675 ns)
	'icmp' operation 1 bit ('icmp_ln127', gp.cpp:127->gp.cpp:200) [58]  (2.702 ns)

 <State 3>: 8.485ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_0_load_3', gp.cpp:128->gp.cpp:200) on array 'M_e_0' [61]  (2.152 ns)
	'sparsemux' operation 32 bit ('e2', gp.cpp:128->gp.cpp:200) [65]  (1.675 ns)
	'icmp' operation 1 bit ('icmp_ln130', gp.cpp:130->gp.cpp:200) [69]  (2.702 ns)
	'and' operation 1 bit ('and_ln130', gp.cpp:130->gp.cpp:200) [70]  (0.978 ns)
	'or' operation 1 bit ('or_ln130', gp.cpp:130->gp.cpp:200) [71]  (0.978 ns)

 <State 4>: 7.578ns
The critical path consists of the following:
	'sub' operation 33 bit ('sub_ln130', gp.cpp:130->gp.cpp:200) [75]  (2.702 ns)
	'icmp' operation 1 bit ('icmp_ln130_2', gp.cpp:130->gp.cpp:200) [77]  (2.724 ns)
	blocking operation 2.152 ns on control path)

 <State 5>: 2.152ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln132', gp.cpp:132->gp.cpp:200) of constant 0 on array 'M_e_0' [95]  (2.152 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation 15 bit ('M_e_3_addr_7', gp.cpp:133->gp.cpp:200) [52]  (0.000 ns)
	'store' operation 0 bit ('store_ln133', gp.cpp:133->gp.cpp:200) of variable 'e1', gp.cpp:126->gp.cpp:200 on array 'M_e_3' [101]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
