
==============================================================================
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:49:53
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.14.354
   Kernels:                hpu_msplit_3parts_2in3, hpu_msplit_3parts_3in3, hpu_msplit_3parts_1in3
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          82dcd218-f5d0-777f-3006-c9a789f083e0
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:
               Fri Apr  1 11:16:28 2022   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          xilinx_u55c_gen3x16_xdma_3_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 232 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 250 MHz
   Achieved Freq:  232.3 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x220000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x240000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x260000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x280000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x2a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x2c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x2e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x300000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x320000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x340000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x360000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x380000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x3a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x3c0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x3e0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        39
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        43
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        44
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        45
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        46
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_8
   Index:        47
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_9
   Index:        48
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_10
   Index:        49
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_11
   Index:        50
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_12
   Index:        51
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_13
   Index:        52
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_14
   Index:        53
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_15
   Index:        54
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_16
   Index:        55
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_17
   Index:        56
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_18
   Index:        57
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_19
   Index:        58
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_20
   Index:        59
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_21
   Index:        60
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_22
   Index:        61
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_23
   Index:        62
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_24
   Index:        63
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_25
   Index:        64
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_26
   Index:        65
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_27
   Index:        66
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_28
   Index:        67
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_29
   Index:        68
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_30
   Index:        69
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_31
   Index:        70
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_32
   Index:        71
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_33
   Index:        72
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_34
   Index:        73
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: hpu_msplit_3parts_2in3

Definition
----------
   Signature: hpu_msplit_3parts_2in3 (void* axis_p1_p2_bsk_c, void* axis_p1_p2_cram_d, void* axis_p1_p2_ldg_c, void* axis_p1_p2_ldg_d, void* axis_p1_p2_mmacc_c, void* axis_p1_p2_mmacc_d0, void* axis_p1_p2_mmfeed_c, void* axis_p1_p2_mmsxt_c, void* axis_p1_p2_proc_c, void* axis_p1_p2_proc_d0, void* axis_p1_p2_proc_d1, void* axis_p2_p1_batch, void* axis_p2_p1_bsk_c, void* axis_p2_p1_cram_d, void* axis_p2_p1_mmacc_side, void* axis_p2_p1_mmfeed_d0, void* axis_p2_p1_mmfeed_d1, void* axis_p2_p1_mmfeed_d2, void* axis_p2_p1_mmfeed_d3, void* axis_p2_p1_mmsxt_d0, void* axis_p2_p1_mmsxt_d1, void* axis_p2_p1_proc_c, void* axis_p2_p1_proc_d0, void* axis_p2_p1_proc_d1, void* axis_p2_p1_side, void* axis_p2_p3_batch, void* axis_p2_p3_bsk_c, void* axis_p2_p3_proc_c, void* axis_p2_p3_proc_d0, void* axis_p2_p3_proc_d1, void* axis_p3_p2_bsk_c, void* axis_p3_p2_proc_c, void* axis_p3_p2_proc_d0, void* axis_p3_p2_proc_d1, void* axis_p3_p2_side)

Ports
-----
   Port:          axis_p1_p2_bsk_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    520 bits
   Port Type:     stream

   Port:          axis_p1_p2_cram_d
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          axis_p1_p2_ldg_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p1_p2_ldg_d
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmacc_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmacc_d0
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmfeed_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmsxt_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          axis_p1_p2_proc_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p1_p2_proc_d0
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p1_p2_proc_d1
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_batch
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p2_p1_bsk_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          axis_p2_p1_cram_d
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmacc_side
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d0
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d1
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d2
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d3
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmsxt_d0
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmsxt_d1
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_proc_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p2_p1_proc_d0
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_proc_d1
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_side
   Mode:          write_only
   Range (bytes): 
   Data Width:    160 bits
   Port Type:     stream

   Port:          axis_p2_p3_batch
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p2_p3_bsk_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    520 bits
   Port Type:     stream

   Port:          axis_p2_p3_proc_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p2_p3_proc_d0
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p3_proc_d1
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p3_p2_bsk_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          axis_p3_p2_proc_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p3_p2_proc_d0
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p3_p2_proc_d1
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p3_p2_side
   Mode:          read_only
   Range (bytes): 
   Data Width:    160 bits
   Port Type:     stream

--------------------------
Instance:        hpu_msplit_3parts_2in3_1
   Base Address: not_used

   Argument:          axis_p1_p2_bsk_c
   Register Offset:   0x0
   Port:              axis_p1_p2_bsk_c
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_cram_d
   Register Offset:   0x0
   Port:              axis_p1_p2_cram_d
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_ldg_c
   Register Offset:   0x0
   Port:              axis_p1_p2_ldg_c
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_ldg_d
   Register Offset:   0x0
   Port:              axis_p1_p2_ldg_d
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmacc_c
   Register Offset:   0x0
   Port:              axis_p1_p2_mmacc_c
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmacc_d0
   Register Offset:   0x0
   Port:              axis_p1_p2_mmacc_d0
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmfeed_c
   Register Offset:   0x0
   Port:              axis_p1_p2_mmfeed_c
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmsxt_c
   Register Offset:   0x0
   Port:              axis_p1_p2_mmsxt_c
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_proc_c
   Register Offset:   0x0
   Port:              axis_p1_p2_proc_c
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_proc_d0
   Register Offset:   0x0
   Port:              axis_p1_p2_proc_d0
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_proc_d1
   Register Offset:   0x0
   Port:              axis_p1_p2_proc_d1
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_batch
   Register Offset:   0x0
   Port:              axis_p2_p1_batch
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_bsk_c
   Register Offset:   0x0
   Port:              axis_p2_p1_bsk_c
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_cram_d
   Register Offset:   0x0
   Port:              axis_p2_p1_cram_d
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmacc_side
   Register Offset:   0x0
   Port:              axis_p2_p1_mmacc_side
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d0
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d0
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d1
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d1
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d2
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d2
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d3
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d3
   Memory:            dc_18 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmsxt_d0
   Register Offset:   0x0
   Port:              axis_p2_p1_mmsxt_d0
   Memory:            dc_19 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmsxt_d1
   Register Offset:   0x0
   Port:              axis_p2_p1_mmsxt_d1
   Memory:            dc_20 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_proc_c
   Register Offset:   0x0
   Port:              axis_p2_p1_proc_c
   Memory:            dc_21 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_proc_d0
   Register Offset:   0x0
   Port:              axis_p2_p1_proc_d0
   Memory:            dc_22 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_proc_d1
   Register Offset:   0x0
   Port:              axis_p2_p1_proc_d1
   Memory:            dc_23 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_side
   Register Offset:   0x0
   Port:              axis_p2_p1_side
   Memory:            dc_24 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_batch
   Register Offset:   0x0
   Port:              axis_p2_p3_batch
   Memory:            dc_25 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_bsk_c
   Register Offset:   0x0
   Port:              axis_p2_p3_bsk_c
   Memory:            dc_26 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_proc_c
   Register Offset:   0x0
   Port:              axis_p2_p3_proc_c
   Memory:            dc_27 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_proc_d0
   Register Offset:   0x0
   Port:              axis_p2_p3_proc_d0
   Memory:            dc_28 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_proc_d1
   Register Offset:   0x0
   Port:              axis_p2_p3_proc_d1
   Memory:            dc_29 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_bsk_c
   Register Offset:   0x0
   Port:              axis_p3_p2_bsk_c
   Memory:            dc_30 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_proc_c
   Register Offset:   0x0
   Port:              axis_p3_p2_proc_c
   Memory:            dc_31 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_proc_d0
   Register Offset:   0x0
   Port:              axis_p3_p2_proc_d0
   Memory:            dc_32 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_proc_d1
   Register Offset:   0x0
   Port:              axis_p3_p2_proc_d1
   Memory:            dc_33 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_side
   Register Offset:   0x0
   Port:              axis_p3_p2_side
   Memory:            dc_34 (MEM_STREAMING_CONNECTION)
Kernel: hpu_msplit_3parts_3in3

Definition
----------
   Signature: hpu_msplit_3parts_3in3 (void* M_AXI_BSK_0_PTR, void* M_AXI_BSK_1_PTR, void* M_AXI_BSK_2_PTR, void* M_AXI_BSK_3_PTR, void* M_AXI_BSK_4_PTR, void* M_AXI_BSK_5_PTR, void* M_AXI_BSK_6_PTR, void* M_AXI_BSK_7_PTR, void* axis_p2_p3_batch, void* axis_p2_p3_bsk_c, void* axis_p2_p3_proc_c, void* axis_p2_p3_proc_d0, void* axis_p2_p3_proc_d1, void* axis_p3_p2_bsk_c, void* axis_p3_p2_proc_c, void* axis_p3_p2_proc_d0, void* axis_p3_p2_proc_d1, void* axis_p3_p2_side)

Ports
-----
   Port:          axis_p2_p3_batch
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p2_p3_bsk_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    520 bits
   Port Type:     stream

   Port:          axis_p2_p3_proc_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p2_p3_proc_d0
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p3_proc_d1
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p3_p2_bsk_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          axis_p3_p2_proc_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p3_p2_proc_d0
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p3_p2_proc_d1
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p3_p2_side
   Mode:          write_only
   Range (bytes): 
   Data Width:    160 bits
   Port Type:     stream

   Port:          m_axi_bsk_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_bsk_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_bsk_2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_bsk_3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_bsk_4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_bsk_5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_bsk_6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_bsk_7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axil
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        hpu_msplit_3parts_3in3_1
   Base Address: 0x1000000

   Argument:          M_AXI_BSK_0_PTR
   Register Offset:   0x10
   Port:              m_axi_bsk_0
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          M_AXI_BSK_1_PTR
   Register Offset:   0x14
   Port:              m_axi_bsk_1
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          M_AXI_BSK_2_PTR
   Register Offset:   0x18
   Port:              m_axi_bsk_2
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          M_AXI_BSK_3_PTR
   Register Offset:   0x1c
   Port:              m_axi_bsk_3
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          M_AXI_BSK_4_PTR
   Register Offset:   0x20
   Port:              m_axi_bsk_4
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          M_AXI_BSK_5_PTR
   Register Offset:   0x24
   Port:              m_axi_bsk_5
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          M_AXI_BSK_6_PTR
   Register Offset:   0x28
   Port:              m_axi_bsk_6
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          M_AXI_BSK_7_PTR
   Register Offset:   0x2c
   Port:              m_axi_bsk_7
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          axis_p2_p3_batch
   Register Offset:   0x0
   Port:              axis_p2_p3_batch
   Memory:            dc_25 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_bsk_c
   Register Offset:   0x0
   Port:              axis_p2_p3_bsk_c
   Memory:            dc_26 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_proc_c
   Register Offset:   0x0
   Port:              axis_p2_p3_proc_c
   Memory:            dc_27 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_proc_d0
   Register Offset:   0x0
   Port:              axis_p2_p3_proc_d0
   Memory:            dc_28 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p3_proc_d1
   Register Offset:   0x0
   Port:              axis_p2_p3_proc_d1
   Memory:            dc_29 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_bsk_c
   Register Offset:   0x0
   Port:              axis_p3_p2_bsk_c
   Memory:            dc_30 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_proc_c
   Register Offset:   0x0
   Port:              axis_p3_p2_proc_c
   Memory:            dc_31 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_proc_d0
   Register Offset:   0x0
   Port:              axis_p3_p2_proc_d0
   Memory:            dc_32 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_proc_d1
   Register Offset:   0x0
   Port:              axis_p3_p2_proc_d1
   Memory:            dc_33 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p3_p2_side
   Register Offset:   0x0
   Port:              axis_p3_p2_side
   Memory:            dc_34 (MEM_STREAMING_CONNECTION)
Kernel: hpu_msplit_3parts_1in3

Definition
----------
   Signature: hpu_msplit_3parts_1in3 (void* M_AXI_UCORE_PTR, void* M_AXI_TRC_PTR, void* M_AXI_PEM_0_PTR, void* M_AXI_PEM_1_PTR, void* M_AXI_GLWE_0_PTR, void* M_AXI_KSK_0_PTR, void* M_AXI_KSK_1_PTR, void* M_AXI_KSK_2_PTR, void* M_AXI_KSK_3_PTR, void* M_AXI_KSK_4_PTR, void* M_AXI_KSK_5_PTR, void* M_AXI_KSK_6_PTR, void* M_AXI_KSK_7_PTR, void* axis_p1_p2_bsk_c, void* axis_p1_p2_cram_d, void* axis_p1_p2_ldg_c, void* axis_p1_p2_ldg_d, void* axis_p1_p2_mmacc_c, void* axis_p1_p2_mmacc_d0, void* axis_p1_p2_mmfeed_c, void* axis_p1_p2_mmsxt_c, void* axis_p1_p2_proc_c, void* axis_p1_p2_proc_d0, void* axis_p1_p2_proc_d1, void* axis_p2_p1_batch, void* axis_p2_p1_bsk_c, void* axis_p2_p1_cram_d, void* axis_p2_p1_mmacc_side, void* axis_p2_p1_mmfeed_d0, void* axis_p2_p1_mmfeed_d1, void* axis_p2_p1_mmfeed_d2, void* axis_p2_p1_mmfeed_d3, void* axis_p2_p1_mmsxt_d0, void* axis_p2_p1_mmsxt_d1, void* axis_p2_p1_proc_c, void* axis_p2_p1_proc_d0, void* axis_p2_p1_proc_d1, void* axis_p2_p1_side)

Ports
-----
   Port:          axis_p1_p2_bsk_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    520 bits
   Port Type:     stream

   Port:          axis_p1_p2_cram_d
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          axis_p1_p2_ldg_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p1_p2_ldg_d
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmacc_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmacc_d0
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmfeed_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          axis_p1_p2_mmsxt_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          axis_p1_p2_proc_c
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p1_p2_proc_d0
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p1_p2_proc_d1
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_batch
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p2_p1_bsk_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          axis_p2_p1_cram_d
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmacc_side
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d0
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d1
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d2
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmfeed_d3
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmsxt_d0
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_mmsxt_d1
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_proc_c
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          axis_p2_p1_proc_d0
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_proc_d1
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          axis_p2_p1_side
   Mode:          read_only
   Range (bytes): 
   Data Width:    160 bits
   Port Type:     stream

   Port:          m_axi_glwe_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_ksk_7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_pem_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_pem_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_trc
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_ucore
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axil
   Mode:          slave
   Range (bytes): 0x4000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        hpu_msplit_3parts_1in3_1
   Base Address: 0x800000

   Argument:          M_AXI_UCORE_PTR
   Register Offset:   0x10
   Port:              m_axi_ucore
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          M_AXI_TRC_PTR
   Register Offset:   0x14
   Port:              m_axi_trc
   Memory:            HBM[0] (MEM_HBM)

   Argument:          M_AXI_PEM_0_PTR
   Register Offset:   0x18
   Port:              m_axi_pem_0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          M_AXI_PEM_1_PTR
   Register Offset:   0x1c
   Port:              m_axi_pem_1
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          M_AXI_GLWE_0_PTR
   Register Offset:   0x20
   Port:              m_axi_glwe_0
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          M_AXI_KSK_0_PTR
   Register Offset:   0x24
   Port:              m_axi_ksk_0
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          M_AXI_KSK_1_PTR
   Register Offset:   0x28
   Port:              m_axi_ksk_1
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          M_AXI_KSK_2_PTR
   Register Offset:   0x2c
   Port:              m_axi_ksk_2
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          M_AXI_KSK_3_PTR
   Register Offset:   0x30
   Port:              m_axi_ksk_3
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          M_AXI_KSK_4_PTR
   Register Offset:   0x34
   Port:              m_axi_ksk_4
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          M_AXI_KSK_5_PTR
   Register Offset:   0x38
   Port:              m_axi_ksk_5
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          M_AXI_KSK_6_PTR
   Register Offset:   0x3c
   Port:              m_axi_ksk_6
   Memory:            HBM[30] (MEM_DRAM)

   Argument:          M_AXI_KSK_7_PTR
   Register Offset:   0x40
   Port:              m_axi_ksk_7
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          axis_p1_p2_bsk_c
   Register Offset:   0x0
   Port:              axis_p1_p2_bsk_c
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_cram_d
   Register Offset:   0x0
   Port:              axis_p1_p2_cram_d
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_ldg_c
   Register Offset:   0x0
   Port:              axis_p1_p2_ldg_c
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_ldg_d
   Register Offset:   0x0
   Port:              axis_p1_p2_ldg_d
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmacc_c
   Register Offset:   0x0
   Port:              axis_p1_p2_mmacc_c
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmacc_d0
   Register Offset:   0x0
   Port:              axis_p1_p2_mmacc_d0
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmfeed_c
   Register Offset:   0x0
   Port:              axis_p1_p2_mmfeed_c
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_mmsxt_c
   Register Offset:   0x0
   Port:              axis_p1_p2_mmsxt_c
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_proc_c
   Register Offset:   0x0
   Port:              axis_p1_p2_proc_c
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_proc_d0
   Register Offset:   0x0
   Port:              axis_p1_p2_proc_d0
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p1_p2_proc_d1
   Register Offset:   0x0
   Port:              axis_p1_p2_proc_d1
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_batch
   Register Offset:   0x0
   Port:              axis_p2_p1_batch
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_bsk_c
   Register Offset:   0x0
   Port:              axis_p2_p1_bsk_c
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_cram_d
   Register Offset:   0x0
   Port:              axis_p2_p1_cram_d
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmacc_side
   Register Offset:   0x0
   Port:              axis_p2_p1_mmacc_side
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d0
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d0
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d1
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d1
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d2
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d2
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmfeed_d3
   Register Offset:   0x0
   Port:              axis_p2_p1_mmfeed_d3
   Memory:            dc_18 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmsxt_d0
   Register Offset:   0x0
   Port:              axis_p2_p1_mmsxt_d0
   Memory:            dc_19 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_mmsxt_d1
   Register Offset:   0x0
   Port:              axis_p2_p1_mmsxt_d1
   Memory:            dc_20 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_proc_c
   Register Offset:   0x0
   Port:              axis_p2_p1_proc_c
   Memory:            dc_21 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_proc_d0
   Register Offset:   0x0
   Port:              axis_p2_p1_proc_d0
   Memory:            dc_22 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_proc_d1
   Register Offset:   0x0
   Port:              axis_p2_p1_proc_d1
   Memory:            dc_23 (MEM_STREAMING_CONNECTION)

   Argument:          axis_p2_p1_side
   Register Offset:   0x0
   Port:              axis_p2_p1_side
   Memory:            dc_24 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --config /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/kernel/xilinx_u55c_gen3x16_xdma_3_202210_1/cfg/hpu_msplit_3parts.cfg --connectivity.nk hpu_msplit_3parts_1in3:1 --connectivity.nk hpu_msplit_3parts_2in3:1 --connectivity.nk hpu_msplit_3parts_3in3:1 --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_proc_d0:hpu_msplit_3parts_2in3_1.axis_p1_p2_proc_d0 --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_proc_d1:hpu_msplit_3parts_2in3_1.axis_p1_p2_proc_d1 --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_proc_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_proc_c --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_bsk_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_bsk_c --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmacc_d0:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmacc_d0 --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmacc_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmacc_c --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmfeed_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmfeed_c --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_cram_d:hpu_msplit_3parts_2in3_1.axis_p1_p2_cram_d --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmsxt_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmsxt_c --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_ldg_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_ldg_c --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_ldg_d:hpu_msplit_3parts_2in3_1.axis_p1_p2_ldg_d --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_proc_d0:hpu_msplit_3parts_1in3_1.axis_p2_p1_proc_d0 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_proc_d1:hpu_msplit_3parts_1in3_1.axis_p2_p1_proc_d1 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_proc_c:hpu_msplit_3parts_1in3_1.axis_p2_p1_proc_c --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_bsk_c:hpu_msplit_3parts_1in3_1.axis_p2_p1_bsk_c --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_side:hpu_msplit_3parts_1in3_1.axis_p2_p1_side --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_batch:hpu_msplit_3parts_1in3_1.axis_p2_p1_batch --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d0:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d0 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d1:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d1 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d2:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d2 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d3:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d3 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_cram_d:hpu_msplit_3parts_1in3_1.axis_p2_p1_cram_d --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmsxt_d0:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmsxt_d0 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmsxt_d1:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmsxt_d1 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmacc_side:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmacc_side --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_proc_d0:hpu_msplit_3parts_3in3_1.axis_p2_p3_proc_d0 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_proc_d1:hpu_msplit_3parts_3in3_1.axis_p2_p3_proc_d1 --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_proc_c:hpu_msplit_3parts_3in3_1.axis_p2_p3_proc_c --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_bsk_c:hpu_msplit_3parts_3in3_1.axis_p2_p3_bsk_c --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_batch:hpu_msplit_3parts_3in3_1.axis_p2_p3_batch --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_proc_d0:hpu_msplit_3parts_2in3_1.axis_p3_p2_proc_d0 --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_proc_d1:hpu_msplit_3parts_2in3_1.axis_p3_p2_proc_d1 --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_proc_c:hpu_msplit_3parts_2in3_1.axis_p3_p2_proc_c --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_bsk_c:hpu_msplit_3parts_2in3_1.axis_p3_p2_bsk_c --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_side:hpu_msplit_3parts_2in3_1.axis_p3_p2_side --connectivity.slr hpu_msplit_3parts_1in3_1:SLR0 --connectivity.slr hpu_msplit_3parts_2in3_1:SLR1 --connectivity.slr hpu_msplit_3parts_3in3_1:SLR2 --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_trc:HBM[0] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ucore:HBM[1] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_pem_0:HBM[10] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_pem_1:HBM[11] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_glwe_0:HBM[12] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_0:HBM[2] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_1:HBM[3] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_2:HBM[4] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_3:HBM[5] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_4:HBM[6] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_5:HBM[7] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_6:HBM[8] --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_7:HBM[9] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_0:HBM[24] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_1:HBM[25] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_2:HBM[26] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_3:HBM[27] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_4:HBM[28] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_5:HBM[29] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_6:HBM[30] --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_7:HBM[31] --debug --input_files /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts_1in3.xo --input_files /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts_2in3.xo --input_files /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts_3in3.xo --kernel_frequency 0:250 --link --optimize 0 --output /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --report_level 0 --save-temps --target hw --temp_dir /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/_tmp_vitis_xclbin --vivado.param project.writeIntermediateCheckpoints=1 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/kernel/xilinx_u55c_gen3x16_xdma_3_202210_1/constraints/hpu_msplit_3parts_impl_opt_design_pre.xdc 
   Options:       --config /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/kernel/xilinx_u55c_gen3x16_xdma_3_202210_1/cfg/hpu_msplit_3parts.cfg
                  --connectivity.nk hpu_msplit_3parts_1in3:1
                  --connectivity.nk hpu_msplit_3parts_2in3:1
                  --connectivity.nk hpu_msplit_3parts_3in3:1
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_proc_d0:hpu_msplit_3parts_2in3_1.axis_p1_p2_proc_d0
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_proc_d1:hpu_msplit_3parts_2in3_1.axis_p1_p2_proc_d1
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_proc_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_proc_c
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_bsk_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_bsk_c
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmacc_d0:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmacc_d0
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmacc_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmacc_c
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmfeed_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmfeed_c
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_cram_d:hpu_msplit_3parts_2in3_1.axis_p1_p2_cram_d
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_mmsxt_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_mmsxt_c
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_ldg_c:hpu_msplit_3parts_2in3_1.axis_p1_p2_ldg_c
                  --connectivity.sc hpu_msplit_3parts_1in3_1.axis_p1_p2_ldg_d:hpu_msplit_3parts_2in3_1.axis_p1_p2_ldg_d
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_proc_d0:hpu_msplit_3parts_1in3_1.axis_p2_p1_proc_d0
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_proc_d1:hpu_msplit_3parts_1in3_1.axis_p2_p1_proc_d1
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_proc_c:hpu_msplit_3parts_1in3_1.axis_p2_p1_proc_c
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_bsk_c:hpu_msplit_3parts_1in3_1.axis_p2_p1_bsk_c
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_side:hpu_msplit_3parts_1in3_1.axis_p2_p1_side
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_batch:hpu_msplit_3parts_1in3_1.axis_p2_p1_batch
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d0:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d0
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d1:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d1
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d2:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d2
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmfeed_d3:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmfeed_d3
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_cram_d:hpu_msplit_3parts_1in3_1.axis_p2_p1_cram_d
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmsxt_d0:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmsxt_d0
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmsxt_d1:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmsxt_d1
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p1_mmacc_side:hpu_msplit_3parts_1in3_1.axis_p2_p1_mmacc_side
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_proc_d0:hpu_msplit_3parts_3in3_1.axis_p2_p3_proc_d0
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_proc_d1:hpu_msplit_3parts_3in3_1.axis_p2_p3_proc_d1
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_proc_c:hpu_msplit_3parts_3in3_1.axis_p2_p3_proc_c
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_bsk_c:hpu_msplit_3parts_3in3_1.axis_p2_p3_bsk_c
                  --connectivity.sc hpu_msplit_3parts_2in3_1.axis_p2_p3_batch:hpu_msplit_3parts_3in3_1.axis_p2_p3_batch
                  --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_proc_d0:hpu_msplit_3parts_2in3_1.axis_p3_p2_proc_d0
                  --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_proc_d1:hpu_msplit_3parts_2in3_1.axis_p3_p2_proc_d1
                  --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_proc_c:hpu_msplit_3parts_2in3_1.axis_p3_p2_proc_c
                  --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_bsk_c:hpu_msplit_3parts_2in3_1.axis_p3_p2_bsk_c
                  --connectivity.sc hpu_msplit_3parts_3in3_1.axis_p3_p2_side:hpu_msplit_3parts_2in3_1.axis_p3_p2_side
                  --connectivity.slr hpu_msplit_3parts_1in3_1:SLR0
                  --connectivity.slr hpu_msplit_3parts_2in3_1:SLR1
                  --connectivity.slr hpu_msplit_3parts_3in3_1:SLR2
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_trc:HBM[0]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ucore:HBM[1]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_pem_0:HBM[10]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_pem_1:HBM[11]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_glwe_0:HBM[12]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_0:HBM[2]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_1:HBM[3]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_2:HBM[4]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_3:HBM[5]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_4:HBM[6]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_5:HBM[7]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_6:HBM[8]
                  --connectivity.sp hpu_msplit_3parts_3in3_1.m_axi_bsk_7:HBM[9]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_0:HBM[24]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_1:HBM[25]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_2:HBM[26]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_3:HBM[27]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_4:HBM[28]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_5:HBM[29]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_6:HBM[30]
                  --connectivity.sp hpu_msplit_3parts_1in3_1.m_axi_ksk_7:HBM[31]
                  --debug
                  --input_files /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts_1in3.xo
                  --input_files /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts_2in3.xo
                  --input_files /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts_3in3.xo
                  --kernel_frequency 0:250
                  --link
                  --optimize 0
                  --output /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/hpu_msplit_3parts.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir /projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/output/hw/_tmp_vitis_xclbin
                  --vivado.param project.writeIntermediateCheckpoints=1
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/projects/jjduflot/projects/dev_gf64_clean_dont_3/xrt/kernel/xilinx_u55c_gen3x16_xdma_3_202210_1/constraints/hpu_msplit_3parts_impl_opt_design_pre.xdc 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
