// Seed: 3481112452
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd0,
    parameter id_11 = 32'd15,
    parameter id_6  = 32'd87,
    parameter id_7  = 32'd34
) (
    input supply1 _id_0,
    input tri id_1,
    input wand id_2
    , id_5,
    input wor id_3
);
  assign id_5 = id_5;
  initial begin : LABEL_0
    id_5#(.id_0(!1)) = -1;
  end
  assign id_5 = 1;
  parameter integer id_6 = 1;
  module_0 modCall_1 ();
  assign id_5 = id_1 - -1;
  wire  _id_7;
  logic id_8;
  assign id_8 = -1 ? id_1 : id_6;
  always @(-1 or posedge -1) begin : LABEL_1
    forever begin : LABEL_2
      id_5 <= 1;
      id_5 <= id_8;
      id_5 = #id_9 id_2;
      id_8 <= -1;
      $signed(id_6);
      ;
      id_9 <= id_6;
    end
  end
  assign id_7 = $unsigned(id_6);
  ;
  logic [7:0][-1  !==  id_0 : id_6  <  1 'h0] id_10;
  assign id_7 = -1 ? id_7 : id_2;
  parameter id_11 = 1;
  wire [-1 : {  -1  ,  id_7  }] id_12;
  generate
    assign id_10[id_11] = -1'd0;
  endgenerate
endmodule
