$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module config_registers_testbench $end
  $var wire 1 ' clk $end
  $var wire 1 ( rst_n $end
  $var wire 1 ) write_enable $end
  $var wire 32 * config_data_in [31:0] $end
  $var wire 32 # config_data_out [31:0] $end
  $var wire 1 $ interrupt_enable $end
  $var wire 3 % priority_level [2:0] $end
  $var wire 8 & device_id [7:0] $end
  $scope module CONFIG_DUT $end
   $var wire 1 ' clk $end
   $var wire 1 ( rst_n $end
   $var wire 1 ) write_enable $end
   $var wire 32 * config_data_in [31:0] $end
   $var wire 32 # config_data_out [31:0] $end
   $var wire 1 $ interrupt_enable $end
   $var wire 3 % priority_level [2:0] $end
   $var wire 8 & device_id [7:0] $end
   $var wire 32 # config_reg [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
0$
b000 %
b00000000 &
0'
0(
0)
b00000000000000000000000000000000 *
#5
b00000000101001010000001000000010 #
b010 %
b10100101 &
1'
#10
0'
#15
1'
1(
#20
0'
#25
1'
#30
0'
#35
b00000000111111110000011100000001 #
1$
b111 %
b11111111 &
1'
1)
b00000000111111110000011100000001 *
#40
0'
#45
1'
0)
#50
0'
#55
1'
#60
0'
#65
b00000000010000100000010000100000 #
0$
b100 %
b01000010 &
1'
1)
b00000000010000100000010000100000 *
#70
0'
#75
1'
0)
#80
0'
#85
1'
#90
0'
#95
b10101011110011011110111100000001 #
1$
b111 %
b11001101 &
1'
1)
b10101011110011011110111100000001 *
#100
0'
#105
1'
0)
#110
0'
#115
1'
#120
0'
#125
b00000000101001010000001000000010 #
0$
b010 %
b10100101 &
1'
0(
#130
0'
#135
1'
1(
#140
0'
#145
1'
