DSCH3
VERSION 11/9/2024 5:03:42 PM
BB(-70,-165,144,35)
SYM  #fadd
BB(25,-140,65,-100)
TITLE 35 -130  #fadd
MODEL 6000
PROP                                                                                                                                    
REC(0,0,0,0,)
VIS 5
PIN(25,-110,0.000,0.000)C
PIN(25,-120,0.000,0.000)B
PIN(25,-130,0.000,0.000)A
PIN(65,-120,1.000,0.140)Sum
PIN(65,-130,1.000,0.140)Carry
LIG(25,-110,35,-110)
LIG(25,-120,35,-120)
LIG(25,-130,35,-130)
LIG(55,-120,65,-120)
LIG(55,-130,65,-130)
LIG(35,-140,35,-100)
LIG(35,-140,55,-140)
LIG(55,-140,55,-100)
LIG(55,-100,35,-100)
VLG            module fadd( C,B,A,Sum,Carry);
VLG              input C,B,A;
VLG              output Sum,Carry;
VLG              wire w1,w2,w3,w4;
VLG              xor xor21(Sum,w1,C);
VLG              xor xor22(w1,A,B);
VLG              nand nand21(w4,B,A);
VLG              nand nand22(w3,B,C);
VLG              nand nand23(w2,A,C);
VLG              nand nand31(Carry,w4,w3,w2);
VLG            endmodule
FSYM
SYM  #inv
BB(-50,-55,-15,-35)
TITLE -35 -45  #inv_1
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0,)
VIS 0
PIN(-50,-45,0.000,0.000)in
PIN(-15,-45,0.030,0.210)out
LIG(-50,-45,-40,-45)
LIG(-40,-55,-40,-35)
LIG(-40,-55,-25,-45)
LIG(-40,-35,-25,-45)
LIG(-23,-45,-23,-45)
LIG(-21,-45,-15,-45)
VLG     not not1(out,in);
FSYM
SYM  #inv
BB(-50,5,-15,25)
TITLE -35 15  #inv_2
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0,)
VIS 0
PIN(-50,15,0.000,0.000)in
PIN(-15,15,0.030,0.210)out
LIG(-50,15,-40,15)
LIG(-40,5,-40,25)
LIG(-40,5,-25,15)
LIG(-40,25,-25,15)
LIG(-23,15,-23,15)
LIG(-21,15,-15,15)
VLG     not not1(out,in);
FSYM
SYM  #fadd
BB(25,-5,65,35)
TITLE 35 5  #fadd
MODEL 6000
PROP                                                                                                                                    
REC(0,135,0,0,)
VIS 5
PIN(25,25,0.000,0.000)C
PIN(25,15,0.000,0.000)B
PIN(25,5,0.000,0.000)A
PIN(65,15,1.000,0.140)Sum
PIN(65,5,1.000,0.280)Carry
LIG(25,25,35,25)
LIG(25,15,35,15)
LIG(25,5,35,5)
LIG(55,15,65,15)
LIG(55,5,65,5)
LIG(35,-5,35,35)
LIG(35,-5,55,-5)
LIG(55,-5,55,35)
LIG(55,35,35,35)
VLG            module fadd( C,B,A,Sum,Carry);
VLG              input C,B,A;
VLG              output Sum,Carry;
VLG              wire w1,w2,w3,w4;
VLG              xor xor21(Sum,w1,C);
VLG              xor xor22(w1,A,B);
VLG              nand nand21(w4,B,A);
VLG              nand nand22(w3,B,C);
VLG              nand nand23(w2,A,C);
VLG              nand nand31(Carry,w4,w3,w2);
VLG            endmodule
FSYM
SYM  #vdd
BB(-5,15,5,25)
TITLE -2 21  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0,)
VIS 0
PIN(0,25,0.000,0.000)vdd
LIG(0,25,0,20)
LIG(0,20,-5,20)
LIG(-5,20,0,15)
LIG(0,15,5,20)
LIG(5,20,0,20)
FSYM
SYM  #fadd
BB(25,-95,65,-55)
TITLE 35 -85  #fadd
MODEL 6000
PROP                                                                                                                                    
REC(0,0,0,0,)
VIS 5
PIN(25,-65,0.000,0.000)C
PIN(25,-75,0.000,0.000)B
PIN(25,-85,0.000,0.000)A
PIN(65,-75,1.000,0.140)Sum
PIN(65,-85,1.000,0.280)Carry
LIG(25,-65,35,-65)
LIG(25,-75,35,-75)
LIG(25,-85,35,-85)
LIG(55,-75,65,-75)
LIG(55,-85,65,-85)
LIG(35,-95,35,-55)
LIG(35,-95,55,-95)
LIG(55,-95,55,-55)
LIG(55,-55,35,-55)
VLG            module fadd( C,B,A,Sum,Carry);
VLG              input C,B,A;
VLG              output Sum,Carry;
VLG              wire w1,w2,w3,w4;
VLG              xor xor21(Sum,w1,C);
VLG              xor xor22(w1,A,B);
VLG              nand nand21(w4,B,A);
VLG              nand nand22(w3,B,C);
VLG              nand nand23(w2,A,C);
VLG              nand nand31(Carry,w4,w3,w2);
VLG            endmodule
FSYM
SYM  #fadd
BB(25,-50,65,-10)
TITLE 35 -40  #fadd
MODEL 6000
PROP                                                                                                                                    
REC(0,0,0,0,)
VIS 5
PIN(25,-20,0.000,0.000)C
PIN(25,-30,0.000,0.000)B
PIN(25,-40,0.000,0.000)A
PIN(65,-30,1.000,0.140)Sum
PIN(65,-40,1.000,0.280)Carry
LIG(25,-20,35,-20)
LIG(25,-30,35,-30)
LIG(25,-40,35,-40)
LIG(55,-30,65,-30)
LIG(55,-40,65,-40)
LIG(35,-50,35,-10)
LIG(35,-50,55,-50)
LIG(55,-50,55,-10)
LIG(55,-10,35,-10)
VLG            module fadd( C,B,A,Sum,Carry);
VLG              input C,B,A;
VLG              output Sum,Carry;
VLG              wire w1,w2,w3,w4;
VLG              xor xor21(Sum,w1,C);
VLG              xor xor22(w1,A,B);
VLG              nand nand21(w4,B,A);
VLG              nand nand22(w3,B,C);
VLG              nand nand23(w2,A,C);
VLG              nand nand31(Carry,w4,w3,w2);
VLG            endmodule
FSYM
SYM  #light1
BB(78,-165,84,-151)
TITLE 80 -151  #light1
MODEL 49
PROP                                                                                                                                    
REC(79,-164,4,4,r)
VIS 129
PIN(80,-150,0.000,0.000)Carry
LIG(83,-159,83,-164)
LIG(83,-164,82,-165)
LIG(79,-164,79,-159)
LIG(82,-154,82,-157)
LIG(81,-154,84,-154)
LIG(81,-152,83,-154)
LIG(82,-152,84,-154)
LIG(78,-157,84,-157)
LIG(80,-157,80,-150)
LIG(78,-159,78,-157)
LIG(84,-159,78,-159)
LIG(84,-157,84,-159)
LIG(80,-165,79,-164)
LIG(82,-165,80,-165)
FSYM
SYM  #inv
BB(-50,-15,-15,5)
TITLE -35 -5  #inv_3
MODEL 101
PROP                                                                                                                                    
REC(0,5,0,0,)
VIS 0
PIN(-50,-5,0.000,0.000)in
PIN(-15,-5,0.030,0.210)out
LIG(-50,-5,-40,-5)
LIG(-40,-15,-40,5)
LIG(-40,-15,-25,-5)
LIG(-40,5,-25,-5)
LIG(-23,-5,-23,-5)
LIG(-21,-5,-15,-5)
VLG     not not1(out,in);
FSYM
SYM  #inv
BB(-50,-35,-15,-15)
TITLE -35 -25  #inv_4
MODEL 101
PROP                                                                                                                                    
REC(0,0,0,0,)
VIS 0
PIN(-50,-25,0.000,0.000)in
PIN(-15,-25,0.030,0.210)out
LIG(-50,-25,-40,-25)
LIG(-40,-35,-40,-15)
LIG(-40,-35,-25,-25)
LIG(-40,-15,-25,-25)
LIG(-23,-25,-23,-25)
LIG(-21,-25,-15,-25)
VLG     not not1(out,in);
FSYM
SYM  #light
BB(123,-135,129,-121)
TITLE 125 -121  #out3
MODEL 49
PROP                                                                                                                                    
REC(124,-134,4,4,r)
VIS 1
PIN(125,-120,0.000,0.000)out3
LIG(128,-129,128,-134)
LIG(128,-134,127,-135)
LIG(124,-134,124,-129)
LIG(127,-124,127,-127)
LIG(126,-124,129,-124)
LIG(126,-122,128,-124)
LIG(127,-122,129,-124)
LIG(123,-127,129,-127)
LIG(125,-127,125,-120)
LIG(123,-129,123,-127)
LIG(129,-129,123,-129)
LIG(129,-127,129,-129)
LIG(125,-135,124,-134)
LIG(127,-135,125,-135)
FSYM
SYM  #light
BB(128,-90,134,-76)
TITLE 130 -76  #out2
MODEL 49
PROP                                                                                                                                    
REC(129,-89,4,4,r)
VIS 1
PIN(130,-75,0.000,0.000)out2
LIG(133,-84,133,-89)
LIG(133,-89,132,-90)
LIG(129,-89,129,-84)
LIG(132,-79,132,-82)
LIG(131,-79,134,-79)
LIG(131,-77,133,-79)
LIG(132,-77,134,-79)
LIG(128,-82,134,-82)
LIG(130,-82,130,-75)
LIG(128,-84,128,-82)
LIG(134,-84,128,-84)
LIG(134,-82,134,-84)
LIG(130,-90,129,-89)
LIG(132,-90,130,-90)
FSYM
SYM  #light
BB(133,-45,139,-31)
TITLE 135 -31  #out1
MODEL 49
PROP                                                                                                                                    
REC(134,-44,4,4,r)
VIS 1
PIN(135,-30,0.000,0.000)out1
LIG(138,-39,138,-44)
LIG(138,-44,137,-45)
LIG(134,-44,134,-39)
LIG(137,-34,137,-37)
LIG(136,-34,139,-34)
LIG(136,-32,138,-34)
LIG(137,-32,139,-34)
LIG(133,-37,139,-37)
LIG(135,-37,135,-30)
LIG(133,-39,133,-37)
LIG(139,-39,133,-39)
LIG(139,-37,139,-39)
LIG(135,-45,134,-44)
LIG(137,-45,135,-45)
FSYM
SYM  #light
BB(138,0,144,14)
TITLE 140 14  #out0
MODEL 49
PROP                                                                                                                                    
REC(139,1,4,4,r)
VIS 1
PIN(140,15,0.000,0.000)out0
LIG(143,6,143,1)
LIG(143,1,142,0)
LIG(139,1,139,6)
LIG(142,11,142,8)
LIG(141,11,144,11)
LIG(141,13,143,11)
LIG(142,13,144,11)
LIG(138,8,144,8)
LIG(140,8,140,15)
LIG(138,6,138,8)
LIG(144,6,138,6)
LIG(144,8,144,6)
LIG(140,0,139,1)
LIG(142,0,140,0)
FSYM
SYM  #clock
BB(-70,-118,-55,-112)
TITLE -65 -115  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(-68,-117,6,4,r)
VIS 1
PIN(-55,-115,3.000,0.210)A3
LIG(-60,-115,-55,-115)
LIG(-65,-117,-67,-117)
LIG(-61,-117,-63,-117)
LIG(-60,-118,-60,-112)
LIG(-70,-112,-70,-118)
LIG(-65,-113,-65,-117)
LIG(-63,-117,-63,-113)
LIG(-63,-113,-65,-113)
LIG(-67,-113,-69,-113)
LIG(-67,-117,-67,-113)
LIG(-60,-112,-70,-112)
LIG(-60,-118,-70,-118)
FSYM
SYM  #clock
BB(-70,-108,-55,-102)
TITLE -65 -105  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(-68,-107,6,4,r)
VIS 1
PIN(-55,-105,3.000,0.210)A2
LIG(-60,-105,-55,-105)
LIG(-65,-107,-67,-107)
LIG(-61,-107,-63,-107)
LIG(-60,-108,-60,-102)
LIG(-70,-102,-70,-108)
LIG(-65,-103,-65,-107)
LIG(-63,-107,-63,-103)
LIG(-63,-103,-65,-103)
LIG(-67,-103,-69,-103)
LIG(-67,-107,-67,-103)
LIG(-60,-102,-70,-102)
LIG(-60,-108,-70,-108)
FSYM
SYM  #clock
BB(-70,-98,-55,-92)
TITLE -65 -95  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(-68,-97,6,4,r)
VIS 1
PIN(-55,-95,3.000,0.210)A1
LIG(-60,-95,-55,-95)
LIG(-65,-97,-67,-97)
LIG(-61,-97,-63,-97)
LIG(-60,-98,-60,-92)
LIG(-70,-92,-70,-98)
LIG(-65,-93,-65,-97)
LIG(-63,-97,-63,-93)
LIG(-63,-93,-65,-93)
LIG(-67,-93,-69,-93)
LIG(-67,-97,-67,-93)
LIG(-60,-92,-70,-92)
LIG(-60,-98,-70,-98)
FSYM
SYM  #clock
BB(-70,-88,-55,-82)
TITLE -65 -85  #clock4
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(-68,-87,6,4,r)
VIS 1
PIN(-55,-85,3.000,0.210)A0
LIG(-60,-85,-55,-85)
LIG(-65,-87,-67,-87)
LIG(-61,-87,-63,-87)
LIG(-60,-88,-60,-82)
LIG(-70,-82,-70,-88)
LIG(-65,-83,-65,-87)
LIG(-63,-87,-63,-83)
LIG(-63,-83,-65,-83)
LIG(-67,-83,-69,-83)
LIG(-67,-87,-67,-83)
LIG(-60,-82,-70,-82)
LIG(-60,-88,-70,-88)
FSYM
SYM  #clock
BB(-70,-33,-55,-27)
TITLE -65 -30  #clock5
MODEL 69
PROP   160.000 160.000                                                                                                                                
REC(-68,-32,6,4,r)
VIS 1
PIN(-55,-30,3.000,0.070)B3
LIG(-60,-30,-55,-30)
LIG(-65,-32,-67,-32)
LIG(-61,-32,-63,-32)
LIG(-60,-33,-60,-27)
LIG(-70,-27,-70,-33)
LIG(-65,-28,-65,-32)
LIG(-63,-32,-63,-28)
LIG(-63,-28,-65,-28)
LIG(-67,-28,-69,-28)
LIG(-67,-32,-67,-28)
LIG(-60,-27,-70,-27)
LIG(-60,-33,-70,-33)
FSYM
SYM  #clock
BB(-70,-23,-55,-17)
TITLE -65 -20  #clock6
MODEL 69
PROP   320.000 320.000                                                                                                                                
REC(-68,-22,6,4,r)
VIS 1
PIN(-55,-20,3.000,0.070)B2
LIG(-60,-20,-55,-20)
LIG(-65,-22,-67,-22)
LIG(-61,-22,-63,-22)
LIG(-60,-23,-60,-17)
LIG(-70,-17,-70,-23)
LIG(-65,-18,-65,-22)
LIG(-63,-22,-63,-18)
LIG(-63,-18,-65,-18)
LIG(-67,-18,-69,-18)
LIG(-67,-22,-67,-18)
LIG(-60,-17,-70,-17)
LIG(-60,-23,-70,-23)
FSYM
SYM  #clock
BB(-70,-13,-55,-7)
TITLE -65 -10  #clock7
MODEL 69
PROP   640.000 640.000                                                                                                                                
REC(-68,-12,6,4,r)
VIS 1
PIN(-55,-10,3.000,0.070)B1
LIG(-60,-10,-55,-10)
LIG(-65,-12,-67,-12)
LIG(-61,-12,-63,-12)
LIG(-60,-13,-60,-7)
LIG(-70,-7,-70,-13)
LIG(-65,-8,-65,-12)
LIG(-63,-12,-63,-8)
LIG(-63,-8,-65,-8)
LIG(-67,-8,-69,-8)
LIG(-67,-12,-67,-8)
LIG(-60,-7,-70,-7)
LIG(-60,-13,-70,-13)
FSYM
SYM  #clock
BB(-70,-3,-55,3)
TITLE -65 0  #clock8
MODEL 69
PROP   1280.000 1280.000                                                                                                                                
REC(-68,-2,6,4,r)
VIS 1
PIN(-55,0,3.000,0.070)B0
LIG(-60,0,-55,0)
LIG(-65,-2,-67,-2)
LIG(-61,-2,-63,-2)
LIG(-60,-3,-60,3)
LIG(-70,3,-70,-3)
LIG(-65,2,-65,-2)
LIG(-63,-2,-63,2)
LIG(-63,2,-65,2)
LIG(-67,2,-69,2)
LIG(-67,-2,-67,2)
LIG(-60,3,-70,3)
LIG(-60,-3,-70,-3)
FSYM
LIG(-5,-85,-5,5)
LIG(-20,-115,-20,-130)
LIG(-20,-130,25,-130)
LIG(-50,-10,-50,-5)
LIG(65,-130,80,-130)
LIG(65,15,140,15)
LIG(65,-5,65,5)
LIG(65,-30,135,-30)
LIG(25,-5,65,-5)
LIG(65,-75,130,-75)
LIG(80,-130,80,-150)
LIG(5,-85,25,-85)
LIG(5,-75,5,-25)
LIG(0,25,25,25)
LIG(-55,-25,-50,-25)
LIG(-55,-10,-50,-10)
LIG(-55,-115,-20,-115)
LIG(25,-5,25,-20)
LIG(65,-40,65,-50)
LIG(65,-50,25,-50)
LIG(25,-50,25,-65)
LIG(65,-85,65,-95)
LIG(65,-95,25,-95)
LIG(25,-95,25,-110)
LIG(65,-120,125,-120)
LIG(5,-105,5,-85)
LIG(-55,-105,5,-105)
LIG(5,-75,25,-75)
LIG(-55,-20,-55,-25)
LIG(10,-30,25,-30)
LIG(-15,15,25,15)
LIG(-15,-45,-10,-45)
LIG(-10,-120,25,-120)
LIG(-55,-45,-50,-45)
LIG(-5,-85,-55,-85)
LIG(-5,5,25,5)
LIG(-20,-25,5,-25)
LIG(-55,-30,-55,-45)
LIG(10,-5,10,-30)
LIG(-55,-95,0,-95)
LIG(0,-95,0,-40)
LIG(0,-40,25,-40)
LIG(-10,-120,-10,-45)
LIG(-15,-5,10,-5)
LIG(-55,0,-55,15)
LIG(-55,15,-50,15)
FFIG D:\download\VLSI1\Export dsch2\Export dsch2\Sub4_ahihi.sch
