[[0;33m*[0m] Binary protection state of [0;33mlibxt_u32.so.svn-base[0m
[REF] s12

  	RELRO          CANARY            NX           PIE       RPATH        RUNPATH      SYMBOLS      
  	[31mNo RELRO[0m       [31mNo Canary found[0m   [32mNX enabled[0m   [33mDSO[0m          [32mNo RPATH[0m     [32mNo RUNPATH[0m   [31mSymbols
	[31mNo RELRO[0m       [31mNo Canary found[0m   [32mNX enabled[0m   [33mDSO[0m          [32mNo RPATH[0m     [32mNo RUNPATH[0m   [32mNo Symbols[0m

[0m
[[0;33m*[0m] Function [0;33mprintf[0m tear down of [0;33mlibxt_u32.so.svn-base[0m

 c48:	0000004c 	andeq	r0, r0, ip, asr #32
 c4c:	ffff7d68 			; <UNDEFINED> instruction: 0xffff7d68
 c50:	ffff7ca8 			; <UNDEFINED> instruction: 0xffff7ca8
 c54:	ffff7c08 			; <UNDEFINED> instruction: 0xffff7c08
 c58:	ffff7be0 			; <UNDEFINED> instruction: 0xffff7be0
 c5c:	ffff7bac 			; <UNDEFINED> instruction: 0xffff7bac
 c60:	ffff7c7c 			; <UNDEFINED> instruction: 0xffff7c7c
 c64:	ffff7c50 			; <UNDEFINED> instruction: 0xffff7c50
 c68:	ffff7c28 			; <UNDEFINED> instruction: 0xffff7c28
 c6c:	ffff7d1c 			; <UNDEFINED> instruction: 0xffff7d1c
 c70:	ffff7cf0 			; <UNDEFINED> instruction: 0xffff7cf0
 c74:	ffff7d40 			; <UNDEFINED> instruction: 0xffff7d40
 c78:	ffff7ccc 			; <UNDEFINED> instruction: 0xffff7ccc
 c7c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c80:	e1a09000 	mov	r9, r0
 c84:	e59fb220 	ldr	fp, [pc, #544]	; eac <__register_frame_info@plt+0x8b8>
 c88:	e24dd014 	sub	sp, sp, #20
 c8c:	e59f021c 	ldr	r0, [pc, #540]	; eb0 <__register_frame_info@plt+0x8bc>
 c90:	e08fb00b 	add	fp, pc, fp
 c94:	e08b0000 	add	r0, fp, r0
[31m c98:	ebfffe37 	bl	57c <printf@plt>[0m
 c9c:	e5d937bc 	ldrb	r3, [r9, #1980]	; 0x7bc
 ca0:	e3530000 	cmp	r3, #0
 ca4:	0a000079 	beq	e90 <__register_frame_info@plt+0x89c>
 ca8:	e59f3204 	ldr	r3, [pc, #516]	; eb4 <__register_frame_info@plt+0x8c0>
 cac:	e1a06009 	mov	r6, r9
 cb0:	e59f7200 	ldr	r7, [pc, #512]	; eb8 <__register_frame_info@plt+0x8c4>
 cb4:	e3a08000 	mov	r8, #0
 cb8:	e58d300c 	str	r3, [sp, #12]
 cbc:	e59f31f8 	ldr	r3, [pc, #504]	; ebc <__register_frame_info@plt+0x8c8>
 cc0:	e08b7007 	add	r7, fp, r7
 cc4:	e08b3003 	add	r3, fp, r3
 cc8:	e58d3004 	str	r3, [sp, #4]
 ccc:	e59f31ec 	ldr	r3, [pc, #492]	; ec0 <__register_frame_info@plt+0x8cc>
 cd0:	e08b3003 	add	r3, fp, r3
 cd4:	e58d3008 	str	r3, [sp, #8]
 cd8:	e59d300c 	ldr	r3, [sp, #12]
 cdc:	e5961000 	ldr	r1, [r6]
 ce0:	e08ba003 	add	sl, fp, r3
 ce4:	e1a0000a 	mov	r0, sl
[31m ce8:	ebfffe23 	bl	57c <printf@plt>[0m
 cec:	e5d630b0 	ldrb	r3, [r6, #176]	; 0xb0
 cf0:	e3530001 	cmp	r3, #1
 cf4:	9a000013 	bls	d48 <__register_frame_info@plt+0x754>
 cf8:	e3a040b4 	mov	r4, #180	; 0xb4
 cfc:	e3a05001 	mov	r5, #1
 d00:	e0249894 	mla	r4, r4, r8, r9
 d04:	e5d4300c 	ldrb	r3, [r4, #12]
 d08:	e3530003 	cmp	r3, #3
 d0c:	908ff103 	addls	pc, pc, r3, lsl #2
 d10:	ea000005 	b	d2c <__register_frame_info@plt+0x738>
 d14:	ea00004e 	b	e54 <__register_frame_info@plt+0x860>
 d18:	ea000043 	b	e2c <__register_frame_info@plt+0x838>
 d1c:	ea000038 	b	e04 <__register_frame_info@plt+0x810>
 d20:	eaffffff 	b	d24 <__register_frame_info@plt+0x730>
 d24:	e3a00040 	mov	r0, #64	; 0x40
 d28:	ebfffe10 	bl	570 <putchar@plt>
 d2c:	e1a0000a 	mov	r0, sl
 d30:	e5b41008 	ldr	r1, [r4, #8]!
[31m d34:	ebfffe10 	bl	57c <printf@plt>[0m
 d38:	e5d630b0 	ldrb	r3, [r6, #176]	; 0xb0
 d3c:	e2855001 	add	r5, r5, #1
 d40:	e1530005 	cmp	r3, r5
 d44:	8affffee 	bhi	d04 <__register_frame_info@plt+0x710>
 d48:	e3a0003d 	mov	r0, #61	; 0x3d
 d4c:	ebfffe07 	bl	570 <putchar@plt>
 d50:	e5d630b1 	ldrb	r3, [r6, #177]	; 0xb1
 d54:	e3530000 	cmp	r3, #0
 d58:	0a000021 	beq	de4 <__register_frame_info@plt+0x7f0>
 d5c:	e3a040b4 	mov	r4, #180	; 0xb4
 d60:	e59d300c 	ldr	r3, [sp, #12]
 d64:	e0249894 	mla	r4, r4, r8, r9
 d68:	e3a05000 	mov	r5, #0
 d6c:	e08ba003 	add	sl, fp, r3
 d70:	e5943058 	ldr	r3, [r4, #88]	; 0x58
 d74:	e1a00007 	mov	r0, r7
 d78:	e594205c 	ldr	r2, [r4, #92]	; 0x5c
 d7c:	e1a01003 	mov	r1, r3
 d80:	e1530002 	cmp	r3, r2
 d84:	0a00000f 	beq	dc8 <__register_frame_info@plt+0x7d4>
[31m d88:	ebfffdfb 	bl	57c <printf@plt>[0m
 d8c:	e5d630b1 	ldrb	r3, [r6, #177]	; 0xb1
 d90:	e2855001 	add	r5, r5, #1
 d94:	e2844008 	add	r4, r4, #8
 d98:	e1530005 	cmp	r3, r5
 d9c:	9a000010 	bls	de4 <__register_frame_info@plt+0x7f0>
 da0:	e3550000 	cmp	r5, #0
 da4:	0afffff1 	beq	d70 <__register_frame_info@plt+0x77c>
 da8:	e3a0002c 	mov	r0, #44	; 0x2c
 dac:	ebfffdef 	bl	570 <putchar@plt>
 db0:	e5943058 	ldr	r3, [r4, #88]	; 0x58
 db4:	e1a00007 	mov	r0, r7
 db8:	e594205c 	ldr	r2, [r4, #92]	; 0x5c
 dbc:	e1a01003 	mov	r1, r3
 dc0:	e1530002 	cmp	r3, r2
 dc4:	1affffef 	bne	d88 <__register_frame_info@plt+0x794>
 dc8:	e1a0000a 	mov	r0, sl
 dcc:	e2855001 	add	r5, r5, #1
[31m dd0:	ebfffde9 	bl	57c <printf@plt>[0m
 dd4:	e5d630b1 	ldrb	r3, [r6, #177]	; 0xb1
 dd8:	e2844008 	add	r4, r4, #8
 ddc:	e1530005 	cmp	r3, r5
 de0:	8affffee 	bhi	da0 <__register_frame_info@plt+0x7ac>
 de4:	e5d937bc 	ldrb	r3, [r9, #1980]	; 0x7bc
 de8:	e2888001 	add	r8, r8, #1
 dec:	e1530008 	cmp	r3, r8
 df0:	9a000026 	bls	e90 <__register_frame_info@plt+0x89c>
 df4:	e3580000 	cmp	r8, #0
 df8:	1a00001f 	bne	e7c <__register_frame_info@plt+0x888>
 dfc:	e28660b4 	add	r6, r6, #180	; 0xb4
 e00:	eaffffb4 	b	cd8 <__register_frame_info@plt+0x6e4>
 e04:	e59d0004 	ldr	r0, [sp, #4]
 e08:	e2855001 	add	r5, r5, #1
[31m e0c:	ebfffdda 	bl	57c <printf@plt>[0m
 e10:	e1a0000a 	mov	r0, sl
 e14:	e5b41008 	ldr	r1, [r4, #8]!
[31m e18:	ebfffdd7 	bl	57c <printf@plt>[0m
 e1c:	e5d630b0 	ldrb	r3, [r6, #176]	; 0xb0
 e20:	e1530005 	cmp	r3, r5
 e24:	8affffb6 	bhi	d04 <__register_frame_info@plt+0x710>
 e28:	eaffffc6 	b	d48 <__register_frame_info@plt+0x754>
 e2c:	e59d0008 	ldr	r0, [sp, #8]
 e30:	e2855001 	add	r5, r5, #1
[31m e34:	ebfffdd0 	bl	57c <printf@plt>[0m
 e38:	e1a0000a 	mov	r0, sl
 e3c:	e5b41008 	ldr	r1, [r4, #8]!
[31m e40:	ebfffdcd 	bl	57c <printf@plt>[0m
 e44:	e5d630b0 	ldrb	r3, [r6, #176]	; 0xb0
 e48:	e1530005 	cmp	r3, r5
 e4c:	8affffac 	bhi	d04 <__register_frame_info@plt+0x710>
 e50:	eaffffbc 	b	d48 <__register_frame_info@plt+0x754>
 e54:	e3a00026 	mov	r0, #38	; 0x26
 e58:	e2855001 	add	r5, r5, #1
 e5c:	ebfffdc3 	bl	570 <putchar@plt>
 e60:	e1a0000a 	mov	r0, sl
 e64:	e5b41008 	ldr	r1, [r4, #8]!
[31m e68:	ebfffdc3 	bl	57c <printf@plt>[0m
 e6c:	e5d630b0 	ldrb	r3, [r6, #176]	; 0xb0
 e70:	e1530005 	cmp	r3, r5
 e74:	8affffa2 	bhi	d04 <__register_frame_info@plt+0x710>
 e78:	eaffffb2 	b	d48 <__register_frame_info@plt+0x754>
 e7c:	e59f0040 	ldr	r0, [pc, #64]	; ec4 <__register_frame_info@plt+0x8d0>
 e80:	e28660b4 	add	r6, r6, #180	; 0xb4
 e84:	e08b0000 	add	r0, fp, r0
[31m e88:	ebfffdbb 	bl	57c <printf@plt>[0m
 e8c:	eaffff91 	b	cd8 <__register_frame_info@plt+0x6e4>
 e90:	e59f3030 	ldr	r3, [pc, #48]	; ec8 <__register_frame_info@plt+0x8d4>
--
 ea0:	e28dd014 	add	sp, sp, #20
 ea4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 ea8:	eafffdc8 	b	5d0 <fputc@plt>
 eac:	000087b4 			; <UNDEFINED> instruction: 0x000087b4
 eb0:	ffff7d88 			; <UNDEFINED> instruction: 0xffff7d88
 eb4:	ffff7d90 			; <UNDEFINED> instruction: 0xffff7d90
 eb8:	ffff7da0 			; <UNDEFINED> instruction: 0xffff7da0
 ebc:	ffff7d9c 			; <UNDEFINED> instruction: 0xffff7d9c
 ec0:	ffff7d98 			; <UNDEFINED> instruction: 0xffff7d98
 ec4:	ffff7d8c 			; <UNDEFINED> instruction: 0xffff7d8c
 ec8:	0000003c 	andeq	r0, r0, ip, lsr r0
 ecc:	e92d4070 	push	{r4, r5, r6, lr}
 ed0:	e2815020 	add	r5, r1, #32
 ed4:	e5d537bd 	ldrb	r3, [r5, #1981]	; 0x7bd
 ed8:	e59f402c 	ldr	r4, [pc, #44]	; f0c <__register_frame_info@plt+0x918>
 edc:	e3530000 	cmp	r3, #0
 ee0:	e08f4004 	add	r4, pc, r4
 ee4:	0a000002 	beq	ef4 <__register_frame_info@plt+0x900>
 ee8:	e59f0020 	ldr	r0, [pc, #32]	; f10 <__register_frame_info@plt+0x91c>
 eec:	e0840000 	add	r0, r4, r0
[31m ef0:	ebfffda1 	bl	57c <printf@plt>[0m
 ef4:	e59f0018 	ldr	r0, [pc, #24]	; f14 <__register_frame_info@plt+0x920>
 ef8:	e0840000 	add	r0, r4, r0
[31m efc:	ebfffd9e 	bl	57c <printf@plt>[0m
 f00:	e1a00005 	mov	r0, r5
 f04:	e8bd4070 	pop	{r4, r5, r6, lr}
 f08:	eaffff5b 	b	c7c <__register_frame_info@plt+0x688>
 f0c:	00008564 	andeq	r8, r0, r4, ror #10
 f10:	ffff7dac 			; <UNDEFINED> instruction: 0xffff7dac
 f14:	ffff7db0 			; <UNDEFINED> instruction: 0xffff7db0
 f18:	e92d4070 	push	{r4, r5, r6, lr}
 f1c:	e2815020 	add	r5, r1, #32
 f20:	e59f4030 	ldr	r4, [pc, #48]	; f58 <__register_frame_info@plt+0x964>
 f24:	e59f0030 	ldr	r0, [pc, #48]	; f5c <__register_frame_info@plt+0x968>
 f28:	e08f4004 	add	r4, pc, r4
 f2c:	e0840000 	add	r0, r4, r0
[31m f30:	ebfffd91 	bl	57c <printf@plt>[0m
 f34:	e5d537bd 	ldrb	r3, [r5, #1981]	; 0x7bd
 f38:	e3530000 	cmp	r3, #0
 f3c:	0a000002 	beq	f4c <__register_frame_info@plt+0x958>
 f40:	e59f0018 	ldr	r0, [pc, #24]	; f60 <__register_frame_info@plt+0x96c>
 f44:	e0840000 	add	r0, r4, r0
[31m f48:	ebfffd8b 	bl	57c <printf@plt>[0m
 f4c:	e1a00005 	mov	r0, r5
 f50:	e8bd4070 	pop	{r4, r5, r6, lr}

[0m
[[0;33m*[0m] Function [0;33mprintf[0m used [0;33m15[0m times [0;33mlibxt_u32.so.svn-base[0m

