#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 18 14:32:24 2025
# Process ID: 25412
# Current directory: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10792 C:\FPGA_DEMO\Artix 7\Helix 7\HELIX_A7_TEST\project_1.xpr
# Log file: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/vivado.log
# Journal file: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Dell/Documents/projects/HELIX_A7/HELIX_A7_TEST' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/FPGA_DEMO/Artix 7/smtpl/ip_repo', nor could it be found using path 'C:/Users/Dell/Documents/projects/smtpl/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/FPGA_DEMO/Artix 7/smtpl/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vitis/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'design_1_clk_wiz_0_0' is locked:
* Current project part 'xc7a35tftg256-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'design_1_clk_wiz_0_0' do not match.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1144.559 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip -srcset design_1_clk_wiz_0_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  design_1_clk_wiz_0_0] -log ip_upgrade.log
Upgrading 'design_1_clk_wiz_0_0'
INFO: [Project 1-386] Moving file 'C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.srcs/sources_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' from fileset 'design_1_clk_wiz_0_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3420] Updated design_1_clk_wiz_0_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_clk_wiz_0_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_clk_wiz_0_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
[Thu Dec 18 14:44:07 2025] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/synth_1/runme.log
[Thu Dec 18 14:44:07 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-02:32:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1288.227 ; gain = 8.988
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A28DBCA
set_property PROGRAM.FILE {C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 18 14:49:25 2025] Launched impl_1...
Run output will be captured here: C:/FPGA_DEMO/Artix 7/Helix 7/HELIX_A7_TEST/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 18 14:53:15 2025...
