--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml dpimref.twx dpimref.ncd -o dpimref.twr dpimref.pcf

Design file:              dpimref.ncd
Physical constraint file: dpimref.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |    2.274(R)|    0.783(R)|clk_BUFGP         |   0.000|
DB<1>       |    2.059(R)|    1.214(R)|clk_BUFGP         |   0.000|
DB<2>       |    2.117(R)|    1.163(R)|clk_BUFGP         |   0.000|
DB<3>       |    2.076(R)|    1.206(R)|clk_BUFGP         |   0.000|
DB<4>       |    1.896(R)|    0.874(R)|clk_BUFGP         |   0.000|
DB<5>       |    2.668(R)|    1.216(R)|clk_BUFGP         |   0.000|
DB<6>       |    1.198(R)|    1.168(R)|clk_BUFGP         |   0.000|
DB<7>       |    1.887(R)|    1.207(R)|clk_BUFGP         |   0.000|
EppASTB     |    2.832(R)|    0.804(R)|clk_BUFGP         |   0.000|
EppDSTB     |    1.383(R)|    0.548(R)|clk_BUFGP         |   0.000|
EppWRITE    |    2.891(R)|    0.152(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
DB<0>         |   15.640(R)|clk_BUFGP         |   0.000|
DB<1>         |   14.425(R)|clk_BUFGP         |   0.000|
DB<2>         |   14.556(R)|clk_BUFGP         |   0.000|
DB<3>         |   14.166(R)|clk_BUFGP         |   0.000|
DB<4>         |   14.801(R)|clk_BUFGP         |   0.000|
DB<5>         |   15.714(R)|clk_BUFGP         |   0.000|
DB<6>         |   14.975(R)|clk_BUFGP         |   0.000|
DB<7>         |   15.975(R)|clk_BUFGP         |   0.000|
EppWAIT       |   11.700(R)|clk_BUFGP         |   0.000|
data_output<0>|   10.820(R)|clk_BUFGP         |   0.000|
data_output<1>|   10.938(R)|clk_BUFGP         |   0.000|
data_output<2>|   11.008(R)|clk_BUFGP         |   0.000|
data_output<3>|   10.512(R)|clk_BUFGP         |   0.000|
data_output<4>|    9.128(R)|clk_BUFGP         |   0.000|
data_output<5>|    9.151(R)|clk_BUFGP         |   0.000|
data_output<6>|    8.424(R)|clk_BUFGP         |   0.000|
data_output<7>|    9.262(R)|clk_BUFGP         |   0.000|
ready         |    9.708(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.188|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppASTB        |DB<0>          |    8.825|
EppASTB        |DB<1>          |    9.165|
EppASTB        |DB<2>          |    8.958|
EppASTB        |DB<3>          |    8.790|
EppASTB        |DB<4>          |    9.283|
EppASTB        |DB<5>          |    9.189|
EppASTB        |DB<6>          |    8.366|
EppASTB        |DB<7>          |    9.254|
EppWRITE       |DB<0>          |   10.066|
EppWRITE       |DB<1>          |   10.023|
EppWRITE       |DB<2>          |    9.714|
EppWRITE       |DB<3>          |    9.686|
EppWRITE       |DB<4>          |    9.353|
EppWRITE       |DB<5>          |    9.341|
EppWRITE       |DB<6>          |    9.682|
EppWRITE       |DB<7>          |    9.352|
---------------+---------------+---------+


Analysis completed Sun Aug 20 21:57:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 105 MB



