Classic Timing Analyzer report for s1111442_lab07
Fri Apr 12 16:40:20 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.516 ns   ; A[0] ; aluo[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 14     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 12.516 ns       ; A[0]   ; aluo[0] ;
; N/A   ; None              ; 12.224 ns       ; B[0]   ; aluo[0] ;
; N/A   ; None              ; 11.499 ns       ; B[1]   ; aluo[2] ;
; N/A   ; None              ; 11.154 ns       ; A[1]   ; aluo[2] ;
; N/A   ; None              ; 11.076 ns       ; B[1]   ; aluo[4] ;
; N/A   ; None              ; 11.058 ns       ; A[2]   ; aluo[2] ;
; N/A   ; None              ; 10.976 ns       ; B[2]   ; aluo[2] ;
; N/A   ; None              ; 10.857 ns       ; A[0]   ; aluo[2] ;
; N/A   ; None              ; 10.777 ns       ; B[1]   ; aluo[3] ;
; N/A   ; None              ; 10.725 ns       ; A[1]   ; aluo[4] ;
; N/A   ; None              ; 10.706 ns       ; sel[0] ; aluo[0] ;
; N/A   ; None              ; 10.697 ns       ; B[3]   ; aluo[4] ;
; N/A   ; None              ; 10.663 ns       ; A[2]   ; aluo[4] ;
; N/A   ; None              ; 10.661 ns       ; B[2]   ; aluo[4] ;
; N/A   ; None              ; 10.578 ns       ; B[0]   ; aluo[2] ;
; N/A   ; None              ; 10.533 ns       ; sel[1] ; aluo[0] ;
; N/A   ; None              ; 10.455 ns       ; A[3]   ; aluo[4] ;
; N/A   ; None              ; 10.448 ns       ; A[0]   ; aluo[4] ;
; N/A   ; None              ; 10.426 ns       ; A[1]   ; aluo[3] ;
; N/A   ; None              ; 10.386 ns       ; A[2]   ; aluo[3] ;
; N/A   ; None              ; 10.349 ns       ; B[3]   ; aluo[3] ;
; N/A   ; None              ; 10.321 ns       ; B[2]   ; aluo[3] ;
; N/A   ; None              ; 10.169 ns       ; B[0]   ; aluo[4] ;
; N/A   ; None              ; 10.149 ns       ; A[0]   ; aluo[3] ;
; N/A   ; None              ; 10.120 ns       ; A[3]   ; aluo[3] ;
; N/A   ; None              ; 9.870 ns        ; B[0]   ; aluo[3] ;
; N/A   ; None              ; 9.846 ns        ; sel[0] ; aluo[4] ;
; N/A   ; None              ; 9.827 ns        ; sel[1] ; aluo[4] ;
; N/A   ; None              ; 9.599 ns        ; sel[1] ; aluo[3] ;
; N/A   ; None              ; 9.272 ns        ; sel[0] ; aluo[3] ;
; N/A   ; None              ; 9.202 ns        ; B[1]   ; aluo[1] ;
; N/A   ; None              ; 9.004 ns        ; sel[0] ; aluo[2] ;
; N/A   ; None              ; 8.870 ns        ; A[1]   ; aluo[1] ;
; N/A   ; None              ; 8.834 ns        ; sel[1] ; aluo[2] ;
; N/A   ; None              ; 8.659 ns        ; A[0]   ; aluo[1] ;
; N/A   ; None              ; 8.380 ns        ; B[0]   ; aluo[1] ;
; N/A   ; None              ; 8.120 ns        ; sel[1] ; aluo[1] ;
; N/A   ; None              ; 8.073 ns        ; sel[0] ; aluo[1] ;
+-------+-------------------+-----------------+--------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 12 16:40:20 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off s1111442_lab07 -c s1111442_lab07 --timing_analysis_only
Info: Longest tpd from source pin "A[0]" to destination pin "aluo[0]" is 12.516 ns
    Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 5; PIN Node = 'A[0]'
    Info: 2: + IC(4.003 ns) + CELL(0.592 ns) = 5.412 ns; Loc. = LCCOMB_X38_Y4_N16; Fanout = 1; COMB Node = 'Add0~1'
    Info: 3: + IC(1.983 ns) + CELL(0.272 ns) = 7.667 ns; Loc. = LCCOMB_X30_Y20_N0; Fanout = 1; COMB Node = 'Mux4~0'
    Info: 4: + IC(2.897 ns) + CELL(1.952 ns) = 12.516 ns; Loc. = PIN_U13; Fanout = 0; PIN Node = 'aluo[0]'
    Info: Total cell delay = 3.633 ns ( 29.03 % )
    Info: Total interconnect delay = 8.883 ns ( 70.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Fri Apr 12 16:40:20 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


