

================================================================
== Synthesis Summary Report of 'bicg'
================================================================
+ General Information: 
    * Date:           Thu Mar 13 14:22:03 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        bicg
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |                    Modules                    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |             |     |
    |                    & Loops                    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+
    |+ bicg*                                        |     -|  0.14|     1384|  6.920e+03|         -|     1385|     -|  dataflow|     -|  240 (3%)|   29409 (1%)|   48269 (4%)|    -|
    | + compute_s_out                               |     -|  0.14|     1384|  6.920e+03|         -|     1384|     -|        no|     -|   80 (1%)|  12733 (~0%)|   25959 (2%)|    -|
    |  + compute_s_out_Pipeline_VITIS_LOOP_22_3     |     -|  0.14|      229|  1.145e+03|         -|      229|     -|        no|     -|   80 (1%)|   9857 (~0%)|  11396 (~0%)|    -|
    |   o VITIS_LOOP_22_3                           |    II|  3.65|      227|  1.135e+03|       166|        2|    32|       yes|     -|         -|            -|            -|    -|
    |  o VITIS_LOOP_12_1                            |     -|  3.65|     1152|  5.760e+03|       576|        -|     2|        no|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_2    |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     39 (~0%)|    306 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_24   |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_25   |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_26   |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_27   |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_28   |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_29   |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_210  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_211  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_212  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_213  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_214  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_215  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_216  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_217  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_s_out_Pipeline_VITIS_LOOP_15_218  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     39 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_15_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    | + compute_q_out                               |     -|  0.63|     1353|  6.765e+03|         -|     1353|     -|        no|     -|  160 (2%)|  16674 (~0%)|   22278 (1%)|    -|
    |  + compute_q_out_Pipeline_VITIS_LOOP_51_3     |     -|  0.63|      198|    990.000|         -|      198|     -|        no|     -|  160 (2%)|  13798 (~0%)|   9731 (~0%)|    -|
    |   o VITIS_LOOP_51_3                           |     -|  3.65|      196|    980.000|       166|        1|    32|       yes|     -|         -|            -|            -|    -|
    |  o VITIS_LOOP_41_1                            |     -|  3.65|     1152|  5.760e+03|       576|        -|     2|        no|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_2    |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     39 (~0%)|    306 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_219  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_220  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_221  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_222  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_223  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_224  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_225  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_226  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_227  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_228  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_229  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_230  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_231  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_232  |     -|  1.75|       34|    170.000|         -|       34|     -|        no|     -|         -|     43 (~0%)|    312 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    |   + compute_q_out_Pipeline_VITIS_LOOP_44_233  |     -|  1.73|       34|    170.000|         -|       34|     -|        no|     -|         -|     39 (~0%)|    323 (~0%)|    -|
    |    o VITIS_LOOP_44_2                          |    II|  3.65|       32|    160.000|        17|       16|     2|       yes|     -|         -|            -|            -|    -|
    +-----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 10       |
| A_address1     | 10       |
| A_d0           | 32       |
| A_d1           | 32       |
| A_q0           | 32       |
| A_q1           | 32       |
| p_address0     | 5        |
| p_address1     | 5        |
| p_d0           | 32       |
| p_d1           | 32       |
| p_q0           | 32       |
| p_q1           | 32       |
| q_out_address0 | 5        |
| q_out_address1 | 5        |
| q_out_d0       | 32       |
| q_out_d1       | 32       |
| q_out_q0       | 32       |
| q_out_q1       | 32       |
| r_address0     | 5        |
| r_address1     | 5        |
| r_d0           | 32       |
| r_d1           | 32       |
| r_q0           | 32       |
| r_q1           | 32       |
| s_out_address0 | 5        |
| s_out_address1 | 5        |
| s_out_d0       | 32       |
| s_out_d1       | 32       |
| s_out_q0       | 32       |
| s_out_q1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| p        | in        | float*   |
| r        | in        | float*   |
| s_out    | out       | float*   |
| q_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_d0           | port    |          |
| A        | A_q0           | port    |          |
| A        | A_we0          | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_d1           | port    |          |
| A        | A_q1           | port    |          |
| A        | A_we1          | port    |          |
| p        | p_address0     | port    | offset   |
| p        | p_ce0          | port    |          |
| p        | p_d0           | port    |          |
| p        | p_q0           | port    |          |
| p        | p_we0          | port    |          |
| p        | p_address1     | port    | offset   |
| p        | p_ce1          | port    |          |
| p        | p_d1           | port    |          |
| p        | p_q1           | port    |          |
| p        | p_we1          | port    |          |
| r        | r_address0     | port    | offset   |
| r        | r_ce0          | port    |          |
| r        | r_d0           | port    |          |
| r        | r_q0           | port    |          |
| r        | r_we0          | port    |          |
| r        | r_address1     | port    | offset   |
| r        | r_ce1          | port    |          |
| r        | r_d1           | port    |          |
| r        | r_q1           | port    |          |
| r        | r_we1          | port    |          |
| s_out    | s_out_address0 | port    | offset   |
| s_out    | s_out_ce0      | port    |          |
| s_out    | s_out_d0       | port    |          |
| s_out    | s_out_q0       | port    |          |
| s_out    | s_out_we0      | port    |          |
| s_out    | s_out_address1 | port    | offset   |
| s_out    | s_out_ce1      | port    |          |
| s_out    | s_out_d1       | port    |          |
| s_out    | s_out_q1       | port    |          |
| s_out    | s_out_we1      | port    |          |
| q_out    | q_out_address0 | port    | offset   |
| q_out    | q_out_ce0      | port    |          |
| q_out    | q_out_d0       | port    |          |
| q_out    | q_out_q0       | port    |          |
| q_out    | q_out_we0      | port    |          |
| q_out    | q_out_address1 | port    | offset   |
| q_out    | q_out_ce1      | port    |          |
| q_out    | q_out_d1       | port    |          |
| q_out    | q_out_q1       | port    |          |
| q_out    | q_out_we1      | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                         | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+----------------------------------------------+-----+--------+-------------+------+---------+---------+
| + bicg                                       | 240 |        |             |      |         |         |
|  + compute_s_out                             | 80  |        |             |      |         |         |
|    add_ln14_fu_1516_p2                       | -   |        | add_ln14    | add  | fabric  | 0       |
|    add_ln14_1_fu_1607_p2                     | -   |        | add_ln14_1  | add  | fabric  | 0       |
|    add_ln14_2_fu_1627_p2                     | -   |        | add_ln14_2  | add  | fabric  | 0       |
|    add_ln14_3_fu_1647_p2                     | -   |        | add_ln14_3  | add  | fabric  | 0       |
|    add_ln14_4_fu_1712_p2                     | -   |        | add_ln14_4  | add  | fabric  | 0       |
|    add_ln14_5_fu_1732_p2                     | -   |        | add_ln14_5  | add  | fabric  | 0       |
|    add_ln14_6_fu_1762_p2                     | -   |        | add_ln14_6  | add  | fabric  | 0       |
|    add_ln14_7_fu_1782_p2                     | -   |        | add_ln14_7  | add  | fabric  | 0       |
|    add_ln14_8_fu_1827_p2                     | -   |        | add_ln14_8  | add  | fabric  | 0       |
|    add_ln14_9_fu_1847_p2                     | -   |        | add_ln14_9  | add  | fabric  | 0       |
|    add_ln14_10_fu_1867_p2                    | -   |        | add_ln14_10 | add  | fabric  | 0       |
|    add_ln12_fu_1532_p2                       | -   |        | add_ln12    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_2   | 0   |        |             |      |         |         |
|     add_ln15_fu_510_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_24  | 0   |        |             |      |         |         |
|     add_ln17_fu_505_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_516_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_25  | 0   |        |             |      |         |         |
|     add_ln15_fu_546_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_26  | 0   |        |             |      |         |         |
|     add_ln17_fu_505_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_516_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_27  | 0   |        |             |      |         |         |
|     add_ln15_fu_546_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_28  | 0   |        |             |      |         |         |
|     add_ln17_fu_505_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_516_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_29  | 0   |        |             |      |         |         |
|     add_ln15_fu_546_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_210 | 0   |        |             |      |         |         |
|     add_ln17_fu_505_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_516_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_211 | 0   |        |             |      |         |         |
|     add_ln15_fu_546_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_212 | 0   |        |             |      |         |         |
|     add_ln17_fu_505_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_516_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_213 | 0   |        |             |      |         |         |
|     add_ln15_fu_546_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_214 | 0   |        |             |      |         |         |
|     add_ln17_fu_505_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_516_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_215 | 0   |        |             |      |         |         |
|     add_ln15_fu_546_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_216 | 0   |        |             |      |         |         |
|     add_ln17_fu_505_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_516_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_217 | 0   |        |             |      |         |         |
|     add_ln15_fu_546_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_15_218 | 0   |        |             |      |         |         |
|     add_ln17_fu_497_p2                       | -   |        | add_ln17    | add  | fabric  | 0       |
|     add_ln15_fu_508_p2                       | -   |        | add_ln15    | add  | fabric  | 0       |
|   + compute_s_out_Pipeline_VITIS_LOOP_22_3   | 80  |        |             |      |         |         |
|     add_ln22_fu_6276_p2                      | -   |        | add_ln22    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U334       | 3   |        | mul         | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U318      | 2   |        | add         | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U335       | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U318      | 2   |        | add_1       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U336       | 3   |        | mul_2       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U319      | 2   |        | add_2       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U337       | 3   |        | mul_3       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U319      | 2   |        | add_3       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U338       | 3   |        | mul_4       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U320      | 2   |        | add_4       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U339       | 3   |        | mul_5       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U320      | 2   |        | add_5       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U340       | 3   |        | mul_6       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U321      | 2   |        | add_6       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U341       | 3   |        | mul_7       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U321      | 2   |        | add_7       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U342       | 3   |        | mul_8       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U322      | 2   |        | add_8       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U343       | 3   |        | mul_9       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U322      | 2   |        | add_9       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U344       | 3   |        | mul_s       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U323      | 2   |        | add_s       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U345       | 3   |        | mul_10      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U323      | 2   |        | add_10      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U346       | 3   |        | mul_11      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U324      | 2   |        | add_11      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U347       | 3   |        | mul_12      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U324      | 2   |        | add_12      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U348       | 3   |        | mul_13      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U325      | 2   |        | add_13      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U349       | 3   |        | mul_14      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U325      | 2   |        | add_14      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U334       | 3   |        | mul_15      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U326      | 2   |        | add_15      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U335       | 3   |        | mul_16      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U326      | 2   |        | add_16      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U336       | 3   |        | mul_17      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U327      | 2   |        | add_17      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U337       | 3   |        | mul_18      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U327      | 2   |        | add_18      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U338       | 3   |        | mul_19      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U328      | 2   |        | add_19      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U339       | 3   |        | mul_20      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U328      | 2   |        | add_20      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U340       | 3   |        | mul_21      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U329      | 2   |        | add_21      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U341       | 3   |        | mul_22      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U329      | 2   |        | add_22      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U342       | 3   |        | mul_23      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U330      | 2   |        | add_23      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U343       | 3   |        | mul_24      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U330      | 2   |        | add_24      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U344       | 3   |        | mul_25      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U331      | 2   |        | add_25      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U345       | 3   |        | mul_26      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U331      | 2   |        | add_26      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U346       | 3   |        | mul_27      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U332      | 2   |        | add_27      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U347       | 3   |        | mul_28      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U332      | 2   |        | add_28      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U348       | 3   |        | mul_29      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U333      | 2   |        | add_29      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U349       | 3   |        | mul_30      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U333      | 2   |        | add_30      | fadd | fulldsp | 4       |
|  + compute_q_out                             | 160 |        |             |      |         |         |
|    add_ln43_fu_1516_p2                       | -   |        | add_ln43    | add  | fabric  | 0       |
|    add_ln43_1_fu_1607_p2                     | -   |        | add_ln43_1  | add  | fabric  | 0       |
|    add_ln43_2_fu_1627_p2                     | -   |        | add_ln43_2  | add  | fabric  | 0       |
|    add_ln43_3_fu_1647_p2                     | -   |        | add_ln43_3  | add  | fabric  | 0       |
|    add_ln43_4_fu_1712_p2                     | -   |        | add_ln43_4  | add  | fabric  | 0       |
|    add_ln43_5_fu_1732_p2                     | -   |        | add_ln43_5  | add  | fabric  | 0       |
|    add_ln43_6_fu_1762_p2                     | -   |        | add_ln43_6  | add  | fabric  | 0       |
|    add_ln43_7_fu_1782_p2                     | -   |        | add_ln43_7  | add  | fabric  | 0       |
|    add_ln43_8_fu_1827_p2                     | -   |        | add_ln43_8  | add  | fabric  | 0       |
|    add_ln43_9_fu_1847_p2                     | -   |        | add_ln43_9  | add  | fabric  | 0       |
|    add_ln43_10_fu_1867_p2                    | -   |        | add_ln43_10 | add  | fabric  | 0       |
|    add_ln41_fu_1532_p2                       | -   |        | add_ln41    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_2   | 0   |        |             |      |         |         |
|     add_ln44_fu_514_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_219 | 0   |        |             |      |         |         |
|     add_ln46_fu_509_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_520_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_220 | 0   |        |             |      |         |         |
|     add_ln44_fu_550_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_221 | 0   |        |             |      |         |         |
|     add_ln46_fu_509_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_520_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_222 | 0   |        |             |      |         |         |
|     add_ln44_fu_550_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_223 | 0   |        |             |      |         |         |
|     add_ln46_fu_509_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_520_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_224 | 0   |        |             |      |         |         |
|     add_ln44_fu_550_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_225 | 0   |        |             |      |         |         |
|     add_ln46_fu_509_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_520_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_226 | 0   |        |             |      |         |         |
|     add_ln44_fu_550_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_227 | 0   |        |             |      |         |         |
|     add_ln46_fu_509_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_520_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_228 | 0   |        |             |      |         |         |
|     add_ln44_fu_550_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_229 | 0   |        |             |      |         |         |
|     add_ln46_fu_509_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_520_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_230 | 0   |        |             |      |         |         |
|     add_ln44_fu_550_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_231 | 0   |        |             |      |         |         |
|     add_ln46_fu_509_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_520_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_232 | 0   |        |             |      |         |         |
|     add_ln44_fu_550_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_44_233 | 0   |        |             |      |         |         |
|     add_ln46_fu_501_p2                       | -   |        | add_ln46    | add  | fabric  | 0       |
|     add_ln44_fu_512_p2                       | -   |        | add_ln44    | add  | fabric  | 0       |
|   + compute_q_out_Pipeline_VITIS_LOOP_51_3   | 160 |        |             |      |         |         |
|     add_ln51_fu_1044_p2                      | -   |        | add_ln51    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U772       | 3   |        | mul         | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U740      | 2   |        | add         | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U773       | 3   |        | mul_1       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U741      | 2   |        | add_1       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U774       | 3   |        | mul_2       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U742      | 2   |        | add_2       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U775       | 3   |        | mul_3       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U743      | 2   |        | add_3       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U776       | 3   |        | mul_4       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U744      | 2   |        | add_4       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U777       | 3   |        | mul_5       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U745      | 2   |        | add_5       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U778       | 3   |        | mul_6       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U746      | 2   |        | add_6       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U779       | 3   |        | mul_7       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U747      | 2   |        | add_7       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U780       | 3   |        | mul_8       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U748      | 2   |        | add_8       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U781       | 3   |        | mul_9       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U749      | 2   |        | add_9       | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U782       | 3   |        | mul_10      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U750      | 2   |        | add_10      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U783       | 3   |        | mul_11      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U751      | 2   |        | add_11      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U784       | 3   |        | mul_12      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U752      | 2   |        | add_12      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U785       | 3   |        | mul_13      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U753      | 2   |        | add_13      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U786       | 3   |        | mul_14      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U754      | 2   |        | add_14      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U787       | 3   |        | mul_15      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U755      | 2   |        | add_15      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U788       | 3   |        | mul_16      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U756      | 2   |        | add_16      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U789       | 3   |        | mul_17      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U757      | 2   |        | add_17      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U790       | 3   |        | mul_18      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U758      | 2   |        | add_18      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U791       | 3   |        | mul_19      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U759      | 2   |        | add_19      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U792       | 3   |        | mul_20      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U760      | 2   |        | add_20      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U793       | 3   |        | mul_21      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U761      | 2   |        | add_21      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U794       | 3   |        | mul_22      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U762      | 2   |        | add_22      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U795       | 3   |        | mul_23      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U763      | 2   |        | add_23      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U796       | 3   |        | mul_24      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U764      | 2   |        | add_24      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U797       | 3   |        | mul_25      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U765      | 2   |        | add_25      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U798       | 3   |        | mul_26      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U766      | 2   |        | add_26      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U799       | 3   |        | mul_27      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U767      | 2   |        | add_27      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U800       | 3   |        | mul_28      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U768      | 2   |        | add_28      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U801       | 3   |        | mul_29      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U769      | 2   |        | add_29      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U802       | 3   |        | mul_30      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U770      | 2   |        | add_30      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U803       | 3   |        | mul_s       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U771      | 2   |        | add_s       | fadd | fulldsp | 4       |
+----------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+-------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+------------------+------+------+--------+-------------+---------+------+---------+
| + bicg           | 0    | 0    |        |             |         |      |         |
|  + compute_s_out | 0    | 0    |        |             |         |      |         |
|    buffer_A_U    | -    | -    |        | buffer_A    | rom_np  | auto | 1       |
|    buffer_A_1_U  | -    | -    |        | buffer_A_1  | rom_np  | auto | 1       |
|    buffer_A_2_U  | -    | -    |        | buffer_A_2  | rom_np  | auto | 1       |
|    buffer_A_3_U  | -    | -    |        | buffer_A_3  | rom_np  | auto | 1       |
|    buffer_A_4_U  | -    | -    |        | buffer_A_4  | rom_np  | auto | 1       |
|    buffer_A_5_U  | -    | -    |        | buffer_A_5  | rom_np  | auto | 1       |
|    buffer_A_6_U  | -    | -    |        | buffer_A_6  | rom_np  | auto | 1       |
|    buffer_A_7_U  | -    | -    |        | buffer_A_7  | rom_np  | auto | 1       |
|    buffer_A_8_U  | -    | -    |        | buffer_A_8  | rom_np  | auto | 1       |
|    buffer_A_9_U  | -    | -    |        | buffer_A_9  | rom_np  | auto | 1       |
|    buffer_A_10_U | -    | -    |        | buffer_A_10 | rom_np  | auto | 1       |
|    buffer_A_11_U | -    | -    |        | buffer_A_11 | rom_np  | auto | 1       |
|    buffer_A_12_U | -    | -    |        | buffer_A_12 | rom_np  | auto | 1       |
|    buffer_A_13_U | -    | -    |        | buffer_A_13 | rom_np  | auto | 1       |
|    buffer_A_14_U | -    | -    |        | buffer_A_14 | rom_np  | auto | 1       |
|    buffer_A_15_U | -    | -    |        | buffer_A_15 | rom_np  | auto | 1       |
|    buffer_p_U    | -    | -    |        | buffer_p    | ram_s2p | auto | 1       |
|    buffer_p_1_U  | -    | -    |        | buffer_p_1  | ram_s2p | auto | 1       |
|    buffer_p_2_U  | -    | -    |        | buffer_p_2  | ram_s2p | auto | 1       |
|    buffer_p_3_U  | -    | -    |        | buffer_p_3  | ram_s2p | auto | 1       |
|    buffer_p_4_U  | -    | -    |        | buffer_p_4  | ram_s2p | auto | 1       |
|    buffer_p_5_U  | -    | -    |        | buffer_p_5  | ram_s2p | auto | 1       |
|    buffer_p_6_U  | -    | -    |        | buffer_p_6  | ram_s2p | auto | 1       |
|    buffer_p_7_U  | -    | -    |        | buffer_p_7  | ram_s2p | auto | 1       |
|    buffer_p_8_U  | -    | -    |        | buffer_p_8  | ram_s2p | auto | 1       |
|    buffer_p_9_U  | -    | -    |        | buffer_p_9  | ram_s2p | auto | 1       |
|    buffer_p_10_U | -    | -    |        | buffer_p_10 | ram_s2p | auto | 1       |
|    buffer_p_11_U | -    | -    |        | buffer_p_11 | ram_s2p | auto | 1       |
|    buffer_p_12_U | -    | -    |        | buffer_p_12 | ram_s2p | auto | 1       |
|    buffer_p_13_U | -    | -    |        | buffer_p_13 | ram_s2p | auto | 1       |
|    buffer_p_14_U | -    | -    |        | buffer_p_14 | ram_s2p | auto | 1       |
|    buffer_p_15_U | -    | -    |        | buffer_p_15 | ram_s2p | auto | 1       |
|  + compute_q_out | 0    | 0    |        |             |         |      |         |
|    buffer_A_U    | -    | -    |        | buffer_A    | ram_s2p | auto | 1       |
|    buffer_A_1_U  | -    | -    |        | buffer_A_1  | ram_s2p | auto | 1       |
|    buffer_A_2_U  | -    | -    |        | buffer_A_2  | ram_s2p | auto | 1       |
|    buffer_A_3_U  | -    | -    |        | buffer_A_3  | ram_s2p | auto | 1       |
|    buffer_A_4_U  | -    | -    |        | buffer_A_4  | ram_s2p | auto | 1       |
|    buffer_A_5_U  | -    | -    |        | buffer_A_5  | ram_s2p | auto | 1       |
|    buffer_A_6_U  | -    | -    |        | buffer_A_6  | ram_s2p | auto | 1       |
|    buffer_A_7_U  | -    | -    |        | buffer_A_7  | ram_s2p | auto | 1       |
|    buffer_A_8_U  | -    | -    |        | buffer_A_8  | ram_s2p | auto | 1       |
|    buffer_A_9_U  | -    | -    |        | buffer_A_9  | ram_s2p | auto | 1       |
|    buffer_A_10_U | -    | -    |        | buffer_A_10 | ram_s2p | auto | 1       |
|    buffer_A_11_U | -    | -    |        | buffer_A_11 | ram_s2p | auto | 1       |
|    buffer_A_12_U | -    | -    |        | buffer_A_12 | ram_s2p | auto | 1       |
|    buffer_A_13_U | -    | -    |        | buffer_A_13 | ram_s2p | auto | 1       |
|    buffer_A_14_U | -    | -    |        | buffer_A_14 | ram_s2p | auto | 1       |
|    buffer_A_15_U | -    | -    |        | buffer_A_15 | ram_s2p | auto | 1       |
|    buffer_r_U    | -    | -    |        | buffer_r    | ram_s2p | auto | 1       |
|    buffer_r_1_U  | -    | -    |        | buffer_r_1  | ram_s2p | auto | 1       |
|    buffer_r_2_U  | -    | -    |        | buffer_r_2  | ram_s2p | auto | 1       |
|    buffer_r_3_U  | -    | -    |        | buffer_r_3  | ram_s2p | auto | 1       |
|    buffer_r_4_U  | -    | -    |        | buffer_r_4  | ram_s2p | auto | 1       |
|    buffer_r_5_U  | -    | -    |        | buffer_r_5  | ram_s2p | auto | 1       |
|    buffer_r_6_U  | -    | -    |        | buffer_r_6  | ram_s2p | auto | 1       |
|    buffer_r_7_U  | -    | -    |        | buffer_r_7  | ram_s2p | auto | 1       |
|    buffer_r_8_U  | -    | -    |        | buffer_r_8  | ram_s2p | auto | 1       |
|    buffer_r_9_U  | -    | -    |        | buffer_r_9  | ram_s2p | auto | 1       |
|    buffer_r_10_U | -    | -    |        | buffer_r_10 | ram_s2p | auto | 1       |
|    buffer_r_11_U | -    | -    |        | buffer_r_11 | ram_s2p | auto | 1       |
|    buffer_r_12_U | -    | -    |        | buffer_r_12 | ram_s2p | auto | 1       |
|    buffer_r_13_U | -    | -    |        | buffer_r_13 | ram_s2p | auto | 1       |
|    buffer_r_14_U | -    | -    |        | buffer_r_14 | ram_s2p | auto | 1       |
|    buffer_r_15_U | -    | -    |        | buffer_r_15 | ram_s2p | auto | 1       |
+------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+--------------------------------------------------------------+
| Type            | Options                                  | Location                                                     |
+-----------------+------------------------------------------+--------------------------------------------------------------+
| array_partition | variable=buffer_A cyclic factor=16 dim=2 | ../bicg/generate/bicg/bicg.cpp:8 in compute_s_out, buffer_A  |
| array_partition | variable=buffer_p cyclic factor=16       | ../bicg/generate/bicg/bicg.cpp:9 in compute_s_out, buffer_p  |
| unroll          | factor=16                                | ../bicg/generate/bicg/bicg.cpp:13 in compute_s_out           |
| unroll          | factor=16                                | ../bicg/generate/bicg/bicg.cpp:16 in compute_s_out           |
| pipeline        | II=1                                     | ../bicg/generate/bicg/bicg.cpp:23 in compute_s_out           |
| unroll          | factor=16                                | ../bicg/generate/bicg/bicg.cpp:26 in compute_s_out           |
| array_partition | variable=buffer_A cyclic factor=16 dim=2 | ../bicg/generate/bicg/bicg.cpp:37 in compute_q_out, buffer_A |
| array_partition | variable=buffer_r cyclic factor=16       | ../bicg/generate/bicg/bicg.cpp:38 in compute_q_out, buffer_r |
| unroll          | factor=16                                | ../bicg/generate/bicg/bicg.cpp:42 in compute_q_out           |
| unroll          | factor=16                                | ../bicg/generate/bicg/bicg.cpp:45 in compute_q_out           |
| pipeline        | II=1                                     | ../bicg/generate/bicg/bicg.cpp:52 in compute_q_out           |
| unroll          | factor=16                                | ../bicg/generate/bicg/bicg.cpp:55 in compute_q_out           |
| dataflow        |                                          | ../bicg/generate/bicg/bicg.cpp:63 in bicg                    |
+-----------------+------------------------------------------+--------------------------------------------------------------+


