<root><simulation><result_generated_time />2023-05-12 16:51:33<layer><layer_spec />{'B': 1, 'K': 24, 'C': 144, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 451584, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />46/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [128, 1, 1], 'O': [256, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 4), ('OY', 8)]], [[('C', 4), ('K', 8)], []], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('OX', 4), ('OY', 8)]], [], []]<O />[[[('C', 4)], []], [[('K', 8)], [('OX', 4), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('C', 2), ('OX', 2)], [('C', 18), ('OX', 7), ('OY', 7)], []]<I />[[('K', 3), ('C', 2), ('OX', 2)], [('C', 18), ('OX', 7), ('OY', 7)], []]<O />[[('K', 3), ('C', 2), ('OX', 2), ('C', 18)], [('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [32.0, 2, 49, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [4.0, 36, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 27648, 27648], 'I': [32, 3612672, 3612672], 'O': [48, 602112, 602112], 'O_partial': [48, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.09, 0.0, 0.0], 'I': [0.06, 0.11, 0.0], 'O': [0.09, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.13, 0.0], 'I': [0.06, 0.13, 0.0], 'O': [0.09, 0.13, 0.0]}<effective_mem_size_bit />{'W': [48, 27648, 27648], 'I': [32, 3612672, 3612672], 'O': [48, 86016, 602112], 'O_partial': [48, 0, 0], 'O_final': [0, 86016, 602112]}<total_unit_count />{'W': [1024, 32, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 256, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [128, 128, 1, 1], 'O': [256, 256, 1, 1]}<duplicate_unit_count />{'W': [32.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[338688, 169344], [169344, 3456], [3456, 0]]<I />[[451584, 451584], [451584, 451584], [451584, 0]]<O />[[(2634240, 2709504), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(2634240, 2709504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[42336, 21168], [2646, 54], [14, 0]]<I />[[56448, 56448], [7056, 7056], [1764, 0]]<O />[[(329280, 338688), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([329280, 338688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23696875.7<mem_energy_breakdown><W />[21.9, 283.6, 18.0]<I />[39.5, 1398.4, 2349.4]<O />[237.3, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5981<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.5981<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />17697<latency_cycle_without_data_loading />10584<ideal_computing_cycle />10584<data_loading><load_cycle_total />7113<load_cycle_individual />{'W': [3, 54, 0], 'I': [8, 7056, 0]}<load_cycle_combined />{'W': 54, 'I': 7056}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-10583], [-9691, -7929], [-10584, -10584]], 'I': [[-10583], [-10572, -3524], [-10584, -10584]], 'O': [[-10584], [-10535, -9408], [-9408, -10290]]}<mem_stall_cycle_shared />{'W': [[-10583], [-9691, 0], [0, 0]], 'I': [[-10583], [-10572, 0], [0, 0]], 'O': [[-10584], [-10535, -9408], [-9408, -10290]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 27648, 27648], 'I': [32, 3612672, 3612672], 'O': [48, 602112, 602112], 'O_partial': [48, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [1536, 27648, 27648], 'I': [4096, 3612672, 3612672], 'O': [12288, 602112, 602112]}<loop_cycles_each_level />{'W': [12, 10584, 10584], 'I': [12, 10584, 10584], 'O': [216, 10584, 10584]}<top_ir_loop_size />{'W': [2, 49, 1], 'I': [1, 1, 1], 'O': [18, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [128.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 0.2], [56.9, 56.9], [56.9, 56.9]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 128.0], [128.0, 2.6]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 4.0], [1024.0, 56.9], [56.9, 56.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [128.0, 2.6], [2.6, 0]], 'I': [[8.0, 2.7], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 0.2], [56.9, 56.9], [56.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [526.2, 400.8], [343.9, 56.9]], 'I': [[8.0, 2.7], [526.2, 400.8], [343.9, 56.9]], 'O': [[8.0, 0.2], [526.2, 400.8], [343.9, 56.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10584], [12, 12, 882], [10584, 10584, 1]], 'I': [[1, 1, 10584], [12, 12, 882], [10584, 10584, 1]], 'O': [[1, 1, 10584], [216, 216, 49], [10584, 10584, 1]]}<trans_time_real />{'W': [[0, 1, 10584], [[1, 12, 882], [3, 12, 882]], [[54, 10584, 1], [13, 10584, 1]]], 'I': [[0, 1, 10584], [[0, 12, 882], [8, 12, 882]], [[7056, 10584, 1], [1764, 10584, 1]]], 'O': [[0, 1, 10584], [[1, 216, 49], [24, 216, 49]], [[1176, 10584, 1], [294, 10584, 1]]]}<single_stall_cycle />{'W': [[-1], [-11, -9], [-10530, -10570]], 'I': [[-1], [-12, -4], [-3528, -8820]], 'O': [[-1], [-215, -192], [-9408, -10290]]}<single_stall_count />{'W': [10583, 881, 0], 'I': [10583, 881, 0], 'O': [10584, 49, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2643, 0], 'I': [7048, 0], 'O': [1176, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-893, -10584], [-9408, -9408]], 1: [[-10584, -10584], [-9408, -10584]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>