{
    "id": "1604519563",
    "title": "Employing test suites for verilog fault localization",
    "venue": "CAEPIA'09 Proceedings of the Current topics in artificial intelligence, and 13th conference on Spanish association for artificial intelligence",
    "year": 2009,
    "authors": [
        {
            "name": "Bernhard Peischl",
            "id": "72475612",
            "org": "Technische Universitat Graz, Institute for Software Technology#TAB#"
        },
        {
            "name": "Naveed Riaz",
            "id": "2032540114",
            "org": "Technische Universitat Graz, Institute for Software Technology#TAB#"
        },
        {
            "name": "Franz Wotawa",
            "id": "279117051",
            "org": "Technische Universitat Graz, Institute for Software Technology#TAB#"
        }
    ],
    "fields_of_study": [
        "Test case",
        "Test suite",
        "Verilog",
        "Theoretical computer science",
        "Computer science",
        "Ackermann function",
        "Filter (signal processing)",
        "Real-time computing"
    ],
    "references": [
        "1492007289",
        "1500807015",
        "1579763775",
        "1964110193",
        "2003116861",
        "2003233756",
        "2044299352",
        "2070764664",
        "2108309071",
        "2124899825",
        "2127346720",
        "2137012271",
        "2150278744",
        "2163601989",
        "2179498156",
        "2216470154"
    ]
}