 
****************************************
Report : area
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 03:01:54 2025
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed14hvt_tt0p6v25c (File: /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_tt0p6v25c.db)

Number of ports:                        11845
Number of nets:                         34054
Number of cells:                        23164
Number of combinational cells:          20832
Number of sequential cells:              2258
Number of macros/black boxes:               0
Number of buf/inv:                       3723
Number of references:                       4

Combinational area:               8302.977532
Buf/Inv area:                      783.482387
Noncombinational area:            2907.356491
Macro/Black Box area:                0.000000
Net Interconnect area:           25277.284281

Total cell area:                 11210.334023
Total area:                      36487.618304

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cv32e40p_top                      11210.3340    100.0     0.4884     0.0000  0.0000  cv32e40p_top
U0_mux2X1                             0.4440      0.0     0.4440     0.0000  0.0000  mux2X1_0
U1_mux2X1                             0.4440      0.0     0.4440     0.0000  0.0000  mux2X1_1
core_i                            11208.9576    100.0     7.4592     0.0000  0.0000  cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1
core_i/cs_registers_i              1406.2368     12.5   666.1332   595.0488  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1
core_i/cs_registers_i/add_1387       41.9136      0.4    41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2
core_i/cs_registers_i/add_1387_G3    41.9136      0.4    41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1
core_i/cs_registers_i/add_1387_G4    41.9136      0.4    41.9136     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0
core_i/cs_registers_i/eq_1307        19.3140      0.2    19.3140     0.0000  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0
core_i/ex_stage_i                  4238.7791     37.8    31.4352     9.0132  0.0000  cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1
core_i/ex_stage_i/alu_i            1430.8788     12.8   679.4532     0.0000  0.0000  cv32e40p_alu_test_1
core_i/ex_stage_i/alu_i/add_168      35.8752      0.3    35.8752     0.0000  0.0000  cv32e40p_alu_DW01_add_2
core_i/ex_stage_i/alu_i/add_186      32.1012      0.3    32.1012     0.0000  0.0000  cv32e40p_alu_DW01_add_1
core_i/ex_stage_i/alu_i/alu_div_i   392.6292      3.5   145.8984   137.7732  0.0000  cv32e40p_alu_div_test_1
core_i/ex_stage_i/alu_i/alu_div_i/r101
                                     46.8864      0.4    46.8864     0.0000  0.0000  cv32e40p_alu_div_DW01_addsub_0
core_i/ex_stage_i/alu_i/alu_div_i/r88
                                     33.3000      0.3    33.3000     0.0000  0.0000  cv32e40p_alu_div_DW01_cmp6_0
core_i/ex_stage_i/alu_i/alu_div_i/sub_102
                                     28.7712      0.3    28.7712     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_0
core_i/ex_stage_i/alu_i/eq_343       19.3140      0.2    19.3140     0.0000  0.0000  cv32e40p_alu_DW01_cmp6_4
core_i/ex_stage_i/alu_i/ff_one_i     17.2272      0.2    17.2272     0.0000  0.0000  cv32e40p_ff_one
core_i/ex_stage_i/alu_i/popcnt_i     47.8188      0.4    47.8188     0.0000  0.0000  cv32e40p_popcnt
core_i/ex_stage_i/alu_i/sll_812      18.9144      0.2    18.9144     0.0000  0.0000  cv32e40p_alu_DW01_ash_1
core_i/ex_stage_i/alu_i/sll_813      65.2236      0.6    65.2236     0.0000  0.0000  cv32e40p_alu_DW01_ash_0
core_i/ex_stage_i/alu_i/srl_300     122.3220      1.1   122.3220     0.0000  0.0000  cv32e40p_alu_DW_rash_0
core_i/ex_stage_i/mult_i           2767.4519     24.7   184.6152     5.1504  0.0000  cv32e40p_mult_test_1
core_i/ex_stage_i/mult_i/add_0_root_add_111_2
                                     33.6108      0.3    33.6108     0.0000  0.0000  cv32e40p_mult_DW01_add_15
core_i/ex_stage_i/mult_i/add_0_root_add_224_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_12
core_i/ex_stage_i/mult_i/add_0_root_add_271_4
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_4
core_i/ex_stage_i/mult_i/add_0_root_add_305_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_0
core_i/ex_stage_i/mult_i/add_1_root_add_111_2
                                     34.7208      0.3    34.7208     0.0000  0.0000  cv32e40p_mult_DW01_add_16
core_i/ex_stage_i/mult_i/add_1_root_add_224_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_14
core_i/ex_stage_i/mult_i/add_1_root_add_271_4
                                     32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_mult_DW01_add_5
core_i/ex_stage_i/mult_i/add_1_root_add_305_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  cv32e40p_mult_DW01_add_1
core_i/ex_stage_i/mult_i/add_2_root_add_271_4
                                     20.4240      0.2    20.4240     0.0000  0.0000  cv32e40p_mult_DW01_add_6
core_i/ex_stage_i/mult_i/add_3_root_add_271_4
                                     19.4028      0.2    19.4028     0.0000  0.0000  cv32e40p_mult_DW01_add_7
core_i/ex_stage_i/mult_i/mult_110   371.6724      3.3   346.6752     0.0000  0.0000  cv32e40p_mult_DW02_mult_7
core_i/ex_stage_i/mult_i/mult_110/FS_1
                                     24.9972      0.2    24.9972     0.0000  0.0000  cv32e40p_mult_DW01_add_17
core_i/ex_stage_i/mult_i/mult_224   635.5416      5.7   635.5416     0.0000  0.0000  cv32e40p_mult_DW02_mult_6
core_i/ex_stage_i/mult_i/mult_266   108.1140      1.0    95.5488     0.0000  0.0000  cv32e40p_mult_DW02_mult_5
core_i/ex_stage_i/mult_i/mult_266/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_11
core_i/ex_stage_i/mult_i/mult_267   108.1140      1.0    95.5488     0.0000  0.0000  cv32e40p_mult_DW02_mult_4
core_i/ex_stage_i/mult_i/mult_267/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_10
core_i/ex_stage_i/mult_i/mult_268   108.1140      1.0    95.5488     0.0000  0.0000  cv32e40p_mult_DW02_mult_3
core_i/ex_stage_i/mult_i/mult_268/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_9
core_i/ex_stage_i/mult_i/mult_269   108.1140      1.0    95.5488     0.0000  0.0000  cv32e40p_mult_DW02_mult_2
core_i/ex_stage_i/mult_i/mult_269/FS_1
                                     12.5652      0.1    12.5652     0.0000  0.0000  cv32e40p_mult_DW01_add_8
core_i/ex_stage_i/mult_i/mult_299   368.8308      3.3   346.9416     0.0000  0.0000  cv32e40p_mult_DW02_mult_1
core_i/ex_stage_i/mult_i/mult_299/FS_1
                                     21.8892      0.2    21.8892     0.0000  0.0000  cv32e40p_mult_DW01_add_3
core_i/ex_stage_i/mult_i/mult_300   369.0972      3.3   347.2080     0.0000  0.0000  cv32e40p_mult_DW02_mult_0
core_i/ex_stage_i/mult_i/mult_300/FS_1
                                     21.8892      0.2    21.8892     0.0000  0.0000  cv32e40p_mult_DW01_add_2
core_i/ex_stage_i/mult_i/sll_98      18.7812      0.2    18.7812     0.0000  0.0000  cv32e40p_mult_DW01_ash_0
core_i/ex_stage_i/mult_i/sra_114     77.6112      0.7    77.6112     0.0000  0.0000  cv32e40p_mult_DW_rash_1
core_i/id_stage_i                  4188.8293     37.4   409.5900   354.1788  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1
core_i/id_stage_i/controller_i      125.5632      1.1   107.4924    18.0708  0.0000  cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1
core_i/id_stage_i/decoder_i          90.9756      0.8    90.9756     0.0000  0.0000  cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1
core_i/id_stage_i/int_controller_i
                                     56.2104      0.5    30.4584    25.7520  0.0000  cv32e40p_int_controller_PULP_SECURE0_test_1
core_i/id_stage_i/r183               32.4120      0.3    32.4120     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1
core_i/id_stage_i/r222               31.6572      0.3    31.6572     0.0000  0.0000  cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0
core_i/id_stage_i/register_file_i  3088.2421     27.5  1810.9428  1277.2992  0.0000  cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1
core_i/if_stage_i                  1101.8304      9.8   149.0064    86.3136  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1
core_i/if_stage_i/add_167            22.0224      0.2    22.0224     0.0000  0.0000  cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0
core_i/if_stage_i/aligner_i         279.4536      2.5   126.7620   108.1584  0.0000  cv32e40p_aligner_test_1
core_i/if_stage_i/aligner_i/add_63
                                     22.7772      0.2    22.7772     0.0000  0.0000  cv32e40p_aligner_DW01_add_1
core_i/if_stage_i/aligner_i/add_64
                                     21.7560      0.2    21.7560     0.0000  0.0000  cv32e40p_aligner_DW01_add_0
core_i/if_stage_i/compressed_decoder_i
                                     61.0056      0.5    61.0056     0.0000  0.0000  cv32e40p_compressed_decoder_FPU0_ZFINX0
core_i/if_stage_i/prefetch_buffer_i
                                    504.0288      4.5    15.8508     0.0000  0.0000  cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1
core_i/if_stage_i/prefetch_buffer_i/fifo_i
                                    157.6644      1.4    70.1076    87.5568  0.0000  cv32e40p_fifo_0_32_2_test_1
core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i
                                    193.8060      1.7    95.9040    97.9020  0.0000  cv32e40p_obi_interface_TRANS_STABLE0_test_1
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i
                                    136.7076      1.2    67.0440    47.6412  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1
core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/add_138
                                     22.0224      0.2    22.0224     0.0000  0.0000  cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0
core_i/load_store_unit_i            260.4948      2.3   163.7916    54.0792  0.0000  cv32e40p_load_store_unit_PULP_OBI0_test_1
core_i/load_store_unit_i/add_346_aco
                                     32.6784      0.3    32.6784     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0
core_i/load_store_unit_i/data_obi_i
                                      0.0000      0.0     0.0000     0.0000  0.0000  cv32e40p_obi_interface_TRANS_STABLE1
core_i/load_store_unit_i/mult_add_346_aco
                                      9.9456      0.1     9.9456     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0
core_i/sleep_unit_i                   5.3280      0.0     1.5984     2.5752  0.0000  cv32e40p_sleep_unit_COREV_CLUSTER0_test_1
core_i/sleep_unit_i/core_clock_gate_i
                                      1.1544      0.0     0.3108     0.8436  0.0000  cv32e40p_clock_gate
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  8302.9775  2907.3565  0.0000

1
