#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x559a8d5da8d0 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
v0x559a8d61b7c0_0 .net "Block", 0 0, L_0x559a8d61bfd0;  1 drivers
v0x559a8d61b880_0 .net "Pulse", 0 0, L_0x559a8d61bf60;  1 drivers
o0x7fb7dbcebc78 .functor BUFZ 1, C4<z>; HiZ drive
v0x559a8d61b990_0 .net "RS232_Rx", 0 0, o0x7fb7dbcebc78;  0 drivers
o0x7fb7dbcebca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559a8d61ba30_0 .net "RS232_Tx", 0 0, o0x7fb7dbcebca8;  0 drivers
v0x559a8d61bb00_0 .net "Sync", 0 0, L_0x559a8d5f9c50;  1 drivers
v0x559a8d61bc40_0 .var "clk", 0 0;
v0x559a8d61bd30_0 .var "clk_pll", 0 0;
v0x559a8d61be20_0 .var "resetn", 0 0;
S_0x559a8d5daa60 .scope module, "test" "pulse_gen" 2 10, 3 2 0, S_0x559a8d5da8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_uart";
    .port_info 1 /INPUT 1 "clk_pll";
    .port_info 2 /INPUT 1 "RS232_Rx";
    .port_info 3 /INPUT 1 "resetn";
    .port_info 4 /OUTPUT 8 "led";
    .port_info 5 /OUTPUT 1 "RS232_Tx";
    .port_info 6 /OUTPUT 1 "Pulse";
    .port_info 7 /OUTPUT 1 "Sync";
    .port_info 8 /OUTPUT 1 "Block";
    .port_info 9 /OUTPUT 1 "recv";
P_0x559a8d5dea80 .param/l "att_off_val" 0 3 77, C4<0000000>;
P_0x559a8d5deac0 .param/l "att_on_val" 0 3 76, C4<1111111>;
P_0x559a8d5deb00 .param/l "stblock" 0 3 83, +C4<00000000000000000000000000001010>;
P_0x559a8d5deb40 .param/l "stblockoff" 0 3 84, +C4<00000000000000000000000011000011>;
P_0x559a8d5deb80 .param/l "stcpmg" 0 3 82, +C4<00000000000000000000000000000011>;
P_0x559a8d5debc0 .param/l "stdelay" 0 3 81, +C4<00000000000000000000000011001000>;
P_0x559a8d5dec00 .param/l "stnutdel" 0 3 86, +C4<00000000000000000000000100101100>;
P_0x559a8d5dec40 .param/l "stnutwid" 0 3 85, +C4<00000000000000000000000000111100>;
P_0x559a8d5dec80 .param/l "stp1width" 0 3 79, +C4<00000000000000000000000000011110>;
P_0x559a8d5decc0 .param/l "stp2width" 0 3 80, +C4<00000000000000000000000000111100>;
P_0x559a8d5ded00 .param/l "stperiod" 0 3 78, +C4<00000000000000000010011100010000>;
v0x559a8d5d8ce0_0 .net "Block", 0 0, L_0x559a8d61bfd0;  alias, 1 drivers
v0x559a8d61a730_0 .net "Pulse", 0 0, L_0x559a8d61bf60;  alias, 1 drivers
v0x559a8d61a800_0 .net "RS232_Rx", 0 0, o0x7fb7dbcebc78;  alias, 0 drivers
v0x559a8d61a8d0_0 .net "RS232_Tx", 0 0, o0x7fb7dbcebca8;  alias, 0 drivers
v0x559a8d61a970_0 .net "Sync", 0 0, L_0x559a8d5f9c50;  alias, 1 drivers
v0x559a8d61aa10_0 .var "block", 0 0;
v0x559a8d61aae0_0 .net "clk_pll", 0 0, v0x559a8d61bd30_0;  1 drivers
v0x559a8d61abb0_0 .net "clk_uart", 0 0, v0x559a8d61bc40_0;  1 drivers
v0x559a8d61ac80_0 .var "cpmg", 7 0;
v0x559a8d61ad50_0 .var "delay", 15 0;
v0x559a8d61ae20_0 .net "led", 7 0, L_0x559a8d5f85c0;  1 drivers
v0x559a8d61aef0_0 .var "nut_del", 15 0;
v0x559a8d61afc0_0 .var "nut_wid", 7 0;
v0x559a8d61b090_0 .var "p1width", 15 0;
v0x559a8d61b160_0 .var "p2width", 15 0;
v0x559a8d61b230_0 .var "period", 31 0;
v0x559a8d61b300_0 .var "pulse_block", 7 0;
v0x559a8d61b3d0_0 .var "pulse_block_half", 15 0;
o0x7fb7dbcebcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559a8d61b4a0_0 .net "recv", 0 0, o0x7fb7dbcebcd8;  0 drivers
v0x559a8d61b540_0 .net "resetn", 0 0, v0x559a8d61be20_0;  1 drivers
v0x559a8d61b610_0 .var "rx_done", 0 0;
S_0x559a8d5fa4d0 .scope module, "pulses" "pulses" 3 50, 4 1 0, S_0x559a8d5daa60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_pll";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "per";
    .port_info 4 /INPUT 16 "p1wid";
    .port_info 5 /INPUT 16 "del";
    .port_info 6 /INPUT 16 "p2wid";
    .port_info 7 /INPUT 8 "nut_w";
    .port_info 8 /INPUT 16 "nut_d";
    .port_info 9 /INPUT 8 "cp";
    .port_info 10 /INPUT 8 "p_bl";
    .port_info 11 /INPUT 16 "p_bl_hf";
    .port_info 12 /INPUT 1 "bl";
    .port_info 13 /INPUT 1 "rxd";
    .port_info 14 /OUTPUT 1 "sync_on";
    .port_info 15 /OUTPUT 1 "pulse_on";
    .port_info 16 /OUTPUT 8 "led";
    .port_info 17 /OUTPUT 1 "inhib";
L_0x559a8d5f85c0 .functor BUFZ 8, v0x559a8d618420_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x559a8d5f9c50 .functor BUFZ 1, v0x559a8d61a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x559a8d61bf60 .functor BUFZ 1, v0x559a8d619ab0_0, C4<0>, C4<0>, C4<0>;
L_0x559a8d61bfd0 .functor BUFZ 1, v0x559a8d618860_0, C4<0>, C4<0>, C4<0>;
v0x559a8d5d8e40_0 .net "bl", 0 0, v0x559a8d61aa10_0;  1 drivers
v0x559a8d5d8900_0 .var "block", 0 0;
v0x559a8d5c9a70_0 .var "block_off", 15 0;
v0x559a8d59c350_0 .var "block_on", 15 0;
v0x559a8d617d10_0 .var "cblock_delay", 31 0;
v0x559a8d617e40_0 .var "cblock_on", 31 0;
v0x559a8d617f20_0 .var "ccount", 7 0;
v0x559a8d618000_0 .var "cdelay", 31 0;
v0x559a8d6180e0_0 .net "clk", 0 0, v0x559a8d61bc40_0;  alias, 1 drivers
v0x559a8d6181a0_0 .net "clk_pll", 0 0, v0x559a8d61bd30_0;  alias, 1 drivers
v0x559a8d618260_0 .var "counter", 31 0;
v0x559a8d618340_0 .net "cp", 7 0, v0x559a8d61ac80_0;  1 drivers
v0x559a8d618420_0 .var "cpmg", 7 0;
v0x559a8d618500_0 .var "cpulse", 31 0;
v0x559a8d6185e0_0 .var "cw", 0 0;
v0x559a8d6186a0_0 .net "del", 15 0, v0x559a8d61ad50_0;  1 drivers
v0x559a8d618780_0 .var "delay", 15 0;
v0x559a8d618860_0 .var "inh", 0 0;
v0x559a8d618920_0 .net "inhib", 0 0, L_0x559a8d61bfd0;  alias, 1 drivers
v0x559a8d6189e0_0 .net "led", 7 0, L_0x559a8d5f85c0;  alias, 1 drivers
v0x559a8d618ac0_0 .net "nut_d", 15 0, v0x559a8d61aef0_0;  1 drivers
v0x559a8d618ba0_0 .var "nut_pulse", 0 0;
v0x559a8d618c60_0 .net "nut_w", 7 0, v0x559a8d61afc0_0;  1 drivers
v0x559a8d618d40_0 .var "nutation_pulse_delay", 15 0;
v0x559a8d618e20_0 .var "nutation_pulse_start", 23 0;
v0x559a8d618f00_0 .var "nutation_pulse_stop", 23 0;
v0x559a8d618fe0_0 .var "nutation_pulse_width", 7 0;
v0x559a8d6190c0_0 .net "p1wid", 15 0, v0x559a8d61b090_0;  1 drivers
v0x559a8d6191a0_0 .var "p1width", 15 0;
v0x559a8d619280_0 .var "p2start", 15 0;
v0x559a8d619360_0 .net "p2wid", 15 0, v0x559a8d61b160_0;  1 drivers
v0x559a8d619440_0 .var "p2width", 15 0;
v0x559a8d619520_0 .net "p_bl", 7 0, v0x559a8d61b300_0;  1 drivers
v0x559a8d619810_0 .net "p_bl_hf", 15 0, v0x559a8d61b3d0_0;  1 drivers
v0x559a8d6198f0_0 .net "per", 31 0, v0x559a8d61b230_0;  1 drivers
v0x559a8d6199d0_0 .var "period", 31 0;
v0x559a8d619ab0_0 .var "pulse", 0 0;
v0x559a8d619b70_0 .var "pulse_block", 7 0;
v0x559a8d619c50_0 .var "pulse_block_half", 15 0;
v0x559a8d619d30_0 .net "pulse_on", 0 0, L_0x559a8d61bf60;  alias, 1 drivers
v0x559a8d619df0_0 .var "pulses", 0 0;
v0x559a8d619eb0_0 .var "rec", 0 0;
v0x559a8d619f70_0 .net "reset", 0 0, v0x559a8d61be20_0;  alias, 1 drivers
v0x559a8d61a030_0 .net "rxd", 0 0, v0x559a8d61b610_0;  1 drivers
v0x559a8d61a0f0_0 .var "sync", 0 0;
v0x559a8d61a1b0_0 .var "sync_down", 15 0;
v0x559a8d61a290_0 .net "sync_on", 0 0, L_0x559a8d5f9c50;  alias, 1 drivers
v0x559a8d61a350_0 .var "xfer_bits", 1 0;
E_0x559a8d5d3a20 .event posedge, v0x559a8d6181a0_0;
E_0x559a8d5d6be0 .event posedge, v0x559a8d6180e0_0;
    .scope S_0x559a8d5fa4d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559a8d618260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a8d619eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a8d6185e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559a8d617f20_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x559a8d61a350_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x559a8d5fa4d0;
T_1 ;
    %wait E_0x559a8d5d6be0;
    %load/vec4 v0x559a8d6198f0_0;
    %assign/vec4 v0x559a8d6199d0_0, 0;
    %load/vec4 v0x559a8d6190c0_0;
    %assign/vec4 v0x559a8d6191a0_0, 0;
    %load/vec4 v0x559a8d619360_0;
    %assign/vec4 v0x559a8d619440_0, 0;
    %load/vec4 v0x559a8d6186a0_0;
    %assign/vec4 v0x559a8d618780_0, 0;
    %load/vec4 v0x559a8d618ac0_0;
    %assign/vec4 v0x559a8d618d40_0, 0;
    %load/vec4 v0x559a8d618c60_0;
    %assign/vec4 v0x559a8d618fe0_0, 0;
    %load/vec4 v0x559a8d619520_0;
    %assign/vec4 v0x559a8d619b70_0, 0;
    %load/vec4 v0x559a8d619810_0;
    %assign/vec4 v0x559a8d619c50_0, 0;
    %load/vec4 v0x559a8d618340_0;
    %assign/vec4 v0x559a8d618420_0, 0;
    %load/vec4 v0x559a8d5d8e40_0;
    %assign/vec4 v0x559a8d5d8900_0, 0;
    %load/vec4 v0x559a8d6191a0_0;
    %load/vec4 v0x559a8d618780_0;
    %add;
    %assign/vec4 v0x559a8d619280_0, 0;
    %load/vec4 v0x559a8d619280_0;
    %load/vec4 v0x559a8d619440_0;
    %add;
    %addi 10, 0, 16;
    %assign/vec4 v0x559a8d61a1b0_0, 0;
    %load/vec4 v0x559a8d61a1b0_0;
    %load/vec4 v0x559a8d619b70_0;
    %pad/u 16;
    %add;
    %assign/vec4 v0x559a8d5c9a70_0, 0;
    %load/vec4 v0x559a8d6199d0_0;
    %subi 10, 0, 32;
    %pad/u 16;
    %assign/vec4 v0x559a8d59c350_0, 0;
    %load/vec4 v0x559a8d618420_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/s 1;
    %assign/vec4 v0x559a8d6185e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559a8d5fa4d0;
T_2 ;
    %wait E_0x559a8d5d3a20;
    %load/vec4 v0x559a8d619f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x559a8d6198f0_0;
    %load/vec4 v0x559a8d618d40_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x559a8d618fe0_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x559a8d618e20_0, 0;
    %load/vec4 v0x559a8d6198f0_0;
    %load/vec4 v0x559a8d618d40_0;
    %pad/u 32;
    %sub;
    %pad/u 24;
    %assign/vec4 v0x559a8d618f00_0, 0;
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d618e20_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d618f00_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 9;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 9;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %assign/vec4 v0x559a8d618ba0_0, 0;
    %load/vec4 v0x559a8d618420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x559a8d618260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %load/vec4 v0x559a8d6191a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %load/vec4 v0x559a8d618000_0;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %load/vec4 v0x559a8d618500_0;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %load/vec4 v0x559a8d617d10_0;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %load/vec4 v0x559a8d617e40_0;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %load/vec4 v0x559a8d618e20_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %jmp T_2.17;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a8d61a0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a8d619df0_0, 0;
    %load/vec4 v0x559a8d5d8900_0;
    %assign/vec4 v0x559a8d618860_0, 0;
    %load/vec4 v0x559a8d6191a0_0;
    %pad/u 32;
    %load/vec4 v0x559a8d618780_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x559a8d618000_0, 0;
    %load/vec4 v0x559a8d61a1b0_0;
    %pad/u 32;
    %assign/vec4 v0x559a8d618500_0, 0;
    %load/vec4 v0x559a8d61a1b0_0;
    %pad/u 32;
    %load/vec4 v0x559a8d619b70_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x559a8d617d10_0, 0;
    %load/vec4 v0x559a8d61a1b0_0;
    %pad/u 32;
    %load/vec4 v0x559a8d618780_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %subi 5, 0, 32;
    %assign/vec4 v0x559a8d617e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559a8d617f20_0, 0;
    %jmp T_2.17;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a8d619df0_0, 0;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v0x559a8d617f20_0;
    %load/vec4 v0x559a8d618420_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x559a8d619df0_0;
    %pad/u 2;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %pad/u 1;
    %assign/vec4 v0x559a8d619df0_0, 0;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v0x559a8d617f20_0;
    %load/vec4 v0x559a8d618420_0;
    %cmp/u;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a8d619df0_0, 0;
    %load/vec4 v0x559a8d618500_0;
    %load/vec4 v0x559a8d618780_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x559a8d618780_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x559a8d618000_0, 0;
    %load/vec4 v0x559a8d618500_0;
    %load/vec4 v0x559a8d618780_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x559a8d618780_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x559a8d619440_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x559a8d618500_0, 0;
T_2.20 ;
    %load/vec4 v0x559a8d617f20_0;
    %pad/u 32;
    %load/vec4 v0x559a8d618420_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %load/vec4 v0x559a8d61a0f0_0;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %assign/vec4 v0x559a8d61a0f0_0, 0;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a8d618860_0, 0;
    %jmp T_2.17;
T_2.15 ;
    %load/vec4 v0x559a8d617f20_0;
    %pad/u 32;
    %load/vec4 v0x559a8d618420_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.24, 5;
    %load/vec4 v0x559a8d5d8900_0;
    %assign/vec4 v0x559a8d618860_0, 0;
    %load/vec4 v0x559a8d618500_0;
    %load/vec4 v0x559a8d619b70_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x559a8d617d10_0, 0;
    %load/vec4 v0x559a8d618500_0;
    %load/vec4 v0x559a8d618780_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %subi 5, 0, 32;
    %assign/vec4 v0x559a8d617e40_0, 0;
T_2.24 ;
    %load/vec4 v0x559a8d617f20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x559a8d617f20_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x559a8d5d8900_0;
    %assign/vec4 v0x559a8d618860_0, 0;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a8d619ab0_0, 0;
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d61a1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %pad/s 1;
    %assign/vec4 v0x559a8d61a0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a8d618860_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d6191a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d619280_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_2.30, 9;
    %load/vec4 v0x559a8d6185e0_0;
    %pad/u 2;
    %jmp/1 T_2.31, 9;
T_2.30 ; End of true expr.
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d61a1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_2.32, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.33, 10;
T_2.32 ; End of true expr.
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d618e20_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 11, 5;
    %jmp/0 T_2.34, 11;
    %load/vec4 v0x559a8d6185e0_0;
    %pad/u 2;
    %jmp/1 T_2.35, 11;
T_2.34 ; End of true expr.
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d618f00_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 12, 5;
    %jmp/0 T_2.36, 12;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.37, 12;
T_2.36 ; End of true expr.
    %load/vec4 v0x559a8d6185e0_0;
    %pad/u 2;
    %jmp/0 T_2.37, 12;
 ; End of false expr.
    %blend;
T_2.37;
    %jmp/0 T_2.35, 11;
 ; End of false expr.
    %blend;
T_2.35;
    %jmp/0 T_2.33, 10;
 ; End of false expr.
    %blend;
T_2.33;
    %jmp/0 T_2.31, 9;
 ; End of false expr.
    %blend;
T_2.31;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %pad/u 1;
    %assign/vec4 v0x559a8d619df0_0, 0;
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d5c9a70_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x559a8d5d8900_0;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d618e20_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_2.40, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.41, 9;
T_2.40 ; End of true expr.
    %load/vec4 v0x559a8d5d8900_0;
    %jmp/0 T_2.41, 9;
 ; End of false expr.
    %blend;
T_2.41;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %assign/vec4 v0x559a8d618860_0, 0;
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d61a1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.42, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %pad/s 1;
    %assign/vec4 v0x559a8d61a0f0_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x559a8d618260_0;
    %load/vec4 v0x559a8d6199d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x559a8d618260_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %assign/vec4 v0x559a8d618260_0, 0;
    %load/vec4 v0x559a8d619df0_0;
    %load/vec4 v0x559a8d618ba0_0;
    %or;
    %assign/vec4 v0x559a8d619ab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a8d618260_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559a8d5daa60;
T_3 ;
    %wait E_0x559a8d5d6be0;
    %load/vec4 v0x559a8d61b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x559a8d61b230_0, 0, 32;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x559a8d61b090_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x559a8d61ad50_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x559a8d61b160_0, 0, 16;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x559a8d61b300_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559a8d61aa10_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x559a8d61ac80_0, 0, 8;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x559a8d61afc0_0, 0, 8;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x559a8d61aef0_0, 0, 16;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559a8d5da8d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a8d61be20_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x559a8d5da8d0;
T_5 ;
    %vpi_call 2 36 "$dumpfile", "Sim/pulse_gen_sim_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559a8d5daa60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a8d61bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559a8d61bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a8d61be20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559a8d61be20_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x559a8d5da8d0;
T_6 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a8d61be20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x559a8d5da8d0;
T_7 ;
    %delay 30000000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x559a8d5da8d0;
T_8 ;
    %delay 50, 0;
    %load/vec4 v0x559a8d61bd30_0;
    %inv;
    %assign/vec4 v0x559a8d61bd30_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559a8d5da8d0;
T_9 ;
    %delay 100, 0;
    %load/vec4 v0x559a8d61bc40_0;
    %inv;
    %assign/vec4 v0x559a8d61bc40_0, 0;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Sim/pulse_gen_sim_tb.v";
    "Sim/pulse_gen_sim.v";
    "pulses.v";
