#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jul 23 08:48:25 2018
# Process ID: 2200
# Log file: C:/Users/Tung/Desktop/axi_dma_sg/vivado.log
# Journal file: C:/Users/Tung/Desktop/axi_dma_sg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.xpr
open_bd_design {C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CONST_VAL {15}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
make_wrapper -files [get_files C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_o] [get_bd_nets xlconstant_1_dout] [get_bd_intf_nets sample_generator_v1_0_0_m_axis] [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_cells sample_generator_v1_0_0]
set_property  ip_repo_paths  {c:/users/tunglt/desktop/sample_generator_1.0 C:/Users/Tung/Desktop/ip_repo} [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv xilinx.com:user:sample_generator:1.0 sample_generator_0
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins sample_generator_0/AXI_En]
connect_bd_net [get_bd_pins sample_generator_0/FrameSize] [get_bd_pins axi_gpio_1/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins sample_generator_0/En]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins sample_generator_0/m_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins sample_generator_0/s_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins sample_generator_0/m_axis_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins sample_generator_0/s_axis_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
endgroup
startgroup
endgroup
startgroup
endgroup
save_bd_design
startgroup
endgroup
startgroup
endgroup
make_wrapper -files [get_files C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
write_hwdef -force  -file C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
ipx::edit_ip_in_project -upgrade true -name sample_generator_v1_0_v1_0_project -directory C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.tmp/sample_generator_v1_0_v1_0_project c:/Users/Tung/Desktop/ip_repo/sample_generator_1.0/component.xml
update_compile_order -fileset sim_1
close_project
close_project
open_project C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.xpr
open_bd_design {C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_1_M00_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_cells axi_mem_intercon_1]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hwdef -force  -file C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
launch_sdk -workspace C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
save_bd_design
close_project
open_project C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.xpr
open_bd_design {C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name sample_generator_v1_0_v1_0_project -directory C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.tmp/sample_generator_v1_0_v1_0_project c:/Users/Tung/Desktop/ip_repo/sample_generator_1.0/component.xml
update_compile_order -fileset sim_1
close_project
close_project
create_project project_1 C:/Users/Tung/Desktop/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property  ip_repo_paths  C:/Users/Tung/Desktop/ip_repo [current_project]
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sample_generator:1.0 sample_generator_0
endgroup
regenerate_bd_layout
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins sample_generator_0/S_AXIS]] CONFIG.HAS_TSTRB [get_property CONFIG.HAS_TSTRB [get_bd_intf_pins sample_generator_0/S_AXIS]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins sample_generator_0/S_AXIS]]] [get_bd_intf_ports S_AXIS]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/S_AXIS] [get_bd_intf_ports S_AXIS]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_ports M_AXIS]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
create_bd_port -dir I -from 7 -to 0 FrameSize
connect_bd_net [get_bd_pins /sample_generator_0/FrameSize] [get_bd_ports FrameSize]
endgroup
startgroup
create_bd_port -dir I En
connect_bd_net [get_bd_pins /sample_generator_0/En] [get_bd_ports En]
endgroup
startgroup
create_bd_port -dir I AXI_En
connect_bd_net [get_bd_pins /sample_generator_0/AXI_En] [get_bd_ports AXI_En]
endgroup
startgroup
create_bd_port -dir I -type clk m_axis_aclk
connect_bd_net [get_bd_pins /sample_generator_0/m_axis_aclk] [get_bd_ports m_axis_aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports m_axis_aclk]
endgroup
connect_bd_net -net [get_bd_nets m_axis_aclk_1] [get_bd_ports m_axis_aclk] [get_bd_pins sample_generator_0/s_axis_aclk]
startgroup
create_bd_port -dir I -type rst m_axis_aresetn
connect_bd_net [get_bd_pins /sample_generator_0/m_axis_aresetn] [get_bd_ports m_axis_aresetn]
endgroup
connect_bd_net -net [get_bd_nets m_axis_aresetn_1] [get_bd_ports m_axis_aresetn] [get_bd_pins sample_generator_0/s_axis_aresetn]
save_bd_design
make_wrapper -files [get_files C:/Users/Tung/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Tung/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  C:/Users/Tung/Desktop/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs synth_1 -jobs 2
wait_on_run synth_1
file mkdir C:/Users/Tung/Desktop/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Tung/Desktop/project_1/project_1.srcs/sim_1/new/sample_generator_testbench.v w ]
add_files -fileset sim_1 C:/Users/Tung/Desktop/project_1/project_1.srcs/sim_1/new/sample_generator_testbench.v
update_compile_order -fileset sim_1
close_project
open_project C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.xpr
reset_target all [get_files  C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv xilinx.com:user:sample_generator:1.0 [get_ips  design_1_sample_generator_0_0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:sample_generator:1.0 [get_ips  design_1_sample_generator_0_0]
reset_target all [get_files  C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {1}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_target all [get_files  C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk -hwspec C:/Users/Tung/Desktop/axi_dma_sg/axi_dma_sg.sdk/design_1_wrapper.hdf
close_project
open_project C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.xpr
open_bd_design {C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_S2MM" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
close_project
open_project C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.xpr
open_bd_design {C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hwdef -force  -file C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk -hwspec C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.sdk/design_1_wrapper.hdf
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
ipx::edit_ip_in_project -upgrade true -name axi_conv_fp_3x3_v1_0_v1_0_project -directory C:/Users/Tung/Desktop/AXIS_Convolution_v1/axi_conv_fp_3x3/axi_conv_fp_3x3.tmp/axi_conv_fp_3x3_v1_0_v1_0_project c:/Users/Tung/Desktop/AXIS_Convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/component.xml
launch_simulation
source axi_conv_fp_3x3_tb.tcl
run all
close_sim
close_project
save_bd_design
