# LOCs for Input #0
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y202
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y202
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y201
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y202
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y202

# LOCs for Input #1
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y154
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y154
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y154

# LOCs for Input #2
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y222
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y222
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y221
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y222
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y222

# LOCs for Input #3
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y198
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y198
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y198

# LOCs for Input #4
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y166
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y166
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y166

# LOCs for Input #5
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y176
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y176
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y175
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y176
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y176

# LOCs for Input #6
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y104
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y104
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y104

# LOCs for Input #7
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y138
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y138
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y138

# LOCs for Input #8
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y114
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y114
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y114

# LOCs for Input #9
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y104
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y104
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y103
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y104
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y104

# LOCs for Input #10
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y180
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y180
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y180

# LOCs for Input #11
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y124
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y124
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sot_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y124

# LOCs for Input #0
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y214
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y214
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y213
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y214
place_cell trigger_inst/sbits/*trig_alignment/*_loop[0].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y214

# LOCs for Input #1
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y206
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y206
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y205
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y206
place_cell trigger_inst/sbits/*trig_alignment/*_loop[1].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y206

# LOCs for Input #2
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y204
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y204
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y203
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y204
place_cell trigger_inst/sbits/*trig_alignment/*_loop[2].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y204

# LOCs for Input #3
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y210
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y210
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y209
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y210
place_cell trigger_inst/sbits/*trig_alignment/*_loop[3].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y210

# LOCs for Input #4
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y208
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y208
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y207
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y208
place_cell trigger_inst/sbits/*trig_alignment/*_loop[4].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y208

# LOCs for Input #5
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y212
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y212
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y211
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y212
place_cell trigger_inst/sbits/*trig_alignment/*_loop[5].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y212

# LOCs for Input #6
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y162
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y162
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[6].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y162

# LOCs for Input #7
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y160
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y160
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[7].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y160

# LOCs for Input #8
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y162
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y162
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y161
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y162
place_cell trigger_inst/sbits/*trig_alignment/*_loop[8].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y162

# LOCs for Input #9
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y156
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y156
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[9].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y156

# LOCs for Input #10
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y160
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y160
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y159
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y160
place_cell trigger_inst/sbits/*trig_alignment/*_loop[10].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y160

# LOCs for Input #11
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y158
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y158
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[11].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y158

# LOCs for Input #12
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y144
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y144
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y143
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y144
place_cell trigger_inst/sbits/*trig_alignment/*_loop[12].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y144

# LOCs for Input #13
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y148
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y148
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y147
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y148
place_cell trigger_inst/sbits/*trig_alignment/*_loop[13].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y148

# LOCs for Input #14
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y152
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y152
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[14].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y152

# LOCs for Input #15
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y146
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y146
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y145
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y146
place_cell trigger_inst/sbits/*trig_alignment/*_loop[15].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y146

# LOCs for Input #16
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y220
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y220
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y219
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y220
place_cell trigger_inst/sbits/*trig_alignment/*_loop[16].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y220

# LOCs for Input #17
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y224
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y224
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y223
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y224
place_cell trigger_inst/sbits/*trig_alignment/*_loop[17].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y224

# LOCs for Input #18
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y218
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y218
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y217
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y218
place_cell trigger_inst/sbits/*trig_alignment/*_loop[18].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y218

# LOCs for Input #19
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y216
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y216
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y215
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y216
place_cell trigger_inst/sbits/*trig_alignment/*_loop[19].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y216

# LOCs for Input #20
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y228
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y228
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y227
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y228
place_cell trigger_inst/sbits/*trig_alignment/*_loop[20].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y228

# LOCs for Input #21
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y226
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y226
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y225
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y226
place_cell trigger_inst/sbits/*trig_alignment/*_loop[21].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y226

# LOCs for Input #22
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y232
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y232
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y231
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y232
place_cell trigger_inst/sbits/*trig_alignment/*_loop[22].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y232

# LOCs for Input #23
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y230
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y230
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y229
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y230
place_cell trigger_inst/sbits/*trig_alignment/*_loop[23].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y230

# LOCs for Input #24
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y196
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y196
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[24].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y196

# LOCs for Input #25
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y192
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y192
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[25].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y192

# LOCs for Input #26
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y194
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y194
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[26].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y194

# LOCs for Input #27
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y188
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y188
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[27].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y188

# LOCs for Input #28
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y190
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y190
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[28].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y190

# LOCs for Input #29
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y184
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y184
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[29].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y184

# LOCs for Input #30
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y186
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y186
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[30].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y186

# LOCs for Input #31
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y182
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y182
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[31].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y182

# LOCs for Input #32
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y164
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y164
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[32].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y164

# LOCs for Input #33
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y170
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y170
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[33].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y170

# LOCs for Input #34
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y168
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y168
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[34].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y168

# LOCs for Input #35
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y172
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y172
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[35].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y172

# LOCs for Input #36
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y152
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y152
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y151
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y152
place_cell trigger_inst/sbits/*trig_alignment/*_loop[36].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y152

# LOCs for Input #37
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y156
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y156
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y155
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y156
place_cell trigger_inst/sbits/*trig_alignment/*_loop[37].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y156

# LOCs for Input #38
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y158
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y158
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y157
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y158
place_cell trigger_inst/sbits/*trig_alignment/*_loop[38].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y158

# LOCs for Input #39
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y154
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y154
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y153
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y154
place_cell trigger_inst/sbits/*trig_alignment/*_loop[39].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y154

# LOCs for Input #40
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y178
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y178
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[40].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y178

# LOCs for Input #41
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y180
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y180
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y179
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y180
place_cell trigger_inst/sbits/*trig_alignment/*_loop[41].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y180

# LOCs for Input #42
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y174
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y174
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[42].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y174

# LOCs for Input #43
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y172
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y172
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y171
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y172
place_cell trigger_inst/sbits/*trig_alignment/*_loop[43].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y172

# LOCs for Input #44
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y170
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y170
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y169
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y170
place_cell trigger_inst/sbits/*trig_alignment/*_loop[44].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y170

# LOCs for Input #45
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y164
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y164
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y163
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y164
place_cell trigger_inst/sbits/*trig_alignment/*_loop[45].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y164

# LOCs for Input #46
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y168
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y168
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y167
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y168
place_cell trigger_inst/sbits/*trig_alignment/*_loop[46].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y168

# LOCs for Input #47
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y166
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y166
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y165
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y166
place_cell trigger_inst/sbits/*trig_alignment/*_loop[47].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y166

# LOCs for Input #48
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y112
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y112
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[48].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y112

# LOCs for Input #49
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y106
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y106
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[49].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y106

# LOCs for Input #50
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y102
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y102
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[50].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y102

# LOCs for Input #51
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y110
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y110
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[51].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y110

# LOCs for Input #52
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y108
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y108
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[52].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y108

# LOCs for Input #53
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y198
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y198
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y197
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y198
place_cell trigger_inst/sbits/*trig_alignment/*_loop[53].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y198

# LOCs for Input #54
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y194
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y194
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y193
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y194
place_cell trigger_inst/sbits/*trig_alignment/*_loop[54].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y194

# LOCs for Input #55
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y196
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y196
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y195
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y196
place_cell trigger_inst/sbits/*trig_alignment/*_loop[55].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y196

# LOCs for Input #56
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y126
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y126
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y125
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y126
place_cell trigger_inst/sbits/*trig_alignment/*_loop[56].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y126

# LOCs for Input #57
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y142
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y142
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y141
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y142
place_cell trigger_inst/sbits/*trig_alignment/*_loop[57].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y142

# LOCs for Input #58
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y140
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y140
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y139
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y140
place_cell trigger_inst/sbits/*trig_alignment/*_loop[58].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y140

# LOCs for Input #59
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y136
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y136
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[59].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y136

# LOCs for Input #60
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y132
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y132
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[60].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y132

# LOCs for Input #61
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y134
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y134
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[61].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y134

# LOCs for Input #62
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y128
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y128
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[62].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y128

# LOCs for Input #63
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y130
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y130
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[63].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y130

# LOCs for Input #64
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y122
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y122
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[64].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y122

# LOCs for Input #65
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y124
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y124
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y123
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y124
place_cell trigger_inst/sbits/*trig_alignment/*_loop[65].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y124

# LOCs for Input #66
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y128
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y128
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y127
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y128
place_cell trigger_inst/sbits/*trig_alignment/*_loop[66].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y128

# LOCs for Input #67
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y134
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y134
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y133
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y134
place_cell trigger_inst/sbits/*trig_alignment/*_loop[67].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y134

# LOCs for Input #68
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y130
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y130
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y129
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y130
place_cell trigger_inst/sbits/*trig_alignment/*_loop[68].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y130

# LOCs for Input #69
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y132
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y132
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y131
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y132
place_cell trigger_inst/sbits/*trig_alignment/*_loop[69].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y132

# LOCs for Input #70
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y136
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y136
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y135
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y136
place_cell trigger_inst/sbits/*trig_alignment/*_loop[70].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y136

# LOCs for Input #71
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y138
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y138
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y137
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y138
place_cell trigger_inst/sbits/*trig_alignment/*_loop[71].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y138

# LOCs for Input #72
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y106
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y106
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y105
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y106
place_cell trigger_inst/sbits/*trig_alignment/*_loop[72].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y106

# LOCs for Input #73
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y102
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y102
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y101
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y102
place_cell trigger_inst/sbits/*trig_alignment/*_loop[73].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y102

# LOCs for Input #74
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y94
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y94
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y93
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y94
place_cell trigger_inst/sbits/*trig_alignment/*_loop[74].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y94

# LOCs for Input #75
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y90
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y90
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y89
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y90
place_cell trigger_inst/sbits/*trig_alignment/*_loop[75].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y90

# LOCs for Input #76
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y92
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y92
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y91
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y92
place_cell trigger_inst/sbits/*trig_alignment/*_loop[76].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y92

# LOCs for Input #77
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y98
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y98
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y97
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y98
place_cell trigger_inst/sbits/*trig_alignment/*_loop[77].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y98

# LOCs for Input #78
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y96
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y96
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y95
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y96
place_cell trigger_inst/sbits/*trig_alignment/*_loop[78].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y96

# LOCs for Input #79
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y116
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y116
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[79].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y116

# LOCs for Input #80
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y190
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y190
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y189
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y190
place_cell trigger_inst/sbits/*trig_alignment/*_loop[80].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y190

# LOCs for Input #81
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y182
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y182
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y181
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y182
place_cell trigger_inst/sbits/*trig_alignment/*_loop[81].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y182

# LOCs for Input #82
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y174
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y174
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y173
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y174
place_cell trigger_inst/sbits/*trig_alignment/*_loop[82].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y174

# LOCs for Input #83
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y186
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y186
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y185
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y186
place_cell trigger_inst/sbits/*trig_alignment/*_loop[83].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y186

# LOCs for Input #84
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y178
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y178
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y177
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y178
place_cell trigger_inst/sbits/*trig_alignment/*_loop[84].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y178

# LOCs for Input #85
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y184
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y184
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y183
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y184
place_cell trigger_inst/sbits/*trig_alignment/*_loop[85].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y184

# LOCs for Input #86
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y188
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y188
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y187
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y188
place_cell trigger_inst/sbits/*trig_alignment/*_loop[86].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y188

# LOCs for Input #87
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X1Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X1Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X1Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X1Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y192
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X0Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X0Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X0Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X0Y192
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X1Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X1Y191
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X1Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X1Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y192
place_cell trigger_inst/sbits/*trig_alignment/*_loop[87].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y192

# LOCs for Input #88
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y116
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y116
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y115
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y116
place_cell trigger_inst/sbits/*trig_alignment/*_loop[88].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y116

# LOCs for Input #89
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y122
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y122
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y121
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y122
place_cell trigger_inst/sbits/*trig_alignment/*_loop[89].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y122

# LOCs for Input #90
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y118
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y118
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y117
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y118
place_cell trigger_inst/sbits/*trig_alignment/*_loop[90].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y118

# LOCs for Input #91
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y120
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y120
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y119
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y120
place_cell trigger_inst/sbits/*trig_alignment/*_loop[91].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y120

# LOCs for Input #92
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y114
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y114
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y113
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y114
place_cell trigger_inst/sbits/*trig_alignment/*_loop[92].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y114

# LOCs for Input #93
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y110
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y110
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y109
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y110
place_cell trigger_inst/sbits/*trig_alignment/*_loop[93].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y110

# LOCs for Input #94
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y112
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y112
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y111
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y112
place_cell trigger_inst/sbits/*trig_alignment/*_loop[94].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y112

# LOCs for Input #95
# TMR Inst 0
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X162Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X162Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X163Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X163Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X163Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X163Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X162Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X162Y108
# TMR Inst 1
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X162Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X162Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X163Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X163Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X163Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X163Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X162Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X162Y108
# TMR Inst 2
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X162Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X162Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X163Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X163Y107
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X163Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X163Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X162Y108
place_cell trigger_inst/sbits/*trig_alignment/*_loop[95].sbit_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X162Y108

place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[0] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[1] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[2] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[3] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[4] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[5] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[6] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[0].dru/data_in_delay_reg[7] SLICE_X0Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[0] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[1] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[2] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[3] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[4] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[5] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[6] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[1].dru/data_in_delay_reg[7] SLICE_X1Y247;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[0] SLICE_X0Y248;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[1] SLICE_X0Y248;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[2] SLICE_X0Y248;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[3] SLICE_X0Y248;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[4] SLICE_X0Y248;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[5] SLICE_X0Y248;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[6] SLICE_X0Y248;
place_cell gbt_inst/gbt_serdes/gbt_oversample/dru/*tmr_loop[2].dru/data_in_delay_reg[7] SLICE_X0Y248;
