// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_Scaled (
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        colScale,
        primalInfeasBound_edotfifo_lb_dout,
        primalInfeasBound_edotfifo_lb_empty_n,
        primalInfeasBound_edotfifo_lb_read,
        primalInfeasBound_edotfifo_ub_dout,
        primalInfeasBound_edotfifo_ub_empty_n,
        primalInfeasBound_edotfifo_ub_read,
        pBoundLbResSq,
        pBoundUbResSq,
        nCols,
        ap_clk,
        ap_rst,
        colScale_ap_vld,
        nCols_ap_vld,
        ap_start,
        primalInfeasBound_edotfifo_lb_num_data_valid,
        primalInfeasBound_edotfifo_lb_fifo_cap,
        primalInfeasBound_edotfifo_ub_num_data_valid,
        primalInfeasBound_edotfifo_ub_fifo_cap,
        pBoundLbResSq_ap_vld,
        ap_done,
        pBoundUbResSq_ap_vld,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [63:0] m_axi_gmem7_AWADDR;
output  [0:0] m_axi_gmem7_AWID;
output  [31:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [0:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [511:0] m_axi_gmem7_WDATA;
output  [63:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [0:0] m_axi_gmem7_WID;
output  [0:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [63:0] m_axi_gmem7_ARADDR;
output  [0:0] m_axi_gmem7_ARID;
output  [31:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [0:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [511:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [0:0] m_axi_gmem7_RID;
input  [12:0] m_axi_gmem7_RFIFONUM;
input  [0:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [0:0] m_axi_gmem7_BID;
input  [0:0] m_axi_gmem7_BUSER;
input  [63:0] colScale;
input  [511:0] primalInfeasBound_edotfifo_lb_dout;
input   primalInfeasBound_edotfifo_lb_empty_n;
output   primalInfeasBound_edotfifo_lb_read;
input  [511:0] primalInfeasBound_edotfifo_ub_dout;
input   primalInfeasBound_edotfifo_ub_empty_n;
output   primalInfeasBound_edotfifo_ub_read;
output  [63:0] pBoundLbResSq;
output  [63:0] pBoundUbResSq;
input  [31:0] nCols;
input   ap_clk;
input   ap_rst;
input   colScale_ap_vld;
input   nCols_ap_vld;
input   ap_start;
input  [2:0] primalInfeasBound_edotfifo_lb_num_data_valid;
input  [2:0] primalInfeasBound_edotfifo_lb_fifo_cap;
input  [2:0] primalInfeasBound_edotfifo_ub_num_data_valid;
input  [2:0] primalInfeasBound_edotfifo_ub_fifo_cap;
output   pBoundLbResSq_ap_vld;
output   ap_done;
output   pBoundUbResSq_ap_vld;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    loadDDR_data_special_U0_ap_start;
wire    loadDDR_data_special_U0_start_full_n;
wire    loadDDR_data_special_U0_ap_done;
wire    loadDDR_data_special_U0_ap_continue;
wire    loadDDR_data_special_U0_ap_idle;
wire    loadDDR_data_special_U0_ap_ready;
wire    loadDDR_data_special_U0_start_out;
wire    loadDDR_data_special_U0_start_write;
wire    loadDDR_data_special_U0_m_axi_gmem7_AWVALID;
wire   [63:0] loadDDR_data_special_U0_m_axi_gmem7_AWADDR;
wire   [0:0] loadDDR_data_special_U0_m_axi_gmem7_AWID;
wire   [31:0] loadDDR_data_special_U0_m_axi_gmem7_AWLEN;
wire   [2:0] loadDDR_data_special_U0_m_axi_gmem7_AWSIZE;
wire   [1:0] loadDDR_data_special_U0_m_axi_gmem7_AWBURST;
wire   [1:0] loadDDR_data_special_U0_m_axi_gmem7_AWLOCK;
wire   [3:0] loadDDR_data_special_U0_m_axi_gmem7_AWCACHE;
wire   [2:0] loadDDR_data_special_U0_m_axi_gmem7_AWPROT;
wire   [3:0] loadDDR_data_special_U0_m_axi_gmem7_AWQOS;
wire   [3:0] loadDDR_data_special_U0_m_axi_gmem7_AWREGION;
wire   [0:0] loadDDR_data_special_U0_m_axi_gmem7_AWUSER;
wire    loadDDR_data_special_U0_m_axi_gmem7_WVALID;
wire   [511:0] loadDDR_data_special_U0_m_axi_gmem7_WDATA;
wire   [63:0] loadDDR_data_special_U0_m_axi_gmem7_WSTRB;
wire    loadDDR_data_special_U0_m_axi_gmem7_WLAST;
wire   [0:0] loadDDR_data_special_U0_m_axi_gmem7_WID;
wire   [0:0] loadDDR_data_special_U0_m_axi_gmem7_WUSER;
wire    loadDDR_data_special_U0_m_axi_gmem7_ARVALID;
wire   [63:0] loadDDR_data_special_U0_m_axi_gmem7_ARADDR;
wire   [0:0] loadDDR_data_special_U0_m_axi_gmem7_ARID;
wire   [31:0] loadDDR_data_special_U0_m_axi_gmem7_ARLEN;
wire   [2:0] loadDDR_data_special_U0_m_axi_gmem7_ARSIZE;
wire   [1:0] loadDDR_data_special_U0_m_axi_gmem7_ARBURST;
wire   [1:0] loadDDR_data_special_U0_m_axi_gmem7_ARLOCK;
wire   [3:0] loadDDR_data_special_U0_m_axi_gmem7_ARCACHE;
wire   [2:0] loadDDR_data_special_U0_m_axi_gmem7_ARPROT;
wire   [3:0] loadDDR_data_special_U0_m_axi_gmem7_ARQOS;
wire   [3:0] loadDDR_data_special_U0_m_axi_gmem7_ARREGION;
wire   [0:0] loadDDR_data_special_U0_m_axi_gmem7_ARUSER;
wire    loadDDR_data_special_U0_m_axi_gmem7_RREADY;
wire    loadDDR_data_special_U0_m_axi_gmem7_BREADY;
wire   [511:0] loadDDR_data_special_U0_colScale_fifo_lb_din;
wire    loadDDR_data_special_U0_colScale_fifo_lb_write;
wire   [511:0] loadDDR_data_special_U0_colScale_fifo_ub_din;
wire    loadDDR_data_special_U0_colScale_fifo_ub_write;
wire   [31:0] loadDDR_data_special_U0_nCols_c2_din;
wire    loadDDR_data_special_U0_nCols_c2_write;
wire   [31:0] loadDDR_data_special_U0_nCols_c3_din;
wire    loadDDR_data_special_U0_nCols_c3_write;
wire    ediv_7_U0_ap_start;
wire    ediv_7_U0_ap_done;
wire    ediv_7_U0_ap_continue;
wire    ediv_7_U0_ap_idle;
wire    ediv_7_U0_ap_ready;
wire    ediv_7_U0_start_out;
wire    ediv_7_U0_start_write;
wire    ediv_7_U0_primalInfeasBound_edotfifo_lb_read;
wire    ediv_7_U0_colScale_fifo_lb_read;
wire   [511:0] ediv_7_U0_temp_lb_din;
wire    ediv_7_U0_temp_lb_write;
wire    ediv_7_U0_n_read;
wire   [31:0] ediv_7_U0_nCols_c1_din;
wire    ediv_7_U0_nCols_c1_write;
wire    ediv_U0_ap_start;
wire    ediv_U0_ap_done;
wire    ediv_U0_ap_continue;
wire    ediv_U0_ap_idle;
wire    ediv_U0_ap_ready;
wire    ediv_U0_start_out;
wire    ediv_U0_start_write;
wire    ediv_U0_primalInfeasBound_edotfifo_ub_read;
wire    ediv_U0_colScale_fifo_ub_read;
wire   [511:0] ediv_U0_temp_ub_din;
wire    ediv_U0_temp_ub_write;
wire    ediv_U0_n_read;
wire   [31:0] ediv_U0_nCols_c_din;
wire    ediv_U0_nCols_c_write;
wire    twoNormSquared_8_U0_ap_start;
wire    twoNormSquared_8_U0_ap_done;
wire    twoNormSquared_8_U0_ap_continue;
wire    twoNormSquared_8_U0_ap_idle;
wire    twoNormSquared_8_U0_ap_ready;
wire    twoNormSquared_8_U0_temp_lb_read;
wire    twoNormSquared_8_U0_n_read;
wire   [63:0] twoNormSquared_8_U0_res;
wire    twoNormSquared_8_U0_res_ap_vld;
wire    ap_sync_continue;
wire    twoNormSquared_9_U0_ap_start;
wire    twoNormSquared_9_U0_ap_done;
wire    twoNormSquared_9_U0_ap_continue;
wire    twoNormSquared_9_U0_ap_idle;
wire    twoNormSquared_9_U0_ap_ready;
wire    twoNormSquared_9_U0_temp_ub_read;
wire    twoNormSquared_9_U0_n_read;
wire   [63:0] twoNormSquared_9_U0_res;
wire    twoNormSquared_9_U0_res_ap_vld;
wire    colScale_fifo_lb_full_n;
wire   [511:0] colScale_fifo_lb_dout;
wire   [2:0] colScale_fifo_lb_num_data_valid;
wire   [2:0] colScale_fifo_lb_fifo_cap;
wire    colScale_fifo_lb_empty_n;
wire    colScale_fifo_ub_full_n;
wire   [511:0] colScale_fifo_ub_dout;
wire   [2:0] colScale_fifo_ub_num_data_valid;
wire   [2:0] colScale_fifo_ub_fifo_cap;
wire    colScale_fifo_ub_empty_n;
wire    nCols_c2_full_n;
wire   [31:0] nCols_c2_dout;
wire   [2:0] nCols_c2_num_data_valid;
wire   [2:0] nCols_c2_fifo_cap;
wire    nCols_c2_empty_n;
wire    nCols_c3_full_n;
wire   [31:0] nCols_c3_dout;
wire   [2:0] nCols_c3_num_data_valid;
wire   [2:0] nCols_c3_fifo_cap;
wire    nCols_c3_empty_n;
wire    temp_lb_full_n;
wire   [511:0] temp_lb_dout;
wire   [2:0] temp_lb_num_data_valid;
wire   [2:0] temp_lb_fifo_cap;
wire    temp_lb_empty_n;
wire    nCols_c1_full_n;
wire   [31:0] nCols_c1_dout;
wire   [2:0] nCols_c1_num_data_valid;
wire   [2:0] nCols_c1_fifo_cap;
wire    nCols_c1_empty_n;
wire    temp_ub_full_n;
wire   [511:0] temp_ub_dout;
wire   [2:0] temp_ub_num_data_valid;
wire   [2:0] temp_ub_fifo_cap;
wire    temp_ub_empty_n;
wire    nCols_c_full_n;
wire   [31:0] nCols_c_dout;
wire   [2:0] nCols_c_num_data_valid;
wire   [2:0] nCols_c_fifo_cap;
wire    nCols_c_empty_n;
wire    ap_sync_done;
wire   [0:0] start_for_ediv_7_U0_din;
wire    start_for_ediv_7_U0_full_n;
wire   [0:0] start_for_ediv_7_U0_dout;
wire    start_for_ediv_7_U0_empty_n;
wire   [0:0] start_for_ediv_U0_din;
wire    start_for_ediv_U0_full_n;
wire   [0:0] start_for_ediv_U0_dout;
wire    start_for_ediv_U0_empty_n;
wire   [0:0] start_for_twoNormSquared_8_U0_din;
wire    start_for_twoNormSquared_8_U0_full_n;
wire   [0:0] start_for_twoNormSquared_8_U0_dout;
wire    start_for_twoNormSquared_8_U0_empty_n;
wire   [0:0] start_for_twoNormSquared_9_U0_din;
wire    start_for_twoNormSquared_9_U0_full_n;
wire   [0:0] start_for_twoNormSquared_9_U0_dout;
wire    start_for_twoNormSquared_9_U0_empty_n;

Infeasi_Res_S2_loadDDR_data_special loadDDR_data_special_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_special_U0_ap_start),
    .start_full_n(loadDDR_data_special_U0_start_full_n),
    .ap_done(loadDDR_data_special_U0_ap_done),
    .ap_continue(loadDDR_data_special_U0_ap_continue),
    .ap_idle(loadDDR_data_special_U0_ap_idle),
    .ap_ready(loadDDR_data_special_U0_ap_ready),
    .start_out(loadDDR_data_special_U0_start_out),
    .start_write(loadDDR_data_special_U0_start_write),
    .m_axi_gmem7_AWVALID(loadDDR_data_special_U0_m_axi_gmem7_AWVALID),
    .m_axi_gmem7_AWREADY(1'b0),
    .m_axi_gmem7_AWADDR(loadDDR_data_special_U0_m_axi_gmem7_AWADDR),
    .m_axi_gmem7_AWID(loadDDR_data_special_U0_m_axi_gmem7_AWID),
    .m_axi_gmem7_AWLEN(loadDDR_data_special_U0_m_axi_gmem7_AWLEN),
    .m_axi_gmem7_AWSIZE(loadDDR_data_special_U0_m_axi_gmem7_AWSIZE),
    .m_axi_gmem7_AWBURST(loadDDR_data_special_U0_m_axi_gmem7_AWBURST),
    .m_axi_gmem7_AWLOCK(loadDDR_data_special_U0_m_axi_gmem7_AWLOCK),
    .m_axi_gmem7_AWCACHE(loadDDR_data_special_U0_m_axi_gmem7_AWCACHE),
    .m_axi_gmem7_AWPROT(loadDDR_data_special_U0_m_axi_gmem7_AWPROT),
    .m_axi_gmem7_AWQOS(loadDDR_data_special_U0_m_axi_gmem7_AWQOS),
    .m_axi_gmem7_AWREGION(loadDDR_data_special_U0_m_axi_gmem7_AWREGION),
    .m_axi_gmem7_AWUSER(loadDDR_data_special_U0_m_axi_gmem7_AWUSER),
    .m_axi_gmem7_WVALID(loadDDR_data_special_U0_m_axi_gmem7_WVALID),
    .m_axi_gmem7_WREADY(1'b0),
    .m_axi_gmem7_WDATA(loadDDR_data_special_U0_m_axi_gmem7_WDATA),
    .m_axi_gmem7_WSTRB(loadDDR_data_special_U0_m_axi_gmem7_WSTRB),
    .m_axi_gmem7_WLAST(loadDDR_data_special_U0_m_axi_gmem7_WLAST),
    .m_axi_gmem7_WID(loadDDR_data_special_U0_m_axi_gmem7_WID),
    .m_axi_gmem7_WUSER(loadDDR_data_special_U0_m_axi_gmem7_WUSER),
    .m_axi_gmem7_ARVALID(loadDDR_data_special_U0_m_axi_gmem7_ARVALID),
    .m_axi_gmem7_ARREADY(m_axi_gmem7_ARREADY),
    .m_axi_gmem7_ARADDR(loadDDR_data_special_U0_m_axi_gmem7_ARADDR),
    .m_axi_gmem7_ARID(loadDDR_data_special_U0_m_axi_gmem7_ARID),
    .m_axi_gmem7_ARLEN(loadDDR_data_special_U0_m_axi_gmem7_ARLEN),
    .m_axi_gmem7_ARSIZE(loadDDR_data_special_U0_m_axi_gmem7_ARSIZE),
    .m_axi_gmem7_ARBURST(loadDDR_data_special_U0_m_axi_gmem7_ARBURST),
    .m_axi_gmem7_ARLOCK(loadDDR_data_special_U0_m_axi_gmem7_ARLOCK),
    .m_axi_gmem7_ARCACHE(loadDDR_data_special_U0_m_axi_gmem7_ARCACHE),
    .m_axi_gmem7_ARPROT(loadDDR_data_special_U0_m_axi_gmem7_ARPROT),
    .m_axi_gmem7_ARQOS(loadDDR_data_special_U0_m_axi_gmem7_ARQOS),
    .m_axi_gmem7_ARREGION(loadDDR_data_special_U0_m_axi_gmem7_ARREGION),
    .m_axi_gmem7_ARUSER(loadDDR_data_special_U0_m_axi_gmem7_ARUSER),
    .m_axi_gmem7_RVALID(m_axi_gmem7_RVALID),
    .m_axi_gmem7_RREADY(loadDDR_data_special_U0_m_axi_gmem7_RREADY),
    .m_axi_gmem7_RDATA(m_axi_gmem7_RDATA),
    .m_axi_gmem7_RLAST(m_axi_gmem7_RLAST),
    .m_axi_gmem7_RID(m_axi_gmem7_RID),
    .m_axi_gmem7_RFIFONUM(m_axi_gmem7_RFIFONUM),
    .m_axi_gmem7_RUSER(m_axi_gmem7_RUSER),
    .m_axi_gmem7_RRESP(m_axi_gmem7_RRESP),
    .m_axi_gmem7_BVALID(1'b0),
    .m_axi_gmem7_BREADY(loadDDR_data_special_U0_m_axi_gmem7_BREADY),
    .m_axi_gmem7_BRESP(2'd0),
    .m_axi_gmem7_BID(1'd0),
    .m_axi_gmem7_BUSER(1'd0),
    .mem(colScale),
    .colScale_fifo_lb_din(loadDDR_data_special_U0_colScale_fifo_lb_din),
    .colScale_fifo_lb_num_data_valid(colScale_fifo_lb_num_data_valid),
    .colScale_fifo_lb_fifo_cap(colScale_fifo_lb_fifo_cap),
    .colScale_fifo_lb_full_n(colScale_fifo_lb_full_n),
    .colScale_fifo_lb_write(loadDDR_data_special_U0_colScale_fifo_lb_write),
    .colScale_fifo_ub_din(loadDDR_data_special_U0_colScale_fifo_ub_din),
    .colScale_fifo_ub_num_data_valid(colScale_fifo_ub_num_data_valid),
    .colScale_fifo_ub_fifo_cap(colScale_fifo_ub_fifo_cap),
    .colScale_fifo_ub_full_n(colScale_fifo_ub_full_n),
    .colScale_fifo_ub_write(loadDDR_data_special_U0_colScale_fifo_ub_write),
    .n(nCols),
    .nCols_c2_din(loadDDR_data_special_U0_nCols_c2_din),
    .nCols_c2_num_data_valid(nCols_c2_num_data_valid),
    .nCols_c2_fifo_cap(nCols_c2_fifo_cap),
    .nCols_c2_full_n(nCols_c2_full_n),
    .nCols_c2_write(loadDDR_data_special_U0_nCols_c2_write),
    .nCols_c3_din(loadDDR_data_special_U0_nCols_c3_din),
    .nCols_c3_num_data_valid(nCols_c3_num_data_valid),
    .nCols_c3_fifo_cap(nCols_c3_fifo_cap),
    .nCols_c3_full_n(nCols_c3_full_n),
    .nCols_c3_write(loadDDR_data_special_U0_nCols_c3_write)
);

Infeasi_Res_S2_ediv_7 ediv_7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ediv_7_U0_ap_start),
    .start_full_n(start_for_twoNormSquared_8_U0_full_n),
    .ap_done(ediv_7_U0_ap_done),
    .ap_continue(ediv_7_U0_ap_continue),
    .ap_idle(ediv_7_U0_ap_idle),
    .ap_ready(ediv_7_U0_ap_ready),
    .start_out(ediv_7_U0_start_out),
    .start_write(ediv_7_U0_start_write),
    .primalInfeasBound_edotfifo_lb_dout(primalInfeasBound_edotfifo_lb_dout),
    .primalInfeasBound_edotfifo_lb_num_data_valid(primalInfeasBound_edotfifo_lb_num_data_valid),
    .primalInfeasBound_edotfifo_lb_fifo_cap(primalInfeasBound_edotfifo_lb_fifo_cap),
    .primalInfeasBound_edotfifo_lb_empty_n(primalInfeasBound_edotfifo_lb_empty_n),
    .primalInfeasBound_edotfifo_lb_read(ediv_7_U0_primalInfeasBound_edotfifo_lb_read),
    .colScale_fifo_lb_dout(colScale_fifo_lb_dout),
    .colScale_fifo_lb_num_data_valid(colScale_fifo_lb_num_data_valid),
    .colScale_fifo_lb_fifo_cap(colScale_fifo_lb_fifo_cap),
    .colScale_fifo_lb_empty_n(colScale_fifo_lb_empty_n),
    .colScale_fifo_lb_read(ediv_7_U0_colScale_fifo_lb_read),
    .temp_lb_din(ediv_7_U0_temp_lb_din),
    .temp_lb_num_data_valid(temp_lb_num_data_valid),
    .temp_lb_fifo_cap(temp_lb_fifo_cap),
    .temp_lb_full_n(temp_lb_full_n),
    .temp_lb_write(ediv_7_U0_temp_lb_write),
    .n_dout(nCols_c3_dout),
    .n_num_data_valid(nCols_c3_num_data_valid),
    .n_fifo_cap(nCols_c3_fifo_cap),
    .n_empty_n(nCols_c3_empty_n),
    .n_read(ediv_7_U0_n_read),
    .nCols_c1_din(ediv_7_U0_nCols_c1_din),
    .nCols_c1_num_data_valid(nCols_c1_num_data_valid),
    .nCols_c1_fifo_cap(nCols_c1_fifo_cap),
    .nCols_c1_full_n(nCols_c1_full_n),
    .nCols_c1_write(ediv_7_U0_nCols_c1_write)
);

Infeasi_Res_S2_ediv ediv_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ediv_U0_ap_start),
    .start_full_n(start_for_twoNormSquared_9_U0_full_n),
    .ap_done(ediv_U0_ap_done),
    .ap_continue(ediv_U0_ap_continue),
    .ap_idle(ediv_U0_ap_idle),
    .ap_ready(ediv_U0_ap_ready),
    .start_out(ediv_U0_start_out),
    .start_write(ediv_U0_start_write),
    .primalInfeasBound_edotfifo_ub_dout(primalInfeasBound_edotfifo_ub_dout),
    .primalInfeasBound_edotfifo_ub_num_data_valid(primalInfeasBound_edotfifo_ub_num_data_valid),
    .primalInfeasBound_edotfifo_ub_fifo_cap(primalInfeasBound_edotfifo_ub_fifo_cap),
    .primalInfeasBound_edotfifo_ub_empty_n(primalInfeasBound_edotfifo_ub_empty_n),
    .primalInfeasBound_edotfifo_ub_read(ediv_U0_primalInfeasBound_edotfifo_ub_read),
    .colScale_fifo_ub_dout(colScale_fifo_ub_dout),
    .colScale_fifo_ub_num_data_valid(colScale_fifo_ub_num_data_valid),
    .colScale_fifo_ub_fifo_cap(colScale_fifo_ub_fifo_cap),
    .colScale_fifo_ub_empty_n(colScale_fifo_ub_empty_n),
    .colScale_fifo_ub_read(ediv_U0_colScale_fifo_ub_read),
    .temp_ub_din(ediv_U0_temp_ub_din),
    .temp_ub_num_data_valid(temp_ub_num_data_valid),
    .temp_ub_fifo_cap(temp_ub_fifo_cap),
    .temp_ub_full_n(temp_ub_full_n),
    .temp_ub_write(ediv_U0_temp_ub_write),
    .n_dout(nCols_c2_dout),
    .n_num_data_valid(nCols_c2_num_data_valid),
    .n_fifo_cap(nCols_c2_fifo_cap),
    .n_empty_n(nCols_c2_empty_n),
    .n_read(ediv_U0_n_read),
    .nCols_c_din(ediv_U0_nCols_c_din),
    .nCols_c_num_data_valid(nCols_c_num_data_valid),
    .nCols_c_fifo_cap(nCols_c_fifo_cap),
    .nCols_c_full_n(nCols_c_full_n),
    .nCols_c_write(ediv_U0_nCols_c_write)
);

Infeasi_Res_S2_twoNormSquared_8 twoNormSquared_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(twoNormSquared_8_U0_ap_start),
    .ap_done(twoNormSquared_8_U0_ap_done),
    .ap_continue(twoNormSquared_8_U0_ap_continue),
    .ap_idle(twoNormSquared_8_U0_ap_idle),
    .ap_ready(twoNormSquared_8_U0_ap_ready),
    .temp_lb_dout(temp_lb_dout),
    .temp_lb_num_data_valid(temp_lb_num_data_valid),
    .temp_lb_fifo_cap(temp_lb_fifo_cap),
    .temp_lb_empty_n(temp_lb_empty_n),
    .temp_lb_read(twoNormSquared_8_U0_temp_lb_read),
    .n_dout(nCols_c1_dout),
    .n_num_data_valid(nCols_c1_num_data_valid),
    .n_fifo_cap(nCols_c1_fifo_cap),
    .n_empty_n(nCols_c1_empty_n),
    .n_read(twoNormSquared_8_U0_n_read),
    .res(twoNormSquared_8_U0_res),
    .res_ap_vld(twoNormSquared_8_U0_res_ap_vld)
);

Infeasi_Res_S2_twoNormSquared_9 twoNormSquared_9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(twoNormSquared_9_U0_ap_start),
    .ap_done(twoNormSquared_9_U0_ap_done),
    .ap_continue(twoNormSquared_9_U0_ap_continue),
    .ap_idle(twoNormSquared_9_U0_ap_idle),
    .ap_ready(twoNormSquared_9_U0_ap_ready),
    .temp_ub_dout(temp_ub_dout),
    .temp_ub_num_data_valid(temp_ub_num_data_valid),
    .temp_ub_fifo_cap(temp_ub_fifo_cap),
    .temp_ub_empty_n(temp_ub_empty_n),
    .temp_ub_read(twoNormSquared_9_U0_temp_ub_read),
    .n_dout(nCols_c_dout),
    .n_num_data_valid(nCols_c_num_data_valid),
    .n_fifo_cap(nCols_c_fifo_cap),
    .n_empty_n(nCols_c_empty_n),
    .n_read(twoNormSquared_9_U0_n_read),
    .res(twoNormSquared_9_U0_res),
    .res_ap_vld(twoNormSquared_9_U0_res_ap_vld)
);

Infeasi_Res_S2_fifo_w512_d3_S_x2 colScale_fifo_lb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_special_U0_colScale_fifo_lb_din),
    .if_full_n(colScale_fifo_lb_full_n),
    .if_write(loadDDR_data_special_U0_colScale_fifo_lb_write),
    .if_dout(colScale_fifo_lb_dout),
    .if_num_data_valid(colScale_fifo_lb_num_data_valid),
    .if_fifo_cap(colScale_fifo_lb_fifo_cap),
    .if_empty_n(colScale_fifo_lb_empty_n),
    .if_read(ediv_7_U0_colScale_fifo_lb_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x2 colScale_fifo_ub_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_special_U0_colScale_fifo_ub_din),
    .if_full_n(colScale_fifo_ub_full_n),
    .if_write(loadDDR_data_special_U0_colScale_fifo_ub_write),
    .if_dout(colScale_fifo_ub_dout),
    .if_num_data_valid(colScale_fifo_ub_num_data_valid),
    .if_fifo_cap(colScale_fifo_ub_fifo_cap),
    .if_empty_n(colScale_fifo_ub_empty_n),
    .if_read(ediv_U0_colScale_fifo_ub_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x1 nCols_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_special_U0_nCols_c2_din),
    .if_full_n(nCols_c2_full_n),
    .if_write(loadDDR_data_special_U0_nCols_c2_write),
    .if_dout(nCols_c2_dout),
    .if_num_data_valid(nCols_c2_num_data_valid),
    .if_fifo_cap(nCols_c2_fifo_cap),
    .if_empty_n(nCols_c2_empty_n),
    .if_read(ediv_U0_n_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x1 nCols_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_special_U0_nCols_c3_din),
    .if_full_n(nCols_c3_full_n),
    .if_write(loadDDR_data_special_U0_nCols_c3_write),
    .if_dout(nCols_c3_dout),
    .if_num_data_valid(nCols_c3_num_data_valid),
    .if_fifo_cap(nCols_c3_fifo_cap),
    .if_empty_n(nCols_c3_empty_n),
    .if_read(ediv_7_U0_n_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x2 temp_lb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ediv_7_U0_temp_lb_din),
    .if_full_n(temp_lb_full_n),
    .if_write(ediv_7_U0_temp_lb_write),
    .if_dout(temp_lb_dout),
    .if_num_data_valid(temp_lb_num_data_valid),
    .if_fifo_cap(temp_lb_fifo_cap),
    .if_empty_n(temp_lb_empty_n),
    .if_read(twoNormSquared_8_U0_temp_lb_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x1 nCols_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ediv_7_U0_nCols_c1_din),
    .if_full_n(nCols_c1_full_n),
    .if_write(ediv_7_U0_nCols_c1_write),
    .if_dout(nCols_c1_dout),
    .if_num_data_valid(nCols_c1_num_data_valid),
    .if_fifo_cap(nCols_c1_fifo_cap),
    .if_empty_n(nCols_c1_empty_n),
    .if_read(twoNormSquared_8_U0_n_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x2 temp_ub_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ediv_U0_temp_ub_din),
    .if_full_n(temp_ub_full_n),
    .if_write(ediv_U0_temp_ub_write),
    .if_dout(temp_ub_dout),
    .if_num_data_valid(temp_ub_num_data_valid),
    .if_fifo_cap(temp_ub_fifo_cap),
    .if_empty_n(temp_ub_empty_n),
    .if_read(twoNormSquared_9_U0_temp_ub_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x1 nCols_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ediv_U0_nCols_c_din),
    .if_full_n(nCols_c_full_n),
    .if_write(ediv_U0_nCols_c_write),
    .if_dout(nCols_c_dout),
    .if_num_data_valid(nCols_c_num_data_valid),
    .if_fifo_cap(nCols_c_fifo_cap),
    .if_empty_n(nCols_c_empty_n),
    .if_read(twoNormSquared_9_U0_n_read)
);

Infeasi_Res_S2_start_for_ediv_7_U0 start_for_ediv_7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ediv_7_U0_din),
    .if_full_n(start_for_ediv_7_U0_full_n),
    .if_write(loadDDR_data_special_U0_start_write),
    .if_dout(start_for_ediv_7_U0_dout),
    .if_empty_n(start_for_ediv_7_U0_empty_n),
    .if_read(ediv_7_U0_ap_ready)
);

Infeasi_Res_S2_start_for_ediv_U0 start_for_ediv_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_ediv_U0_din),
    .if_full_n(start_for_ediv_U0_full_n),
    .if_write(loadDDR_data_special_U0_start_write),
    .if_dout(start_for_ediv_U0_dout),
    .if_empty_n(start_for_ediv_U0_empty_n),
    .if_read(ediv_U0_ap_ready)
);

Infeasi_Res_S2_start_for_twoNormSquared_8_U0 start_for_twoNormSquared_8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_twoNormSquared_8_U0_din),
    .if_full_n(start_for_twoNormSquared_8_U0_full_n),
    .if_write(ediv_7_U0_start_write),
    .if_dout(start_for_twoNormSquared_8_U0_dout),
    .if_empty_n(start_for_twoNormSquared_8_U0_empty_n),
    .if_read(twoNormSquared_8_U0_ap_ready)
);

Infeasi_Res_S2_start_for_twoNormSquared_9_U0 start_for_twoNormSquared_9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_twoNormSquared_9_U0_din),
    .if_full_n(start_for_twoNormSquared_9_U0_full_n),
    .if_write(ediv_U0_start_write),
    .if_dout(start_for_twoNormSquared_9_U0_dout),
    .if_empty_n(start_for_twoNormSquared_9_U0_empty_n),
    .if_read(twoNormSquared_9_U0_ap_ready)
);

assign ap_done = ap_sync_done;

assign ap_idle = (twoNormSquared_9_U0_ap_idle & twoNormSquared_8_U0_ap_idle & loadDDR_data_special_U0_ap_idle & ediv_U0_ap_idle & ediv_7_U0_ap_idle);

assign ap_ready = loadDDR_data_special_U0_ap_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (twoNormSquared_9_U0_ap_done & twoNormSquared_8_U0_ap_done);

assign ediv_7_U0_ap_continue = 1'b1;

assign ediv_7_U0_ap_start = start_for_ediv_7_U0_empty_n;

assign ediv_U0_ap_continue = 1'b1;

assign ediv_U0_ap_start = start_for_ediv_U0_empty_n;

assign loadDDR_data_special_U0_ap_continue = 1'b1;

assign loadDDR_data_special_U0_ap_start = ap_start;

assign loadDDR_data_special_U0_start_full_n = (start_for_ediv_U0_full_n & start_for_ediv_7_U0_full_n);

assign m_axi_gmem7_ARADDR = loadDDR_data_special_U0_m_axi_gmem7_ARADDR;

assign m_axi_gmem7_ARBURST = loadDDR_data_special_U0_m_axi_gmem7_ARBURST;

assign m_axi_gmem7_ARCACHE = loadDDR_data_special_U0_m_axi_gmem7_ARCACHE;

assign m_axi_gmem7_ARID = loadDDR_data_special_U0_m_axi_gmem7_ARID;

assign m_axi_gmem7_ARLEN = loadDDR_data_special_U0_m_axi_gmem7_ARLEN;

assign m_axi_gmem7_ARLOCK = loadDDR_data_special_U0_m_axi_gmem7_ARLOCK;

assign m_axi_gmem7_ARPROT = loadDDR_data_special_U0_m_axi_gmem7_ARPROT;

assign m_axi_gmem7_ARQOS = loadDDR_data_special_U0_m_axi_gmem7_ARQOS;

assign m_axi_gmem7_ARREGION = loadDDR_data_special_U0_m_axi_gmem7_ARREGION;

assign m_axi_gmem7_ARSIZE = loadDDR_data_special_U0_m_axi_gmem7_ARSIZE;

assign m_axi_gmem7_ARUSER = loadDDR_data_special_U0_m_axi_gmem7_ARUSER;

assign m_axi_gmem7_ARVALID = loadDDR_data_special_U0_m_axi_gmem7_ARVALID;

assign m_axi_gmem7_AWADDR = 64'd0;

assign m_axi_gmem7_AWBURST = 2'd0;

assign m_axi_gmem7_AWCACHE = 4'd0;

assign m_axi_gmem7_AWID = 1'd0;

assign m_axi_gmem7_AWLEN = 32'd0;

assign m_axi_gmem7_AWLOCK = 2'd0;

assign m_axi_gmem7_AWPROT = 3'd0;

assign m_axi_gmem7_AWQOS = 4'd0;

assign m_axi_gmem7_AWREGION = 4'd0;

assign m_axi_gmem7_AWSIZE = 3'd0;

assign m_axi_gmem7_AWUSER = 1'd0;

assign m_axi_gmem7_AWVALID = 1'b0;

assign m_axi_gmem7_BREADY = 1'b0;

assign m_axi_gmem7_RREADY = loadDDR_data_special_U0_m_axi_gmem7_RREADY;

assign m_axi_gmem7_WDATA = 512'd0;

assign m_axi_gmem7_WID = 1'd0;

assign m_axi_gmem7_WLAST = 1'b0;

assign m_axi_gmem7_WSTRB = 64'd0;

assign m_axi_gmem7_WUSER = 1'd0;

assign m_axi_gmem7_WVALID = 1'b0;

assign pBoundLbResSq = twoNormSquared_8_U0_res;

assign pBoundLbResSq_ap_vld = twoNormSquared_8_U0_res_ap_vld;

assign pBoundUbResSq = twoNormSquared_9_U0_res;

assign pBoundUbResSq_ap_vld = twoNormSquared_9_U0_res_ap_vld;

assign primalInfeasBound_edotfifo_lb_read = ediv_7_U0_primalInfeasBound_edotfifo_lb_read;

assign primalInfeasBound_edotfifo_ub_read = ediv_U0_primalInfeasBound_edotfifo_ub_read;

assign start_for_ediv_7_U0_din = 1'b1;

assign start_for_ediv_U0_din = 1'b1;

assign start_for_twoNormSquared_8_U0_din = 1'b1;

assign start_for_twoNormSquared_9_U0_din = 1'b1;

assign twoNormSquared_8_U0_ap_continue = ap_sync_continue;

assign twoNormSquared_8_U0_ap_start = start_for_twoNormSquared_8_U0_empty_n;

assign twoNormSquared_9_U0_ap_continue = ap_sync_continue;

assign twoNormSquared_9_U0_ap_start = start_for_twoNormSquared_9_U0_empty_n;

endmodule //Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_Scaled
