Dec 13 13:45:46.976 disk0: C/H/S settings = 1024/4/32
Dec 13 13:45:47.036 CONSOLE: console managed by I/O board
Dec 13 13:45:47.342 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 13 13:45:47.342 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 13 13:45:47.505 ROM: Microcode has started.
Dec 13 13:45:56.879 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 13:45:56.923 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 13 13:45:56.923 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 13 13:45:57.026 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 13:45:57.043 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 13 13:45:57.043 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 13 13:45:57.044 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 13 13:45:57.044 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 13 13:45:57.044 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 13 13:45:57.044 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 13 13:45:57.045 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 13 13:45:57.045 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.045 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 13 13:45:57.045 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 13 13:45:57.045 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 13 13:45:57.045 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 13 13:45:57.045 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 13 13:45:57.046 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 13 13:45:57.046 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:45:57.046 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 13 13:45:57.046 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 13 13:45:57.046 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 13 13:45:57.046 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 13 13:45:57.046 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 13 13:45:57.050 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 13 13:45:57.050 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 13 13:45:57.050 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 13 13:45:57.387 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:45:57.424 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 13 13:45:57.464 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:45:57.477 ROM: trying to read bootvar 'BOOT'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'RSHELF'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'DSHELF'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'DSHELFINFO'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'CHRG_ID'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'SLOTCACHE'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'OVERTEMP'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'DIAG'
Dec 13 13:45:57.477 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 13:45:57.512 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 13:45:57.528 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 13 13:45:57.528 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 13 13:45:57.529 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 13 13:45:57.529 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 13:45:57.529 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 13:45:57.531 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 13:45:57.531 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 13:45:57.531 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 13:45:57.531 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.542 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 13:45:57.542 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 13 13:45:57.542 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 13:45:57.542 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 13:45:57.576 Calendar: reset
Dec 13 13:45:57.582 CPU0: JIT: partial JIT flush (count=171)
Dec 13 13:45:57.605 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 13:45:57.637 CPU0: JIT: partial JIT flush (count=195)
Dec 13 13:45:57.653 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 13:45:57.653 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 13:45:57.734 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 13 13:45:57.800 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.801 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.801 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 13:45:57.801 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.801 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.801 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.801 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.801 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 13 13:45:57.801 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.801 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.801 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.801 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.801 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 13:45:57.801 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.801 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 13:45:57.802 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.802 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.857 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 13 13:45:57.857 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 13 13:45:57.857 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 13 13:45:57.857 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 13 13:45:57.857 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 13 13:45:57.862 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 13:45:57.869 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 13 13:45:57.876 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 13 13:45:57.876 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.876 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.881 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.881 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.881 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:57.881 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.881 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.883 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 13 13:45:57.883 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 13 13:45:57.883 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.883 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.884 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.884 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.884 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 13 13:45:57.884 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 13 13:45:57.884 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.884 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.884 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:45:57.884 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:45:57.891 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:57.892 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.892 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:57.892 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:57.892 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:57.892 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:57.897 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:45:57.899 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:45:57.899 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:45:57.928 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 13:45:57.970 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:45:58.002 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:58.005 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.005 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:58.005 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:58.005 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.005 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:58.007 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 13:45:58.008 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:45:58.008 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:45:58.047 CPU0: JIT: partial JIT flush (count=176)
Dec 13 13:45:58.053 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:58.058 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.058 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:58.058 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:58.058 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.058 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:58.063 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:58.064 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.064 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:58.064 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:58.064 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.064 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:58.070 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:45:58.070 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:45:58.163 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 13:45:58.180 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:58.185 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.185 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:58.185 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:58.185 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.185 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:58.185 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:58.186 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.186 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:58.186 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:58.186 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:58.186 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:58.192 CPU0: JIT: partial JIT flush (count=198)
Dec 13 13:45:58.194 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:45:58.194 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:45:58.218 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 13:45:58.248 CPU0: JIT: partial JIT flush (count=187)
Dec 13 13:45:58.274 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 13 13:45:58.306 CPU0: JIT: partial JIT flush (count=192)
Dec 13 13:45:58.355 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 13:45:58.394 CPU0: JIT: partial JIT flush (count=204)
Dec 13 13:45:58.436 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 13:45:58.466 CPU0: JIT: partial JIT flush (count=201)
Dec 13 13:45:58.500 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 13:45:58.541 CPU0: JIT: partial JIT flush (count=191)
Dec 13 13:45:58.575 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 13:45:58.617 CPU0: JIT: partial JIT flush (count=148)
Dec 13 13:45:58.677 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 13:45:58.724 CPU0: JIT: partial JIT flush (count=188)
Dec 13 13:45:58.864 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 13:45:58.902 CPU0: JIT: partial JIT flush (count=184)
Dec 13 13:45:58.979 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 13:45:59.069 CPU0: JIT: partial JIT flush (count=192)
Dec 13 13:45:59.113 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 13:45:59.139 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 13:45:59.139 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 13:45:59.160 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:45:59.193 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 13 13:45:59.222 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:45:59.245 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 13:45:59.272 CPU0: JIT: partial JIT flush (count=212)
Dec 13 13:45:59.299 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 13:45:59.370 CPU0: JIT: partial JIT flush (count=197)
Dec 13 13:45:59.403 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 13:45:59.437 CPU0: JIT: partial JIT flush (count=184)
Dec 13 13:45:59.476 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 13 13:45:59.503 CPU0: JIT: partial JIT flush (count=213)
Dec 13 13:45:59.529 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 13:45:59.555 CPU0: JIT: partial JIT flush (count=196)
Dec 13 13:45:59.579 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 13:45:59.606 CPU0: JIT: partial JIT flush (count=212)
Dec 13 13:45:59.634 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 13:45:59.659 CPU0: JIT: partial JIT flush (count=214)
Dec 13 13:45:59.688 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 13:45:59.711 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:59.716 CPU0: JIT: partial JIT flush (count=204)
Dec 13 13:45:59.723 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:45:59.738 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 13 13:45:59.765 CPU0: JIT: partial JIT flush (count=200)
Dec 13 13:45:59.781 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:45:59.791 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 13:45:59.800 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:45:59.817 CPU0: JIT: partial JIT flush (count=195)
Dec 13 13:45:59.824 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:59.824 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:59.824 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:59.824 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:59.824 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:59.843 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 13:45:59.847 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:45:59.869 CPU0: JIT: partial JIT flush (count=207)
Dec 13 13:45:59.896 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 13:45:59.908 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:59.908 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:45:59.908 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:45:59.908 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:45:59.908 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:45:59.924 CPU0: JIT: partial JIT flush (count=201)
Dec 13 13:45:59.925 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:45:59.953 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 13 13:45:59.997 CPU0: JIT: partial JIT flush (count=172)
Dec 13 13:46:00.022 CPU0: JIT: flushing data structures (compiled pages=257)
Dec 13 13:46:00.074 CPU0: JIT: partial JIT flush (count=188)
Dec 13 13:46:00.098 CPU0: JIT: flushing data structures (compiled pages=257)
Dec 13 13:46:00.130 CPU0: JIT: partial JIT flush (count=194)
Dec 13 13:46:00.156 CPU0: JIT: flushing data structures (compiled pages=253)
Dec 13 13:46:00.197 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 13:46:00.284 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:46:00.322 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 13 13:46:00.331 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:46:00.331 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:46:00.355 CPU0: JIT: partial JIT flush (count=194)
Dec 13 13:46:00.381 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 13 13:46:00.539 CPU0: JIT: partial JIT flush (count=178)
Dec 13 13:46:00.606 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 13 13:46:00.623 ROM: trying to set bootvar 'BSI=0'
Dec 13 13:46:00.623 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 13 13:46:00.623 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 13 13:46:00.639 CPU0: JIT: partial JIT flush (count=199)
Dec 13 13:46:02.318 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 13 13:46:03.973 CPU0: JIT: partial JIT flush (count=191)
Dec 13 13:46:09.366 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 13:46:12.592 CPU0: JIT: partial JIT flush (count=183)
Dec 13 13:46:15.333 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 13 13:46:18.208 CPU0: JIT: partial JIT flush (count=170)
Dec 13 13:46:18.868 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 13 13:46:21.707 CPU0: JIT: partial JIT flush (count=169)
Dec 13 13:46:28.790 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 13:46:29.277 CPU0: JIT: partial JIT flush (count=183)
Dec 13 13:46:30.204 ROM: trying to set bootvar 'RANDOM_NUM=1566769174'
Dec 13 13:46:32.801 CPU0: JIT: flushing data structures (compiled pages=260)
Dec 13 13:46:32.843 CPU0: JIT: partial JIT flush (count=199)
Dec 13 13:46:32.857 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 13:46:32.877 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:46:32.877 C7200-IO-FE(0): unicast MAC address: ca:00:8c:6c:00:00
Dec 13 13:46:32.881 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 13 13:46:32.920 CPU0: JIT: partial JIT flush (count=213)
Dec 13 13:46:32.970 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 13 13:46:35.298 CPU0: JIT: partial JIT flush (count=172)
Dec 13 13:46:35.331 CPU0: JIT: flushing data structures (compiled pages=269)
Dec 13 13:46:40.114 CPU0: JIT: partial JIT flush (count=171)
Dec 13 13:46:42.388 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 13 13:46:44.124 CPU0: JIT: partial JIT flush (count=175)
Dec 13 13:46:44.140 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:46:44.140 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 13:46:44.140 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 13:46:44.140 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 13:46:44.140 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 13:46:44.165 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 13 13:46:44.168 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:46:44.168 PA-FE-TX(1): unicast MAC address: ca:00:8c:6c:00:1c
Dec 13 13:46:44.216 CPU0: JIT: partial JIT flush (count=213)
Dec 13 13:46:44.269 CPU0: JIT: flushing data structures (compiled pages=271)
Dec 13 13:46:47.220 CPU0: JIT: partial JIT flush (count=181)
Dec 13 13:46:48.009 CPU0: JIT: flushing data structures (compiled pages=276)
Dec 13 13:46:48.241 CPU0: JIT: partial JIT flush (count=189)
Dec 13 13:46:49.802 CPU0: JIT: flushing data structures (compiled pages=275)
Dec 13 13:46:49.835 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 13 13:46:49.837 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 13:46:49.853 CPU0: JIT: partial JIT flush (count=189)
Dec 13 13:46:49.890 CPU0: JIT: flushing data structures (compiled pages=281)
Dec 13 13:46:49.938 CPU0: JIT: partial JIT flush (count=203)
Dec 13 13:46:49.968 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 13:46:49.977 CPU0: JIT: flushing data structures (compiled pages=293)
Dec 13 13:46:50.021 CPU0: JIT: partial JIT flush (count=190)
Dec 13 13:46:50.059 CPU0: JIT: flushing data structures (compiled pages=282)
Dec 13 13:46:50.100 CPU0: JIT: partial JIT flush (count=202)
Dec 13 13:46:50.142 CPU0: JIT: flushing data structures (compiled pages=287)
Dec 13 13:46:50.183 CPU0: JIT: partial JIT flush (count=201)
Dec 13 13:46:50.223 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 13:46:50.268 CPU0: JIT: partial JIT flush (count=200)
Dec 13 13:46:50.311 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 13:46:50.353 CPU0: JIT: partial JIT flush (count=198)
Dec 13 13:46:50.393 CPU0: JIT: flushing data structures (compiled pages=302)
Dec 13 13:46:50.444 CPU0: JIT: partial JIT flush (count=196)
Dec 13 13:46:50.492 CPU0: JIT: flushing data structures (compiled pages=293)
Dec 13 13:46:50.549 CPU0: JIT: partial JIT flush (count=192)
Dec 13 13:46:50.611 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 13:46:53.822 CPU0: JIT: partial JIT flush (count=165)
Dec 13 13:46:55.329 CPU0: JIT: flushing data structures (compiled pages=296)
Dec 13 13:47:02.071 CPU0: JIT: partial JIT flush (count=174)
Dec 13 13:47:09.347 CPU0: JIT: flushing data structures (compiled pages=304)
Dec 13 13:47:14.304 CPU0: JIT: partial JIT flush (count=186)
Dec 13 13:47:53.851 CPU0: JIT: flushing data structures (compiled pages=301)
Dec 13 13:47:59.236 CPU0: JIT: partial JIT flush (count=174)
Dec 13 13:48:02.419 CPU0: JIT: flushing data structures (compiled pages=304)
Dec 13 13:48:07.324 CPU0: JIT: partial JIT flush (count=187)
Dec 13 13:48:52.877 CPU0: JIT: flushing data structures (compiled pages=304)
Dec 13 13:48:57.315 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:49:02.436 CPU0: JIT: flushing data structures (compiled pages=303)
Dec 13 13:49:11.483 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:49:52.469 CPU0: JIT: flushing data structures (compiled pages=306)
Dec 13 13:49:57.340 CPU0: JIT: partial JIT flush (count=181)
Dec 13 13:50:02.427 CPU0: JIT: flushing data structures (compiled pages=306)
Dec 13 13:50:11.451 CPU0: JIT: partial JIT flush (count=180)
Dec 13 13:50:52.891 CPU0: JIT: flushing data structures (compiled pages=308)
Dec 13 13:50:57.317 CPU0: JIT: partial JIT flush (count=182)
Dec 13 13:51:02.407 CPU0: JIT: flushing data structures (compiled pages=307)
Dec 13 13:51:11.449 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:51:52.887 CPU0: JIT: flushing data structures (compiled pages=311)
Dec 13 13:51:57.364 CPU0: JIT: partial JIT flush (count=182)
Dec 13 13:52:02.390 CPU0: JIT: flushing data structures (compiled pages=311)
Dec 13 13:52:11.439 CPU0: JIT: partial JIT flush (count=178)
Dec 13 13:52:52.873 CPU0: JIT: flushing data structures (compiled pages=313)
Dec 13 13:52:57.345 CPU0: JIT: partial JIT flush (count=182)
Dec 13 13:53:02.398 CPU0: JIT: flushing data structures (compiled pages=311)
Dec 13 13:53:11.444 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:53:52.861 CPU0: JIT: flushing data structures (compiled pages=314)
Dec 13 13:53:57.327 CPU0: JIT: partial JIT flush (count=183)
Dec 13 13:54:02.396 CPU0: JIT: flushing data structures (compiled pages=315)
Dec 13 13:54:11.431 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:54:52.904 CPU0: JIT: flushing data structures (compiled pages=317)
Dec 13 13:54:57.512 CPU0: JIT: partial JIT flush (count=180)
Dec 13 13:55:02.416 CPU0: JIT: flushing data structures (compiled pages=315)
Dec 13 13:55:11.421 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:55:52.888 CPU0: JIT: flushing data structures (compiled pages=319)
Dec 13 13:55:58.216 CPU0: JIT: partial JIT flush (count=178)
Dec 13 13:56:02.401 CPU0: JIT: flushing data structures (compiled pages=319)
Dec 13 13:56:11.426 CPU0: JIT: partial JIT flush (count=179)
Dec 13 13:56:30.369 CPU0: JIT: flushing data structures (compiled pages=320)
Dec 13 13:56:50.495 CPU0: JIT: partial JIT flush (count=158)
Dec 13 13:56:53.865 CPU0: JIT: flushing data structures (compiled pages=315)
Dec 13 13:56:59.323 CPU0: JIT: partial JIT flush (count=178)
Dec 13 13:57:05.262 CPU0: JIT: flushing data structures (compiled pages=324)
Dec 13 13:57:28.215 CPU0: JIT: partial JIT flush (count=162)
Dec 13 13:57:53.850 CPU0: JIT: flushing data structures (compiled pages=320)
Dec 13 13:58:00.377 CPU0: JIT: partial JIT flush (count=177)
Dec 13 13:58:09.320 CPU0: JIT: flushing data structures (compiled pages=325)
Dec 13 13:58:31.748 CPU0: JIT: partial JIT flush (count=162)
Dec 13 13:58:53.829 CPU0: JIT: flushing data structures (compiled pages=322)
Dec 13 13:59:00.490 CPU0: JIT: partial JIT flush (count=175)
Dec 13 13:59:11.432 CPU0: JIT: flushing data structures (compiled pages=327)
Dec 13 13:59:33.548 CPU0: JIT: partial JIT flush (count=161)
Dec 13 13:59:53.874 CPU0: JIT: flushing data structures (compiled pages=324)
Dec 13 14:00:00.404 CPU0: JIT: partial JIT flush (count=177)
Dec 13 14:00:09.342 CPU0: JIT: flushing data structures (compiled pages=329)
Dec 13 14:00:34.325 CPU0: JIT: partial JIT flush (count=154)
Dec 13 14:00:53.889 CPU0: JIT: flushing data structures (compiled pages=326)
Dec 13 14:00:59.295 CPU0: JIT: partial JIT flush (count=180)
Dec 13 14:01:09.243 CPU0: JIT: flushing data structures (compiled pages=329)
Dec 13 14:01:20.570 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:01:53.863 CPU0: JIT: flushing data structures (compiled pages=327)
Dec 13 14:01:59.307 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:02:09.592 CPU0: JIT: flushing data structures (compiled pages=332)
Dec 13 14:02:38.943 CPU0: JIT: partial JIT flush (count=155)
Dec 13 14:02:53.862 CPU0: JIT: flushing data structures (compiled pages=329)
Dec 13 14:03:00.561 CPU0: JIT: partial JIT flush (count=176)
Dec 13 14:03:11.434 CPU0: JIT: flushing data structures (compiled pages=334)
Dec 13 14:03:34.909 CPU0: JIT: partial JIT flush (count=161)
Dec 13 14:03:53.869 CPU0: JIT: flushing data structures (compiled pages=331)
Dec 13 14:04:00.418 CPU0: JIT: partial JIT flush (count=177)
Dec 13 14:04:09.655 CPU0: JIT: flushing data structures (compiled pages=336)
Dec 13 14:04:37.005 CPU0: JIT: partial JIT flush (count=157)
Dec 13 14:04:53.910 CPU0: JIT: flushing data structures (compiled pages=333)
Dec 13 14:05:00.583 CPU0: JIT: partial JIT flush (count=176)
Dec 13 14:05:11.451 CPU0: JIT: flushing data structures (compiled pages=338)
Dec 13 14:05:42.554 CPU0: JIT: partial JIT flush (count=155)
Dec 13 14:05:53.866 CPU0: JIT: flushing data structures (compiled pages=336)
Dec 13 14:05:59.207 CPU0: JIT: partial JIT flush (count=183)
Dec 13 14:06:02.417 CPU0: JIT: flushing data structures (compiled pages=337)
Dec 13 14:06:11.422 CPU0: JIT: partial JIT flush (count=180)
Dec 13 14:06:48.267 CPU0: JIT: flushing data structures (compiled pages=339)
Dec 13 14:06:54.312 CPU0: JIT: partial JIT flush (count=175)
Dec 13 14:07:02.423 CPU0: JIT: flushing data structures (compiled pages=337)
Dec 13 14:07:11.413 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:07:39.307 CPU0: JIT: flushing data structures (compiled pages=341)
Dec 13 14:07:53.845 CPU0: JIT: partial JIT flush (count=163)
Dec 13 14:08:00.375 CPU0: JIT: flushing data structures (compiled pages=338)
Dec 13 14:08:10.623 CPU0: JIT: partial JIT flush (count=176)
Dec 13 14:08:36.527 CPU0: JIT: flushing data structures (compiled pages=343)
Dec 13 14:08:53.869 CPU0: JIT: partial JIT flush (count=158)
Dec 13 14:08:59.335 CPU0: JIT: flushing data structures (compiled pages=338)
Dec 13 14:09:11.403 CPU0: JIT: partial JIT flush (count=175)
Dec 13 14:09:32.086 CPU0: JIT: flushing data structures (compiled pages=344)
Dec 13 14:09:53.850 CPU0: JIT: partial JIT flush (count=153)
Dec 13 14:09:59.336 CPU0: JIT: flushing data structures (compiled pages=340)
Dec 13 14:10:11.405 CPU0: JIT: partial JIT flush (count=176)
Dec 13 14:10:24.014 CPU0: JIT: flushing data structures (compiled pages=345)
Dec 13 14:10:53.879 CPU0: JIT: partial JIT flush (count=147)
Dec 13 14:10:59.269 CPU0: JIT: flushing data structures (compiled pages=343)
Dec 13 14:11:11.422 CPU0: JIT: partial JIT flush (count=174)
Dec 13 14:11:23.673 CPU0: JIT: flushing data structures (compiled pages=346)
Dec 13 14:11:54.000 CPU0: JIT: partial JIT flush (count=153)
Dec 13 14:11:59.442 CPU0: JIT: flushing data structures (compiled pages=343)
Dec 13 14:12:08.206 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:12:19.210 CPU0: JIT: flushing data structures (compiled pages=348)
Dec 13 14:12:53.836 CPU0: JIT: partial JIT flush (count=142)
Dec 13 14:12:59.208 CPU0: JIT: flushing data structures (compiled pages=346)
Dec 13 14:13:09.595 CPU0: JIT: partial JIT flush (count=173)
Dec 13 14:13:29.733 CPU0: JIT: flushing data structures (compiled pages=348)
Dec 13 14:13:53.840 CPU0: JIT: partial JIT flush (count=152)
Dec 13 14:13:59.206 CPU0: JIT: flushing data structures (compiled pages=345)
Dec 13 14:14:06.700 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:14:27.680 CPU0: JIT: flushing data structures (compiled pages=349)
Dec 13 14:14:53.829 CPU0: JIT: partial JIT flush (count=153)
Dec 13 14:14:59.304 CPU0: JIT: flushing data structures (compiled pages=346)
Dec 13 14:15:11.419 CPU0: JIT: partial JIT flush (count=176)
Dec 13 14:15:28.716 CPU0: JIT: flushing data structures (compiled pages=351)
Dec 13 14:15:53.803 CPU0: JIT: partial JIT flush (count=154)
Dec 13 14:15:59.201 CPU0: JIT: flushing data structures (compiled pages=349)
Dec 13 14:16:08.207 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:16:29.260 CPU0: JIT: flushing data structures (compiled pages=352)
Dec 13 14:16:53.828 CPU0: JIT: partial JIT flush (count=148)
Dec 13 14:16:59.186 CPU0: JIT: flushing data structures (compiled pages=349)
Dec 13 14:17:11.417 CPU0: JIT: partial JIT flush (count=174)
Dec 13 14:17:28.720 CPU0: JIT: flushing data structures (compiled pages=353)
Dec 13 14:17:53.813 CPU0: JIT: partial JIT flush (count=155)
Dec 13 14:17:59.142 CPU0: JIT: flushing data structures (compiled pages=351)
Dec 13 14:18:02.377 CPU0: JIT: partial JIT flush (count=183)
Dec 13 14:18:11.403 CPU0: JIT: flushing data structures (compiled pages=355)
Dec 13 14:18:31.700 CPU0: JIT: partial JIT flush (count=158)
Dec 13 14:18:53.838 CPU0: JIT: flushing data structures (compiled pages=352)
Dec 13 14:19:00.708 CPU0: JIT: partial JIT flush (count=176)
Dec 13 14:19:11.408 CPU0: JIT: flushing data structures (compiled pages=357)
Dec 13 14:19:32.729 CPU0: JIT: partial JIT flush (count=157)
Dec 13 14:19:53.827 CPU0: JIT: flushing data structures (compiled pages=354)
Dec 13 14:20:00.358 CPU0: JIT: partial JIT flush (count=177)
Dec 13 14:20:09.627 CPU0: JIT: flushing data structures (compiled pages=359)
Dec 13 14:20:33.462 CPU0: JIT: partial JIT flush (count=156)
Dec 13 14:20:53.858 CPU0: JIT: flushing data structures (compiled pages=356)
Dec 13 14:20:59.266 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:21:11.405 CPU0: JIT: flushing data structures (compiled pages=359)
Dec 13 14:21:48.756 CPU0: JIT: partial JIT flush (count=147)
Dec 13 14:21:54.285 CPU0: JIT: flushing data structures (compiled pages=357)
Dec 13 14:22:02.446 CPU0: JIT: partial JIT flush (count=178)
Dec 13 14:22:11.443 CPU0: JIT: flushing data structures (compiled pages=363)
Dec 13 14:22:46.789 CPU0: JIT: partial JIT flush (count=146)
Dec 13 14:22:53.860 CPU0: JIT: flushing data structures (compiled pages=358)
Dec 13 14:23:02.510 CPU0: JIT: partial JIT flush (count=176)
Dec 13 14:23:11.716 CPU0: JIT: flushing data structures (compiled pages=365)
Dec 13 14:23:52.935 CPU0: JIT: partial JIT flush (count=144)
Dec 13 14:23:57.341 CPU0: JIT: flushing data structures (compiled pages=361)
Dec 13 14:24:02.435 CPU0: JIT: partial JIT flush (count=180)
Dec 13 14:48:04.034 CPU0: JIT: flushing data structures (compiled pages=367)
Dec 13 14:50:34.578 CPU0: JIT: partial JIT flush (count=144)
Dec 13 14:50:38.377 CPU0: JIT: flushing data structures (compiled pages=362)
Dec 13 14:50:42.992 CPU0: JIT: partial JIT flush (count=179)
Dec 13 14:50:52.000 CPU0: JIT: flushing data structures (compiled pages=369)
Dec 13 14:51:34.389 CPU0: JIT: partial JIT flush (count=145)
Dec 13 14:51:38.798 CPU0: JIT: flushing data structures (compiled pages=364)
Dec 13 14:51:43.001 CPU0: JIT: partial JIT flush (count=183)
Dec 13 14:51:51.977 CPU0: JIT: flushing data structures (compiled pages=371)
Dec 13 14:52:34.417 CPU0: JIT: partial JIT flush (count=145)
Dec 13 14:52:38.811 CPU0: JIT: flushing data structures (compiled pages=366)
Dec 13 14:52:42.995 CPU0: JIT: partial JIT flush (count=183)
Dec 13 14:52:52.000 CPU0: JIT: flushing data structures (compiled pages=373)
Dec 13 16:55:07.426 CPU0: JIT: partial JIT flush (count=145)
Dec 13 16:55:12.081 CPU0: JIT: flushing data structures (compiled pages=368)
Dec 13 16:55:16.925 CPU0: JIT: partial JIT flush (count=182)
Dec 13 16:55:24.887 CPU0: JIT: flushing data structures (compiled pages=375)
Dec 13 17:11:22.100 CPU0: JIT: partial JIT flush (count=142)
Dec 13 17:11:26.752 CPU0: JIT: flushing data structures (compiled pages=374)
Dec 13 17:11:29.625 CPU0: JIT: partial JIT flush (count=182)
Dec 13 17:11:37.575 CPU0: JIT: flushing data structures (compiled pages=376)
Dec 13 17:12:17.690 CPU0: JIT: partial JIT flush (count=143)
Dec 13 17:12:23.030 CPU0: JIT: flushing data structures (compiled pages=373)
Dec 13 17:12:26.270 CPU0: JIT: partial JIT flush (count=183)
Dec 13 17:12:34.770 CPU0: JIT: flushing data structures (compiled pages=377)
Dec 13 17:39:48.418 CPU0: JIT: partial JIT flush (count=145)
Dec 13 17:39:52.278 CPU0: JIT: flushing data structures (compiled pages=373)
Dec 13 17:39:56.895 CPU0: JIT: partial JIT flush (count=180)
Dec 13 17:40:04.075 CPU0: JIT: flushing data structures (compiled pages=378)
Dec 13 23:09:07.558 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:09:16.192 CPU0: JIT: flushing data structures (compiled pages=376)
Dec 13 23:09:21.621 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:09:25.257 CPU0: JIT: flushing data structures (compiled pages=381)
Dec 13 23:10:08.342 CPU0: JIT: partial JIT flush (count=143)
Dec 13 23:10:16.693 CPU0: JIT: flushing data structures (compiled pages=377)
Dec 13 23:10:24.725 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:10:33.323 CPU0: JIT: flushing data structures (compiled pages=382)
Dec 13 23:11:09.364 CPU0: JIT: partial JIT flush (count=146)
Dec 13 23:11:16.679 CPU0: JIT: flushing data structures (compiled pages=379)
Dec 13 23:11:24.750 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:11:33.356 CPU0: JIT: flushing data structures (compiled pages=385)
Dec 13 23:12:10.367 CPU0: JIT: partial JIT flush (count=146)
Dec 13 23:12:16.732 CPU0: JIT: flushing data structures (compiled pages=381)
Dec 13 23:12:24.735 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:12:33.322 CPU0: JIT: flushing data structures (compiled pages=386)
Dec 13 23:13:10.371 CPU0: JIT: partial JIT flush (count=146)
Dec 13 23:13:16.718 CPU0: JIT: flushing data structures (compiled pages=383)
Dec 13 23:13:23.328 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:13:31.919 CPU0: JIT: flushing data structures (compiled pages=388)
Dec 13 23:14:15.227 CPU0: JIT: partial JIT flush (count=144)
Dec 13 23:14:19.648 CPU0: JIT: flushing data structures (compiled pages=384)
Dec 13 23:14:24.728 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:14:33.363 CPU0: JIT: flushing data structures (compiled pages=390)
Dec 13 23:15:15.196 CPU0: JIT: partial JIT flush (count=144)
Dec 13 23:15:19.666 CPU0: JIT: flushing data structures (compiled pages=386)
Dec 13 23:15:24.730 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:15:33.364 CPU0: JIT: flushing data structures (compiled pages=392)
Dec 13 23:16:15.203 CPU0: JIT: partial JIT flush (count=144)
Dec 13 23:16:19.650 CPU0: JIT: flushing data structures (compiled pages=389)
Dec 13 23:16:24.729 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:16:31.641 CPU0: JIT: flushing data structures (compiled pages=394)
Dec 13 23:17:16.139 CPU0: JIT: partial JIT flush (count=149)
Dec 13 23:17:20.540 CPU0: JIT: flushing data structures (compiled pages=391)
Dec 13 23:17:24.736 CPU0: JIT: partial JIT flush (count=182)
Dec 13 23:17:31.645 CPU0: JIT: flushing data structures (compiled pages=396)
Dec 13 23:18:16.198 CPU0: JIT: partial JIT flush (count=149)
Dec 13 23:18:19.664 CPU0: JIT: flushing data structures (compiled pages=393)
Dec 13 23:18:24.754 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:18:31.904 CPU0: JIT: flushing data structures (compiled pages=398)
Dec 13 23:19:16.130 CPU0: JIT: partial JIT flush (count=149)
Dec 13 23:19:19.643 CPU0: JIT: flushing data structures (compiled pages=396)
Dec 13 23:19:24.768 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:19:31.933 CPU0: JIT: flushing data structures (compiled pages=400)
Dec 13 23:19:52.191 CPU0: JIT: partial JIT flush (count=165)
Dec 13 23:20:16.195 CPU0: JIT: flushing data structures (compiled pages=397)
Dec 13 23:20:21.541 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:20:25.261 CPU0: JIT: flushing data structures (compiled pages=398)
Dec 13 23:21:14.757 CPU0: JIT: partial JIT flush (count=144)
Dec 13 23:21:19.453 CPU0: JIT: flushing data structures (compiled pages=398)
Dec 13 23:21:24.749 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:21:33.488 CPU0: JIT: flushing data structures (compiled pages=403)
Dec 13 23:22:16.146 CPU0: JIT: partial JIT flush (count=144)
Dec 13 23:22:19.645 CPU0: JIT: flushing data structures (compiled pages=400)
Dec 13 23:22:24.712 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:22:31.910 CPU0: JIT: flushing data structures (compiled pages=406)
Dec 13 23:23:16.132 CPU0: JIT: partial JIT flush (count=145)
Dec 13 23:23:20.507 CPU0: JIT: flushing data structures (compiled pages=401)
Dec 13 23:23:22.894 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:23:24.714 CPU0: JIT: flushing data structures (compiled pages=402)
Dec 13 23:23:36.643 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:24:16.137 CPU0: JIT: flushing data structures (compiled pages=403)
Dec 13 23:24:21.552 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:24:25.233 CPU0: JIT: flushing data structures (compiled pages=408)
Dec 13 23:25:15.199 CPU0: JIT: partial JIT flush (count=140)
Dec 13 23:25:19.657 CPU0: JIT: flushing data structures (compiled pages=405)
Dec 13 23:25:24.716 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:25:30.551 CPU0: JIT: flushing data structures (compiled pages=412)
Dec 13 23:26:16.156 CPU0: JIT: partial JIT flush (count=144)
Dec 13 23:26:20.554 CPU0: JIT: flushing data structures (compiled pages=407)
Dec 13 23:26:24.713 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:26:36.619 CPU0: JIT: flushing data structures (compiled pages=413)
Dec 13 23:27:16.174 CPU0: JIT: partial JIT flush (count=142)
Dec 13 23:27:21.527 CPU0: JIT: flushing data structures (compiled pages=410)
Dec 13 23:27:25.212 CPU0: JIT: partial JIT flush (count=182)
Dec 13 23:28:14.044 CPU0: JIT: flushing data structures (compiled pages=415)
Dec 13 23:28:17.352 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:28:24.697 CPU0: JIT: flushing data structures (compiled pages=414)
Dec 13 23:28:31.896 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:28:52.700 CPU0: JIT: flushing data structures (compiled pages=416)
Dec 13 23:29:16.125 CPU0: JIT: partial JIT flush (count=154)
Dec 13 23:29:21.522 CPU0: JIT: flushing data structures (compiled pages=413)
Dec 13 23:29:25.230 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:29:47.594 CPU0: JIT: flushing data structures (compiled pages=418)
Dec 13 23:30:16.154 CPU0: JIT: partial JIT flush (count=152)
Dec 13 23:30:21.626 CPU0: JIT: flushing data structures (compiled pages=414)
Dec 13 23:30:27.555 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:30:39.535 CPU0: JIT: flushing data structures (compiled pages=420)
Dec 13 23:31:16.174 CPU0: JIT: partial JIT flush (count=147)
Dec 13 23:31:21.632 CPU0: JIT: flushing data structures (compiled pages=416)
Dec 13 23:31:25.203 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:31:36.612 CPU0: JIT: flushing data structures (compiled pages=424)
Dec 13 23:32:16.141 CPU0: JIT: partial JIT flush (count=148)
Dec 13 23:32:21.522 CPU0: JIT: flushing data structures (compiled pages=418)
Dec 13 23:32:26.654 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:32:41.512 CPU0: JIT: flushing data structures (compiled pages=423)
Dec 13 23:33:16.158 CPU0: JIT: partial JIT flush (count=148)
Dec 13 23:33:21.646 CPU0: JIT: flushing data structures (compiled pages=420)
Dec 13 23:33:25.241 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:33:44.979 CPU0: JIT: flushing data structures (compiled pages=424)
Dec 13 23:34:16.127 CPU0: JIT: partial JIT flush (count=151)
Dec 13 23:34:21.640 CPU0: JIT: flushing data structures (compiled pages=421)
Dec 13 23:34:28.234 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:34:41.503 CPU0: JIT: flushing data structures (compiled pages=427)
Dec 13 23:35:16.136 CPU0: JIT: partial JIT flush (count=148)
Dec 13 23:35:22.622 CPU0: JIT: flushing data structures (compiled pages=423)
Dec 13 23:35:26.781 CPU0: JIT: partial JIT flush (count=186)
Dec 13 23:35:41.522 CPU0: JIT: flushing data structures (compiled pages=428)
Dec 13 23:36:16.156 CPU0: JIT: partial JIT flush (count=148)
Dec 13 23:36:23.297 CPU0: JIT: flushing data structures (compiled pages=425)
Dec 13 23:36:27.304 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:36:44.871 CPU0: JIT: flushing data structures (compiled pages=430)
Dec 13 23:37:16.176 CPU0: JIT: partial JIT flush (count=153)
Dec 13 23:37:21.493 CPU0: JIT: flushing data structures (compiled pages=429)
Dec 13 23:37:24.731 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:37:33.682 CPU0: JIT: flushing data structures (compiled pages=432)
Dec 13 23:38:16.123 CPU0: JIT: partial JIT flush (count=150)
Dec 13 23:38:20.575 CPU0: JIT: flushing data structures (compiled pages=429)
Dec 13 23:38:24.719 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:38:30.526 CPU0: JIT: flushing data structures (compiled pages=435)
Dec 13 23:38:43.737 CPU0: JIT: partial JIT flush (count=174)
Dec 13 23:38:46.394 CPU0: JIT: flushing data structures (compiled pages=431)
Dec 13 23:38:48.980 CPU0: JIT: partial JIT flush (count=172)
Dec 13 23:38:53.723 CPU0: JIT: flushing data structures (compiled pages=429)
Dec 13 23:38:56.640 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:39:02.769 CPU0: JIT: flushing data structures (compiled pages=428)
Dec 13 23:39:02.807 CPU0: JIT: partial JIT flush (count=194)
Dec 13 23:39:06.818 CPU0: JIT: flushing data structures (compiled pages=428)
Dec 13 23:39:08.659 CPU0: JIT: partial JIT flush (count=169)
Dec 13 23:39:10.770 CPU0: JIT: flushing data structures (compiled pages=428)
Dec 13 23:39:13.099 CPU0: JIT: partial JIT flush (count=172)
Dec 13 23:39:13.860 CPU0: JIT: flushing data structures (compiled pages=432)
Dec 13 23:39:16.783 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:39:19.530 CPU0: JIT: flushing data structures (compiled pages=439)
Dec 13 23:39:24.702 CPU0: JIT: partial JIT flush (count=170)
Dec 13 23:39:30.558 CPU0: JIT: flushing data structures (compiled pages=446)
Dec 13 23:39:45.153 CPU0: JIT: partial JIT flush (count=170)
Dec 13 23:40:16.161 CPU0: JIT: flushing data structures (compiled pages=442)
Dec 13 23:40:21.487 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:40:24.728 CPU0: JIT: flushing data structures (compiled pages=442)
Dec 13 23:40:31.928 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:41:04.988 CPU0: JIT: flushing data structures (compiled pages=448)
Dec 13 23:41:16.161 CPU0: JIT: partial JIT flush (count=169)
Dec 13 23:41:21.477 CPU0: JIT: flushing data structures (compiled pages=445)
Dec 13 23:41:24.733 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:41:31.927 CPU0: JIT: flushing data structures (compiled pages=450)
Dec 13 23:41:35.603 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:41:36.652 CPU0: JIT: flushing data structures (compiled pages=443)
Dec 13 23:42:16.170 CPU0: JIT: partial JIT flush (count=133)
Dec 13 23:42:19.646 CPU0: JIT: flushing data structures (compiled pages=446)
Dec 13 23:42:24.708 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:42:25.942 CPU0: JIT: flushing data structures (compiled pages=449)
Dec 13 23:42:26.775 CPU0: JIT: partial JIT flush (count=183)
Dec 13 23:42:38.448 CPU0: JIT: flushing data structures (compiled pages=452)
Dec 13 23:43:02.702 CPU0: JIT: partial JIT flush (count=150)
Dec 13 23:43:02.723 CPU0: JIT: flushing data structures (compiled pages=440)
Dec 13 23:43:08.357 CPU0: JIT: partial JIT flush (count=170)
Dec 13 23:43:12.290 CPU0: JIT: flushing data structures (compiled pages=449)
Dec 13 23:43:17.959 CPU0: JIT: partial JIT flush (count=177)
Dec 13 23:43:18.986 CPU0: JIT: flushing data structures (compiled pages=448)
Dec 13 23:43:21.471 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:43:24.721 CPU0: JIT: flushing data structures (compiled pages=454)
Dec 13 23:43:33.780 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:43:36.252 CPU0: JIT: flushing data structures (compiled pages=454)
Dec 13 23:43:38.528 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:43:38.548 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 23:43:38.565 CPU0: JIT: flushing data structures (compiled pages=461)
Dec 13 23:43:38.600 CPU0: JIT: partial JIT flush (count=195)
Dec 13 23:43:38.628 CPU0: JIT: flushing data structures (compiled pages=462)
Dec 13 23:43:38.647 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 23:43:38.664 CPU0: JIT: partial JIT flush (count=198)
Dec 13 23:43:38.691 CPU0: JIT: flushing data structures (compiled pages=457)
Dec 13 23:43:38.720 CPU0: JIT: partial JIT flush (count=200)
Dec 13 23:43:38.748 CPU0: JIT: flushing data structures (compiled pages=466)
Dec 13 23:43:38.779 CPU0: JIT: partial JIT flush (count=195)
Dec 13 23:43:38.806 CPU0: JIT: flushing data structures (compiled pages=461)
Dec 13 23:43:38.837 CPU0: JIT: partial JIT flush (count=205)
Dec 13 23:43:38.865 CPU0: JIT: flushing data structures (compiled pages=464)
Dec 13 23:43:38.894 CPU0: JIT: partial JIT flush (count=198)
Dec 13 23:43:38.921 CPU0: JIT: flushing data structures (compiled pages=466)
Dec 13 23:43:38.953 CPU0: JIT: partial JIT flush (count=200)
Dec 13 23:43:38.982 CPU0: JIT: flushing data structures (compiled pages=470)
Dec 13 23:43:39.013 CPU0: JIT: partial JIT flush (count=186)
Dec 13 23:43:39.049 CPU0: JIT: flushing data structures (compiled pages=472)
Dec 13 23:43:39.926 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:44:16.136 CPU0: JIT: flushing data structures (compiled pages=469)
Dec 13 23:44:21.482 CPU0: JIT: partial JIT flush (count=181)
Dec 13 23:44:24.701 CPU0: JIT: flushing data structures (compiled pages=470)
Dec 13 23:44:33.758 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:45:14.519 CPU0: JIT: flushing data structures (compiled pages=476)
Dec 13 23:45:19.525 CPU0: JIT: partial JIT flush (count=174)
Dec 13 23:45:24.714 CPU0: JIT: flushing data structures (compiled pages=471)
Dec 13 23:45:32.909 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:46:02.439 CPU0: JIT: flushing data structures (compiled pages=478)
Dec 13 23:46:16.176 CPU0: JIT: partial JIT flush (count=164)
Dec 13 23:46:21.490 CPU0: JIT: flushing data structures (compiled pages=474)
Dec 13 23:46:24.724 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:46:33.788 CPU0: JIT: flushing data structures (compiled pages=480)
Dec 13 23:46:49.196 CPU0: JIT: partial JIT flush (count=167)
Dec 13 23:46:50.081 CPU0: JIT: flushing data structures (compiled pages=471)
Dec 13 23:46:51.173 CPU0: JIT: partial JIT flush (count=195)
Dec 13 23:46:51.832 CPU0: JIT: flushing data structures (compiled pages=485)
Dec 13 23:47:05.878 CPU0: JIT: partial JIT flush (count=170)
Dec 13 23:47:06.573 CPU0: JIT: flushing data structures (compiled pages=540)
Dec 13 23:47:16.161 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:47:21.487 CPU0: JIT: flushing data structures (compiled pages=538)
Dec 13 23:47:24.741 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:47:31.907 CPU0: JIT: flushing data structures (compiled pages=544)
Dec 13 23:48:01.826 CPU0: JIT: partial JIT flush (count=154)
Dec 13 23:48:16.190 CPU0: JIT: flushing data structures (compiled pages=542)
Dec 13 23:48:21.507 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:48:24.737 CPU0: JIT: flushing data structures (compiled pages=539)
Dec 13 23:48:33.858 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:49:16.166 CPU0: JIT: flushing data structures (compiled pages=542)
Dec 13 23:49:21.518 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:49:24.721 CPU0: JIT: flushing data structures (compiled pages=542)
Dec 13 23:49:33.849 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:50:16.152 CPU0: JIT: flushing data structures (compiled pages=544)
Dec 13 23:50:21.488 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:50:24.724 CPU0: JIT: flushing data structures (compiled pages=543)
Dec 13 23:50:33.866 CPU0: JIT: partial JIT flush (count=178)
Dec 13 23:51:16.148 CPU0: JIT: flushing data structures (compiled pages=546)
Dec 13 23:51:21.519 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:51:24.722 CPU0: JIT: flushing data structures (compiled pages=545)
Dec 13 23:51:36.656 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:52:16.152 CPU0: JIT: flushing data structures (compiled pages=548)
Dec 13 23:52:21.482 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:52:24.732 CPU0: JIT: flushing data structures (compiled pages=547)
Dec 13 23:52:33.875 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:53:02.452 CPU0: JIT: flushing data structures (compiled pages=553)
Dec 13 23:53:16.167 CPU0: JIT: partial JIT flush (count=165)
Dec 13 23:53:21.481 CPU0: JIT: flushing data structures (compiled pages=552)
Dec 13 23:53:24.737 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:53:33.888 CPU0: JIT: flushing data structures (compiled pages=556)
Dec 13 23:53:38.926 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:53:46.667 CPU0: JIT: flushing data structures (compiled pages=551)
Dec 13 23:54:16.148 CPU0: JIT: partial JIT flush (count=147)
Dec 13 23:54:21.480 CPU0: JIT: flushing data structures (compiled pages=554)
Dec 13 23:54:24.721 CPU0: JIT: partial JIT flush (count=179)
Dec 13 23:54:33.276 CPU0: JIT: flushing data structures (compiled pages=559)
Dec 13 23:54:51.921 CPU0: JIT: partial JIT flush (count=167)
Dec 13 23:55:16.152 CPU0: JIT: flushing data structures (compiled pages=555)
Dec 13 23:55:21.494 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:55:24.732 CPU0: JIT: flushing data structures (compiled pages=554)
Dec 13 23:55:36.657 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:56:16.146 CPU0: JIT: flushing data structures (compiled pages=557)
Dec 13 23:56:21.499 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:56:24.714 CPU0: JIT: flushing data structures (compiled pages=555)
Dec 13 23:56:36.675 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:57:16.147 CPU0: JIT: flushing data structures (compiled pages=559)
Dec 13 23:57:21.498 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:57:24.712 CPU0: JIT: flushing data structures (compiled pages=558)
Dec 13 23:57:36.663 CPU0: JIT: partial JIT flush (count=175)
Dec 13 23:58:16.180 CPU0: JIT: flushing data structures (compiled pages=561)
Dec 13 23:58:21.521 CPU0: JIT: partial JIT flush (count=182)
Dec 13 23:58:24.794 CPU0: JIT: flushing data structures (compiled pages=559)
Dec 13 23:58:36.656 CPU0: JIT: partial JIT flush (count=176)
Dec 13 23:59:16.165 CPU0: JIT: flushing data structures (compiled pages=562)
Dec 13 23:59:21.488 CPU0: JIT: partial JIT flush (count=180)
Dec 13 23:59:24.726 CPU0: JIT: flushing data structures (compiled pages=562)
Dec 13 23:59:36.648 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:00:16.139 CPU0: JIT: flushing data structures (compiled pages=564)
Dec 14 00:00:21.511 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:00:24.730 CPU0: JIT: flushing data structures (compiled pages=563)
Dec 14 00:00:36.667 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:01:16.139 CPU0: JIT: flushing data structures (compiled pages=566)
Dec 14 00:01:21.508 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:01:24.715 CPU0: JIT: flushing data structures (compiled pages=566)
Dec 14 00:01:36.643 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:02:15.180 CPU0: JIT: flushing data structures (compiled pages=571)
Dec 14 00:02:20.560 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:02:24.745 CPU0: JIT: flushing data structures (compiled pages=567)
Dec 14 00:02:36.635 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:03:16.165 CPU0: JIT: flushing data structures (compiled pages=570)
Dec 14 00:03:21.479 CPU0: JIT: partial JIT flush (count=182)
Dec 14 00:03:24.707 CPU0: JIT: flushing data structures (compiled pages=570)
Dec 14 00:03:36.669 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:04:16.141 CPU0: JIT: flushing data structures (compiled pages=572)
Dec 14 00:04:21.476 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:04:24.731 CPU0: JIT: flushing data structures (compiled pages=571)
Dec 14 00:04:36.676 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:05:16.140 CPU0: JIT: flushing data structures (compiled pages=574)
Dec 14 00:05:21.462 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:05:24.685 CPU0: JIT: flushing data structures (compiled pages=574)
Dec 14 00:05:36.642 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:06:15.180 CPU0: JIT: flushing data structures (compiled pages=580)
Dec 14 00:06:20.545 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:06:24.717 CPU0: JIT: flushing data structures (compiled pages=575)
Dec 14 00:06:36.653 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:07:16.137 CPU0: JIT: flushing data structures (compiled pages=578)
Dec 14 00:07:21.516 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:07:24.692 CPU0: JIT: flushing data structures (compiled pages=578)
Dec 14 00:07:36.656 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:08:16.133 CPU0: JIT: flushing data structures (compiled pages=580)
Dec 14 00:08:21.481 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:08:24.714 CPU0: JIT: flushing data structures (compiled pages=579)
Dec 14 00:08:34.120 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:09:16.127 CPU0: JIT: flushing data structures (compiled pages=582)
Dec 14 00:09:21.476 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:09:24.700 CPU0: JIT: flushing data structures (compiled pages=582)
Dec 14 00:09:34.117 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:10:16.164 CPU0: JIT: flushing data structures (compiled pages=584)
Dec 14 00:10:21.482 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:10:24.706 CPU0: JIT: flushing data structures (compiled pages=583)
Dec 14 00:10:36.663 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:11:16.155 CPU0: JIT: flushing data structures (compiled pages=586)
Dec 14 00:11:21.475 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:11:24.719 CPU0: JIT: flushing data structures (compiled pages=586)
Dec 14 00:11:36.650 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:12:16.155 CPU0: JIT: flushing data structures (compiled pages=588)
Dec 14 00:12:21.481 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:12:24.700 CPU0: JIT: flushing data structures (compiled pages=587)
Dec 14 00:12:35.750 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:13:16.141 CPU0: JIT: flushing data structures (compiled pages=590)
Dec 14 00:13:21.467 CPU0: JIT: partial JIT flush (count=182)
Dec 14 00:13:24.167 CPU0: JIT: flushing data structures (compiled pages=591)
Dec 14 00:13:36.648 CPU0: JIT: partial JIT flush (count=174)
Dec 14 00:14:16.166 CPU0: JIT: flushing data structures (compiled pages=591)
Dec 14 00:14:21.470 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:14:24.698 CPU0: JIT: flushing data structures (compiled pages=591)
Dec 14 00:14:34.144 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:15:13.158 CPU0: JIT: flushing data structures (compiled pages=597)
Dec 14 00:15:17.604 CPU0: JIT: partial JIT flush (count=182)
Dec 14 00:15:24.686 CPU0: JIT: flushing data structures (compiled pages=592)
Dec 14 00:15:36.635 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:16:16.135 CPU0: JIT: flushing data structures (compiled pages=595)
Dec 14 00:16:21.437 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:16:24.678 CPU0: JIT: flushing data structures (compiled pages=595)
Dec 14 00:16:36.643 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:17:16.104 CPU0: JIT: flushing data structures (compiled pages=597)
Dec 14 00:17:21.441 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:17:24.696 CPU0: JIT: flushing data structures (compiled pages=597)
Dec 14 00:17:34.192 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:18:16.121 CPU0: JIT: flushing data structures (compiled pages=600)
Dec 14 00:18:21.438 CPU0: JIT: partial JIT flush (count=183)
Dec 14 00:18:24.685 CPU0: JIT: flushing data structures (compiled pages=598)
Dec 14 00:18:34.212 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:19:16.113 CPU0: JIT: flushing data structures (compiled pages=601)
Dec 14 00:19:21.479 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:19:24.687 CPU0: JIT: flushing data structures (compiled pages=601)
Dec 14 00:19:34.485 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:20:16.128 CPU0: JIT: flushing data structures (compiled pages=603)
Dec 14 00:20:21.455 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:20:24.715 CPU0: JIT: flushing data structures (compiled pages=602)
Dec 14 00:20:36.145 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:21:16.116 CPU0: JIT: flushing data structures (compiled pages=605)
Dec 14 00:21:21.434 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:21:24.680 CPU0: JIT: flushing data structures (compiled pages=605)
Dec 14 00:21:31.853 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:22:16.072 CPU0: JIT: flushing data structures (compiled pages=610)
Dec 14 00:22:20.234 CPU0: JIT: partial JIT flush (count=182)
Dec 14 00:22:24.652 CPU0: JIT: flushing data structures (compiled pages=606)
Dec 14 00:22:33.435 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:23:15.144 CPU0: JIT: flushing data structures (compiled pages=613)
Dec 14 00:23:20.285 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:23:23.027 CPU0: JIT: flushing data structures (compiled pages=610)
Dec 14 00:23:24.675 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:23:26.235 CPU0: JIT: flushing data structures (compiled pages=616)
Dec 14 00:23:41.494 CPU0: JIT: partial JIT flush (count=166)
Dec 14 00:24:16.114 CPU0: JIT: flushing data structures (compiled pages=612)
Dec 14 00:24:21.431 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:24:24.657 CPU0: JIT: flushing data structures (compiled pages=611)
Dec 14 00:24:36.635 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:25:16.098 CPU0: JIT: flushing data structures (compiled pages=613)
Dec 14 00:25:21.443 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:25:24.650 CPU0: JIT: flushing data structures (compiled pages=614)
Dec 14 00:25:34.289 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:26:16.095 CPU0: JIT: flushing data structures (compiled pages=615)
Dec 14 00:26:21.467 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:26:24.664 CPU0: JIT: flushing data structures (compiled pages=614)
Dec 14 00:26:36.618 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:27:16.087 CPU0: JIT: flushing data structures (compiled pages=617)
Dec 14 00:27:21.458 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:27:24.652 CPU0: JIT: flushing data structures (compiled pages=617)
Dec 14 00:27:31.590 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:28:15.422 CPU0: JIT: flushing data structures (compiled pages=622)
Dec 14 00:28:20.487 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:28:24.662 CPU0: JIT: flushing data structures (compiled pages=618)
Dec 14 00:28:31.574 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:28:48.756 CPU0: JIT: flushing data structures (compiled pages=625)
Dec 14 00:29:16.073 CPU0: JIT: partial JIT flush (count=148)
Dec 14 00:29:21.409 CPU0: JIT: flushing data structures (compiled pages=623)
Dec 14 00:29:24.660 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:29:31.590 CPU0: JIT: flushing data structures (compiled pages=627)
Dec 14 00:30:16.061 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:30:19.617 CPU0: JIT: flushing data structures (compiled pages=624)
Dec 14 00:30:24.656 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:30:31.586 CPU0: JIT: flushing data structures (compiled pages=629)
Dec 14 00:31:16.059 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:31:19.590 CPU0: JIT: flushing data structures (compiled pages=626)
Dec 14 00:31:24.646 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:31:31.581 CPU0: JIT: flushing data structures (compiled pages=631)
Dec 14 00:32:16.107 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:32:19.596 CPU0: JIT: flushing data structures (compiled pages=628)
Dec 14 00:32:24.646 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:32:29.577 CPU0: JIT: flushing data structures (compiled pages=636)
Dec 14 00:33:16.060 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:33:20.430 CPU0: JIT: flushing data structures (compiled pages=630)
Dec 14 00:33:24.659 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:33:31.585 CPU0: JIT: flushing data structures (compiled pages=635)
Dec 14 00:34:16.073 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:34:20.482 CPU0: JIT: flushing data structures (compiled pages=632)
Dec 14 00:34:24.641 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:34:31.577 CPU0: JIT: flushing data structures (compiled pages=637)
Dec 14 00:35:16.084 CPU0: JIT: partial JIT flush (count=145)
Dec 14 00:35:17.822 CPU0: JIT: flushing data structures (compiled pages=635)
Dec 14 00:35:22.651 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:35:25.716 CPU0: JIT: flushing data structures (compiled pages=639)
Dec 14 00:36:10.764 CPU0: JIT: partial JIT flush (count=143)
Dec 14 00:36:16.599 CPU0: JIT: flushing data structures (compiled pages=636)
Dec 14 00:36:21.574 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:36:25.137 CPU0: JIT: flushing data structures (compiled pages=640)
Dec 14 00:37:09.200 CPU0: JIT: partial JIT flush (count=144)
Dec 14 00:37:16.476 CPU0: JIT: flushing data structures (compiled pages=637)
Dec 14 00:37:17.499 CPU0: JIT: partial JIT flush (count=185)
Dec 14 00:37:21.363 CPU0: JIT: flushing data structures (compiled pages=635)
Dec 14 00:37:22.554 CPU0: JIT: partial JIT flush (count=183)
Dec 14 00:37:25.120 CPU0: JIT: flushing data structures (compiled pages=640)
Dec 14 00:37:28.247 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:37:33.659 CPU0: JIT: flushing data structures (compiled pages=639)
Dec 14 00:37:35.600 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:37:36.492 CPU0: JIT: flushing data structures (compiled pages=639)
Dec 14 00:37:54.902 CPU0: JIT: partial JIT flush (count=161)
Dec 14 00:38:16.086 CPU0: JIT: flushing data structures (compiled pages=639)
Dec 14 00:38:21.442 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:38:24.672 CPU0: JIT: flushing data structures (compiled pages=637)
Dec 14 00:38:31.589 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:38:51.927 CPU0: JIT: flushing data structures (compiled pages=643)
Dec 14 00:39:16.082 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:39:21.434 CPU0: JIT: flushing data structures (compiled pages=642)
Dec 14 00:39:24.645 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:39:30.495 CPU0: JIT: flushing data structures (compiled pages=646)
Dec 14 00:39:52.659 CPU0: JIT: partial JIT flush (count=161)
Dec 14 00:40:16.113 CPU0: JIT: flushing data structures (compiled pages=643)
Dec 14 00:40:21.454 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:40:24.667 CPU0: JIT: flushing data structures (compiled pages=642)
Dec 14 00:40:31.833 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:40:52.489 CPU0: JIT: flushing data structures (compiled pages=647)
Dec 14 00:41:16.128 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:41:21.449 CPU0: JIT: flushing data structures (compiled pages=645)
Dec 14 00:41:24.681 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:41:31.585 CPU0: JIT: flushing data structures (compiled pages=650)
Dec 14 00:41:50.391 CPU0: JIT: partial JIT flush (count=162)
Dec 14 00:42:16.122 CPU0: JIT: flushing data structures (compiled pages=648)
Dec 14 00:42:21.441 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:42:24.686 CPU0: JIT: flushing data structures (compiled pages=644)
Dec 14 00:42:29.587 CPU0: JIT: partial JIT flush (count=184)
Dec 14 00:42:37.619 CPU0: JIT: flushing data structures (compiled pages=651)
Dec 14 00:42:40.504 CPU0: JIT: partial JIT flush (count=167)
Dec 14 00:42:40.598 CPU0: JIT: flushing data structures (compiled pages=648)
Dec 14 00:42:41.515 CPU0: JIT: partial JIT flush (count=191)
Dec 14 00:43:16.103 CPU0: JIT: flushing data structures (compiled pages=697)
Dec 14 00:43:21.423 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:43:24.680 CPU0: JIT: flushing data structures (compiled pages=697)
Dec 14 00:43:31.871 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:43:45.720 CPU0: JIT: flushing data structures (compiled pages=702)
Dec 14 00:44:16.100 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:44:21.461 CPU0: JIT: flushing data structures (compiled pages=699)
Dec 14 00:44:24.670 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:44:31.554 CPU0: JIT: flushing data structures (compiled pages=705)
Dec 14 00:45:06.059 CPU0: JIT: partial JIT flush (count=146)
Dec 14 00:45:16.123 CPU0: JIT: flushing data structures (compiled pages=702)
Dec 14 00:45:21.440 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:45:24.685 CPU0: JIT: flushing data structures (compiled pages=701)
Dec 14 00:45:31.594 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:45:52.650 CPU0: JIT: flushing data structures (compiled pages=706)
Dec 14 00:46:16.090 CPU0: JIT: partial JIT flush (count=158)
Dec 14 00:46:21.448 CPU0: JIT: flushing data structures (compiled pages=703)
Dec 14 00:46:24.670 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:46:33.588 CPU0: JIT: flushing data structures (compiled pages=709)
Dec 14 00:47:01.141 CPU0: JIT: partial JIT flush (count=150)
Dec 14 00:47:16.093 CPU0: JIT: flushing data structures (compiled pages=705)
Dec 14 00:47:21.459 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:47:24.673 CPU0: JIT: flushing data structures (compiled pages=705)
Dec 14 00:47:31.864 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:47:40.476 CPU0: JIT: flushing data structures (compiled pages=710)
Dec 14 00:47:42.509 CPU0: JIT: partial JIT flush (count=171)
Dec 14 00:47:46.641 CPU0: JIT: flushing data structures (compiled pages=706)
Dec 14 00:47:47.591 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:47:49.536 CPU0: JIT: flushing data structures (compiled pages=707)
Dec 14 00:47:49.600 CPU0: JIT: partial JIT flush (count=190)
Dec 14 00:47:49.652 CPU0: JIT: flushing data structures (compiled pages=714)
Dec 14 00:47:49.708 CPU0: JIT: partial JIT flush (count=192)
Dec 14 00:47:49.725 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 14 00:47:49.760 CPU0: JIT: flushing data structures (compiled pages=721)
Dec 14 00:47:49.819 CPU0: JIT: partial JIT flush (count=194)
Dec 14 00:47:49.876 CPU0: JIT: flushing data structures (compiled pages=719)
Dec 14 00:47:49.935 CPU0: JIT: partial JIT flush (count=195)
Dec 14 00:47:49.985 CPU0: JIT: flushing data structures (compiled pages=716)
Dec 14 00:47:50.044 CPU0: JIT: partial JIT flush (count=204)
Dec 14 00:47:50.098 CPU0: JIT: flushing data structures (compiled pages=723)
Dec 14 00:47:50.155 CPU0: JIT: partial JIT flush (count=197)
Dec 14 00:47:50.207 CPU0: JIT: flushing data structures (compiled pages=728)
Dec 14 00:47:50.267 CPU0: JIT: partial JIT flush (count=200)
Dec 14 00:47:50.318 CPU0: JIT: flushing data structures (compiled pages=722)
Dec 14 00:47:50.376 CPU0: JIT: partial JIT flush (count=194)
Dec 14 00:47:50.440 CPU0: JIT: flushing data structures (compiled pages=727)
Dec 14 00:47:56.611 CPU0: JIT: partial JIT flush (count=167)
Dec 14 00:48:16.086 CPU0: JIT: flushing data structures (compiled pages=727)
Dec 14 00:48:21.450 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:48:24.647 CPU0: JIT: flushing data structures (compiled pages=727)
Dec 14 00:48:33.623 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:48:45.722 CPU0: JIT: flushing data structures (compiled pages=732)
Dec 14 00:49:16.090 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:49:21.437 CPU0: JIT: flushing data structures (compiled pages=730)
Dec 14 00:49:24.661 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:49:32.679 CPU0: JIT: flushing data structures (compiled pages=735)
Dec 14 00:49:52.625 CPU0: JIT: partial JIT flush (count=159)
Dec 14 00:50:16.090 CPU0: JIT: flushing data structures (compiled pages=732)
Dec 14 00:50:21.410 CPU0: JIT: partial JIT flush (count=178)
Dec 14 00:50:24.654 CPU0: JIT: flushing data structures (compiled pages=731)
Dec 14 00:50:31.574 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:50:52.624 CPU0: JIT: flushing data structures (compiled pages=736)
Dec 14 00:51:16.099 CPU0: JIT: partial JIT flush (count=157)
Dec 14 00:51:21.446 CPU0: JIT: flushing data structures (compiled pages=734)
Dec 14 00:51:24.648 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:51:34.620 CPU0: JIT: flushing data structures (compiled pages=739)
Dec 14 00:52:16.114 CPU0: JIT: partial JIT flush (count=139)
Dec 14 00:52:21.420 CPU0: JIT: flushing data structures (compiled pages=738)
Dec 14 00:52:24.666 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:52:33.169 CPU0: JIT: flushing data structures (compiled pages=741)
Dec 14 00:52:50.696 CPU0: JIT: partial JIT flush (count=161)
Dec 14 00:53:16.100 CPU0: JIT: flushing data structures (compiled pages=738)
Dec 14 00:53:21.444 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:53:24.659 CPU0: JIT: flushing data structures (compiled pages=737)
Dec 14 00:53:30.702 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:53:50.688 CPU0: JIT: flushing data structures (compiled pages=742)
Dec 14 00:54:16.103 CPU0: JIT: partial JIT flush (count=152)
Dec 14 00:54:21.427 CPU0: JIT: flushing data structures (compiled pages=740)
Dec 14 00:54:24.663 CPU0: JIT: partial JIT flush (count=177)
Dec 14 00:54:34.679 CPU0: JIT: flushing data structures (compiled pages=745)
Dec 14 00:55:16.104 CPU0: JIT: partial JIT flush (count=138)
Dec 14 00:55:21.433 CPU0: JIT: flushing data structures (compiled pages=744)
Dec 14 00:55:24.672 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:55:30.463 CPU0: JIT: flushing data structures (compiled pages=748)
Dec 14 00:55:36.287 CPU0: JIT: partial JIT flush (count=175)
Dec 14 00:55:36.340 CPU0: JIT: flushing data structures (compiled pages=744)
Dec 14 00:55:36.401 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:55:36.497 CPU0: JIT: flushing data structures (compiled pages=744)
Dec 14 00:55:39.731 CPU0: JIT: partial JIT flush (count=176)
Dec 14 00:55:39.767 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 14 00:55:39.781 CPU0: JIT: flushing data structures (compiled pages=747)
Dec 14 00:55:39.843 CPU0: JIT: partial JIT flush (count=195)
Dec 14 00:55:39.894 CPU0: JIT: flushing data structures (compiled pages=749)
Dec 14 00:55:39.947 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 14 00:55:39.952 CPU0: JIT: partial JIT flush (count=197)
Dec 14 00:55:40.000 CPU0: JIT: flushing data structures (compiled pages=745)
Dec 14 00:55:40.055 CPU0: JIT: partial JIT flush (count=197)
Dec 14 00:55:40.108 CPU0: JIT: flushing data structures (compiled pages=752)
Dec 14 00:55:40.165 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:55:40.217 CPU0: JIT: flushing data structures (compiled pages=750)
Dec 14 00:55:40.273 CPU0: JIT: partial JIT flush (count=199)
Dec 14 00:55:40.328 CPU0: JIT: flushing data structures (compiled pages=758)
Dec 14 00:55:40.385 CPU0: JIT: partial JIT flush (count=197)
Dec 14 00:55:40.437 CPU0: JIT: flushing data structures (compiled pages=754)
Dec 14 00:55:40.494 CPU0: JIT: partial JIT flush (count=199)
Dec 14 00:55:40.546 CPU0: JIT: flushing data structures (compiled pages=761)
Dec 14 00:55:40.602 CPU0: JIT: partial JIT flush (count=185)
Dec 14 00:55:40.653 CPU0: JIT: flushing data structures (compiled pages=758)
Dec 14 00:55:40.728 CPU0: JIT: partial JIT flush (count=191)
Dec 14 00:55:50.469 CPU0: JIT: flushing data structures (compiled pages=758)
Dec 14 00:56:16.084 CPU0: JIT: partial JIT flush (count=145)
Dec 14 00:56:17.454 CPU0: JIT: flushing data structures (compiled pages=757)
Dec 14 00:56:17.510 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:56:17.893 CPU0: JIT: flushing data structures (compiled pages=806)
Dec 14 00:56:24.691 CPU0: JIT: partial JIT flush (count=174)
Dec 14 00:56:34.698 CPU0: JIT: flushing data structures (compiled pages=814)
Dec 14 00:56:40.453 CPU0: JIT: partial JIT flush (count=169)
Dec 14 00:56:40.504 CPU0: JIT: flushing data structures (compiled pages=812)
Dec 14 00:56:40.563 CPU0: JIT: partial JIT flush (count=196)
Dec 14 00:56:40.616 CPU0: JIT: flushing data structures (compiled pages=818)
Dec 14 00:56:40.657 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 14 00:56:40.673 CPU0: JIT: partial JIT flush (count=210)
Dec 14 00:56:40.726 CPU0: JIT: flushing data structures (compiled pages=813)
Dec 14 00:56:40.783 CPU0: JIT: partial JIT flush (count=195)
Dec 14 00:56:40.837 CPU0: JIT: flushing data structures (compiled pages=825)
Dec 14 00:56:40.894 CPU0: JIT: partial JIT flush (count=196)
Dec 14 00:56:40.944 CPU0: JIT: flushing data structures (compiled pages=820)
Dec 14 00:56:41.003 CPU0: JIT: partial JIT flush (count=200)
Dec 14 00:56:41.054 CPU0: JIT: flushing data structures (compiled pages=822)
Dec 14 00:56:41.114 CPU0: JIT: partial JIT flush (count=198)
Dec 14 00:56:41.167 CPU0: JIT: flushing data structures (compiled pages=830)
Dec 14 00:56:41.224 CPU0: JIT: partial JIT flush (count=196)
Dec 14 00:56:41.275 CPU0: JIT: flushing data structures (compiled pages=819)
Dec 14 00:56:41.346 CPU0: JIT: partial JIT flush (count=181)
Dec 14 00:56:42.277 CPU0: JIT: flushing data structures (compiled pages=828)
Dec 14 00:56:47.490 CPU0: JIT: partial JIT flush (count=166)
Dec 14 00:57:04.458 CPU0: JIT: flushing data structures (compiled pages=827)
Dec 14 00:57:16.084 CPU0: JIT: partial JIT flush (count=173)
Dec 14 00:57:21.440 CPU0: JIT: flushing data structures (compiled pages=827)
Dec 14 00:57:24.722 CPU0: JIT: partial JIT flush (count=180)
Dec 14 00:57:34.735 CPU0: JIT: flushing data structures (compiled pages=834)
Dec 14 00:58:16.095 CPU0: JIT: partial JIT flush (count=139)
Dec 14 00:58:21.445 CPU0: JIT: flushing data structures (compiled pages=833)
Dec 14 00:58:24.721 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:58:31.865 CPU0: JIT: flushing data structures (compiled pages=835)
Dec 14 00:58:57.041 CPU0: JIT: partial JIT flush (count=151)
Dec 14 00:59:16.081 CPU0: JIT: flushing data structures (compiled pages=832)
Dec 14 00:59:21.445 CPU0: JIT: partial JIT flush (count=179)
Dec 14 00:59:24.730 CPU0: JIT: flushing data structures (compiled pages=832)
Dec 14 00:59:35.740 CPU0: JIT: partial JIT flush (count=176)
Dec 14 01:00:16.077 CPU0: JIT: flushing data structures (compiled pages=833)
Dec 14 01:00:21.434 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:00:24.762 CPU0: JIT: flushing data structures (compiled pages=833)
Dec 14 01:00:34.744 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:01:16.109 CPU0: JIT: flushing data structures (compiled pages=835)
Dec 14 01:01:21.455 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:01:24.777 CPU0: JIT: flushing data structures (compiled pages=836)
Dec 14 01:01:34.794 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:02:16.116 CPU0: JIT: flushing data structures (compiled pages=837)
Dec 14 01:02:21.445 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:02:24.794 CPU0: JIT: flushing data structures (compiled pages=837)
Dec 14 01:02:31.586 CPU0: JIT: partial JIT flush (count=175)
Dec 14 01:02:50.065 CPU0: JIT: flushing data structures (compiled pages=842)
Dec 14 01:03:16.115 CPU0: JIT: partial JIT flush (count=153)
Dec 14 01:03:21.426 CPU0: JIT: flushing data structures (compiled pages=841)
Dec 14 01:03:24.782 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:03:31.615 CPU0: JIT: flushing data structures (compiled pages=845)
Dec 14 01:04:15.142 CPU0: JIT: partial JIT flush (count=148)
Dec 14 01:04:19.464 CPU0: JIT: flushing data structures (compiled pages=841)
Dec 14 01:04:24.781 CPU0: JIT: partial JIT flush (count=175)
Dec 14 01:04:33.781 CPU0: JIT: flushing data structures (compiled pages=847)
Dec 14 01:04:47.756 CPU0: JIT: partial JIT flush (count=156)
Dec 14 01:04:48.497 CPU0: JIT: flushing data structures (compiled pages=844)
Dec 14 01:04:56.613 CPU0: JIT: partial JIT flush (count=173)
Dec 14 01:05:16.120 CPU0: JIT: flushing data structures (compiled pages=843)
Dec 14 01:05:21.426 CPU0: JIT: partial JIT flush (count=179)
Dec 14 01:05:24.809 CPU0: JIT: flushing data structures (compiled pages=844)
Dec 14 01:05:30.493 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:05:53.058 CPU0: JIT: flushing data structures (compiled pages=848)
Dec 14 01:06:16.094 CPU0: JIT: partial JIT flush (count=160)
Dec 14 01:06:21.427 CPU0: JIT: flushing data structures (compiled pages=846)
Dec 14 01:06:24.822 CPU0: JIT: partial JIT flush (count=179)
Dec 14 01:06:30.512 CPU0: JIT: flushing data structures (compiled pages=850)
Dec 14 01:07:16.071 CPU0: JIT: partial JIT flush (count=148)
Dec 14 01:07:20.483 CPU0: JIT: flushing data structures (compiled pages=846)
Dec 14 01:07:24.823 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:07:30.484 CPU0: JIT: flushing data structures (compiled pages=853)
Dec 14 01:08:16.060 CPU0: JIT: partial JIT flush (count=149)
Dec 14 01:08:20.488 CPU0: JIT: flushing data structures (compiled pages=848)
Dec 14 01:08:24.841 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:08:30.590 CPU0: JIT: flushing data structures (compiled pages=854)
Dec 14 01:09:06.041 CPU0: JIT: partial JIT flush (count=146)
Dec 14 01:09:16.084 CPU0: JIT: flushing data structures (compiled pages=851)
Dec 14 01:09:21.417 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:09:24.868 CPU0: JIT: flushing data structures (compiled pages=851)
Dec 14 01:09:34.884 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:10:16.082 CPU0: JIT: flushing data structures (compiled pages=852)
Dec 14 01:10:21.451 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:10:24.877 CPU0: JIT: flushing data structures (compiled pages=852)
Dec 14 01:10:34.895 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:11:16.093 CPU0: JIT: flushing data structures (compiled pages=854)
Dec 14 01:11:21.427 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:11:24.878 CPU0: JIT: flushing data structures (compiled pages=855)
Dec 14 01:11:34.875 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:12:16.092 CPU0: JIT: flushing data structures (compiled pages=856)
Dec 14 01:12:21.419 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:12:24.888 CPU0: JIT: flushing data structures (compiled pages=856)
Dec 14 01:12:32.820 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:13:00.050 CPU0: JIT: flushing data structures (compiled pages=862)
Dec 14 01:13:16.073 CPU0: JIT: partial JIT flush (count=165)
Dec 14 01:13:21.422 CPU0: JIT: flushing data structures (compiled pages=860)
Dec 14 01:13:24.889 CPU0: JIT: partial JIT flush (count=180)
Dec 14 01:13:31.605 CPU0: JIT: flushing data structures (compiled pages=864)
Dec 14 01:14:15.122 CPU0: JIT: partial JIT flush (count=144)
Dec 14 01:14:19.562 CPU0: JIT: flushing data structures (compiled pages=861)
Dec 14 01:14:24.893 CPU0: JIT: partial JIT flush (count=174)
Dec 14 01:14:32.109 CPU0: JIT: flushing data structures (compiled pages=866)
Dec 14 01:14:50.036 CPU0: JIT: partial JIT flush (count=160)
Dec 14 01:14:54.569 CPU0: JIT: flushing data structures (compiled pages=861)
Dec 14 01:15:16.081 CPU0: JIT: partial JIT flush (count=160)
Dec 14 01:15:21.412 CPU0: JIT: flushing data structures (compiled pages=864)
Dec 14 01:15:24.896 CPU0: JIT: partial JIT flush (count=175)
Dec 14 01:15:33.055 CPU0: JIT: flushing data structures (compiled pages=867)
Dec 14 01:16:16.038 CPU0: JIT: partial JIT flush (count=150)
Dec 14 01:16:20.445 CPU0: JIT: flushing data structures (compiled pages=864)
Dec 14 01:16:24.914 CPU0: JIT: partial JIT flush (count=178)
Dec 14 01:16:31.811 CPU0: JIT: flushing data structures (compiled pages=869)
Dec 14 01:17:06.089 CPU0: JIT: partial JIT flush (count=153)
Dec 14 01:17:16.056 CPU0: JIT: flushing data structures (compiled pages=866)
Dec 14 01:17:21.401 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:17:24.944 CPU0: JIT: flushing data structures (compiled pages=866)
Dec 14 01:17:31.846 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:17:44.554 CPU0: JIT: flushing data structures (compiled pages=870)
Dec 14 01:18:16.079 CPU0: JIT: partial JIT flush (count=151)
Dec 14 01:18:21.406 CPU0: JIT: flushing data structures (compiled pages=871)
Dec 14 01:18:24.963 CPU0: JIT: partial JIT flush (count=179)
Dec 14 01:18:31.566 CPU0: JIT: flushing data structures (compiled pages=873)
Dec 14 01:19:16.047 CPU0: JIT: partial JIT flush (count=149)
Dec 14 01:19:19.581 CPU0: JIT: flushing data structures (compiled pages=871)
Dec 14 01:19:24.965 CPU0: JIT: partial JIT flush (count=177)
Dec 14 01:19:31.563 CPU0: JIT: flushing data structures (compiled pages=875)
