$date
	Sun Dec 18 21:01:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! full_o $end
$var wire 1 " empty_o $end
$var wire 8 # dout_o [7:0] $end
$var parameter 32 $ DEPTH $end
$var parameter 32 % DW $end
$var reg 1 & clk $end
$var reg 8 ' din_i [7:0] $end
$var reg 1 ( read_i $end
$var reg 1 ) rst $end
$var reg 1 * write_i $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
b100 $
$end
#0
$dumpvars
0*
0)
0(
b0 '
1&
bx #
x"
x!
$end
#5000
0&
#10000
1"
0!
1)
1&
#15000
0&
#20000
0)
1&
#25000
0&
#30000
b1 '
1*
1&
#35000
0&
#40000
0*
1&
#45000
0&
#50000
0"
b1 #
b10 '
1*
1&
#55000
0&
#60000
0*
1&
#65000
0&
#70000
b11 '
1*
1&
#75000
0&
#80000
0*
1&
#85000
0&
#90000
b100 '
1*
1&
#95000
0&
#100000
0*
1&
#105000
0&
#110000
b101 '
1*
1&
#115000
0&
#120000
0*
1&
#125000
0&
#130000
1(
1&
#135000
0&
#140000
0(
1&
#145000
0&
#150000
1(
1&
#155000
0&
#160000
0(
1&
#165000
0&
#170000
b10 #
1(
1&
#175000
0&
#180000
0(
1&
#185000
0&
#190000
1(
1&
#195000
0&
#200000
0(
1&
#205000
0&
#210000
b11 #
1(
1&
#215000
0&
#220000
0(
1&
#225000
0&
#230000
1(
1&
#235000
0&
#240000
0(
1&
#245000
0&
#250000
b100 #
1(
1&
#255000
0&
#260000
0(
1&
#265000
0&
#270000
1(
1&
#275000
0&
#280000
0(
1&
#285000
0&
#290000
b101 #
1(
1&
#295000
0&
#300000
0(
1&
#305000
0&
#310000
1(
1&
#315000
0&
#320000
0(
1&
#325000
0&
#330000
1"
b10 #
1*
1&
#335000
0&
#340000
0*
1&
#345000
0&
#350000
0"
b101 #
b111 '
1*
1&
#355000
0&
#360000
b1110 '
1&
#365000
0&
#370000
1(
b100 '
1&
#375000
0&
#380000
b1101 '
1&
#385000
0&
#390000
b11001 '
1&
#395000
0&
#400000
b100000 '
1&
#405000
0&
#410000
b1001 '
1&
#415000
0&
#420000
1!
b10101 '
0(
1&
#425000
0&
#430000
b10110 '
1&
#435000
0&
#440000
b10111 '
1&
#445000
0&
#450000
b111 #
1(
b11000 '
1&
#455000
0&
#460000
b1110 #
b110011 '
1&
#465000
0&
#470000
b100 #
b10101 '
0*
1&
#475000
0&
#480000
0!
b10100 '
1&
#485000
0&
#490000
1&
#495000
0&
#500000
1&
#505000
0&
#510000
1&
#515000
0&
#520000
0(
1&
#525000
0&
