This repository contains two RTL design projects implemented using **Synopsys EDA tools** (Design Compiler, VCS, and PrimeTime). The projects demonstrate fundamental building blocks of digital designâ€”**an 8-bit Ripple Carry Adder using 1-bit Full Adder** and a **32-bit Arithmetic Logic Unit (ALU)**â€”with complete synthesis, simulation, and timing analysis flows.

---

## ğŸ”§ Project 1: 8-bit Ripple Carry Adder using 1-bit Full Adder

### ğŸ“˜ Description
This project implements an 8-bit Ripple Carry Adder (RCA) by cascading eight 1-bit Full Adders. Each Full Adder takes two input bits and a carry-in and produces a sum and a carry-out. The carry-out of one stage ripples into the next, forming the RCA.

### ğŸ§  Key Concepts
- Structural Verilog design
- Reusability of 1-bit Full Adder module
- Hierarchical design approach

### ğŸ›  Tools Used
- **Synopsys Design Compiler (DC)** â€“ RTL to gate-level synthesis  
- **Synopsys VCS** â€“ Simulation and functional verification  
- **Synopsys PrimeTime** â€“ Static Timing Analysis (STA)

### ğŸ“ File Structure
```

Project\_1\_8bit\_Ripple\_Carry\_Adder/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ full\_adder.v
â”‚   â””â”€â”€ ripple\_carry\_adder.v
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ tb\_rca.v
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ dc\_synthesis.tcl
â”‚   â”œâ”€â”€ vcs\_simulation.tcl
â”‚   â””â”€â”€ pt\_analysis.tcl
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ synthesis\_report.txt
â”‚   â””â”€â”€ timing\_report.txt
â””â”€â”€ waveforms/
â””â”€â”€ rca.vcd

```

---

## ğŸ”§ Project 2: 32-bit Arithmetic Logic Unit (ALU)

### ğŸ“˜ Description
This project implements a 32-bit ALU that can perform arithmetic and logical operations such as ADD, SUB, AND, OR, XOR, and SLT. The operations are selected using a 3-bit opcode. The design follows a behavioral Verilog approach and is verified through a testbench.

### ğŸ§  Key Concepts
- Opcode-controlled operation selection
- Behavioral modeling with `case` statements
- 32-bit datapath design

### ğŸ›  Tools Used
- **Synopsys Design Compiler (DC)** â€“ Synthesis  
- **Synopsys VCS** â€“ Functional simulation  
- **Synopsys PrimeTime** â€“ Timing analysis and optimization

### ğŸ“ File Structure
```

Project\_2\_32bit\_ALU/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ alu\_32bit.v
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ tb\_alu.v
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ dc\_synthesis.tcl
â”‚   â”œâ”€â”€ vcs\_simulation.tcl
â”‚   â””â”€â”€ pt\_analysis.tcl
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ synthesis\_report.txt
â”‚   â””â”€â”€ timing\_report.txt
â””â”€â”€ waveforms/
â””â”€â”€ alu.vcd

```

---

## ğŸ“š Topics Covered

```

Verilog VLSI DigitalDesign Synopsys RTL EDA DesignCompiler VCS PrimeTime RCA ALU TimingAnalysis Synthesis Simulation HDL Tcl FullAdder RippleCarryAdder ArithmeticLogicUnit GateLevelNetlist FunctionalVerification StaticTimingAnalysis

```

---

## ğŸ¯ Learning Outcomes
- RTL design and modular coding in Verilog
- Testbench creation for simulation
- Use of Synopsys tools for synthesis and STA
- Tcl scripting for EDA automation
- Waveform generation and timing report analysis

---


