
output/out.elf:     file format elf32-lm32

Disassembly of section .boot:

02000000 <_reset_handler>:
#define ALL_LEDS ((unsigned int)(~0xFF))
#define NONE_LED ((unsigned int)(0xFF))

/* User functions */
void write_led(volatile unsigned int led)		// Function to turn on the leds 
{
 2000000:	98 00 00 00 	xor r0,r0,r0
	return EE_UART_OK;
}

/* This functions sets rx callback */
int EE_hal_uart_set_rx_callback(EE_uart_st* usp, EE_ISR_callback isr_rx_callback)
{
 2000004:	d0 00 00 00 	wcsr IE,r0
	return retvalue;	
}


int EE_buffer_isfull(EE_buffer *buf)
{
 2000008:	d0 20 00 00 	wcsr IM,r0
 200000c:	78 01 02 00 	mvhi r1,0x200
 2000010:	38 21 00 00 	ori r1,r1,0x0
 2000014:	d0 e1 00 00 	wcsr EBA,r1
 2000018:	f8 00 00 3a 	calli 2000100 <_crt0>
 200001c:	34 00 00 00 	nop

02000020 <_breakpoint_handler>:
 2000020:	91 20 38 00 	rcsr r7,DEBA
 2000024:	34 e7 00 20 	addi r7,r7,32
 2000028:	c0 e0 00 00 	b r7
 200002c:	34 00 00 00 	nop
 2000030:	34 00 00 00 	nop
 2000034:	34 00 00 00 	nop
 2000038:	34 00 00 00 	nop
 200003c:	34 00 00 00 	nop

02000040 <_instruction_bus_error_handler>:
 2000040:	91 20 38 00 	rcsr r7,DEBA
 2000044:	34 e7 00 40 	addi r7,r7,64
 2000048:	c0 e0 00 00 	b r7
 200004c:	34 00 00 00 	nop
 2000050:	34 00 00 00 	nop
 2000054:	34 00 00 00 	nop
 2000058:	34 00 00 00 	nop
 200005c:	34 00 00 00 	nop

02000060 <_watchpoint_handler>:
 2000060:	91 20 38 00 	rcsr r7,DEBA
 2000064:	34 e7 00 60 	addi r7,r7,96
 2000068:	c0 e0 00 00 	b r7
 200006c:	34 00 00 00 	nop
 2000070:	34 00 00 00 	nop
 2000074:	34 00 00 00 	nop
 2000078:	34 00 00 00 	nop
 200007c:	34 00 00 00 	nop

02000080 <_data_bus_error_handler>:
 2000080:	91 20 38 00 	rcsr r7,DEBA
 2000084:	34 e7 00 80 	addi r7,r7,128
 2000088:	c0 e0 00 00 	b r7
 200008c:	34 00 00 00 	nop
 2000090:	34 00 00 00 	nop
 2000094:	34 00 00 00 	nop
 2000098:	34 00 00 00 	nop
 200009c:	34 00 00 00 	nop

020000a0 <_divide_by_zero_handler>:
 20000a0:	91 20 38 00 	rcsr r7,DEBA
 20000a4:	34 e7 00 a0 	addi r7,r7,160
 20000a8:	c0 e0 00 00 	b r7
 20000ac:	34 00 00 00 	nop
 20000b0:	34 00 00 00 	nop
 20000b4:	34 00 00 00 	nop
 20000b8:	34 00 00 00 	nop
 20000bc:	34 00 00 00 	nop

020000c0 <_interrupt_handler>:
 20000c0:	5b 9d 00 00 	sw (sp+0),ra
 20000c4:	f8 00 00 21 	calli 2000148 <_save_all>
 20000c8:	34 01 00 02 	mvi r1,2
 20000cc:	f8 00 00 b4 	calli 200039c <MicoISRHandler>
 20000d0:	e0 00 00 33 	bi 200019c <_restore_all_and_return>
 20000d4:	34 00 00 00 	nop
 20000d8:	34 00 00 00 	nop
 20000dc:	34 00 00 00 	nop

020000e0 <_system_call_handler>:
 20000e0:	91 20 38 00 	rcsr r7,DEBA
 20000e4:	34 e7 00 e0 	addi r7,r7,224
 20000e8:	c0 e0 00 00 	b r7
 20000ec:	34 00 00 00 	nop
 20000f0:	34 00 00 00 	nop
 20000f4:	34 00 00 00 	nop
 20000f8:	34 00 00 00 	nop
 20000fc:	34 00 00 00 	nop

02000100 <_crt0>:
 2000100:	98 00 00 00 	xor r0,r0,r0
 2000104:	78 1c 02 07 	mvhi sp,0x207
 2000108:	3b 9c ff fc 	ori sp,sp,0xfffc
 200010c:	78 1a 02 00 	mvhi gp,0x200
 2000110:	3b 5a 97 e0 	ori gp,gp,0x97e0
 2000114:	78 01 02 00 	mvhi r1,0x200
 2000118:	38 21 17 ec 	ori r1,r1,0x17ec
 200011c:	78 03 02 00 	mvhi r3,0x200
 2000120:	38 63 18 8c 	ori r3,r3,0x188c

02000124 <.ClearBSS>:
 2000124:	e0 00 00 03 	bi 2000130 <.ClearBSS+0xc>
 2000128:	58 20 00 00 	sw (r1+0),r0
 200012c:	34 21 00 04 	addi r1,r1,4
 2000130:	5c 23 ff fe 	bne r1,r3,2000128 <.ClearBSS+0x4>

02000134 <.CallConstructor>:
 2000134:	34 01 00 00 	mvi r1,0
 2000138:	34 02 00 00 	mvi r2,0
 200013c:	34 03 00 00 	mvi r3,0
 2000140:	f8 00 00 76 	calli 2000318 <LatticeDDInit>
 2000144:	f8 00 04 66 	calli 20012dc <_exit>

02000148 <_save_all>:
 2000148:	37 9c ff c4 	addi sp,sp,-60
 200014c:	5b 81 00 04 	sw (sp+4),r1
 2000150:	5b 82 00 08 	sw (sp+8),r2
 2000154:	5b 83 00 0c 	sw (sp+12),r3
 2000158:	5b 84 00 10 	sw (sp+16),r4
 200015c:	5b 85 00 14 	sw (sp+20),r5
 2000160:	5b 86 00 18 	sw (sp+24),r6
 2000164:	5b 87 00 1c 	sw (sp+28),r7
 2000168:	5b 88 00 20 	sw (sp+32),r8
 200016c:	5b 89 00 24 	sw (sp+36),r9
 2000170:	5b 8a 00 28 	sw (sp+40),r10
 2000174:	5b 9e 00 34 	sw (sp+52),ea
 2000178:	5b 9f 00 38 	sw (sp+56),ba
 200017c:	2b 81 00 3c 	lw r1,(sp+60)
 2000180:	5b 81 00 30 	sw (sp+48),r1
 2000184:	bb 80 08 00 	mv r1,sp
 2000188:	34 21 00 3c 	addi r1,r1,60
 200018c:	5b 81 00 2c 	sw (sp+44),r1
 2000190:	98 21 08 00 	xor r1,r1,r1
 2000194:	d0 01 00 00 	wcsr IE,r1
 2000198:	c3 a0 00 00 	ret

0200019c <_restore_all_and_return>:
 200019c:	34 01 00 02 	mvi r1,2
 20001a0:	d0 01 00 00 	wcsr IE,r1
 20001a4:	2b 81 00 04 	lw r1,(sp+4)
 20001a8:	2b 82 00 08 	lw r2,(sp+8)
 20001ac:	2b 83 00 0c 	lw r3,(sp+12)
 20001b0:	2b 84 00 10 	lw r4,(sp+16)
 20001b4:	2b 85 00 14 	lw r5,(sp+20)
 20001b8:	2b 86 00 18 	lw r6,(sp+24)
 20001bc:	2b 87 00 1c 	lw r7,(sp+28)
 20001c0:	2b 88 00 20 	lw r8,(sp+32)
 20001c4:	2b 89 00 24 	lw r9,(sp+36)
 20001c8:	2b 8a 00 28 	lw r10,(sp+40)
 20001cc:	2b 9d 00 30 	lw ra,(sp+48)
 20001d0:	2b 9e 00 34 	lw ea,(sp+52)
 20001d4:	2b 9f 00 38 	lw ba,(sp+56)
 20001d8:	2b 9c 00 2c 	lw sp,(sp+44)
 20001dc:	34 00 00 00 	nop
 20001e0:	c3 c0 00 00 	eret
Disassembly of section .text:

020001e4 <main>:

/*
 * MAIN TASK
 */
int main(void)
{
 20001e4:	37 9c ff f8 	addi sp,sp,-8
 20001e8:	5b 8b 00 08 	sw (sp+8),r11
 20001ec:	5b 9d 00 04 	sw (sp+4),ra
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 20001f0:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 20001f4:	38 21 00 01 	ori r1,r1,0x1
 20001f8:	d0 01 00 00 	wcsr IE,r1

/* User functions */
void write_led(volatile unsigned int led)		// Function to turn on the leds 
{
    MicoGPIO_t *ledc = (MicoGPIO_t *)LED_BASE_ADDRESS;
    ledc->data = (EE_UINT8)led;
 20001fc:	78 0b 80 00 	mvhi r11,0x8000
 2000200:	34 03 00 ff 	mvi r3,255
 2000204:	39 6b 00 80 	ori r11,r11,0x80
	return EE_hal_uart_return_error(& EE_ST_NAME(lc)); }
	
/* User functions (API): */  
#ifdef EE_UART1_NAME_UC
DECLARE_STRUCT_UART(EE_UART1_NAME_UC, EE_UART1_NAME_LC)
DECLARE_FUNC_UART(EE_UART1_NAME_UC, EE_UART1_NAME_LC)
 2000208:	78 01 02 00 	mvhi r1,0x200
 200020c:	78 02 00 01 	mvhi r2,0x1
 2000210:	59 63 00 00 	sw (r11+0),r3
 2000214:	38 42 c2 00 	ori r2,r2,0xc200
 2000218:	38 21 17 a4 	ori r1,r1,0x17a4
 200021c:	34 03 00 03 	mvi r3,3
 2000220:	f8 00 02 98 	calli 2000c80 <EE_hal_uart_config>
	#else
	mode = EE_UART_RXTX_ISR;
	#endif
	
	/* Set ISR mode */
	if( EE_uart_set_mode(mode) == EE_UART_OK )
 2000224:	78 01 02 00 	mvhi r1,0x200
 2000228:	38 21 17 a4 	ori r1,r1,0x17a4
 200022c:	34 02 00 33 	mvi r2,51
 2000230:	f8 00 02 45 	calli 2000b44 <EE_hal_uart_set_mode>
 2000234:	5c 20 00 0d 	bne r1,r0,2000268 <_ftext_rom+0x84>
 2000238:	78 0b 00 01 	mvhi r11,0x1
 200023c:	b8 20 10 00 	mv r2,r1
	{
			/* Activate a periodic task */
    		while(1)
    		{
	 			for(i=0;i<100000;i++);
 2000240:	39 6b 86 9f 	ori r11,r11,0x869f
   				ActivateTask(Task1);		// Task1 is used to fill tx buffer and get bytes from rx buffer...  
 2000244:	34 01 00 00 	mvi r1,0
	if( EE_uart_set_mode(mode) == EE_UART_OK )
	{
			/* Activate a periodic task */
    		while(1)
    		{
	 			for(i=0;i<100000;i++);
 2000248:	4d 62 00 06 	bge r11,r2,2000260 <_ftext_rom+0x7c>
   				ActivateTask(Task1);		// Task1 is used to fill tx buffer and get bytes from rx buffer...  
 200024c:	f8 00 01 18 	calli 20006ac <EE_fp_ActivateTask>
 2000250:	34 02 00 00 	mvi r2,0
 2000254:	34 01 00 00 	mvi r1,0
	if( EE_uart_set_mode(mode) == EE_UART_OK )
	{
			/* Activate a periodic task */
    		while(1)
    		{
	 			for(i=0;i<100000;i++);
 2000258:	4d 62 00 02 	bge r11,r2,2000260 <_ftext_rom+0x7c>
 200025c:	e3 ff ff fc 	bi 200024c <_ftext_rom+0x68>
 2000260:	34 42 00 01 	addi r2,r2,1
 2000264:	e3 ff ff f8 	bi 2000244 <_ftext_rom+0x60>

/* User functions */
void write_led(volatile unsigned int led)		// Function to turn on the leds 
{
    MicoGPIO_t *ledc = (MicoGPIO_t *)LED_BASE_ADDRESS;
    ledc->data = (EE_UINT8)led;
 2000268:	34 01 00 f7 	mvi r1,247
 200026c:	59 61 00 00 	sw (r11+0),r1

	/* Turn on ERROR led */
	write_led(LED4);
	
    return 0;
}
 2000270:	34 01 00 00 	mvi r1,0
 2000274:	2b 9d 00 04 	lw ra,(sp+4)
 2000278:	2b 8b 00 08 	lw r11,(sp+8)
 200027c:	37 9c 00 08 	addi sp,sp,8
 2000280:	c3 a0 00 00 	ret

02000284 <FuncTask1>:

/*
 * Task 1
 */
TASK(Task1)
{
 2000284:	37 9c ff f4 	addi sp,sp,-12
 2000288:	5b 8b 00 08 	sw (sp+8),r11
 200028c:	5b 9d 00 04 	sw (sp+4),ra
 2000290:	78 01 02 00 	mvhi r1,0x200
	int ret;
    EE_UINT8 uart_byte[3];
    
    uart_byte[0] = 0;
 2000294:	34 04 00 00 	mvi r4,0
 2000298:	34 03 00 03 	mvi r3,3
 200029c:	38 21 17 a4 	ori r1,r1,0x17a4
 20002a0:	37 82 00 0c 	addi r2,sp,12
    uart_byte[1] = 0;
    uart_byte[2] = 0;
 20002a4:	33 84 00 0e 	sb (sp+14),r4
TASK(Task1)
{
	int ret;
    EE_UINT8 uart_byte[3];
    
    uart_byte[0] = 0;
 20002a8:	33 84 00 0c 	sb (sp+12),r4
    uart_byte[1] = 0;
 20002ac:	33 84 00 0d 	sb (sp+13),r4
 20002b0:	f8 00 02 09 	calli 2000ad4 <EE_hal_uart_read_buffer>
 20002b4:	b8 20 18 00 	mv r3,r1
    uart_byte[2] = 0;
    
 	ret = EE_uart_read_buffer(uart_byte,3);
 	
 	if( ret < 0 )
 20002b8:	4c 20 00 09 	bge r1,r0,20002dc <FuncTask1+0x58>

/* User functions */
void write_led(volatile unsigned int led)		// Function to turn on the leds 
{
    MicoGPIO_t *ledc = (MicoGPIO_t *)LED_BASE_ADDRESS;
    ledc->data = (EE_UINT8)led;
 20002bc:	78 01 80 00 	mvhi r1,0x8000
 20002c0:	38 21 00 80 	ori r1,r1,0x80
 20002c4:	34 02 00 fd 	mvi r2,253
 20002c8:	58 22 00 00 	sw (r1+0),r2
    		/* Turn on ERROR led */
    		write_led(LED3);
    	}
    }

}
 20002cc:	2b 9d 00 04 	lw ra,(sp+4)
 20002d0:	2b 8b 00 08 	lw r11,(sp+8)
 20002d4:	37 9c 00 0c 	addi sp,sp,12
 20002d8:	c3 a0 00 00 	ret

/* User functions */
void write_led(volatile unsigned int led)		// Function to turn on the leds 
{
    MicoGPIO_t *ledc = (MicoGPIO_t *)LED_BASE_ADDRESS;
    ledc->data = (EE_UINT8)led;
 20002dc:	78 0b 80 00 	mvhi r11,0x8000
 20002e0:	34 02 00 ff 	mvi r2,255
 20002e4:	39 6b 00 80 	ori r11,r11,0x80
 20002e8:	78 01 02 00 	mvhi r1,0x200
 20002ec:	59 62 00 00 	sw (r11+0),r2
 20002f0:	38 21 17 a4 	ori r1,r1,0x17a4
 20002f4:	37 82 00 0c 	addi r2,sp,12
 20002f8:	f8 00 01 58 	calli 2000858 <EE_hal_uart_write_buffer>
    	write_led(LED2);
    }
    else
    { 
    	write_led(NONE_LED);
    	if( EE_uart_write_buffer(uart_byte,ret) < 0 )
 20002fc:	4c 20 ff f4 	bge r1,r0,20002cc <FuncTask1+0x48>

/* User functions */
void write_led(volatile unsigned int led)		// Function to turn on the leds 
{
    MicoGPIO_t *ledc = (MicoGPIO_t *)LED_BASE_ADDRESS;
    ledc->data = (EE_UINT8)led;
 2000300:	34 01 00 fb 	mvi r1,251
 2000304:	59 61 00 00 	sw (r11+0),r1
    		/* Turn on ERROR led */
    		write_led(LED3);
    	}
    }

}
 2000308:	2b 9d 00 04 	lw ra,(sp+4)
 200030c:	2b 8b 00 08 	lw r11,(sp+8)
 2000310:	37 9c 00 0c 	addi sp,sp,12
 2000314:	c3 a0 00 00 	ret

02000318 <LatticeDDInit>:
//  
/////////////////////////////////////////////////////////////////////////////
    #include "DDStructs.h"

    void LatticeDDInit(void)
    {
 2000318:	37 9c ff fc 	addi sp,sp,-4
 200031c:	5b 9d 00 04 	sw (sp+4),ra
        LatticeMico32Init(&lm32_top_LM32);
        // Needed only to use the Jtag interface for I/O
#endif

        // Invoke application's main routine
        main();
 2000320:	fb ff ff b1 	calli 20001e4 <_ftext_rom>
    }
 2000324:	2b 9d 00 04 	lw ra,(sp+4)
 2000328:	37 9c 00 04 	addi sp,sp,4
 200032c:	c3 a0 00 00 	ret

02000330 <EE_mico32_register_ISR>:


#ifndef __STATIC_ISR_TABLE__

void EE_mico32_register_ISR(int level, EE_mico32_ISR_handler fun)
{
 2000330:	b8 20 20 00 	mv r4,r1
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000334:	90 00 28 00 	rcsr r5,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000338:	34 01 ff fe 	mvi r1,-2
 200033c:	a0 a1 08 00 	and r1,r5,r1
 2000340:	d0 01 00 00 	wcsr IE,r1
    int mask;
    EE_FREG intst = EE_mico32_disableIRQ();
    EE_mico32_ISR_table[level] = fun;
 2000344:	78 03 02 00 	mvhi r3,0x200
 2000348:	3c 81 00 02 	sli r1,r4,2
 200034c:	38 63 17 fc 	ori r3,r3,0x17fc
 2000350:	b4 61 18 00 	add r3,r3,r1
 2000354:	58 62 00 00 	sw (r3+0),r2


__INLINE__ int __ALWAYS_INLINE__ mico32_get_reg_im(void)
{
    int im;
    asm volatile ( "rcsr %0,im":"=r"(im) );
 2000358:	90 20 18 00 	rcsr r3,IM
    mask = mico32_get_reg_im();
    if (fun)
        mask |= 1 << level;
 200035c:	34 01 00 01 	mvi r1,1
 2000360:	bc 24 08 00 	sl r1,r1,r4
 2000364:	b8 61 08 00 	or r1,r3,r1
{
    int mask;
    EE_FREG intst = EE_mico32_disableIRQ();
    EE_mico32_ISR_table[level] = fun;
    mask = mico32_get_reg_im();
    if (fun)
 2000368:	44 40 00 08 	be r2,r0,2000388 <EE_mico32_register_ISR+0x58>
}


__INLINE__ void __ALWAYS_INLINE__ mico32_set_reg_im(int im)
{
    asm volatile ( "wcsr im,%0"::"r"(im) );
 200036c:	d0 21 00 00 	wcsr IM,r1
        mask |= 1 << level;
    else
        mask &= ~(1 << level);
    mico32_set_reg_im(mask);
    if (EE_mico32_are_IRQs_enabled(intst))
 2000370:	20 a1 00 01 	andi r1,r5,0x1
 2000374:	44 20 00 04 	be r1,r0,2000384 <EE_mico32_register_ISR+0x54>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000378:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 200037c:	38 21 00 01 	ori r1,r1,0x1
 2000380:	d0 01 00 00 	wcsr IE,r1
 2000384:	c3 a0 00 00 	ret
    EE_mico32_ISR_table[level] = fun;
    mask = mico32_get_reg_im();
    if (fun)
        mask |= 1 << level;
    else
        mask &= ~(1 << level);
 2000388:	34 01 00 01 	mvi r1,1
 200038c:	bc 24 08 00 	sl r1,r1,r4
 2000390:	a4 20 08 00 	not r1,r1
 2000394:	a0 61 08 00 	and r1,r3,r1
 2000398:	e3 ff ff f5 	bi 200036c <EE_mico32_register_ISR+0x3c>

0200039c <MicoISRHandler>:


/* Possible improvement: Enable higher-level interrupts while processing lower
 * level interrupts, even in this function */
void MicoISRHandler(void)
{
 200039c:	37 9c ff f0 	addi sp,sp,-16
 20003a0:	5b 8b 00 10 	sw (sp+16),r11
 20003a4:	5b 8c 00 0c 	sw (sp+12),r12
 20003a8:	5b 8d 00 08 	sw (sp+8),r13
 20003ac:	5b 9d 00 04 	sw (sp+4),ra
    EE_increment_IRQ_nesting_level();
 20003b0:	78 0d 02 00 	mvhi r13,0x200
 20003b4:	39 ad 18 84 	ori r13,r13,0x1884
 20003b8:	34 01 00 01 	mvi r1,1
 20003bc:	59 a1 00 00 	sw (r13+0),r1


__INLINE__ int __ALWAYS_INLINE__ mico32_get_reg_ip(void)
{
    int ip;
    asm volatile ( "rcsr %0,ip":"=r"(ip) );
 20003c0:	90 40 10 00 	rcsr r2,IP


__INLINE__ int __ALWAYS_INLINE__ mico32_get_reg_im(void)
{
    int im;
    asm volatile ( "rcsr %0,im":"=r"(im) );
 20003c4:	90 20 08 00 	rcsr r1,IM
    int im, ip;

    for (;;) {
        ip = mico32_get_reg_ip();
        im = mico32_get_reg_im();
        ip &= im;
 20003c8:	a0 41 10 00 	and r2,r2,r1
        if (ip == 0)
 20003cc:	44 40 00 15 	be r2,r0,2000420 <MicoISRHandler+0x84>
 20003d0:	78 0c 02 00 	mvhi r12,0x200
 20003d4:	39 8c 17 fc 	ori r12,r12,0x17fc
 20003d8:	20 43 00 01 	andi r3,r2,0x1
 20003dc:	34 0b 00 01 	mvi r11,1
            break;
        for (mask = 1, level = 0; ; ++level, mask <<= 1) {
            if (ip & mask) {
 20003e0:	5c 60 00 29 	bne r3,r0,2000484 <MicoISRHandler+0xe8>
        ip = mico32_get_reg_ip();
        im = mico32_get_reg_im();
        ip &= im;
        if (ip == 0)
            break;
        for (mask = 1, level = 0; ; ++level, mask <<= 1) {
 20003e4:	b5 6b 58 00 	add r11,r11,r11
            if (ip & mask) {
 20003e8:	a1 62 08 00 	and r1,r11,r2
        ip = mico32_get_reg_ip();
        im = mico32_get_reg_im();
        ip &= im;
        if (ip == 0)
            break;
        for (mask = 1, level = 0; ; ++level, mask <<= 1) {
 20003ec:	34 63 00 01 	addi r3,r3,1
            if (ip & mask) {
 20003f0:	44 20 ff fd 	be r1,r0,20003e4 <MicoISRHandler+0x48>
                EE_mico32_ISR_handler f = EE_mico32_ISR_table[level];
 20003f4:	3c 61 00 02 	sli r1,r3,2
 20003f8:	b5 81 08 00 	add r1,r12,r1
 20003fc:	28 22 00 00 	lw r2,(r1+0)
                if (f)
 2000400:	44 40 00 03 	be r2,r0,200040c <MicoISRHandler+0x70>
*/
#else /* __IRQ_STACK_NEEDED__ is defined */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_call_ISR_new_stack(int irq_level, EE_mico32_ISR_handler fun, int nesting_level)
{
    EE_std_enableIRQ_nested(); /* Enable IRQ if nesting is allowed */
    fun(irq_level);
 2000404:	b8 60 08 00 	mv r1,r3
 2000408:	d8 40 00 00 	call r2
}


__INLINE__ void __ALWAYS_INLINE__ mico32_clear_ip_mask(int mask)
{
    asm volatile ( "wcsr ip,%0"::"r"(mask) );
 200040c:	d0 4b 00 00 	wcsr IP,r11


__INLINE__ int __ALWAYS_INLINE__ mico32_get_reg_ip(void)
{
    int ip;
    asm volatile ( "rcsr %0,ip":"=r"(ip) );
 2000410:	90 40 10 00 	rcsr r2,IP


__INLINE__ int __ALWAYS_INLINE__ mico32_get_reg_im(void)
{
    int im;
    asm volatile ( "rcsr %0,im":"=r"(im) );
 2000414:	90 20 08 00 	rcsr r1,IM
    int im, ip;

    for (;;) {
        ip = mico32_get_reg_ip();
        im = mico32_get_reg_im();
        ip &= im;
 2000418:	a0 22 10 00 	and r2,r1,r2
        if (ip == 0)
 200041c:	5c 40 ff ef 	bne r2,r0,20003d8 <MicoISRHandler+0x3c>
                mico32_clear_ip_mask(mask);
                break;
            }
        }
    }
    EE_decrement_IRQ_nesting_level();
 2000420:	34 01 00 00 	mvi r1,0
 2000424:	59 a1 00 00 	sw (r13+0),r1
 * the scheduler and launch a new scheduled task (if any), or change the current
 * stack (if needed); return whenever there is nothing else to do.
 */
__INLINE__ void __ALWAYS_INLINE__ EE_std_after_IRQ_schedule(void)
{
    EE_IRQ_end_instance();
 2000428:	f8 00 00 57 	calli 2000584 <EE_IRQ_end_instance>
    if (EE_std_need_context_change(EE_std_endcycle_next_tid))
 200042c:	78 01 02 00 	mvhi r1,0x200
 2000430:	38 21 18 88 	ori r1,r1,0x1888
 2000434:	28 25 00 00 	lw r5,(r1+0)
 2000438:	4c a0 00 0b 	bge r5,r0,2000464 <MicoISRHandler+0xc8>
 200043c:	34 a3 00 01 	addi r3,r5,1
 2000440:	3c 63 00 02 	sli r3,r3,2
 2000444:	78 01 02 00 	mvhi r1,0x200
 2000448:	38 21 14 1c 	ori r1,r1,0x141c
 200044c:	78 02 02 00 	mvhi r2,0x200
 2000450:	b4 23 08 00 	add r1,r1,r3
 2000454:	38 42 17 f0 	ori r2,r2,0x17f0
 2000458:	28 24 00 00 	lw r4,(r1+0)
 200045c:	28 43 00 00 	lw r3,(r2+0)
 2000460:	44 83 00 03 	be r4,r3,200046c <MicoISRHandler+0xd0>
        EE_std_change_context(EE_std_endcycle_next_tid);
 2000464:	b8 a0 08 00 	mv r1,r5
 2000468:	f8 00 00 09 	calli 200048c <EE_std_change_context>
        /* Outer nesting level: call the scheduler.  If we have also type-ISR1
         * interrupts, the scheduler should be called only for type-ISR2
         * interrupts. */
        EE_std_after_IRQ_schedule();
    }
}
 200046c:	2b 9d 00 04 	lw ra,(sp+4)
 2000470:	2b 8b 00 10 	lw r11,(sp+16)
 2000474:	2b 8c 00 0c 	lw r12,(sp+12)
 2000478:	2b 8d 00 08 	lw r13,(sp+8)
 200047c:	37 9c 00 10 	addi sp,sp,16
 2000480:	c3 a0 00 00 	ret
        im = mico32_get_reg_im();
        ip &= im;
        if (ip == 0)
            break;
        for (mask = 1, level = 0; ; ++level, mask <<= 1) {
            if (ip & mask) {
 2000484:	34 03 00 00 	mvi r3,0
 2000488:	e3 ff ff db 	bi 20003f4 <MicoISRHandler+0x58>

0200048c <EE_std_change_context>:
 200048c:	3c 22 00 02 	sli r2,r1,2
 2000490:	78 03 02 00 	mvhi r3,0x200
 2000494:	38 63 14 1c 	ori r3,r3,0x141c
 2000498:	b4 62 10 00 	add r2,r3,r2
 200049c:	28 42 00 04 	lw r2,(r2+4)
 20004a0:	78 03 02 00 	mvhi r3,0x200
 20004a4:	38 63 17 f0 	ori r3,r3,0x17f0
 20004a8:	28 64 00 00 	lw r4,(r3+0)
 20004ac:	44 44 00 2e 	be r2,r4,2000564 <_end_change_stacks>
 20004b0:	5b 9d ff bc 	sw (sp+-68),ra
 20004b4:	5b 9b ff c0 	sw (sp+-64),fp
 20004b8:	5b 9a ff c4 	sw (sp+-60),gp
 20004bc:	5b 99 ff c8 	sw (sp+-56),r25
 20004c0:	5b 98 ff cc 	sw (sp+-52),r24
 20004c4:	5b 97 ff d0 	sw (sp+-48),r23
 20004c8:	5b 96 ff d4 	sw (sp+-44),r22
 20004cc:	5b 95 ff d8 	sw (sp+-40),r21
 20004d0:	5b 94 ff dc 	sw (sp+-36),r20
 20004d4:	5b 93 ff e0 	sw (sp+-32),r19
 20004d8:	5b 92 ff e4 	sw (sp+-28),r18
 20004dc:	5b 91 ff e8 	sw (sp+-24),r17
 20004e0:	5b 90 ff ec 	sw (sp+-20),r16
 20004e4:	5b 8f ff f0 	sw (sp+-16),r15
 20004e8:	5b 8e ff f4 	sw (sp+-12),r14
 20004ec:	5b 8d ff f8 	sw (sp+-8),r13
 20004f0:	5b 8c ff fc 	sw (sp+-4),r12
 20004f4:	5b 8b 00 00 	sw (sp+0),r11
 20004f8:	78 05 02 00 	mvhi r5,0x200
 20004fc:	38 a5 17 9c 	ori r5,r5,0x179c
 2000500:	3c 84 00 02 	sli r4,r4,2
 2000504:	b4 a4 20 00 	add r4,r5,r4
 2000508:	58 9c 00 00 	sw (r4+0),sp
 200050c:	58 62 00 00 	sw (r3+0),r2
 2000510:	3c 42 00 02 	sli r2,r2,2
 2000514:	b4 a2 10 00 	add r2,r5,r2
 2000518:	28 5c 00 00 	lw sp,(r2+0)
 200051c:	2b 9d ff bc 	lw ra,(sp+-68)
 2000520:	2b 9b ff c0 	lw fp,(sp+-64)
 2000524:	2b 9a ff c4 	lw gp,(sp+-60)
 2000528:	2b 99 ff c8 	lw r25,(sp+-56)
 200052c:	2b 98 ff cc 	lw r24,(sp+-52)
 2000530:	2b 97 ff d0 	lw r23,(sp+-48)
 2000534:	2b 96 ff d4 	lw r22,(sp+-44)
 2000538:	2b 95 ff d8 	lw r21,(sp+-40)
 200053c:	2b 94 ff dc 	lw r20,(sp+-36)
 2000540:	2b 93 ff e0 	lw r19,(sp+-32)
 2000544:	2b 92 ff e4 	lw r18,(sp+-28)
 2000548:	2b 91 ff e8 	lw r17,(sp+-24)
 200054c:	2b 90 ff ec 	lw r16,(sp+-20)
 2000550:	2b 8f ff f0 	lw r15,(sp+-16)
 2000554:	2b 8e ff f4 	lw r14,(sp+-12)
 2000558:	2b 8d ff f8 	lw r13,(sp+-8)
 200055c:	2b 8c ff fc 	lw r12,(sp+-4)
 2000560:	2b 8b 00 00 	lw r11,(sp+0)

02000564 <_end_change_stacks>:
 2000564:	48 01 00 07 	bg r0,r1,2000580 <_end_run_thread>
 2000568:	37 9c ff fc 	addi sp,sp,-4
 200056c:	5b 9d 00 04 	sw (sp+4),ra
 2000570:	f8 00 02 c3 	calli 200107c <EE_std_run_task_code>
 2000574:	2b 9d 00 04 	lw ra,(sp+4)
 2000578:	37 9c 00 04 	addi sp,sp,4
 200057c:	e3 ff ff c4 	bi 200048c <EE_std_change_context>

02000580 <_end_run_thread>:
 2000580:	c3 a0 00 00 	ret

02000584 <EE_IRQ_end_instance>:
   If the HAL allow IRQ nesting the C_end_instance should work as follows:
   - it must implement the preemption test only if it is the last IRQ on the stack
   - if there are other interrupts on the stack the IRQ end_instance should do nothing
*/
void EE_IRQ_end_instance(void)
{
 2000584:	37 9c ff fc 	addi sp,sp,-4
 2000588:	5b 9d 00 04 	sw (sp+4),ra

/* return the first ready task without extracting it */
#ifndef __PRIVATE_RQ_QUERYFIRST__
__INLINE__ EE_TID __ALWAYS_INLINE__ EE_rq_queryfirst(void)
{
    return EE_rqfirst;  
 200058c:	78 01 02 00 	mvhi r1,0x200
 2000590:	38 21 15 30 	ori r1,r1,0x1530
 2000594:	28 21 00 00 	lw r1,(r1+0)
    register EE_TID t;

    t = EE_rq_queryfirst();
    if (t != EE_NIL && EE_sys_ceiling < EE_th_ready_prio[t]) {
 2000598:	34 02 ff ff 	mvi r2,-1
 200059c:	44 22 00 22 	be r1,r2,2000624 <EE_IRQ_end_instance+0xa0>
 20005a0:	3c 24 00 02 	sli r4,r1,2
 20005a4:	78 01 02 00 	mvhi r1,0x200
 20005a8:	38 21 14 14 	ori r1,r1,0x1414
 20005ac:	78 05 02 00 	mvhi r5,0x200
 20005b0:	38 a5 17 ec 	ori r5,r5,0x17ec
 20005b4:	b4 24 08 00 	add r1,r1,r4
 20005b8:	28 22 00 00 	lw r2,(r1+0)
 20005bc:	28 a6 00 00 	lw r6,(r5+0)
 20005c0:	50 c2 00 19 	bgeu r6,r2,2000624 <EE_IRQ_end_instance+0xa0>
      register int flag;

      flag = EE_th_status[t] & EE_WASSTACKED;
#endif

      EE_sys_ceiling |= EE_th_dispatch_prio[t];
 20005c4:	78 02 02 00 	mvhi r2,0x200
 20005c8:	38 42 14 18 	ori r2,r2,0x1418
    t = EE_rq_queryfirst();
    if (t != EE_NIL && EE_sys_ceiling < EE_th_ready_prio[t]) {
#if defined(__MULTI__)
      register int flag;

      flag = EE_th_status[t] & EE_WASSTACKED;
 20005cc:	78 03 02 00 	mvhi r3,0x200
#endif

      EE_sys_ceiling |= EE_th_dispatch_prio[t];
 20005d0:	b4 44 10 00 	add r2,r2,r4
    t = EE_rq_queryfirst();
    if (t != EE_NIL && EE_sys_ceiling < EE_th_ready_prio[t]) {
#if defined(__MULTI__)
      register int flag;

      flag = EE_th_status[t] & EE_WASSTACKED;
 20005d4:	38 63 15 24 	ori r3,r3,0x1524
 20005d8:	b4 64 18 00 	add r3,r3,r4
#endif

      EE_sys_ceiling |= EE_th_dispatch_prio[t];
 20005dc:	28 41 00 00 	lw r1,(r2+0)
    t = EE_rq_queryfirst();
    if (t != EE_NIL && EE_sys_ceiling < EE_th_ready_prio[t]) {
#if defined(__MULTI__)
      register int flag;

      flag = EE_th_status[t] & EE_WASSTACKED;
 20005e0:	28 64 00 00 	lw r4,(r3+0)
#endif

      EE_sys_ceiling |= EE_th_dispatch_prio[t];

#if defined(__MULTI__) || defined(__WITH_STATUS__)
      EE_th_status[t] = EE_STACKED;
 20005e4:	34 02 00 02 	mvi r2,2
      register int flag;

      flag = EE_th_status[t] & EE_WASSTACKED;
#endif

      EE_sys_ceiling |= EE_th_dispatch_prio[t];
 20005e8:	b8 26 08 00 	or r1,r1,r6
 20005ec:	58 a1 00 00 	sw (r5+0),r1

#if defined(__MULTI__) || defined(__WITH_STATUS__)
      EE_th_status[t] = EE_STACKED;
 20005f0:	58 62 00 00 	sw (r3+0),r2
    t = EE_rq_queryfirst();
    if (t != EE_NIL && EE_sys_ceiling < EE_th_ready_prio[t]) {
#if defined(__MULTI__)
      register int flag;

      flag = EE_th_status[t] & EE_WASSTACKED;
 20005f4:	20 84 00 08 	andi r4,r4,0x8
#if defined(__MULTI__) || defined(__WITH_STATUS__)
      EE_th_status[t] = EE_STACKED;
#endif

#if defined(__MULTI__)
      if (flag)
 20005f8:	44 80 00 17 	be r4,r0,2000654 <EE_IRQ_end_instance+0xd0>
	EE_hal_IRQ_stacked(EE_rq2stk_exchange());
 20005fc:	f8 00 00 1d 	calli 2000670 <EE_rq2stk_exchange>
}


__INLINE__ void __ALWAYS_INLINE__ EE_hal_endcycle_stacked(EE_TID tid)
{
    EE_std_endcycle_next_tid = EE_std_mark_tid_stacked(tid);
 2000600:	78 02 80 00 	mvhi r2,0x8000
 2000604:	38 42 00 00 	ori r2,r2,0x0
 2000608:	78 03 02 00 	mvhi r3,0x200
 200060c:	b8 22 08 00 	or r1,r1,r2
 2000610:	38 63 18 88 	ori r3,r3,0x1888
 2000614:	58 61 00 00 	sw (r3+0),r1
      EE_hal_IRQ_ready(EE_rq2stk_exchange());
#endif
    } else {
      EE_hal_IRQ_stacked(EE_stk_queryfirst());
    }
}
 2000618:	2b 9d 00 04 	lw ra,(sp+4)
 200061c:	37 9c 00 04 	addi sp,sp,4
 2000620:	c3 a0 00 00 	ret
 2000624:	78 01 02 00 	mvhi r1,0x200
 2000628:	38 21 15 2c 	ori r1,r1,0x152c
 200062c:	28 23 00 00 	lw r3,(r1+0)
 2000630:	78 02 80 00 	mvhi r2,0x8000
 2000634:	38 42 00 00 	ori r2,r2,0x0
 2000638:	78 01 02 00 	mvhi r1,0x200
 200063c:	b8 62 18 00 	or r3,r3,r2
 2000640:	38 21 18 88 	ori r1,r1,0x1888
 2000644:	58 23 00 00 	sw (r1+0),r3
 2000648:	2b 9d 00 04 	lw ra,(sp+4)
 200064c:	37 9c 00 04 	addi sp,sp,4
 2000650:	c3 a0 00 00 	ret

#if defined(__MULTI__)
      if (flag)
	EE_hal_IRQ_stacked(EE_rq2stk_exchange());
      else
	EE_hal_IRQ_ready(EE_rq2stk_exchange());
 2000654:	f8 00 00 07 	calli 2000670 <EE_rq2stk_exchange>
}


__INLINE__ void __ALWAYS_INLINE__ EE_hal_endcycle_ready(EE_TID tid)
{
    EE_std_endcycle_next_tid = tid;
 2000658:	78 02 02 00 	mvhi r2,0x200
 200065c:	38 42 18 88 	ori r2,r2,0x1888
 2000660:	58 41 00 00 	sw (r2+0),r1
      EE_hal_IRQ_ready(EE_rq2stk_exchange());
#endif
    } else {
      EE_hal_IRQ_stacked(EE_stk_queryfirst());
    }
}
 2000664:	2b 9d 00 04 	lw ra,(sp+4)
 2000668:	37 9c 00 04 	addi sp,sp,4
 200066c:	c3 a0 00 00 	ret

02000670 <EE_rq2stk_exchange>:

#include "ee_internal.h"

#ifndef __PRIVATE_RQ2STK_EXCHANGE__
EE_TID EE_rq2stk_exchange(void)
{
 2000670:	78 04 02 00 	mvhi r4,0x200
 2000674:	38 84 15 30 	ori r4,r4,0x1530
 2000678:	28 81 00 00 	lw r1,(r4+0)
  EE_TID temp;

  temp = EE_rqfirst;
  
  // extract the first task from the ready queue
  EE_rqfirst = EE_th_next[temp]; 
 200067c:	78 02 02 00 	mvhi r2,0x200
 2000680:	38 42 15 28 	ori r2,r2,0x1528
 2000684:	3c 25 00 02 	sli r5,r1,2
  // insert the extracted task on the topo of the stack
  EE_th_next[temp] = EE_stkfirst;
 2000688:	78 03 02 00 	mvhi r3,0x200
  EE_TID temp;

  temp = EE_rqfirst;
  
  // extract the first task from the ready queue
  EE_rqfirst = EE_th_next[temp]; 
 200068c:	b4 45 10 00 	add r2,r2,r5
 2000690:	28 45 00 00 	lw r5,(r2+0)
  // insert the extracted task on the topo of the stack
  EE_th_next[temp] = EE_stkfirst;
 2000694:	38 63 15 2c 	ori r3,r3,0x152c
  EE_TID temp;

  temp = EE_rqfirst;
  
  // extract the first task from the ready queue
  EE_rqfirst = EE_th_next[temp]; 
 2000698:	58 85 00 00 	sw (r4+0),r5
  // insert the extracted task on the topo of the stack
  EE_th_next[temp] = EE_stkfirst;
 200069c:	28 64 00 00 	lw r4,(r3+0)
  EE_stkfirst = temp;
 20006a0:	58 61 00 00 	sw (r3+0),r1
  temp = EE_rqfirst;
  
  // extract the first task from the ready queue
  EE_rqfirst = EE_th_next[temp]; 
  // insert the extracted task on the topo of the stack
  EE_th_next[temp] = EE_stkfirst;
 20006a4:	58 44 00 00 	sw (r2+0),r4
  EE_stkfirst = temp;

  return temp;
}
 20006a8:	c3 a0 00 00 	ret

020006ac <EE_fp_ActivateTask>:
#include "ee_internal.h"

#ifndef __PRIVATE_ACTIVATETASK__

void EE_fp_ActivateTask(EE_TID t)
{
 20006ac:	37 9c ff ec 	addi sp,sp,-20
 20006b0:	5b 8b 00 14 	sw (sp+20),r11
 20006b4:	5b 8c 00 10 	sw (sp+16),r12
 20006b8:	5b 8d 00 0c 	sw (sp+12),r13
 20006bc:	5b 8e 00 08 	sw (sp+8),r14
 20006c0:	5b 9d 00 04 	sw (sp+4),ra
 20006c4:	b8 20 20 00 	mv r4,r1
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 20006c8:	90 00 70 00 	rcsr r14,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 20006cc:	34 01 ff fe 	mvi r1,-2
 20006d0:	a1 c1 08 00 	and r1,r14,r1
 20006d4:	d0 01 00 00 	wcsr IE,r1
#endif
    
    flag = EE_hal_begin_nested_primitive();
    
    /* check for first activation */
    if (EE_th_nact[t] == 0) {
 20006d8:	78 0b 02 00 	mvhi r11,0x200
 20006dc:	3c 8c 00 02 	sli r12,r4,2
 20006e0:	39 6b 17 f8 	ori r11,r11,0x17f8
 20006e4:	b5 6c 68 00 	add r13,r11,r12
 20006e8:	29 a3 00 00 	lw r3,(r13+0)
 20006ec:	44 60 00 37 	be r3,r0,20007c8 <EE_fp_ActivateTask+0x11c>
#endif
      EE_rq_insert(t);
    }
    
    /* activate the task avoiding the counter wraparound */
    if (EE_th_nact[t] != EE_MAX_NACT)
 20006f0:	34 01 ff ff 	mvi r1,-1
 20006f4:	44 61 00 04 	be r3,r1,2000704 <EE_fp_ActivateTask+0x58>
      EE_th_nact[t] ++;
 20006f8:	b5 6c 10 00 	add r2,r11,r12
 20006fc:	34 61 00 01 	addi r1,r3,1
 2000700:	58 41 00 00 	sw (r2+0),r1
    
    /* check for preemption */
    if (!EE_hal_get_IRQ_nesting_level()) {
 2000704:	78 01 02 00 	mvhi r1,0x200
 2000708:	38 21 18 84 	ori r1,r1,0x1884
 200070c:	28 22 00 00 	lw r2,(r1+0)
 2000710:	5c 40 00 22 	bne r2,r0,2000798 <EE_fp_ActivateTask+0xec>
 2000714:	78 01 02 00 	mvhi r1,0x200
 2000718:	38 21 15 30 	ori r1,r1,0x1530
 200071c:	28 21 00 00 	lw r1,(r1+0)
      tmp = EE_rq_queryfirst();
      if (tmp != EE_NIL) {
 2000720:	34 02 ff ff 	mvi r2,-1
 2000724:	44 22 00 1d 	be r1,r2,2000798 <EE_fp_ActivateTask+0xec>
	if (EE_sys_ceiling < EE_th_ready_prio[tmp]) {
 2000728:	3c 23 00 02 	sli r3,r1,2
 200072c:	78 01 02 00 	mvhi r1,0x200
 2000730:	38 21 14 14 	ori r1,r1,0x1414
 2000734:	78 05 02 00 	mvhi r5,0x200
 2000738:	38 a5 17 ec 	ori r5,r5,0x17ec
 200073c:	b4 23 08 00 	add r1,r1,r3
 2000740:	28 22 00 00 	lw r2,(r1+0)
 2000744:	28 a6 00 00 	lw r6,(r5+0)
 2000748:	50 c2 00 14 	bgeu r6,r2,2000798 <EE_fp_ActivateTask+0xec>
	  
#if defined(__MULTI__) || defined(__WITH_STATUS__)
	  EE_th_status[tmp] = EE_STACKED;
#endif
	  
	  EE_sys_ceiling |= EE_th_dispatch_prio[tmp];
 200074c:	78 01 02 00 	mvhi r1,0x200
 2000750:	38 21 14 18 	ori r1,r1,0x1418
      if (tmp != EE_NIL) {
	if (EE_sys_ceiling < EE_th_ready_prio[tmp]) {
#if defined(__MULTI__)
	  register int wasstacked;
	  
	  wasstacked = EE_th_status[tmp] & EE_WASSTACKED;
 2000754:	78 02 02 00 	mvhi r2,0x200
	  
#if defined(__MULTI__) || defined(__WITH_STATUS__)
	  EE_th_status[tmp] = EE_STACKED;
#endif
	  
	  EE_sys_ceiling |= EE_th_dispatch_prio[tmp];
 2000758:	b4 23 08 00 	add r1,r1,r3
      if (tmp != EE_NIL) {
	if (EE_sys_ceiling < EE_th_ready_prio[tmp]) {
#if defined(__MULTI__)
	  register int wasstacked;
	  
	  wasstacked = EE_th_status[tmp] & EE_WASSTACKED;
 200075c:	38 42 15 24 	ori r2,r2,0x1524
 2000760:	b4 43 10 00 	add r2,r2,r3
	  
#if defined(__MULTI__) || defined(__WITH_STATUS__)
	  EE_th_status[tmp] = EE_STACKED;
#endif
	  
	  EE_sys_ceiling |= EE_th_dispatch_prio[tmp];
 2000764:	28 23 00 00 	lw r3,(r1+0)
      if (tmp != EE_NIL) {
	if (EE_sys_ceiling < EE_th_ready_prio[tmp]) {
#if defined(__MULTI__)
	  register int wasstacked;
	  
	  wasstacked = EE_th_status[tmp] & EE_WASSTACKED;
 2000768:	28 44 00 00 	lw r4,(r2+0)
#endif
	  
#if defined(__MULTI__) || defined(__WITH_STATUS__)
	  EE_th_status[tmp] = EE_STACKED;
 200076c:	34 01 00 02 	mvi r1,2
#endif
	  
	  EE_sys_ceiling |= EE_th_dispatch_prio[tmp];
 2000770:	b8 66 18 00 	or r3,r3,r6
	  
	  wasstacked = EE_th_status[tmp] & EE_WASSTACKED;
#endif
	  
#if defined(__MULTI__) || defined(__WITH_STATUS__)
	  EE_th_status[tmp] = EE_STACKED;
 2000774:	58 41 00 00 	sw (r2+0),r1
#endif
	  
	  EE_sys_ceiling |= EE_th_dispatch_prio[tmp];
 2000778:	58 a3 00 00 	sw (r5+0),r3
      if (tmp != EE_NIL) {
	if (EE_sys_ceiling < EE_th_ready_prio[tmp]) {
#if defined(__MULTI__)
	  register int wasstacked;
	  
	  wasstacked = EE_th_status[tmp] & EE_WASSTACKED;
 200077c:	20 84 00 08 	andi r4,r4,0x8
#endif
	  
	  EE_sys_ceiling |= EE_th_dispatch_prio[tmp];
	  
#if defined(__MULTI__)
	  if (wasstacked)
 2000780:	44 80 00 1b 	be r4,r0,20007ec <EE_fp_ActivateTask+0x140>
	    EE_hal_stkchange(EE_rq2stk_exchange());
 2000784:	fb ff ff bb 	calli 2000670 <EE_rq2stk_exchange>
#define EE_std_need_context_change(tid) (((tid) >= 0) || \
(EE_hal_active_tos != EE_std_thread_tos[tid+1]))

__INLINE__ void __ALWAYS_INLINE__ EE_hal_stkchange(EE_TID tid)
{
    EE_std_change_context(EE_std_mark_tid_stacked(tid));
 2000788:	78 02 80 00 	mvhi r2,0x8000
 200078c:	38 42 00 00 	ori r2,r2,0x0
 2000790:	b8 22 08 00 	or r1,r1,r2
 2000794:	fb ff ff 3e 	calli 200048c <EE_std_change_context>

/* Called as _last_ function of a primitive that can be called in
   an IRQ and in a task.  Enable IRQs if they were enabled before entering. */
__INLINE__ void __ALWAYS_INLINE__ EE_hal_end_nested_primitive(EE_FREG f)
{
    if (EE_mico32_are_IRQs_enabled(f))
 2000798:	21 c1 00 01 	andi r1,r14,0x1
 200079c:	44 20 00 04 	be r1,r0,20007ac <EE_fp_ActivateTask+0x100>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 20007a0:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 20007a4:	38 21 00 01 	ori r1,r1,0x1
 20007a8:	d0 01 00 00 	wcsr IE,r1
    EE_hal_end_nested_primitive(flag);
    
#ifdef __RN_TASK__
  }
#endif
}
 20007ac:	2b 9d 00 04 	lw ra,(sp+4)
 20007b0:	2b 8b 00 14 	lw r11,(sp+20)
 20007b4:	2b 8c 00 10 	lw r12,(sp+16)
 20007b8:	2b 8d 00 0c 	lw r13,(sp+12)
 20007bc:	2b 8e 00 08 	lw r14,(sp+8)
 20007c0:	37 9c 00 14 	addi sp,sp,20
 20007c4:	c3 a0 00 00 	ret
    flag = EE_hal_begin_nested_primitive();
    
    /* check for first activation */
    if (EE_th_nact[t] == 0) {
#if defined(__MULTI__) || defined(__WITH_STATUS__)
      EE_th_status[t] = EE_READY;
 20007c8:	78 02 02 00 	mvhi r2,0x200
 20007cc:	38 42 15 24 	ori r2,r2,0x1524
 20007d0:	34 03 00 01 	mvi r3,1
 20007d4:	b4 4c 10 00 	add r2,r2,r12
 20007d8:	58 43 00 00 	sw (r2+0),r3
#endif
      EE_rq_insert(t);
 20007dc:	b8 80 08 00 	mv r1,r4
 20007e0:	f8 00 02 3d 	calli 20010d4 <EE_rq_insert>
 20007e4:	29 a3 00 00 	lw r3,(r13+0)
 20007e8:	e3 ff ff c2 	bi 20006f0 <EE_fp_ActivateTask+0x44>
	  
#if defined(__MULTI__)
	  if (wasstacked)
	    EE_hal_stkchange(EE_rq2stk_exchange());
	  else
	    EE_hal_ready2stacked(EE_rq2stk_exchange());
 20007ec:	fb ff ff a1 	calli 2000670 <EE_rq2stk_exchange>
 * version, all the stack-related stuff is ignored. */


__INLINE__ void EE_hal_ready2stacked(EE_TID tid)
{
    EE_std_change_context(tid);
 20007f0:	fb ff ff 27 	calli 200048c <EE_std_change_context>
 20007f4:	e3 ff ff e9 	bi 2000798 <EE_fp_ActivateTask+0xec>

020007f8 <EE_hal_uart_enable_tx_ISR>:
	
	return EE_UART_OK;
}

int EE_hal_uart_enable_tx_ISR(EE_uart_st* usp)
{
 20007f8:	28 25 00 08 	lw r5,(r1+8)
	unsigned int intst, mode = usp->mode;;
 20007fc:	28 23 00 04 	lw r3,(r1+4)
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000800:	90 00 20 00 	rcsr r4,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000804:	34 01 ff fe 	mvi r1,-2
 2000808:	a0 81 08 00 	and r1,r4,r1
 200080c:	d0 01 00 00 	wcsr IE,r1
	MicoUart_t *uartc = usp->base; 
	
	intst = EE_mico32_disableIRQ();				
	ee_uart_tip = 1;								// transmission in progress...
 2000810:	78 02 02 00 	mvhi r2,0x200
 2000814:	34 01 00 01 	mvi r1,1
 2000818:	38 42 17 f4 	ori r2,r2,0x17f4
 200081c:	58 41 00 00 	sw (r2+0),r1
	if(EE_uart_enabled_rx_int(mode))
 2000820:	a0 61 18 00 	and r3,r3,r1
 2000824:	44 60 00 0a 	be r3,r0,200084c <EE_hal_uart_enable_tx_ISR+0x54>
		uartc->ier = (volatile unsigned int)(MICOUART_IER_RX_INT_MASK | MICOUART_IER_TX_INT_MASK);
 2000828:	34 01 00 03 	mvi r1,3
 200082c:	58 a1 00 04 	sw (r5+4),r1
	else
		uartc->ier = (volatile unsigned int)(MICOUART_IER_TX_INT_MASK);	// Enable interrupts to empty the tx buffer...
	if (EE_mico32_are_IRQs_enabled(intst))		
 2000830:	20 81 00 01 	andi r1,r4,0x1
 2000834:	44 20 00 04 	be r1,r0,2000844 <EE_hal_uart_enable_tx_ISR+0x4c>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000838:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 200083c:	38 21 00 01 	ori r1,r1,0x1
 2000840:	d0 01 00 00 	wcsr IE,r1
	   	EE_mico32_enableIRQ();
	   	
	return EE_UART_OK;	
}
 2000844:	34 01 00 00 	mvi r1,0
 2000848:	c3 a0 00 00 	ret
	intst = EE_mico32_disableIRQ();				
	ee_uart_tip = 1;								// transmission in progress...
	if(EE_uart_enabled_rx_int(mode))
		uartc->ier = (volatile unsigned int)(MICOUART_IER_RX_INT_MASK | MICOUART_IER_TX_INT_MASK);
	else
		uartc->ier = (volatile unsigned int)(MICOUART_IER_TX_INT_MASK);	// Enable interrupts to empty the tx buffer...
 200084c:	34 01 00 02 	mvi r1,2
 2000850:	58 a1 00 04 	sw (r5+4),r1
 2000854:	e3 ff ff f7 	bi 2000830 <EE_hal_uart_enable_tx_ISR+0x38>

02000858 <EE_hal_uart_write_buffer>:
	- isr mode:
		- blocking mode: wait if a transmission is in progress or if buffer is full, return the number of bytes loaded (should be loaded all characters...)
		- no-blocking mode: no wait if buffer is full or if a transmission is in progress, return the number of bytes loaded
*/
int EE_hal_uart_write_buffer(EE_uart_st* usp, EE_UINT8 *vet, int len)
{
 2000858:	37 9c ff dc 	addi sp,sp,-36
 200085c:	5b 8b 00 24 	sw (sp+36),r11
 2000860:	5b 8c 00 20 	sw (sp+32),r12
 2000864:	5b 8d 00 1c 	sw (sp+28),r13
 2000868:	5b 8e 00 18 	sw (sp+24),r14
 200086c:	5b 8f 00 14 	sw (sp+20),r15
 2000870:	5b 90 00 10 	sw (sp+16),r16
 2000874:	5b 91 00 0c 	sw (sp+12),r17
 2000878:	5b 92 00 08 	sw (sp+8),r18
 200087c:	5b 9d 00 04 	sw (sp+4),ra
	int ret,i;
  
	MicoUart_t *uartc = usp->base; 
	
	buffer = &usp->txbuf;
	mode = usp->mode;
 2000880:	28 25 00 04 	lw r5,(r1+4)
	- isr mode:
		- blocking mode: wait if a transmission is in progress or if buffer is full, return the number of bytes loaded (should be loaded all characters...)
		- no-blocking mode: no wait if buffer is full or if a transmission is in progress, return the number of bytes loaded
*/
int EE_hal_uart_write_buffer(EE_uart_st* usp, EE_UINT8 *vet, int len)
{
 2000884:	b8 20 60 00 	mv r12,r1
 2000888:	b8 40 78 00 	mv r15,r2
	MicoUart_t *uartc = usp->base; 
	
	buffer = &usp->txbuf;
	mode = usp->mode;
	
	if( EE_uart_tx_polling(mode) )							// TX POLLING MODE
 200088c:	20 a1 00 02 	andi r1,r5,0x2
	- isr mode:
		- blocking mode: wait if a transmission is in progress or if buffer is full, return the number of bytes loaded (should be loaded all characters...)
		- no-blocking mode: no wait if buffer is full or if a transmission is in progress, return the number of bytes loaded
*/
int EE_hal_uart_write_buffer(EE_uart_st* usp, EE_UINT8 *vet, int len)
{
 2000890:	b8 60 70 00 	mv r14,r3
	unsigned int uiValue, mode;
	EE_buffer* buffer;
	int ret,i;
  
	MicoUart_t *uartc = usp->base; 
 2000894:	29 84 00 08 	lw r4,(r12+8)
	
	buffer = &usp->txbuf;
 2000898:	35 90 00 30 	addi r16,r12,48
	mode = usp->mode;
	
	if( EE_uart_tx_polling(mode) )							// TX POLLING MODE
 200089c:	44 20 00 0f 	be r1,r0,20008d8 <EE_hal_uart_write_buffer+0x80>
		}
		ret = len;											// all bytes transmitted... 
	}
	else
	{	// if there is no transmission in progress or there is a transmission in progress but we are in blocking mode
		if( !ee_uart_tip || (ee_uart_tip && EE_uart_tx_block(mode)) )
 20008a0:	78 0d 02 00 	mvhi r13,0x200
 20008a4:	39 ad 17 f4 	ori r13,r13,0x17f4
 20008a8:	29 a1 00 00 	lw r1,(r13+0)
 20008ac:	5c 20 00 35 	bne r1,r0,2000980 <EE_hal_uart_write_buffer+0x128>
		{																																			
			while(ee_uart_tip)
 20008b0:	29 a1 00 00 	lw r1,(r13+0)
 20008b4:	5c 20 ff ff 	bne r1,r0,20008b0 <EE_hal_uart_write_buffer+0x58>
				;								// wait until transmission is finished...
			for(i=0; i<len; i++)
 20008b8:	b8 20 58 00 	mv r11,r1
				if(ret == EE_BUF_OK)						// byte loaded in the tx buffer... 
					usp->err = ret; 
				else
				{
					usp->err = EE_UART_ERR_TX_BUF_FULL;
					if(!EE_uart_tx_block(mode))
 20008bc:	20 b1 00 20 	andi r17,r5,0x20
				ret = EE_buffer_putmsg(buffer, vet+i);
				if(ret == EE_BUF_OK)						// byte loaded in the tx buffer... 
					usp->err = ret; 
				else
				{
					usp->err = EE_UART_ERR_TX_BUF_FULL;
 20008c0:	34 12 ff f9 	mvi r18,-7
	{	// if there is no transmission in progress or there is a transmission in progress but we are in blocking mode
		if( !ee_uart_tip || (ee_uart_tip && EE_uart_tx_block(mode)) )
		{																																			
			while(ee_uart_tip)
				;								// wait until transmission is finished...
			for(i=0; i<len; i++)
 20008c4:	49 c1 00 24 	bg r14,r1,2000954 <EE_hal_uart_write_buffer+0xfc>
						while(ee_uart_tip)
							;								// wait until transmission is finished...
					}
				}
			}
			EE_hal_uart_enable_tx_ISR(usp);					// enable tx interrupt
 20008c8:	b9 80 08 00 	mv r1,r12
 20008cc:	fb ff ff cb 	calli 20007f8 <EE_hal_uart_enable_tx_ISR>
 20008d0:	b9 60 08 00 	mv r1,r11
 20008d4:	e0 00 00 0d 	bi 2000908 <EE_hal_uart_write_buffer+0xb0>
	buffer = &usp->txbuf;
	mode = usp->mode;
	
	if( EE_uart_tx_polling(mode) )							// TX POLLING MODE
	{							
		for(i=0; i<len; i++)
 20008d8:	4c 23 00 1d 	bge r1,r3,200094c <EE_hal_uart_write_buffer+0xf4>
 20008dc:	b8 20 18 00 	mv r3,r1
    				break;
				}
				else if(i==0)
				{											// if TX is not ready because another task uses tx buffer...
					usp->err = EE_UART_ERR_TX_NOT_READY;
					if(!EE_uart_tx_block(mode))				// no bytes transmitted, operation failed...
 20008e0:	20 a5 00 20 	andi r5,r5,0x20
		{
			do
			{
				/* if uart's ready to accept character, send immediately */
    			uiValue = uartc->lsr;
    			if(uiValue & MICOUART_LSR_TX_RDY_MASK)
 20008e4:	b8 20 38 00 	mv r7,r1
    				usp->err = EE_UART_OK;
    				break;
				}
				else if(i==0)
				{											// if TX is not ready because another task uses tx buffer...
					usp->err = EE_UART_ERR_TX_NOT_READY;
 20008e8:	34 06 ff f6 	mvi r6,-10
		for(i=0; i<len; i++)
		{
			do
			{
				/* if uart's ready to accept character, send immediately */
    			uiValue = uartc->lsr;
 20008ec:	28 81 00 14 	lw r1,(r4+20)
    			if(uiValue & MICOUART_LSR_TX_RDY_MASK)
 20008f0:	20 21 00 20 	andi r1,r1,0x20
 20008f4:	5c 20 00 10 	bne r1,r0,2000934 <EE_hal_uart_write_buffer+0xdc>
    				uartc->rxtx = vet[i];					// byte loaded in the uart tx buffer
    				ret = 1;
    				usp->err = EE_UART_OK;
    				break;
				}
				else if(i==0)
 20008f8:	5c 61 ff fd 	bne r3,r1,20008ec <EE_hal_uart_write_buffer+0x94>
				{											// if TX is not ready because another task uses tx buffer...
					usp->err = EE_UART_ERR_TX_NOT_READY;
 20008fc:	59 86 00 00 	sw (r12+0),r6
					if(!EE_uart_tx_block(mode))				// no bytes transmitted, operation failed...
 2000900:	5c a3 ff fb 	bne r5,r3,20008ec <EE_hal_uart_write_buffer+0x94>
 2000904:	b8 c0 08 00 	mv r1,r6
		}
	}
	
	// All done!!!
	return ret;
}
 2000908:	2b 9d 00 04 	lw ra,(sp+4)
 200090c:	2b 8b 00 24 	lw r11,(sp+36)
 2000910:	2b 8c 00 20 	lw r12,(sp+32)
 2000914:	2b 8d 00 1c 	lw r13,(sp+28)
 2000918:	2b 8e 00 18 	lw r14,(sp+24)
 200091c:	2b 8f 00 14 	lw r15,(sp+20)
 2000920:	2b 90 00 10 	lw r16,(sp+16)
 2000924:	2b 91 00 0c 	lw r17,(sp+12)
 2000928:	2b 92 00 08 	lw r18,(sp+8)
 200092c:	37 9c 00 24 	addi sp,sp,36
 2000930:	c3 a0 00 00 	ret
			{
				/* if uart's ready to accept character, send immediately */
    			uiValue = uartc->lsr;
    			if(uiValue & MICOUART_LSR_TX_RDY_MASK)
				{
    				uartc->rxtx = vet[i];					// byte loaded in the uart tx buffer
 2000934:	b5 e3 08 00 	add r1,r15,r3
 2000938:	40 22 00 00 	lbu r2,(r1+0)
	buffer = &usp->txbuf;
	mode = usp->mode;
	
	if( EE_uart_tx_polling(mode) )							// TX POLLING MODE
	{							
		for(i=0; i<len; i++)
 200093c:	34 63 00 01 	addi r3,r3,1
			{
				/* if uart's ready to accept character, send immediately */
    			uiValue = uartc->lsr;
    			if(uiValue & MICOUART_LSR_TX_RDY_MASK)
				{
    				uartc->rxtx = vet[i];					// byte loaded in the uart tx buffer
 2000940:	58 82 00 00 	sw (r4+0),r2
    				ret = 1;
    				usp->err = EE_UART_OK;
 2000944:	59 87 00 00 	sw (r12+0),r7
	buffer = &usp->txbuf;
	mode = usp->mode;
	
	if( EE_uart_tx_polling(mode) )							// TX POLLING MODE
	{							
		for(i=0; i<len; i++)
 2000948:	49 c3 ff e9 	bg r14,r3,20008ec <EE_hal_uart_write_buffer+0x94>
			EE_hal_uart_enable_tx_ISR(usp);					// enable tx interrupt
	        ret = i;										// number of bytes loaded in the tx buffer
		}
		else												// there is a transmission in progress and we are in non blocking mode
		{
			usp->err = EE_UART_ERR_TX_NOT_READY;
 200094c:	b9 c0 08 00 	mv r1,r14
 2000950:	e3 ff ff ee 	bi 2000908 <EE_hal_uart_write_buffer+0xb0>
		{																																			
			while(ee_uart_tip)
				;								// wait until transmission is finished...
			for(i=0; i<len; i++)
			{
				ret = EE_buffer_putmsg(buffer, vet+i);
 2000954:	ba 00 08 00 	mv r1,r16
 2000958:	b5 eb 10 00 	add r2,r15,r11
 200095c:	f8 00 01 65 	calli 2000ef0 <EE_buffer_putmsg>
				if(ret == EE_BUF_OK)						// byte loaded in the tx buffer... 
 2000960:	5c 20 00 0d 	bne r1,r0,2000994 <EE_hal_uart_write_buffer+0x13c>
					usp->err = ret; 
 2000964:	59 81 00 00 	sw (r12+0),r1
	{	// if there is no transmission in progress or there is a transmission in progress but we are in blocking mode
		if( !ee_uart_tip || (ee_uart_tip && EE_uart_tx_block(mode)) )
		{																																			
			while(ee_uart_tip)
				;								// wait until transmission is finished...
			for(i=0; i<len; i++)
 2000968:	35 6b 00 01 	addi r11,r11,1
 200096c:	49 cb ff fa 	bg r14,r11,2000954 <EE_hal_uart_write_buffer+0xfc>
						while(ee_uart_tip)
							;								// wait until transmission is finished...
					}
				}
			}
			EE_hal_uart_enable_tx_ISR(usp);					// enable tx interrupt
 2000970:	b9 80 08 00 	mv r1,r12
 2000974:	fb ff ff a1 	calli 20007f8 <EE_hal_uart_enable_tx_ISR>
 2000978:	b9 60 08 00 	mv r1,r11
 200097c:	e3 ff ff e3 	bi 2000908 <EE_hal_uart_write_buffer+0xb0>
		}
		ret = len;											// all bytes transmitted... 
	}
	else
	{	// if there is no transmission in progress or there is a transmission in progress but we are in blocking mode
		if( !ee_uart_tip || (ee_uart_tip && EE_uart_tx_block(mode)) )
 2000980:	29 a1 00 00 	lw r1,(r13+0)
 2000984:	5c 20 00 0c 	bne r1,r0,20009b4 <EE_hal_uart_write_buffer+0x15c>
			EE_hal_uart_enable_tx_ISR(usp);					// enable tx interrupt
	        ret = i;										// number of bytes loaded in the tx buffer
		}
		else												// there is a transmission in progress and we are in non blocking mode
		{
			usp->err = EE_UART_ERR_TX_NOT_READY;
 2000988:	34 01 ff f6 	mvi r1,-10
 200098c:	59 81 00 00 	sw (r12+0),r1
 2000990:	e3 ff ff de 	bi 2000908 <EE_hal_uart_write_buffer+0xb0>
				ret = EE_buffer_putmsg(buffer, vet+i);
				if(ret == EE_BUF_OK)						// byte loaded in the tx buffer... 
					usp->err = ret; 
				else
				{
					usp->err = EE_UART_ERR_TX_BUF_FULL;
 2000994:	59 92 00 00 	sw (r12+0),r18
					if(!EE_uart_tx_block(mode))
 2000998:	46 20 ff cc 	be r17,r0,20008c8 <EE_hal_uart_write_buffer+0x70>
						break;
					else
					{
						i--;											// restore the previous character...
						EE_hal_uart_enable_tx_ISR(usp);					// enable tx interrupt
 200099c:	b9 80 08 00 	mv r1,r12
 20009a0:	fb ff ff 96 	calli 20007f8 <EE_hal_uart_enable_tx_ISR>
						while(ee_uart_tip)
 20009a4:	29 a1 00 00 	lw r1,(r13+0)
 20009a8:	5c 20 ff ff 	bne r1,r0,20009a4 <EE_hal_uart_write_buffer+0x14c>
					usp->err = EE_UART_ERR_TX_BUF_FULL;
					if(!EE_uart_tx_block(mode))
						break;
					else
					{
						i--;											// restore the previous character...
 20009ac:	35 6b ff ff 	addi r11,r11,-1
 20009b0:	e3 ff ff ee 	bi 2000968 <EE_hal_uart_write_buffer+0x110>
		}
		ret = len;											// all bytes transmitted... 
	}
	else
	{	// if there is no transmission in progress or there is a transmission in progress but we are in blocking mode
		if( !ee_uart_tip || (ee_uart_tip && EE_uart_tx_block(mode)) )
 20009b4:	20 a1 00 20 	andi r1,r5,0x20
 20009b8:	44 20 ff f4 	be r1,r0,2000988 <EE_hal_uart_write_buffer+0x130>
 20009bc:	e3 ff ff bd 	bi 20008b0 <EE_hal_uart_write_buffer+0x58>

020009c0 <EE_hal_uart_read_byte>:
	- isr mode:
		- blocking mode: wait until rx buffer is ready, return 1
		- no-blocking mode: no wait, return EE_UART_ERR_RX_BUF_EMPTY
*/
int EE_hal_uart_read_byte(EE_uart_st* usp, EE_UINT8 *data)
{
 20009c0:	37 9c ff e8 	addi sp,sp,-24
 20009c4:	5b 8b 00 18 	sw (sp+24),r11
 20009c8:	5b 8c 00 14 	sw (sp+20),r12
 20009cc:	5b 8d 00 10 	sw (sp+16),r13
 20009d0:	5b 8e 00 0c 	sw (sp+12),r14
 20009d4:	5b 8f 00 08 	sw (sp+8),r15
 20009d8:	5b 9d 00 04 	sw (sp+4),ra
	EE_buffer* buffer;
	
	MicoUart_t *uartc = usp->base; 

	buffer = &usp->rxbuf;
	mode = usp->mode;
 20009dc:	28 23 00 04 	lw r3,(r1+4)
	- isr mode:
		- blocking mode: wait until rx buffer is ready, return 1
		- no-blocking mode: no wait, return EE_UART_ERR_RX_BUF_EMPTY
*/
int EE_hal_uart_read_byte(EE_uart_st* usp, EE_UINT8 *data)
{
 20009e0:	b8 20 58 00 	mv r11,r1
 20009e4:	b8 40 78 00 	mv r15,r2
	unsigned int uiValue; 
	int mode;
	int ret;
	EE_buffer* buffer;
	
	MicoUart_t *uartc = usp->base; 
 20009e8:	28 22 00 08 	lw r2,(r1+8)

	buffer = &usp->rxbuf;
	mode = usp->mode;
	
	if( EE_uart_rx_polling(mode) )								// RX POLLING MODE
 20009ec:	20 61 00 01 	andi r1,r3,0x1
	int ret;
	EE_buffer* buffer;
	
	MicoUart_t *uartc = usp->base; 

	buffer = &usp->rxbuf;
 20009f0:	35 6d 00 18 	addi r13,r11,24
				usp->err = ret;
				break;
			}
			else
			{	
				usp->err = EE_UART_ERR_RX_BUF_EMPTY;
 20009f4:	34 0e ff fa 	mvi r14,-6
				if(!EE_uart_rx_block(mode))
 20009f8:	20 6c 00 10 	andi r12,r3,0x10
	MicoUart_t *uartc = usp->base; 

	buffer = &usp->rxbuf;
	mode = usp->mode;
	
	if( EE_uart_rx_polling(mode) )								// RX POLLING MODE
 20009fc:	5c 20 00 10 	bne r1,r0,2000a3c <EE_hal_uart_read_byte+0x7c>
        		// All done!!!
    			break;
    		}
			else
			{
    			if(!EE_uart_rx_block(mode))						// if no blocking mode
 2000a00:	b9 80 18 00 	mv r3,r12
	
	if( EE_uart_rx_polling(mode) )								// RX POLLING MODE
	{					
		do
		{
			uiValue = uartc->lsr;
 2000a04:	28 41 00 14 	lw r1,(r2+20)
			if(uiValue & MICOUART_LSR_RX_RDY_MASK)
 2000a08:	20 21 00 01 	andi r1,r1,0x1
 2000a0c:	5c 20 00 25 	bne r1,r0,2000aa0 <EE_hal_uart_read_byte+0xe0>
        		// All done!!!
    			break;
    		}
			else
			{
    			if(!EE_uart_rx_block(mode))						// if no blocking mode
 2000a10:	5c 61 ff fd 	bne r3,r1,2000a04 <EE_hal_uart_read_byte+0x44>
				{					
	    			usp->err = EE_UART_ERR_RX_NOT_READY;
 2000a14:	34 01 ff f5 	mvi r1,-11
 2000a18:	59 61 00 00 	sw (r11+0),r1
	}

		
    // All done!!!
	return ret;
}
 2000a1c:	2b 9d 00 04 	lw ra,(sp+4)
 2000a20:	2b 8b 00 18 	lw r11,(sp+24)
 2000a24:	2b 8c 00 14 	lw r12,(sp+20)
 2000a28:	2b 8d 00 10 	lw r13,(sp+16)
 2000a2c:	2b 8e 00 0c 	lw r14,(sp+12)
 2000a30:	2b 8f 00 08 	lw r15,(sp+8)
 2000a34:	37 9c 00 18 	addi sp,sp,24
 2000a38:	c3 a0 00 00 	ret
	}
	else
	{
		do
		{
			ret = EE_buffer_getmsg(buffer, data);			
 2000a3c:	b9 a0 08 00 	mv r1,r13
 2000a40:	b9 e0 10 00 	mv r2,r15
 2000a44:	f8 00 01 5d 	calli 2000fb8 <EE_buffer_getmsg>
			if(ret == EE_BUF_OK)								// byte extracted from the rx buffer
 2000a48:	44 20 00 0c 	be r1,r0,2000a78 <EE_hal_uart_read_byte+0xb8>
				usp->err = ret;
				break;
			}
			else
			{	
				usp->err = EE_UART_ERR_RX_BUF_EMPTY;
 2000a4c:	59 6e 00 00 	sw (r11+0),r14
				if(!EE_uart_rx_block(mode))
 2000a50:	5d 80 ff fb 	bne r12,r0,2000a3c <EE_hal_uart_read_byte+0x7c>
 2000a54:	b9 c0 08 00 	mv r1,r14
	}

		
    // All done!!!
	return ret;
}
 2000a58:	2b 9d 00 04 	lw ra,(sp+4)
 2000a5c:	2b 8b 00 18 	lw r11,(sp+24)
 2000a60:	2b 8c 00 14 	lw r12,(sp+20)
 2000a64:	2b 8d 00 10 	lw r13,(sp+16)
 2000a68:	2b 8e 00 0c 	lw r14,(sp+12)
 2000a6c:	2b 8f 00 08 	lw r15,(sp+8)
 2000a70:	37 9c 00 18 	addi sp,sp,24
 2000a74:	c3 a0 00 00 	ret
		{
			ret = EE_buffer_getmsg(buffer, data);			
			if(ret == EE_BUF_OK)								// byte extracted from the rx buffer
			{								
				ret = 1;
				usp->err = ret;
 2000a78:	34 01 00 01 	mvi r1,1
 2000a7c:	59 61 00 00 	sw (r11+0),r1
	}

		
    // All done!!!
	return ret;
}
 2000a80:	2b 9d 00 04 	lw ra,(sp+4)
 2000a84:	2b 8b 00 18 	lw r11,(sp+24)
 2000a88:	2b 8c 00 14 	lw r12,(sp+20)
 2000a8c:	2b 8d 00 10 	lw r13,(sp+16)
 2000a90:	2b 8e 00 0c 	lw r14,(sp+12)
 2000a94:	2b 8f 00 08 	lw r15,(sp+8)
 2000a98:	37 9c 00 18 	addi sp,sp,24
 2000a9c:	c3 a0 00 00 	ret
		{
			uiValue = uartc->lsr;
			if(uiValue & MICOUART_LSR_RX_RDY_MASK)
			{
				ret = 1;										// one byte received.
    			usp->err = EE_UART_OK;
 2000aa0:	34 01 00 00 	mvi r1,0
 2000aa4:	59 61 00 00 	sw (r11+0),r1
    			*data = uartc->rxtx;
 2000aa8:	28 42 00 00 	lw r2,(r2+0)
 2000aac:	34 01 00 01 	mvi r1,1
 2000ab0:	31 e2 00 00 	sb (r15+0),r2
	}

		
    // All done!!!
	return ret;
}
 2000ab4:	2b 9d 00 04 	lw ra,(sp+4)
 2000ab8:	2b 8b 00 18 	lw r11,(sp+24)
 2000abc:	2b 8c 00 14 	lw r12,(sp+20)
 2000ac0:	2b 8d 00 10 	lw r13,(sp+16)
 2000ac4:	2b 8e 00 0c 	lw r14,(sp+12)
 2000ac8:	2b 8f 00 08 	lw r15,(sp+8)
 2000acc:	37 9c 00 18 	addi sp,sp,24
 2000ad0:	c3 a0 00 00 	ret

02000ad4 <EE_hal_uart_read_buffer>:
	- isr mode:
		- blocking mode: every time wait until rx buffer is ready (not empty), return the number of the received bytes (should be received all characters...)
		- no-blocking mode: no wait if rx buffer is empty, return the number of the received bytes
*/
int EE_hal_uart_read_buffer(EE_uart_st* usp, EE_UINT8 *vet, int len)
{
 2000ad4:	37 9c ff ec 	addi sp,sp,-20
 2000ad8:	5b 8b 00 14 	sw (sp+20),r11
 2000adc:	5b 8c 00 10 	sw (sp+16),r12
 2000ae0:	5b 8d 00 0c 	sw (sp+12),r13
 2000ae4:	5b 8e 00 08 	sw (sp+8),r14
 2000ae8:	5b 9d 00 04 	sw (sp+4),ra
 2000aec:	b8 20 68 00 	mv r13,r1
 2000af0:	b8 60 70 00 	mv r14,r3
 2000af4:	b8 40 60 00 	mv r12,r2
	int i;
	int ret = EE_UART_ERR_RX_BUF_EMPTY;

	for(i=0; i<len; i++)
 2000af8:	34 01 ff fa 	mvi r1,-6
 2000afc:	4c 03 00 08 	bge r0,r3,2000b1c <EE_hal_uart_read_buffer+0x48>
 2000b00:	34 0b 00 00 	mvi r11,0
	{
		ret = EE_hal_uart_read_byte(usp, &vet[i]); 
 2000b04:	b5 8b 10 00 	add r2,r12,r11
 2000b08:	b9 a0 08 00 	mv r1,r13
 2000b0c:	fb ff ff ad 	calli 20009c0 <EE_hal_uart_read_byte>
		if( ret < 0)
 2000b10:	4c 20 00 0a 	bge r1,r0,2000b38 <EE_hal_uart_read_buffer+0x64>
			break;
	}
	
	if(i==0)
 2000b14:	45 60 00 02 	be r11,r0,2000b1c <EE_hal_uart_read_buffer+0x48>
int EE_hal_uart_read_buffer(EE_uart_st* usp, EE_UINT8 *vet, int len)
{
	int i;
	int ret = EE_UART_ERR_RX_BUF_EMPTY;

	for(i=0; i<len; i++)
 2000b18:	b9 60 08 00 	mv r1,r11
	
	if(i==0)
		return ret;
	else
		return i;	// number of bytes read.
}
 2000b1c:	2b 9d 00 04 	lw ra,(sp+4)
 2000b20:	2b 8b 00 14 	lw r11,(sp+20)
 2000b24:	2b 8c 00 10 	lw r12,(sp+16)
 2000b28:	2b 8d 00 0c 	lw r13,(sp+12)
 2000b2c:	2b 8e 00 08 	lw r14,(sp+8)
 2000b30:	37 9c 00 14 	addi sp,sp,20
 2000b34:	c3 a0 00 00 	ret
int EE_hal_uart_read_buffer(EE_uart_st* usp, EE_UINT8 *vet, int len)
{
	int i;
	int ret = EE_UART_ERR_RX_BUF_EMPTY;

	for(i=0; i<len; i++)
 2000b38:	35 6b 00 01 	addi r11,r11,1
 2000b3c:	49 cb ff f2 	bg r14,r11,2000b04 <EE_hal_uart_read_buffer+0x30>
 2000b40:	e3 ff ff f6 	bi 2000b18 <EE_hal_uart_read_buffer+0x44>

02000b44 <EE_hal_uart_set_mode>:
    return EE_UART_OK;	//EE_uart_set_ISR_callback_base(base, irq_flag, ie_flag, isr_rx_callback, isr_tx_callback);
}

/* This function sets UART operating mode */
int EE_hal_uart_set_mode(EE_uart_st* usp, int mode)
{
 2000b44:	37 9c ff e4 	addi sp,sp,-28
 2000b48:	5b 8b 00 1c 	sw (sp+28),r11
 2000b4c:	5b 8c 00 18 	sw (sp+24),r12
 2000b50:	5b 8d 00 14 	sw (sp+20),r13
 2000b54:	5b 8e 00 10 	sw (sp+16),r14
 2000b58:	5b 8f 00 0c 	sw (sp+12),r15
 2000b5c:	5b 90 00 08 	sw (sp+8),r16
 2000b60:	5b 9d 00 04 	sw (sp+4),ra
	int old_mode;
	unsigned int intst;
	
	MicoUart_t *uartc = usp->base; 
	
	old_mode = usp->mode;
 2000b64:	28 2d 00 04 	lw r13,(r1+4)
    return EE_UART_OK;	//EE_uart_set_ISR_callback_base(base, irq_flag, ie_flag, isr_rx_callback, isr_tx_callback);
}

/* This function sets UART operating mode */
int EE_hal_uart_set_mode(EE_uart_st* usp, int mode)
{
 2000b68:	b8 20 58 00 	mv r11,r1
 2000b6c:	b8 40 60 00 	mv r12,r2
	int old_mode;
	unsigned int intst;
	
	MicoUart_t *uartc = usp->base; 
 2000b70:	28 30 00 08 	lw r16,(r1+8)
	
	old_mode = usp->mode;
	if(old_mode == mode)
 2000b74:	45 a2 00 21 	be r13,r2,2000bf8 <EE_hal_uart_set_mode+0xb4>
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000b78:	90 00 78 00 	rcsr r15,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000b7c:	34 01 ff fe 	mvi r1,-2
 2000b80:	a1 e1 08 00 	and r1,r15,r1
 2000b84:	d0 01 00 00 	wcsr IE,r1
/******************************************************************************/
/* This function records ISR handler */
int EE_hal_uart_handler_setup(EE_uart_st* usp)
{
    /* Register IRQ handler */
    EE_mico32_register_ISR(usp->irqf, EE_uart_common_handler);	 
 2000b88:	29 61 00 0c 	lw r1,(r11+12)
 2000b8c:	78 02 02 00 	mvhi r2,0x200
 2000b90:	38 42 0c f8 	ori r2,r2,0xcf8
 2000b94:	fb ff fd e7 	calli 2000330 <EE_mico32_register_ISR>
	
	/* Register IRQ handler */
	EE_hal_uart_handler_setup(usp);
	usp->mode = mode; 	
	/* Buffer initialization */
	if (EE_uart_need_init_rx_buf(old_mode, mode))
 2000b98:	21 a1 00 01 	andi r1,r13,0x1
	/* Disble IRQ */
	intst = EE_mico32_disableIRQ();
	
	/* Register IRQ handler */
	EE_hal_uart_handler_setup(usp);
	usp->mode = mode; 	
 2000b9c:	59 6c 00 04 	sw (r11+4),r12
	/* Buffer initialization */
	if (EE_uart_need_init_rx_buf(old_mode, mode))
 2000ba0:	21 8e 00 01 	andi r14,r12,0x1
 2000ba4:	44 20 00 29 	be r1,r0,2000c48 <EE_hal_uart_set_mode+0x104>
		EE_buffer_init(&usp->rxbuf, EE_UART_MSGSIZE, EE_UART_BUFSIZE, usp->rxbuf.data);
	if (EE_uart_need_init_tx_buf(old_mode, mode))
 2000ba8:	21 a2 00 02 	andi r2,r13,0x2
 2000bac:	5c 40 00 03 	bne r2,r0,2000bb8 <EE_hal_uart_set_mode+0x74>
 2000bb0:	21 81 00 02 	andi r1,r12,0x2
 2000bb4:	5c 22 00 2d 	bne r1,r2,2000c68 <EE_hal_uart_set_mode+0x124>
		EE_buffer_init(&usp->txbuf, EE_UART_MSGSIZE, EE_UART_BUFSIZE, usp->txbuf.data);
	/* IRQ settings */
	if(EE_uart_need_enable_int(mode))
 2000bb8:	21 81 00 03 	andi r1,r12,0x3
 2000bbc:	44 20 00 19 	be r1,r0,2000c20 <EE_hal_uart_set_mode+0xdc>
 2000bc0:	90 20 08 00 	rcsr r1,IM
}


__INLINE__ void __ALWAYS_INLINE__ mico32_set_reg_im(int im)
{
    asm volatile ( "wcsr im,%0"::"r"(im) );
 2000bc4:	29 63 00 0c 	lw r3,(r11+12)
 2000bc8:	34 02 00 01 	mvi r2,1
 2000bcc:	bc 43 10 00 	sl r2,r2,r3
 2000bd0:	b8 22 08 00 	or r1,r1,r2
 2000bd4:	d0 21 00 00 	wcsr IM,r1
		mico32_enable_irq(usp->irqf);
	else
		mico32_disable_irq(usp->irqf);
	if(EE_uart_need_enable_rx_int(old_mode, mode))
 2000bd8:	45 c0 00 1a 	be r14,r0,2000c40 <EE_hal_uart_set_mode+0xfc>
		uartc->ier = MICOUART_IER_RX_INT_MASK;	// check if we lose data when ier is written...	
 2000bdc:	34 01 00 01 	mvi r1,1
 2000be0:	5a 01 00 04 	sw (r16+4),r1
	else
		uartc->ier = 0;

	/* Enable IRQ */
	if (EE_mico32_are_IRQs_enabled(intst))
 2000be4:	21 e1 00 01 	andi r1,r15,0x1
 2000be8:	44 20 00 04 	be r1,r0,2000bf8 <EE_hal_uart_set_mode+0xb4>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000bec:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000bf0:	38 21 00 01 	ori r1,r1,0x1
 2000bf4:	d0 01 00 00 	wcsr IE,r1
        EE_mico32_enableIRQ();
        
	return EE_UART_OK;
}
 2000bf8:	34 01 00 00 	mvi r1,0
 2000bfc:	2b 9d 00 04 	lw ra,(sp+4)
 2000c00:	2b 8b 00 1c 	lw r11,(sp+28)
 2000c04:	2b 8c 00 18 	lw r12,(sp+24)
 2000c08:	2b 8d 00 14 	lw r13,(sp+20)
 2000c0c:	2b 8e 00 10 	lw r14,(sp+16)
 2000c10:	2b 8f 00 0c 	lw r15,(sp+12)
 2000c14:	2b 90 00 08 	lw r16,(sp+8)
 2000c18:	37 9c 00 1c 	addi sp,sp,28
 2000c1c:	c3 a0 00 00 	ret


__INLINE__ int __ALWAYS_INLINE__ mico32_get_reg_im(void)
{
    int im;
    asm volatile ( "rcsr %0,im":"=r"(im) );
 2000c20:	90 20 08 00 	rcsr r1,IM
}


__INLINE__ void __ALWAYS_INLINE__ mico32_set_reg_im(int im)
{
    asm volatile ( "wcsr im,%0"::"r"(im) );
 2000c24:	29 63 00 0c 	lw r3,(r11+12)
 2000c28:	34 02 00 01 	mvi r2,1
 2000c2c:	bc 43 10 00 	sl r2,r2,r3
 2000c30:	a4 40 10 00 	not r2,r2
 2000c34:	a0 22 08 00 	and r1,r1,r2
 2000c38:	d0 21 00 00 	wcsr IM,r1
	/* IRQ settings */
	if(EE_uart_need_enable_int(mode))
		mico32_enable_irq(usp->irqf);
	else
		mico32_disable_irq(usp->irqf);
	if(EE_uart_need_enable_rx_int(old_mode, mode))
 2000c3c:	5d c0 ff e8 	bne r14,r0,2000bdc <EE_hal_uart_set_mode+0x98>
		uartc->ier = MICOUART_IER_RX_INT_MASK;	// check if we lose data when ier is written...	
	else
		uartc->ier = 0;
 2000c40:	5a 0e 00 04 	sw (r16+4),r14
 2000c44:	e3 ff ff e8 	bi 2000be4 <EE_hal_uart_set_mode+0xa0>
	
	/* Register IRQ handler */
	EE_hal_uart_handler_setup(usp);
	usp->mode = mode; 	
	/* Buffer initialization */
	if (EE_uart_need_init_rx_buf(old_mode, mode))
 2000c48:	21 8e 00 01 	andi r14,r12,0x1
 2000c4c:	45 c1 ff d7 	be r14,r1,2000ba8 <EE_hal_uart_set_mode+0x64>
		EE_buffer_init(&usp->rxbuf, EE_UART_MSGSIZE, EE_UART_BUFSIZE, usp->rxbuf.data);
 2000c50:	29 64 00 2c 	lw r4,(r11+44)
 2000c54:	35 61 00 18 	addi r1,r11,24
 2000c58:	34 02 00 01 	mvi r2,1
 2000c5c:	34 03 00 04 	mvi r3,4
 2000c60:	f8 00 00 7f 	calli 2000e5c <EE_buffer_init>
 2000c64:	e3 ff ff d1 	bi 2000ba8 <EE_hal_uart_set_mode+0x64>
	if (EE_uart_need_init_tx_buf(old_mode, mode))
		EE_buffer_init(&usp->txbuf, EE_UART_MSGSIZE, EE_UART_BUFSIZE, usp->txbuf.data);
 2000c68:	29 64 00 44 	lw r4,(r11+68)
 2000c6c:	35 61 00 30 	addi r1,r11,48
 2000c70:	34 02 00 01 	mvi r2,1
 2000c74:	34 03 00 04 	mvi r3,4
 2000c78:	f8 00 00 79 	calli 2000e5c <EE_buffer_init>
 2000c7c:	e3 ff ff cf 	bi 2000bb8 <EE_hal_uart_set_mode+0x74>

02000c80 <EE_hal_uart_config>:
	return EE_UART_OK;
}

/* This function configures UART baudrate and other features (parity, stop bits...) */
int EE_hal_uart_config(EE_uart_st* usp, int baudrate, int settings)
{
 2000c80:	37 9c ff ec 	addi sp,sp,-20
 2000c84:	5b 8b 00 14 	sw (sp+20),r11
 2000c88:	5b 8c 00 10 	sw (sp+16),r12
 2000c8c:	5b 8d 00 0c 	sw (sp+12),r13
 2000c90:	5b 8e 00 08 	sw (sp+8),r14
 2000c94:	5b 9d 00 04 	sw (sp+4),ra
	unsigned int iir;
	MicoUart_t *uartc = usp->base; 
 2000c98:	28 2b 00 08 	lw r11,(r1+8)
	
	/* reset ier (isr register) */
    uartc->ier = 0;						// if ier==0 -> POLLING MODE (ATT! is a blocking mode!!!)
 2000c9c:	34 0d 00 00 	mvi r13,0
	return EE_UART_OK;
}

/* This function configures UART baudrate and other features (parity, stop bits...) */
int EE_hal_uart_config(EE_uart_st* usp, int baudrate, int settings)
{
 2000ca0:	b8 40 70 00 	mv r14,r2
	unsigned int iir;
	MicoUart_t *uartc = usp->base; 
	
	/* reset ier (isr register) */
    uartc->ier = 0;						// if ier==0 -> POLLING MODE (ATT! is a blocking mode!!!)
 2000ca4:	59 6d 00 04 	sw (r11+4),r13
/******************************************************************************/
/* This function records ISR handler */
int EE_hal_uart_handler_setup(EE_uart_st* usp)
{
    /* Register IRQ handler */
    EE_mico32_register_ISR(usp->irqf, EE_uart_common_handler);	 
 2000ca8:	28 21 00 0c 	lw r1,(r1+12)
	return EE_UART_OK;
}

/* This function configures UART baudrate and other features (parity, stop bits...) */
int EE_hal_uart_config(EE_uart_st* usp, int baudrate, int settings)
{
 2000cac:	b8 60 60 00 	mv r12,r3
/******************************************************************************/
/* This function records ISR handler */
int EE_hal_uart_handler_setup(EE_uart_st* usp)
{
    /* Register IRQ handler */
    EE_mico32_register_ISR(usp->irqf, EE_uart_common_handler);	 
 2000cb0:	78 02 02 00 	mvhi r2,0x200
	MicoUart_t *uartc = usp->base; 
	
	/* reset ier (isr register) */
    uartc->ier = 0;						// if ier==0 -> POLLING MODE (ATT! is a blocking mode!!!)
    									// if ier!=0 -> ISR MODE (ATT! is not a blocking mode!!!)
    iir = uartc->iir;					// read iir register to clean ISR flags.	FARE PROVA!!!
 2000cb4:	29 63 00 08 	lw r3,(r11+8)
/******************************************************************************/
/* This function records ISR handler */
int EE_hal_uart_handler_setup(EE_uart_st* usp)
{
    /* Register IRQ handler */
    EE_mico32_register_ISR(usp->irqf, EE_uart_common_handler);	 
 2000cb8:	38 42 0c f8 	ori r2,r2,0xcf8
 2000cbc:	fb ff fd 9d 	calli 2000330 <EE_mico32_register_ISR>
	/* Register IRQ handler */
    EE_hal_uart_handler_setup(usp);
	/* set the control register */
    uartc->lcr = settings;    
    /* Calculate clock-divisor */
    uartc->div = (MICO32_CPU_CLOCK_MHZ)/baudrate;
 2000cc0:	78 01 02 06 	mvhi r1,0x206
    									// if ier!=0 -> ISR MODE (ATT! is not a blocking mode!!!)
    iir = uartc->iir;					// read iir register to clean ISR flags.	FARE PROVA!!!
	/* Register IRQ handler */
    EE_hal_uart_handler_setup(usp);
	/* set the control register */
    uartc->lcr = settings;    
 2000cc4:	59 6c 00 0c 	sw (r11+12),r12
    /* Calculate clock-divisor */
    uartc->div = (MICO32_CPU_CLOCK_MHZ)/baudrate;
 2000cc8:	b9 c0 10 00 	mv r2,r14
 2000ccc:	38 21 cc 80 	ori r1,r1,0xcc80
 2000cd0:	f8 00 01 85 	calli 20012e4 <__divsi3>
 2000cd4:	59 61 00 1c 	sw (r11+28),r1
    
    /* ISR management */
    return EE_UART_OK;	//EE_uart_set_ISR_callback_base(base, irq_flag, ie_flag, isr_rx_callback, isr_tx_callback);
}
 2000cd8:	b9 a0 08 00 	mv r1,r13
 2000cdc:	2b 9d 00 04 	lw ra,(sp+4)
 2000ce0:	2b 8b 00 14 	lw r11,(sp+20)
 2000ce4:	2b 8c 00 10 	lw r12,(sp+16)
 2000ce8:	2b 8d 00 0c 	lw r13,(sp+12)
 2000cec:	2b 8e 00 08 	lw r14,(sp+8)
 2000cf0:	37 9c 00 14 	addi sp,sp,20
 2000cf4:	c3 a0 00 00 	ret

02000cf8 <EE_uart_common_handler>:
/******************************************************************************/
/*                              ISRs                                          */
/******************************************************************************/
// Interrupt common handler:
void EE_uart_common_handler(int level)
{
 2000cf8:	37 9c ff e4 	addi sp,sp,-28
 2000cfc:	5b 8b 00 18 	sw (sp+24),r11
 2000d00:	5b 8c 00 14 	sw (sp+20),r12
 2000d04:	5b 8d 00 10 	sw (sp+16),r13
 2000d08:	5b 8e 00 0c 	sw (sp+12),r14
 2000d0c:	5b 8f 00 08 	sw (sp+8),r15
 2000d10:	5b 9d 00 04 	sw (sp+4),ra
    unsigned int spint;
    int ret;
    EE_UINT8 data = 0;
    
    EE_uart_st *usp = EE_get_uart_st_from_level(level);
    MicoUart_t *uartc = usp->base; 
 2000d14:	78 0e 02 00 	mvhi r14,0x200
 2000d18:	39 ce 17 a4 	ori r14,r14,0x17a4
 2000d1c:	29 cb 00 08 	lw r11,(r14+8)
void EE_uart_common_handler(int level)
{
    unsigned int iir;
    unsigned int spint;
    int ret;
    EE_UINT8 data = 0;
 2000d20:	34 01 00 00 	mvi r1,0
 2000d24:	33 81 00 1f 	sb (sp+31),r1
    
    EE_uart_st *usp = EE_get_uart_st_from_level(level);
    MicoUart_t *uartc = usp->base; 

    /* interrogate interrupt-cause */
    iir = uartc->iir;
 2000d28:	29 62 00 08 	lw r2,(r11+8)
    
    /* check the interrupt source */
    switch(iir){
 2000d2c:	34 01 00 02 	mvi r1,2
 2000d30:	44 41 00 0b 	be r2,r1,2000d5c <EE_uart_common_handler+0x64>
 2000d34:	34 01 00 04 	mvi r1,4
 2000d38:	44 41 00 31 	be r2,r1,2000dfc <EE_uart_common_handler+0x104>
             */
        }break;
    }

    return;
}
 2000d3c:	2b 9d 00 04 	lw ra,(sp+4)
 2000d40:	2b 8b 00 18 	lw r11,(sp+24)
 2000d44:	2b 8c 00 14 	lw r12,(sp+20)
 2000d48:	2b 8d 00 10 	lw r13,(sp+16)
 2000d4c:	2b 8e 00 0c 	lw r14,(sp+12)
 2000d50:	2b 8f 00 08 	lw r15,(sp+8)
 2000d54:	37 9c 00 1c 	addi sp,sp,28
 2000d58:	c3 a0 00 00 	ret
 2000d5c:	35 cc 00 30 	addi r12,r14,48
        }break;
        case MICOUART_IIR_TXRDY:	/* the interrupt is due to tx-data */
		{
			spint = 1;
			/* Loop to empty the buffer */
			while(!EE_buffer_isempty(&(usp->txbuf)))
 2000d60:	b9 80 08 00 	mv r1,r12

    /* interrogate interrupt-cause */
    iir = uartc->iir;
    
    /* check the interrupt source */
    switch(iir){
 2000d64:	34 0d 00 01 	mvi r13,1
		{
			spint = 1;
			/* Loop to empty the buffer */
			while(!EE_buffer_isempty(&(usp->txbuf)))
			{
				EE_buffer_getmsg(&(usp->txbuf), &data);
 2000d68:	37 8f 00 1f 	addi r15,sp,31
        }break;
        case MICOUART_IIR_TXRDY:	/* the interrupt is due to tx-data */
		{
			spint = 1;
			/* Loop to empty the buffer */
			while(!EE_buffer_isempty(&(usp->txbuf)))
 2000d6c:	f8 00 00 4e 	calli 2000ea4 <EE_buffer_isempty>
 2000d70:	5c 20 00 0d 	bne r1,r0,2000da4 <EE_uart_common_handler+0xac>
			{
				EE_buffer_getmsg(&(usp->txbuf), &data);
 2000d74:	b9 80 08 00 	mv r1,r12
 2000d78:	b9 e0 10 00 	mv r2,r15
 2000d7c:	f8 00 00 8f 	calli 2000fb8 <EE_buffer_getmsg>
				while( !((uartc->lsr) & MICOUART_LSR_TX_RDY_MASK) )
 2000d80:	29 61 00 14 	lw r1,(r11+20)
 2000d84:	20 21 00 20 	andi r1,r1,0x20
 2000d88:	44 20 ff fe 	be r1,r0,2000d80 <EE_uart_common_handler+0x88>
					;	
				uartc->rxtx = data;
 2000d8c:	43 81 00 1f 	lbu r1,(sp+31)
				if(spint) spint = 0;	// is not a spurious interrupt...
 2000d90:	34 0d 00 00 	mvi r13,0
			while(!EE_buffer_isempty(&(usp->txbuf)))
			{
				EE_buffer_getmsg(&(usp->txbuf), &data);
				while( !((uartc->lsr) & MICOUART_LSR_TX_RDY_MASK) )
					;	
				uartc->rxtx = data;
 2000d94:	59 61 00 00 	sw (r11+0),r1
        }break;
        case MICOUART_IIR_TXRDY:	/* the interrupt is due to tx-data */
		{
			spint = 1;
			/* Loop to empty the buffer */
			while(!EE_buffer_isempty(&(usp->txbuf)))
 2000d98:	b9 80 08 00 	mv r1,r12
 2000d9c:	f8 00 00 42 	calli 2000ea4 <EE_buffer_isempty>
 2000da0:	44 20 ff f5 	be r1,r0,2000d74 <EE_uart_common_handler+0x7c>
				if(spint) spint = 0;	// is not a spurious interrupt...
			}
			
			/* To avoid interrupt is again asserted by the UART after reading the IIR register, 
	   		   we must to disable TX isr-source. NOTE: Could start spurious tx interrupt... */
	   		if(EE_uart_enabled_rx_int(usp->mode))
 2000da4:	29 c1 00 04 	lw r1,(r14+4)
 2000da8:	20 21 00 01 	andi r1,r1,0x1
 2000dac:	5c 20 00 26 	bne r1,r0,2000e44 <EE_uart_common_handler+0x14c>
	   			uartc->ier = (volatile unsigned int)(MICOUART_IER_RX_INT_MASK);
	   		else
				uartc->ier = 0;
 2000db0:	59 61 00 04 	sw (r11+4),r1
			ee_uart_tip = 0;							// transmission not in progress...
				
			/* Call user Callback (not for spurious interrupt...) */
	       	if( (usp->txcbk != EE_NULL_CBK) && (!spint) )
 2000db4:	29 c5 00 14 	lw r5,(r14+20)
 2000db8:	65 a4 00 00 	cmpei r4,r13,0
	   		   we must to disable TX isr-source. NOTE: Could start spurious tx interrupt... */
	   		if(EE_uart_enabled_rx_int(usp->mode))
	   			uartc->ier = (volatile unsigned int)(MICOUART_IER_RX_INT_MASK);
	   		else
				uartc->ier = 0;
			ee_uart_tip = 0;							// transmission not in progress...
 2000dbc:	78 01 02 00 	mvhi r1,0x200
				
			/* Call user Callback (not for spurious interrupt...) */
	       	if( (usp->txcbk != EE_NULL_CBK) && (!spint) )
 2000dc0:	7c a3 00 00 	cmpnei r3,r5,0
	   		   we must to disable TX isr-source. NOTE: Could start spurious tx interrupt... */
	   		if(EE_uart_enabled_rx_int(usp->mode))
	   			uartc->ier = (volatile unsigned int)(MICOUART_IER_RX_INT_MASK);
	   		else
				uartc->ier = 0;
			ee_uart_tip = 0;							// transmission not in progress...
 2000dc4:	38 21 17 f4 	ori r1,r1,0x17f4
 2000dc8:	34 02 00 00 	mvi r2,0
 2000dcc:	58 22 00 00 	sw (r1+0),r2
				
			/* Call user Callback (not for spurious interrupt...) */
	       	if( (usp->txcbk != EE_NULL_CBK) && (!spint) )
 2000dd0:	a0 64 18 00 	and r3,r3,r4
 2000dd4:	44 62 ff da 	be r3,r2,2000d3c <EE_uart_common_handler+0x44>
            	usp->txcbk();
 2000dd8:	d8 a0 00 00 	call r5
             */
        }break;
    }

    return;
}
 2000ddc:	2b 9d 00 04 	lw ra,(sp+4)
 2000de0:	2b 8b 00 18 	lw r11,(sp+24)
 2000de4:	2b 8c 00 14 	lw r12,(sp+20)
 2000de8:	2b 8d 00 10 	lw r13,(sp+16)
 2000dec:	2b 8e 00 0c 	lw r14,(sp+12)
 2000df0:	2b 8f 00 08 	lw r15,(sp+8)
 2000df4:	37 9c 00 1c 	addi sp,sp,28
 2000df8:	c3 a0 00 00 	ret
	         * read lsr to check for errors associated with current word. 
	         * reading lsr clears error bits 
	         */
            //lsr = uartc->lsr;
            //if((lsr & (MICOUART_LSR_PE_MASK | MICOUART_LSR_FE_MASK)) == 0) if(uiValue & MICOUART_LSR_RX_RDY_MASK)
            data = uartc->rxtx;
 2000dfc:	29 63 00 00 	lw r3,(r11+0)
            ret = EE_buffer_putmsg(&(usp->rxbuf), &data);
 2000e00:	37 82 00 1f 	addi r2,sp,31
 2000e04:	35 c1 00 18 	addi r1,r14,24
	         * read lsr to check for errors associated with current word. 
	         * reading lsr clears error bits 
	         */
            //lsr = uartc->lsr;
            //if((lsr & (MICOUART_LSR_PE_MASK | MICOUART_LSR_FE_MASK)) == 0) if(uiValue & MICOUART_LSR_RX_RDY_MASK)
            data = uartc->rxtx;
 2000e08:	33 83 00 1f 	sb (sp+31),r3
            ret = EE_buffer_putmsg(&(usp->rxbuf), &data);
 2000e0c:	f8 00 00 39 	calli 2000ef0 <EE_buffer_putmsg>
            if(ret==EE_BUF_ERR_FULL) 
 2000e10:	34 02 ff fe 	mvi r2,-2
 2000e14:	44 22 00 0f 	be r1,r2,2000e50 <EE_uart_common_handler+0x158>
				usp->err = EE_UART_ERR_RX_BUF_FULL;  
            /* Call user Callback */
            if(usp->rxcbk != EE_NULL_CBK)
 2000e18:	29 c1 00 10 	lw r1,(r14+16)
 2000e1c:	44 20 ff c8 	be r1,r0,2000d3c <EE_uart_common_handler+0x44>
            	usp->rxcbk();
 2000e20:	d8 20 00 00 	call r1
             */
        }break;
    }

    return;
}
 2000e24:	2b 9d 00 04 	lw ra,(sp+4)
 2000e28:	2b 8b 00 18 	lw r11,(sp+24)
 2000e2c:	2b 8c 00 14 	lw r12,(sp+20)
 2000e30:	2b 8d 00 10 	lw r13,(sp+16)
 2000e34:	2b 8e 00 0c 	lw r14,(sp+12)
 2000e38:	2b 8f 00 08 	lw r15,(sp+8)
 2000e3c:	37 9c 00 1c 	addi sp,sp,28
 2000e40:	c3 a0 00 00 	ret
			}
			
			/* To avoid interrupt is again asserted by the UART after reading the IIR register, 
	   		   we must to disable TX isr-source. NOTE: Could start spurious tx interrupt... */
	   		if(EE_uart_enabled_rx_int(usp->mode))
	   			uartc->ier = (volatile unsigned int)(MICOUART_IER_RX_INT_MASK);
 2000e44:	34 01 00 01 	mvi r1,1
 2000e48:	59 61 00 04 	sw (r11+4),r1
 2000e4c:	e3 ff ff da 	bi 2000db4 <EE_uart_common_handler+0xbc>
            //lsr = uartc->lsr;
            //if((lsr & (MICOUART_LSR_PE_MASK | MICOUART_LSR_FE_MASK)) == 0) if(uiValue & MICOUART_LSR_RX_RDY_MASK)
            data = uartc->rxtx;
            ret = EE_buffer_putmsg(&(usp->rxbuf), &data);
            if(ret==EE_BUF_ERR_FULL) 
				usp->err = EE_UART_ERR_RX_BUF_FULL;  
 2000e50:	34 01 ff fb 	mvi r1,-5
 2000e54:	59 c1 00 00 	sw (r14+0),r1
 2000e58:	e3 ff ff f0 	bi 2000e18 <EE_uart_common_handler+0x120>

02000e5c <EE_buffer_init>:
/******************************************************************************/
/*                             Buffer Management                              */
/******************************************************************************/

int EE_buffer_init(EE_buffer *buf, int msgsize, int bufsize, EE_UINT8 *vet)
{
 2000e5c:	90 00 38 00 	rcsr r7,IE
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000e60:	34 05 ff fe 	mvi r5,-2
 2000e64:	a0 e5 28 00 	and r5,r7,r5
 2000e68:	d0 05 00 00 	wcsr IE,r5
	unsigned int intst;
  
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	buf->g = 0;
 2000e6c:	34 06 00 00 	mvi r6,0
  	buf->p = 0;
  	buf->counter = 0;
  	buf->msg_size = msgsize;
  	buf->buf_size = bufsize;
  	buf->data = vet;
 2000e70:	58 24 00 14 	sw (r1+20),r4
	unsigned int intst;
  
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	buf->g = 0;
  	buf->p = 0;
  	buf->counter = 0;
 2000e74:	58 26 00 08 	sw (r1+8),r6
  	buf->msg_size = msgsize;
 2000e78:	58 22 00 0c 	sw (r1+12),r2
  	buf->buf_size = bufsize;
 2000e7c:	58 23 00 10 	sw (r1+16),r3
int EE_buffer_init(EE_buffer *buf, int msgsize, int bufsize, EE_UINT8 *vet)
{
	unsigned int intst;
  
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	buf->g = 0;
 2000e80:	58 26 00 00 	sw (r1+0),r6
  	buf->p = 0;
 2000e84:	58 26 00 04 	sw (r1+4),r6
  	buf->counter = 0;
  	buf->msg_size = msgsize;
  	buf->buf_size = bufsize;
  	buf->data = vet;
	if (EE_mico32_are_IRQs_enabled(intst))		//EE_hal_enableIRQ();
 2000e88:	20 e7 00 01 	andi r7,r7,0x1
 2000e8c:	44 e6 00 04 	be r7,r6,2000e9c <EE_buffer_init+0x40>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000e90:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000e94:	38 21 00 01 	ori r1,r1,0x1
 2000e98:	d0 01 00 00 	wcsr IE,r1
        EE_mico32_enableIRQ();
        
  	// All done!!!
  	return EE_BUF_OK;	  	
}
 2000e9c:	34 01 00 00 	mvi r1,0
 2000ea0:	c3 a0 00 00 	ret

02000ea4 <EE_buffer_isempty>:

int EE_buffer_isempty(EE_buffer *buf)
{
 2000ea4:	b8 20 18 00 	mv r3,r1
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000ea8:	90 00 20 00 	rcsr r4,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000eac:	34 01 ff fe 	mvi r1,-2
 2000eb0:	a0 81 08 00 	and r1,r4,r1
 2000eb4:	d0 01 00 00 	wcsr IE,r1
	int retvalue;
	unsigned int intst;
	
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==0))
 2000eb8:	28 62 00 00 	lw r2,(r3+0)
 2000ebc:	28 61 00 04 	lw r1,(r3+4)
 2000ec0:	34 05 00 00 	mvi r5,0
 2000ec4:	44 41 00 08 	be r2,r1,2000ee4 <EE_buffer_isempty+0x40>
		retvalue = 1;
	else
		retvalue = 0; 	
	if (EE_mico32_are_IRQs_enabled(intst))		//EE_hal_enableIRQ();
 2000ec8:	20 81 00 01 	andi r1,r4,0x1
 2000ecc:	44 20 00 04 	be r1,r0,2000edc <EE_buffer_isempty+0x38>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000ed0:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000ed4:	38 21 00 01 	ori r1,r1,0x1
 2000ed8:	d0 01 00 00 	wcsr IE,r1
        EE_mico32_enableIRQ();
	
	return retvalue;	
}
 2000edc:	b8 a0 08 00 	mv r1,r5
 2000ee0:	c3 a0 00 00 	ret
{
	int retvalue;
	unsigned int intst;
	
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==0))
 2000ee4:	28 61 00 08 	lw r1,(r3+8)
 2000ee8:	64 25 00 00 	cmpei r5,r1,0
 2000eec:	e3 ff ff f7 	bi 2000ec8 <EE_buffer_isempty+0x24>

02000ef0 <EE_buffer_putmsg>:
		
	return retvalue;	
}

int EE_buffer_putmsg(EE_buffer *buf, EE_UINT8* msg)
{
 2000ef0:	b8 40 30 00 	mv r6,r2
 2000ef4:	b8 20 28 00 	mv r5,r1
	int retvalue;
	int i=0;
	unsigned int intst;
	
	if(msg==NULL)
 2000ef8:	34 04 ff fc 	mvi r4,-4
 2000efc:	44 40 00 25 	be r2,r0,2000f90 <EE_buffer_putmsg+0xa0>
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000f00:	90 00 38 00 	rcsr r7,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000f04:	34 01 ff fe 	mvi r1,-2
 2000f08:	a0 e1 08 00 	and r1,r7,r1
 2000f0c:	d0 01 00 00 	wcsr IE,r1
		return EE_BUF_ERR_NULL;
	
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==buf->buf_size))
 2000f10:	28 a3 00 04 	lw r3,(r5+4)
 2000f14:	28 a1 00 00 	lw r1,(r5+0)
 2000f18:	44 23 00 20 	be r1,r3,2000f98 <EE_buffer_putmsg+0xa8>
		retvalue = EE_BUF_ERR_FULL;
	else
	{ 	
		for(i=0;i<(buf->msg_size);i++)	
 2000f1c:	28 a2 00 0c 	lw r2,(r5+12)
 2000f20:	4c 02 00 0f 	bge r0,r2,2000f5c <EE_buffer_putmsg+0x6c>
 2000f24:	34 04 00 00 	mvi r4,0
    		buf(buf->p,i) = msg[i];				//buf->data[buf->p][i] = msg[i];
 2000f28:	28 a1 00 14 	lw r1,(r5+20)
 2000f2c:	88 43 10 00 	mul r2,r2,r3
 2000f30:	b4 c4 18 00 	add r3,r6,r4
 2000f34:	40 63 00 00 	lbu r3,(r3+0)
 2000f38:	b4 24 08 00 	add r1,r1,r4
 2000f3c:	b4 22 08 00 	add r1,r1,r2
 2000f40:	30 23 00 00 	sb (r1+0),r3
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==buf->buf_size))
		retvalue = EE_BUF_ERR_FULL;
	else
	{ 	
		for(i=0;i<(buf->msg_size);i++)	
 2000f44:	28 a2 00 0c 	lw r2,(r5+12)
 2000f48:	34 84 00 01 	addi r4,r4,1
 2000f4c:	4c 82 00 03 	bge r4,r2,2000f58 <EE_buffer_putmsg+0x68>
 2000f50:	28 a3 00 04 	lw r3,(r5+4)
 2000f54:	e3 ff ff f5 	bi 2000f28 <EE_buffer_putmsg+0x38>
 2000f58:	28 a3 00 04 	lw r3,(r5+4)
    		buf(buf->p,i) = msg[i];				//buf->data[buf->p][i] = msg[i];
    	buf->p++;
    	if(buf->p == buf->buf_size)
 2000f5c:	28 a2 00 10 	lw r2,(r5+16)
		retvalue = EE_BUF_ERR_FULL;
	else
	{ 	
		for(i=0;i<(buf->msg_size);i++)	
    		buf(buf->p,i) = msg[i];				//buf->data[buf->p][i] = msg[i];
    	buf->p++;
 2000f60:	34 61 00 01 	addi r1,r3,1
 2000f64:	58 a1 00 04 	sw (r5+4),r1
    	if(buf->p == buf->buf_size)
 2000f68:	44 22 00 11 	be r1,r2,2000fac <EE_buffer_putmsg+0xbc>
    		buf->p = 0;							//buf->p = (buf->p % (buf->buf_size));
    	buf->counter++;
 2000f6c:	28 a1 00 08 	lw r1,(r5+8)
 2000f70:	34 04 00 00 	mvi r4,0
 2000f74:	34 21 00 01 	addi r1,r1,1
 2000f78:	58 a1 00 08 	sw (r5+8),r1
    	retvalue = EE_BUF_OK;
	}
    if (EE_mico32_are_IRQs_enabled(intst))		//EE_hal_enableIRQ();
 2000f7c:	20 e1 00 01 	andi r1,r7,0x1
 2000f80:	44 20 00 04 	be r1,r0,2000f90 <EE_buffer_putmsg+0xa0>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000f84:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000f88:	38 21 00 01 	ori r1,r1,0x1
 2000f8c:	d0 01 00 00 	wcsr IE,r1
        EE_mico32_enableIRQ();
    
  	return retvalue;
}
 2000f90:	b8 80 08 00 	mv r1,r4
 2000f94:	c3 a0 00 00 	ret
	
	if(msg==NULL)
		return EE_BUF_ERR_NULL;
	
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==buf->buf_size))
 2000f98:	28 a2 00 08 	lw r2,(r5+8)
 2000f9c:	28 a1 00 10 	lw r1,(r5+16)
 2000fa0:	34 04 ff fe 	mvi r4,-2
 2000fa4:	5c 41 ff de 	bne r2,r1,2000f1c <EE_buffer_putmsg+0x2c>
 2000fa8:	e3 ff ff f5 	bi 2000f7c <EE_buffer_putmsg+0x8c>
	{ 	
		for(i=0;i<(buf->msg_size);i++)	
    		buf(buf->p,i) = msg[i];				//buf->data[buf->p][i] = msg[i];
    	buf->p++;
    	if(buf->p == buf->buf_size)
    		buf->p = 0;							//buf->p = (buf->p % (buf->buf_size));
 2000fac:	34 01 00 00 	mvi r1,0
 2000fb0:	58 a1 00 04 	sw (r5+4),r1
 2000fb4:	e3 ff ff ee 	bi 2000f6c <EE_buffer_putmsg+0x7c>

02000fb8 <EE_buffer_getmsg>:
    
  	return retvalue;
}

int EE_buffer_getmsg(EE_buffer *buf, EE_UINT8* msg)
{
 2000fb8:	b8 40 30 00 	mv r6,r2
 2000fbc:	b8 20 28 00 	mv r5,r1
	int retvalue;
	int i=0;
	unsigned int intst;
	
	if(msg==NULL)
 2000fc0:	34 02 ff fc 	mvi r2,-4
 2000fc4:	44 c0 00 25 	be r6,r0,2001058 <EE_buffer_getmsg+0xa0>
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2000fc8:	90 00 38 00 	rcsr r7,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2000fcc:	34 01 ff fe 	mvi r1,-2
 2000fd0:	a0 e1 08 00 	and r1,r7,r1
 2000fd4:	d0 01 00 00 	wcsr IE,r1
		return EE_BUF_ERR_NULL;
	
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==0)) 
 2000fd8:	28 a3 00 00 	lw r3,(r5+0)
 2000fdc:	28 a1 00 04 	lw r1,(r5+4)
 2000fe0:	44 61 00 20 	be r3,r1,2001060 <EE_buffer_getmsg+0xa8>
		retvalue = EE_BUF_ERR_EMPTY; 
	else
	{	
  		for(i=0;i<(buf->msg_size);i++)	
 2000fe4:	28 a2 00 0c 	lw r2,(r5+12)
 2000fe8:	4c 02 00 0f 	bge r0,r2,2001024 <EE_buffer_getmsg+0x6c>
 2000fec:	34 04 00 00 	mvi r4,0
    		msg[i] = buf(buf->g,i);				//buf->data[buf->g][i];
 2000ff0:	28 a1 00 14 	lw r1,(r5+20)
 2000ff4:	88 62 10 00 	mul r2,r3,r2
 2000ff8:	b4 c4 18 00 	add r3,r6,r4
 2000ffc:	b4 24 08 00 	add r1,r1,r4
 2001000:	b4 22 08 00 	add r1,r1,r2
 2001004:	40 21 00 00 	lbu r1,(r1+0)
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==0)) 
		retvalue = EE_BUF_ERR_EMPTY; 
	else
	{	
  		for(i=0;i<(buf->msg_size);i++)	
 2001008:	34 84 00 01 	addi r4,r4,1
    		msg[i] = buf(buf->g,i);				//buf->data[buf->g][i];
 200100c:	30 61 00 00 	sb (r3+0),r1
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==0)) 
		retvalue = EE_BUF_ERR_EMPTY; 
	else
	{	
  		for(i=0;i<(buf->msg_size);i++)	
 2001010:	28 a2 00 0c 	lw r2,(r5+12)
 2001014:	4c 82 00 03 	bge r4,r2,2001020 <EE_buffer_getmsg+0x68>
 2001018:	28 a3 00 00 	lw r3,(r5+0)
 200101c:	e3 ff ff f5 	bi 2000ff0 <EE_buffer_getmsg+0x38>
 2001020:	28 a3 00 00 	lw r3,(r5+0)
    		msg[i] = buf(buf->g,i);				//buf->data[buf->g][i];
  		buf->g++;
  		if(buf->g == buf->buf_size)
 2001024:	28 a2 00 10 	lw r2,(r5+16)
		retvalue = EE_BUF_ERR_EMPTY; 
	else
	{	
  		for(i=0;i<(buf->msg_size);i++)	
    		msg[i] = buf(buf->g,i);				//buf->data[buf->g][i];
  		buf->g++;
 2001028:	34 61 00 01 	addi r1,r3,1
 200102c:	58 a1 00 00 	sw (r5+0),r1
  		if(buf->g == buf->buf_size)
 2001030:	44 22 00 10 	be r1,r2,2001070 <EE_buffer_getmsg+0xb8>
  			buf->g = 0;							//buf->g = (buf->g % (buf->buf_size));
  		buf->counter--;
 2001034:	28 a1 00 08 	lw r1,(r5+8)
 2001038:	34 02 00 00 	mvi r2,0
 200103c:	34 21 ff ff 	addi r1,r1,-1
 2001040:	58 a1 00 08 	sw (r5+8),r1
  		retvalue = EE_BUF_OK;
	}
  	if (EE_mico32_are_IRQs_enabled(intst))		//EE_hal_enableIRQ();
 2001044:	20 e1 00 01 	andi r1,r7,0x1
 2001048:	44 20 00 04 	be r1,r0,2001058 <EE_buffer_getmsg+0xa0>
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 200104c:	90 00 08 00 	rcsr r1,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2001050:	38 21 00 01 	ori r1,r1,0x1
 2001054:	d0 01 00 00 	wcsr IE,r1
        EE_mico32_enableIRQ();
  	
  	return retvalue;
}
 2001058:	b8 40 08 00 	mv r1,r2
 200105c:	c3 a0 00 00 	ret
	
	if(msg==NULL)
		return EE_BUF_ERR_NULL;
	
	intst = EE_mico32_disableIRQ();				//EE_hal_disableIRQ();
	if((buf->g == buf->p) && (buf->counter==0)) 
 2001060:	28 a1 00 08 	lw r1,(r5+8)
 2001064:	34 02 ff fd 	mvi r2,-3
 2001068:	44 20 ff f7 	be r1,r0,2001044 <EE_buffer_getmsg+0x8c>
 200106c:	e3 ff ff de 	bi 2000fe4 <EE_buffer_getmsg+0x2c>
	{	
  		for(i=0;i<(buf->msg_size);i++)	
    		msg[i] = buf(buf->g,i);				//buf->data[buf->g][i];
  		buf->g++;
  		if(buf->g == buf->buf_size)
  			buf->g = 0;							//buf->g = (buf->g % (buf->buf_size));
 2001070:	34 01 00 00 	mvi r1,0
 2001074:	58 a1 00 00 	sw (r5+0),r1
 2001078:	e3 ff ff ef 	bi 2001034 <EE_buffer_getmsg+0x7c>

0200107c <EE_std_run_task_code>:

/* This version should work for both the monostack and multistack versions of
 * the kernel, thanks to the macros defined in cpu/commmon/inc/ee_context.h.
 * In the mono version, all the stack-related stuff is ignored. */
EE_TID EE_std_run_task_code(EE_TID tid)
{
 200107c:	37 9c ff fc 	addi sp,sp,-4
 2001080:	5b 9d 00 04 	sw (sp+4),ra
 * Enable interrupts
 */
__INLINE__ void __ALWAYS_INLINE__ EE_mico32_enableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 2001084:	90 00 10 00 	rcsr r2,IE
    newie = oldie | (0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 2001088:	38 42 00 01 	ori r2,r2,0x1
 200108c:	d0 02 00 00 	wcsr IE,r2
    EE_hal_enableIRQ();
    EE_call_task_body(tid); /* Call the task body */
 2001090:	78 02 02 00 	mvhi r2,0x200
 2001094:	3c 21 00 02 	sli r1,r1,2
 2001098:	38 42 14 10 	ori r2,r2,0x1410
 200109c:	b4 41 10 00 	add r2,r2,r1
 20010a0:	28 43 00 00 	lw r3,(r2+0)
 20010a4:	d8 60 00 00 	call r3
 * Disable interrupts
 */
__INLINE__ EE_FREG __ALWAYS_INLINE__ EE_mico32_disableIRQ(void)
{
    EE_FREG oldie, newie;
    asm volatile ("rcsr %0,ie":"=r"(oldie));
 20010a8:	90 00 08 00 	rcsr r1,IE
    newie = oldie & (~0x1);
    asm volatile ("wcsr ie, %0"::"r"(newie));
 20010ac:	34 02 ff fe 	mvi r2,-2
 20010b0:	a0 22 08 00 	and r1,r1,r2
 20010b4:	d0 01 00 00 	wcsr IE,r1
    EE_hal_disableIRQ();
    EE_thread_end_instance(); /* Call the scheduler */
 20010b8:	f8 00 00 30 	calli 2001178 <EE_thread_end_instance>
 20010bc:	78 02 02 00 	mvhi r2,0x200
 20010c0:	38 42 18 88 	ori r2,r2,0x1888
    return EE_std_endcycle_next_tid;
}
 20010c4:	28 41 00 00 	lw r1,(r2+0)
 20010c8:	2b 9d 00 04 	lw ra,(sp+4)
 20010cc:	37 9c 00 04 	addi sp,sp,4
 20010d0:	c3 a0 00 00 	ret

020010d4 <EE_rq_insert>:
#include "ee_internal.h"

#ifndef __PRIVATE_RQ_INSERT__
// this function inserts a task into the ready queue
void EE_rq_insert(EE_TID t)
{
 20010d4:	37 9c ff fc 	addi sp,sp,-4
 20010d8:	5b 8b 00 04 	sw (sp+4),r11
  EE_TYPEPRIO prio;
  EE_TID p,q;

  p = EE_NIL;
  q = EE_rqfirst;
 20010dc:	78 03 02 00 	mvhi r3,0x200
 20010e0:	38 63 15 30 	ori r3,r3,0x1530
  prio = EE_th_ready_prio[t];
 20010e4:	78 06 02 00 	mvhi r6,0x200
 20010e8:	3c 2b 00 02 	sli r11,r1,2
{
  EE_TYPEPRIO prio;
  EE_TID p,q;

  p = EE_NIL;
  q = EE_rqfirst;
 20010ec:	28 67 00 00 	lw r7,(r3+0)
  prio = EE_th_ready_prio[t];
 20010f0:	38 c6 14 14 	ori r6,r6,0x1414
#include "ee_internal.h"

#ifndef __PRIVATE_RQ_INSERT__
// this function inserts a task into the ready queue
void EE_rq_insert(EE_TID t)
{
 20010f4:	b8 20 50 00 	mv r10,r1

  p = EE_NIL;
  q = EE_rqfirst;
  prio = EE_th_ready_prio[t];

  while ((q != EE_NIL) && (prio <= EE_th_ready_prio[q])) {
 20010f8:	34 09 ff ff 	mvi r9,-1
  EE_TYPEPRIO prio;
  EE_TID p,q;

  p = EE_NIL;
  q = EE_rqfirst;
  prio = EE_th_ready_prio[t];
 20010fc:	b4 cb 08 00 	add r1,r6,r11
 2001100:	28 28 00 00 	lw r8,(r1+0)

  while ((q != EE_NIL) && (prio <= EE_th_ready_prio[q])) {
 2001104:	44 e9 00 19 	be r7,r9,2001168 <EE_rq_insert+0x94>
 2001108:	3c e4 00 02 	sli r4,r7,2
 200110c:	b4 c4 08 00 	add r1,r6,r4
 2001110:	28 22 00 00 	lw r2,(r1+0)
 2001114:	55 02 00 15 	bgu r8,r2,2001168 <EE_rq_insert+0x94>
 2001118:	78 05 02 00 	mvhi r5,0x200
 200111c:	38 a5 15 28 	ori r5,r5,0x1528
 2001120:	e0 00 00 05 	bi 2001134 <EE_rq_insert+0x60>
 2001124:	b4 c4 08 00 	add r1,r6,r4
 2001128:	28 22 00 00 	lw r2,(r1+0)
 200112c:	55 02 00 06 	bgu r8,r2,2001144 <EE_rq_insert+0x70>
 2001130:	b8 60 38 00 	mv r7,r3
    p = q;
    q = EE_th_next[q];
 2001134:	b4 a4 08 00 	add r1,r5,r4
 2001138:	28 23 00 00 	lw r3,(r1+0)

  p = EE_NIL;
  q = EE_rqfirst;
  prio = EE_th_ready_prio[t];

  while ((q != EE_NIL) && (prio <= EE_th_ready_prio[q])) {
 200113c:	3c 64 00 02 	sli r4,r3,2
 2001140:	5c 69 ff f9 	bne r3,r9,2001124 <EE_rq_insert+0x50>
    p = q;
    q = EE_th_next[q];
  }

  if (p != EE_NIL)
    EE_th_next[p] = t;
 2001144:	3c e1 00 02 	sli r1,r7,2

  p = EE_NIL;
  q = EE_rqfirst;
  prio = EE_th_ready_prio[t];

  while ((q != EE_NIL) && (prio <= EE_th_ready_prio[q])) {
 2001148:	b8 60 38 00 	mv r7,r3
    p = q;
    q = EE_th_next[q];
  }

  if (p != EE_NIL)
    EE_th_next[p] = t;
 200114c:	b4 a1 08 00 	add r1,r5,r1
 2001150:	58 2a 00 00 	sw (r1+0),r10
  else
    EE_rqfirst = t;

  EE_th_next[t] = q;
 2001154:	b4 ab 08 00 	add r1,r5,r11
 2001158:	58 27 00 00 	sw (r1+0),r7
}
 200115c:	2b 8b 00 04 	lw r11,(sp+4)
 2001160:	37 9c 00 04 	addi sp,sp,4
 2001164:	c3 a0 00 00 	ret
 2001168:	78 05 02 00 	mvhi r5,0x200
  }

  if (p != EE_NIL)
    EE_th_next[p] = t;
  else
    EE_rqfirst = t;
 200116c:	58 6a 00 00 	sw (r3+0),r10
 2001170:	38 a5 15 28 	ori r5,r5,0x1528
 2001174:	e3 ff ff f8 	bi 2001154 <EE_rq_insert+0x80>

02001178 <EE_thread_end_instance>:

#include "ee_internal.h"

#ifndef __PRIVATE_THREAD_END_INSTANCE__
void EE_thread_end_instance(void)
{
 2001178:	37 9c ff ec 	addi sp,sp,-20
 200117c:	5b 8b 00 14 	sw (sp+20),r11
 2001180:	5b 8c 00 10 	sw (sp+16),r12
 2001184:	5b 8d 00 0c 	sw (sp+12),r13
 2001188:	5b 8e 00 08 	sw (sp+8),r14
 200118c:	5b 9d 00 04 	sw (sp+4),ra

/* return the first stacked task (the running task) without extracting it */
#ifndef __PRIVATE_STK_QUERYFIRST__
__INLINE__ EE_TID __ALWAYS_INLINE__ EE_stk_queryfirst(void)
{
    return EE_stkfirst;  
 2001190:	78 0d 02 00 	mvhi r13,0x200
 2001194:	39 ad 15 2c 	ori r13,r13,0x152c
 2001198:	29 a7 00 00 	lw r7,(r13+0)
   * suspended!!! */
  EE_th_status[current] = EE_READY;
#endif
  
  /* reset the task priority bit in the system_ceiling */
  EE_sys_ceiling &= ~EE_th_dispatch_prio[current];
 200119c:	78 0e 02 00 	mvhi r14,0x200
 20011a0:	39 ce 14 18 	ori r14,r14,0x1418
  EE_TID current;
  
  current = EE_stk_queryfirst();
  
  /* decrease the pending activations... ready or stacked => (nact>0) */
  EE_th_nact[current]--;
 20011a4:	3c e3 00 02 	sli r3,r7,2
 20011a8:	78 04 02 00 	mvhi r4,0x200
   * suspended!!! */
  EE_th_status[current] = EE_READY;
#endif
  
  /* reset the task priority bit in the system_ceiling */
  EE_sys_ceiling &= ~EE_th_dispatch_prio[current];
 20011ac:	b5 c3 08 00 	add r1,r14,r3
 20011b0:	28 22 00 00 	lw r2,(r1+0)

/* extract the running task from the stack */
#ifndef __PRIVATE_STK_GETFIRST__
__INLINE__ void __ALWAYS_INLINE__ EE_stk_getfirst(void)
{
    EE_stkfirst = EE_th_next[EE_stkfirst];
 20011b4:	78 01 02 00 	mvhi r1,0x200
  EE_TID current;
  
  current = EE_stk_queryfirst();
  
  /* decrease the pending activations... ready or stacked => (nact>0) */
  EE_th_nact[current]--;
 20011b8:	38 84 17 f8 	ori r4,r4,0x17f8
   * suspended!!! */
  EE_th_status[current] = EE_READY;
#endif
  
  /* reset the task priority bit in the system_ceiling */
  EE_sys_ceiling &= ~EE_th_dispatch_prio[current];
 20011bc:	78 0c 02 00 	mvhi r12,0x200
 20011c0:	38 21 15 28 	ori r1,r1,0x1528
  EE_TID current;
  
  current = EE_stk_queryfirst();
  
  /* decrease the pending activations... ready or stacked => (nact>0) */
  EE_th_nact[current]--;
 20011c4:	b4 83 20 00 	add r4,r4,r3
   * suspended!!! */
  EE_th_status[current] = EE_READY;
#endif
  
  /* reset the task priority bit in the system_ceiling */
  EE_sys_ceiling &= ~EE_th_dispatch_prio[current];
 20011c8:	39 8c 17 ec 	ori r12,r12,0x17ec
 20011cc:	b4 23 08 00 	add r1,r1,r3
  EE_TID current;
  
  current = EE_stk_queryfirst();
  
  /* decrease the pending activations... ready or stacked => (nact>0) */
  EE_th_nact[current]--;
 20011d0:	28 85 00 00 	lw r5,(r4+0)
   * suspended!!! */
  EE_th_status[current] = EE_READY;
#endif
  
  /* reset the task priority bit in the system_ceiling */
  EE_sys_ceiling &= ~EE_th_dispatch_prio[current];
 20011d4:	29 86 00 00 	lw r6,(r12+0)
 20011d8:	28 21 00 00 	lw r1,(r1+0)
  
#if defined(__MULTI__) || defined(__WITH_STATUS__)
  /* The task state switches from STACKED TO READY because it ends its
   * instance. Note that status=READY and nact=0 ==>> the task is
   * suspended!!! */
  EE_th_status[current] = EE_READY;
 20011dc:	78 0b 02 00 	mvhi r11,0x200
 20011e0:	39 6b 15 24 	ori r11,r11,0x1524
#endif
  
  /* reset the task priority bit in the system_ceiling */
  EE_sys_ceiling &= ~EE_th_dispatch_prio[current];
 20011e4:	a4 40 10 00 	not r2,r2
 20011e8:	a0 46 10 00 	and r2,r2,r6
 20011ec:	59 a1 00 00 	sw (r13+0),r1
  EE_TID current;
  
  current = EE_stk_queryfirst();
  
  /* decrease the pending activations... ready or stacked => (nact>0) */
  EE_th_nact[current]--;
 20011f0:	34 a5 ff ff 	addi r5,r5,-1
  
#if defined(__MULTI__) || defined(__WITH_STATUS__)
  /* The task state switches from STACKED TO READY because it ends its
   * instance. Note that status=READY and nact=0 ==>> the task is
   * suspended!!! */
  EE_th_status[current] = EE_READY;
 20011f4:	b5 63 18 00 	add r3,r11,r3
 20011f8:	34 01 00 01 	mvi r1,1
 20011fc:	58 61 00 00 	sw (r3+0),r1
  EE_TID current;
  
  current = EE_stk_queryfirst();
  
  /* decrease the pending activations... ready or stacked => (nact>0) */
  EE_th_nact[current]--;
 2001200:	58 85 00 00 	sw (r4+0),r5
   * suspended!!! */
  EE_th_status[current] = EE_READY;
#endif
  
  /* reset the task priority bit in the system_ceiling */
  EE_sys_ceiling &= ~EE_th_dispatch_prio[current];
 2001204:	59 82 00 00 	sw (r12+0),r2
  
  /* extract the task from the stk data structure */
  EE_stk_getfirst();
  
  if (EE_th_nact[current] > 0) {
 2001208:	5c a0 00 30 	bne r5,r0,20012c8 <EE_thread_end_instance+0x150>

/* return the first ready task without extracting it */
#ifndef __PRIVATE_RQ_QUERYFIRST__
__INLINE__ EE_TID __ALWAYS_INLINE__ EE_rq_queryfirst(void)
{
    return EE_rqfirst;  
 200120c:	78 01 02 00 	mvhi r1,0x200
 2001210:	38 21 15 30 	ori r1,r1,0x1530
 2001214:	28 21 00 00 	lw r1,(r1+0)
    EE_rq_insert(current);
  }
  
  /* check if there is to schedule a ready task pop a preempted
   * task   */
  if (EE_rq_queryfirst() == EE_NIL ||
 2001218:	34 02 ff ff 	mvi r2,-1
 200121c:	44 22 00 08 	be r1,r2,200123c <EE_thread_end_instance+0xc4>
 2001220:	3c 23 00 02 	sli r3,r1,2
 2001224:	78 01 02 00 	mvhi r1,0x200
 2001228:	38 21 14 14 	ori r1,r1,0x1414
 200122c:	b4 23 08 00 	add r1,r1,r3
 2001230:	28 22 00 00 	lw r2,(r1+0)
 2001234:	29 85 00 00 	lw r5,(r12+0)
 2001238:	54 45 00 0f 	bgu r2,r5,2001274 <EE_thread_end_instance+0xfc>
}


__INLINE__ void __ALWAYS_INLINE__ EE_hal_endcycle_stacked(EE_TID tid)
{
    EE_std_endcycle_next_tid = EE_std_mark_tid_stacked(tid);
 200123c:	29 a1 00 00 	lw r1,(r13+0)
      EE_hal_endcycle_ready(EE_rq2stk_exchange());
#else
    EE_hal_endcycle_ready(EE_rq2stk_exchange());
#endif
  }
}  
 2001240:	78 02 80 00 	mvhi r2,0x8000
 2001244:	38 42 00 00 	ori r2,r2,0x0
 2001248:	78 03 02 00 	mvhi r3,0x200
 200124c:	b8 22 08 00 	or r1,r1,r2
 2001250:	38 63 18 88 	ori r3,r3,0x1888
 2001254:	58 61 00 00 	sw (r3+0),r1
 2001258:	2b 9d 00 04 	lw ra,(sp+4)
 200125c:	2b 8b 00 14 	lw r11,(sp+20)
 2001260:	2b 8c 00 10 	lw r12,(sp+16)
 2001264:	2b 8d 00 0c 	lw r13,(sp+12)
 2001268:	2b 8e 00 08 	lw r14,(sp+8)
 200126c:	37 9c 00 14 	addi sp,sp,20
 2001270:	c3 a0 00 00 	ret
    
#if defined(__MULTI__) || defined(__WITH_STATUS__)
    EE_th_status[EE_rq_queryfirst()] = EE_STACKED;
#endif

    EE_sys_ceiling |= EE_th_dispatch_prio[EE_rq_queryfirst()];
 2001274:	b5 c3 08 00 	add r1,r14,r3
  else { 
    /* we have to schedule a ready task */
#if defined(__MULTI__)
    register int flag;
    
    flag = EE_th_status[EE_rq_queryfirst()] & EE_WASSTACKED;
 2001278:	b5 63 20 00 	add r4,r11,r3
    
#if defined(__MULTI__) || defined(__WITH_STATUS__)
    EE_th_status[EE_rq_queryfirst()] = EE_STACKED;
#endif

    EE_sys_ceiling |= EE_th_dispatch_prio[EE_rq_queryfirst()];
 200127c:	28 22 00 00 	lw r2,(r1+0)
  else { 
    /* we have to schedule a ready task */
#if defined(__MULTI__)
    register int flag;
    
    flag = EE_th_status[EE_rq_queryfirst()] & EE_WASSTACKED;
 2001280:	28 83 00 00 	lw r3,(r4+0)
#endif
    
#if defined(__MULTI__) || defined(__WITH_STATUS__)
    EE_th_status[EE_rq_queryfirst()] = EE_STACKED;
 2001284:	34 01 00 02 	mvi r1,2
#endif

    EE_sys_ceiling |= EE_th_dispatch_prio[EE_rq_queryfirst()];
 2001288:	b8 45 10 00 	or r2,r2,r5
    
    flag = EE_th_status[EE_rq_queryfirst()] & EE_WASSTACKED;
#endif
    
#if defined(__MULTI__) || defined(__WITH_STATUS__)
    EE_th_status[EE_rq_queryfirst()] = EE_STACKED;
 200128c:	58 81 00 00 	sw (r4+0),r1
#endif

    EE_sys_ceiling |= EE_th_dispatch_prio[EE_rq_queryfirst()];
 2001290:	59 82 00 00 	sw (r12+0),r2
  else { 
    /* we have to schedule a ready task */
#if defined(__MULTI__)
    register int flag;
    
    flag = EE_th_status[EE_rq_queryfirst()] & EE_WASSTACKED;
 2001294:	20 63 00 08 	andi r3,r3,0x8
#endif

    EE_sys_ceiling |= EE_th_dispatch_prio[EE_rq_queryfirst()];

#if defined(__MULTI__)
    if (flag)
 2001298:	5c 60 00 0f 	bne r3,r0,20012d4 <EE_thread_end_instance+0x15c>
      EE_hal_endcycle_stacked(EE_rq2stk_exchange());
    else
      EE_hal_endcycle_ready(EE_rq2stk_exchange());
 200129c:	fb ff fc f5 	calli 2000670 <EE_rq2stk_exchange>
}


__INLINE__ void __ALWAYS_INLINE__ EE_hal_endcycle_ready(EE_TID tid)
{
    EE_std_endcycle_next_tid = tid;
 20012a0:	78 02 02 00 	mvhi r2,0x200
 20012a4:	38 42 18 88 	ori r2,r2,0x1888
 20012a8:	58 41 00 00 	sw (r2+0),r1
#else
    EE_hal_endcycle_ready(EE_rq2stk_exchange());
#endif
  }
}  
 20012ac:	2b 9d 00 04 	lw ra,(sp+4)
 20012b0:	2b 8b 00 14 	lw r11,(sp+20)
 20012b4:	2b 8c 00 10 	lw r12,(sp+16)
 20012b8:	2b 8d 00 0c 	lw r13,(sp+12)
 20012bc:	2b 8e 00 08 	lw r14,(sp+8)
 20012c0:	37 9c 00 14 	addi sp,sp,20
 20012c4:	c3 a0 00 00 	ret
  
  if (EE_th_nact[current] > 0) {
    /* there are pending activations...  */
    /* we have to reinsert the task into the ready queue before
     * rescheduling!!! */
    EE_rq_insert(current);
 20012c8:	b8 e0 08 00 	mv r1,r7
 20012cc:	fb ff ff 82 	calli 20010d4 <EE_rq_insert>
 20012d0:	e3 ff ff cf 	bi 200120c <EE_thread_end_instance+0x94>

    EE_sys_ceiling |= EE_th_dispatch_prio[EE_rq_queryfirst()];

#if defined(__MULTI__)
    if (flag)
      EE_hal_endcycle_stacked(EE_rq2stk_exchange());
 20012d4:	fb ff fc e7 	calli 2000670 <EE_rq2stk_exchange>
 20012d8:	e3 ff ff da 	bi 2001240 <EE_thread_end_instance+0xc8>

020012dc <_exit>:
 20012dc:	34 08 00 01 	mvi r8,1
 20012e0:	ac 00 00 07 	scall

020012e4 <__divsi3>:
 20012e4:	37 9c ff f8 	addi sp,sp,-8
 20012e8:	5b 8b 00 08 	sw (sp+8),r11
 20012ec:	5b 9d 00 04 	sw (sp+4),ra
 20012f0:	b8 40 20 00 	mv r4,r2
 20012f4:	b8 20 28 00 	mv r5,r1
 20012f8:	5c 40 00 05 	bne r2,r0,200130c <__divsi3+0x28>
 20012fc:	90 e0 08 00 	rcsr r1,EBA
 2001300:	bb a0 f0 00 	mv ea,ra
 2001304:	34 21 00 a0 	addi r1,r1,160
 2001308:	c0 20 00 00 	b r1
 200130c:	b8 85 10 00 	or r2,r4,r5
 2001310:	34 01 00 0f 	mvi r1,15
 2001314:	54 41 00 0b 	bgu r2,r1,2001340 <__divsi3+0x5c>
 2001318:	78 01 02 00 	mvhi r1,0x200
 200131c:	38 21 14 24 	ori r1,r1,0x1424
 2001320:	3c a2 00 04 	sli r2,r5,4
 2001324:	b4 24 08 00 	add r1,r1,r4
 2001328:	b4 22 08 00 	add r1,r1,r2
 200132c:	40 21 00 00 	lbu r1,(r1+0)
 2001330:	2b 9d 00 04 	lw ra,(sp+4)
 2001334:	2b 8b 00 08 	lw r11,(sp+8)
 2001338:	37 9c 00 08 	addi sp,sp,8
 200133c:	c3 a0 00 00 	ret
 2001340:	48 05 00 13 	bg r0,r5,200138c <__divsi3+0xa8>
 2001344:	34 0b 00 00 	mvi r11,0
 2001348:	4c 80 00 03 	bge r4,r0,2001354 <__divsi3+0x70>
 200134c:	65 6b 00 00 	cmpei r11,r11,0
 2001350:	c8 04 20 00 	sub r4,r0,r4
 2001354:	90 c0 08 00 	rcsr r1,CFG
 2001358:	20 23 00 02 	andi r3,r1,0x2
 200135c:	8c a4 08 00 	divu r1,r5,r4
 2001360:	44 60 00 07 	be r3,r0,200137c <__divsi3+0x98>
 2001364:	45 60 ff f3 	be r11,r0,2001330 <__divsi3+0x4c>
 2001368:	c8 01 08 00 	sub r1,r0,r1
 200136c:	2b 9d 00 04 	lw ra,(sp+4)
 2001370:	2b 8b 00 08 	lw r11,(sp+8)
 2001374:	37 9c 00 08 	addi sp,sp,8
 2001378:	c3 a0 00 00 	ret
 200137c:	b8 a0 08 00 	mv r1,r5
 2001380:	b8 80 10 00 	mv r2,r4
 2001384:	f8 00 00 06 	calli 200139c <__udivmodsi4>
 2001388:	e3 ff ff f7 	bi 2001364 <__divsi3+0x80>
 200138c:	c8 05 28 00 	sub r5,r0,r5
 2001390:	34 0b 00 01 	mvi r11,1
 2001394:	4c 80 ff f0 	bge r4,r0,2001354 <__divsi3+0x70>
 2001398:	e3 ff ff ed 	bi 200134c <__divsi3+0x68>

0200139c <__udivmodsi4>:
 200139c:	b8 20 30 00 	mv r6,r1
 20013a0:	b8 40 20 00 	mv r4,r2
 20013a4:	50 41 00 03 	bgeu r2,r1,20013b0 <__udivmodsi4+0x14>
 20013a8:	34 05 00 01 	mvi r5,1
 20013ac:	4c 40 00 0d 	bge r2,r0,20013e0 <__udivmodsi4+0x44>
 20013b0:	34 05 00 01 	mvi r5,1
 20013b4:	34 01 00 00 	mvi r1,0
 20013b8:	54 86 00 03 	bgu r4,r6,20013c4 <__udivmodsi4+0x28>
 20013bc:	c8 c4 30 00 	sub r6,r6,r4
 20013c0:	b8 25 08 00 	or r1,r1,r5
 20013c4:	00 a5 00 01 	srui r5,r5,1
 20013c8:	00 84 00 01 	srui r4,r4,1
 20013cc:	5c a0 ff fb 	bne r5,r0,20013b8 <__udivmodsi4+0x1c>
 20013d0:	5c 60 00 02 	bne r3,r0,20013d8 <__udivmodsi4+0x3c>
 20013d4:	b8 20 30 00 	mv r6,r1
 20013d8:	b8 c0 08 00 	mv r1,r6
 20013dc:	c3 a0 00 00 	ret
 20013e0:	b4 84 20 00 	add r4,r4,r4
 20013e4:	b4 a5 28 00 	add r5,r5,r5
 20013e8:	f4 c4 10 00 	cmpgu r2,r6,r4
 20013ec:	7c a1 00 00 	cmpnei r1,r5,0
 20013f0:	a0 41 10 00 	and r2,r2,r1
 20013f4:	44 40 00 04 	be r2,r0,2001404 <__udivmodsi4+0x68>
 20013f8:	4c 80 ff fa 	bge r4,r0,20013e0 <__udivmodsi4+0x44>
 20013fc:	34 01 00 00 	mvi r1,0
 2001400:	e3 ff ff ee 	bi 20013b8 <__udivmodsi4+0x1c>
 2001404:	5c a2 ff ec 	bne r5,r2,20013b4 <__udivmodsi4+0x18>
 2001408:	b8 a0 08 00 	mv r1,r5
 200140c:	e3 ff ff f1 	bi 20013d0 <__udivmodsi4+0x34>
