# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 30157938 # Weave simulation time
 time: # Simulator time breakdown
  init: 1768297828
  bound: 5664867057
  weave: 439238517
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 5338 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 53380011 # Simulated unhalted cycles
   cCycles: 323929 # Cycles due to contention stalls
   instrs: 100005624 # Simulated instructions
   uops: 115450968 # Retired micro-ops
   bbls: 23507271 # Basic blocks
   approxInstrs: 1075653 # Instrs with approx uop decoding
   mispredBranches: 269461 # Mispredicted branches
   condBranches: 18723622 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 21258264 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 3813646 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2998 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 29 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 106294 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 21338585 # Filtered GETS hits
   fhGETX: 11416593 # Filtered GETX hits
   hGETS: 1062306 # GETS hits
   hGETX: 556749 # GETX hits
   mGETS: 10488 # GETS misses
   mGETXIM: 31147 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3430222 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 11165 # GETS hits
   hGETX: 5289 # GETX hits
   mGETS: 2321 # GETS misses
   mGETXIM: 25858 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 8418 # Clean evictions (from lower level)
   PUTX: 35209 # Dirty evictions (from lower level)
   INV: 30 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3090186 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 1303 # GETS hits
   hGETX: 55 # GETX hits
   mGETS: 1018 # GETS misses
   mGETXIM: 25803 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1667 # Clean evictions (from lower level)
   PUTX: 22386 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 2413890 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 6709 # Read requests
   wr: 335 # Write requests
   rdlat: 899376 # Total latency experienced by read requests
   wrlat: 49615 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 7 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 1
    13: 6529
    14: 50
    15: 43
    16: 7
    17: 6
    18: 1
    19: 1
    20: 0
    21: 2
    22: 0
    23: 0
    24: 2
    25: 2
    26: 0
    27: 3
    28: 0
    29: 2
    30: 5
    31: 8
    32: 4
    33: 3
    34: 6
    35: 3
    36: 4
    37: 5
    38: 3
    39: 3
    40: 5
    41: 3
    42: 6
    43: 2
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 6705 # Read requests
   wr: 339 # Write requests
   rdlat: 900621 # Total latency experienced by read requests
   wrlat: 50558 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 5 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 6517
    14: 49
    15: 46
    16: 8
    17: 5
    18: 0
    19: 0
    20: 0
    21: 3
    22: 2
    23: 1
    24: 2
    25: 4
    26: 3
    27: 3
    28: 4
    29: 0
    30: 6
    31: 4
    32: 2
    33: 6
    34: 4
    35: 3
    36: 5
    37: 2
    38: 5
    39: 3
    40: 3
    41: 7
    42: 7
    43: 1
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 6700 # Read requests
   wr: 344 # Write requests
   rdlat: 896782 # Total latency experienced by read requests
   wrlat: 52298 # Total latency experienced by write requests
   rdhits: 1 # Read row hits
   wrhits: 1 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 6515
    14: 55
    15: 48
    16: 9
    17: 7
    18: 0
    19: 1
    20: 1
    21: 0
    22: 1
    23: 1
    24: 1
    25: 3
    26: 4
    27: 1
    28: 4
    29: 0
    30: 2
    31: 4
    32: 8
    33: 6
    34: 0
    35: 5
    36: 2
    37: 3
    38: 6
    39: 2
    40: 2
    41: 7
    42: 2
    43: 0
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 6707 # Read requests
   wr: 346 # Write requests
   rdlat: 900518 # Total latency experienced by read requests
   wrlat: 50622 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 3 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 6521
    14: 59
    15: 41
    16: 3
    17: 5
    18: 3
    19: 0
    20: 1
    21: 3
    22: 1
    23: 1
    24: 0
    25: 1
    26: 3
    27: 4
    28: 3
    29: 2
    30: 0
    31: 6
    32: 7
    33: 4
    34: 2
    35: 3
    36: 4
    37: 7
    38: 1
    39: 1
    40: 6
    41: 7
    42: 4
    43: 4
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 5338
  rqSzHist: # Run queue size histogram
   0: 5338
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 53380011
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100005624
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
