

================================================================
== Synthesis Summary Report of 'and_gate'
================================================================
+ General Information: 
    * Date:           Tue Jan 14 14:21:50 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    |   Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |         |     |
    |   & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|   LUT   | URAM|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    |+ and_gate  |     -|  7.04|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  2 (~0%)|    -|
    +------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| a    | ap_none | in        | 1        |
| b    | ap_none | in        | 1        |
| res  | ap_none | out       | 1        |
+------+---------+-----------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| res      | out       | bool&        |
| a        | in        | bool const & |
| b        | in        | bool const & |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| res      | res          | port    |
| a        | a            | port    |
| b        | b            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+-----------------------------------+
| Type      | Options                   | Location                          |
+-----------+---------------------------+-----------------------------------+
| interface | ap_ctrl_none port= return | src/logic_gates.cpp:4 in and_gate |
| interface | ap_none port = a          | src/logic_gates.cpp:5 in and_gate |
| interface | ap_none port = b          | src/logic_gates.cpp:6 in and_gate |
| interface | ap_none port = res        | src/logic_gates.cpp:7 in and_gate |
+-----------+---------------------------+-----------------------------------+


