{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534521996704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534521996720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 11:06:36 2018 " "Processing started: Fri Aug 17 11:06:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534521996720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521996720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521996720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534521997470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534521997470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_zurek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_zurek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prueba-FSM " "Found design unit 1: Prueba-FSM" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534522008433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prueba " "Found entity 1: Prueba" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534522008433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prueba " "Elaborating entity \"Prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset contador_zurek.vhd(98) " "VHDL Process Statement warning at contador_zurek.vhd(98): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(118) " "VHDL Process Statement warning at contador_zurek.vhd(118): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(118) " "VHDL Process Statement warning at contador_zurek.vhd(118): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(118) " "VHDL Process Statement warning at contador_zurek.vhd(118): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(120) " "VHDL Process Statement warning at contador_zurek.vhd(120): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(120) " "VHDL Process Statement warning at contador_zurek.vhd(120): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(120) " "VHDL Process Statement warning at contador_zurek.vhd(120): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(122) " "VHDL Process Statement warning at contador_zurek.vhd(122): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(122) " "VHDL Process Statement warning at contador_zurek.vhd(122): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(122) " "VHDL Process Statement warning at contador_zurek.vhd(122): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(124) " "VHDL Process Statement warning at contador_zurek.vhd(124): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(124) " "VHDL Process Statement warning at contador_zurek.vhd(124): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(124) " "VHDL Process Statement warning at contador_zurek.vhd(124): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(125) " "VHDL Process Statement warning at contador_zurek.vhd(125): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(125) " "VHDL Process Statement warning at contador_zurek.vhd(125): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(125) " "VHDL Process Statement warning at contador_zurek.vhd(125): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(126) " "VHDL Process Statement warning at contador_zurek.vhd(126): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(126) " "VHDL Process Statement warning at contador_zurek.vhd(126): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(126) " "VHDL Process Statement warning at contador_zurek.vhd(126): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(127) " "VHDL Process Statement warning at contador_zurek.vhd(127): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(127) " "VHDL Process Statement warning at contador_zurek.vhd(127): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(127) " "VHDL Process Statement warning at contador_zurek.vhd(127): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(128) " "VHDL Process Statement warning at contador_zurek.vhd(128): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(128) " "VHDL Process Statement warning at contador_zurek.vhd(128): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(128) " "VHDL Process Statement warning at contador_zurek.vhd(128): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc contador_zurek.vhd(95) " "VHDL Process Statement warning at contador_zurek.vhd(95): inferring latch(es) for signal or variable \"inc\", which holds its previous value in one or more paths through the process" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 contador_zurek.vhd(140) " "VHDL Process Statement warning at contador_zurek.vhd(140): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador contador_zurek.vhd(141) " "VHDL Process Statement warning at contador_zurek.vhd(141): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador contador_zurek.vhd(142) " "VHDL Process Statement warning at contador_zurek.vhd(142): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg1 contador_zurek.vhd(135) " "VHDL Process Statement warning at contador_zurek.vhd(135): inferring latch(es) for signal or variable \"seg1\", which holds its previous value in one or more paths through the process" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg2 contador_zurek.vhd(135) " "VHDL Process Statement warning at contador_zurek.vhd(135): inferring latch(es) for signal or variable \"seg2\", which holds its previous value in one or more paths through the process" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] contador_zurek.vhd(135) " "Inferred latch for \"seg2\[0\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] contador_zurek.vhd(135) " "Inferred latch for \"seg2\[1\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] contador_zurek.vhd(135) " "Inferred latch for \"seg2\[2\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] contador_zurek.vhd(135) " "Inferred latch for \"seg2\[3\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] contador_zurek.vhd(135) " "Inferred latch for \"seg2\[4\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] contador_zurek.vhd(135) " "Inferred latch for \"seg2\[5\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] contador_zurek.vhd(135) " "Inferred latch for \"seg2\[6\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] contador_zurek.vhd(135) " "Inferred latch for \"seg1\[0\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] contador_zurek.vhd(135) " "Inferred latch for \"seg1\[1\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] contador_zurek.vhd(135) " "Inferred latch for \"seg1\[2\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] contador_zurek.vhd(135) " "Inferred latch for \"seg1\[3\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] contador_zurek.vhd(135) " "Inferred latch for \"seg1\[4\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] contador_zurek.vhd(135) " "Inferred latch for \"seg1\[5\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] contador_zurek.vhd(135) " "Inferred latch for \"seg1\[6\]\" at contador_zurek.vhd(135)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[0\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[0\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[1\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[1\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[2\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[2\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[3\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[3\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[4\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[4\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[5\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[5\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[6\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[6\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[7\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[7\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[8\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[8\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[9\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[9\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[10\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[10\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[11\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[11\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[12\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[12\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[13\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[13\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[14\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[14\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[15\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[15\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[16\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[16\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[17\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[17\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[18\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[18\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[19\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[19\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[20\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[20\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[21\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[21\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[22\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[22\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[23\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[23\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[24\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[24\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[25\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[25\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[26\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[26\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[27\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[27\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[28\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[28\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[29\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[29\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[30\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[30\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[31\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[31\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522008511 "|Prueba"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534522009089 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534522009418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534522009543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534522009543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534522009636 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534522009636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534522009636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534522009636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534522009668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 11:06:49 2018 " "Processing ended: Fri Aug 17 11:06:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534522009668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534522009668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534522009668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534522009668 ""}
