set tool_name "QuestaSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {lab3.vho lab3_vhd.sdo}}
	{{"Fast Model"} {lab3_fast.vho lab3_vhd_fast.sdo}}
}
