/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        allregs_h.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080003,
        0,
        11,
        soc_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080004,
        0,
        12,
        soc_HASH_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x01014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        11,
        soc_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        14,
        soc_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        8,
        soc_HASH_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080004,
        0,
        12,
        soc_HASH_CONTROL_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x01014000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002200,
        0,
        14,
        soc_HASH_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002200,
        0,
        14,
        soc_HASH_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080004,
        0,
        11,
        soc_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16004000,
        0,
        15,
        soc_HASH_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080004,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16002600,
        0,
        12,
        soc_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080604,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080640,
        0,
        13,
        soc_HASH_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56840_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080640,
        0,
        14,
        soc_HASH_CONTROL_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16004000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        14,
        soc_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16004000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        15,
        soc_HASH_CONTROL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a001700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        14,
        soc_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HASH_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5e001700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        14,
        soc_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HASH_TABLE_PARITY_CONTROLr */
        soc_block_list[125],
        soc_genreg,
        1,
        0xfe001a00,
        0,
        5,
        soc_HASH_TABLE_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_ADDR_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_ABOVE_64_BITS,
        12,
        soc_HBC_BIST_ADDR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_BANK_REORDERr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x203,
        0,
        5,
        soc_HBC_BIST_BANK_REORDERr_fields,
        SOC_RESET_VAL_DEC(0x00000463, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_COMMAND_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1fd,
        SOC_REG_FLAG_ABOVE_64_BITS,
        4,
        soc_HBC_BIST_COMMAND_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_CONTROLr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1f8,
        0,
        1,
        soc_HBC_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_COMPARE_STATEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_HBC_BIST_DATA_COMPARE_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x204,
        0,
        3,
        soc_HBC_BIST_DATA_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_GEN_STATEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_HBC_BIST_DATA_GEN_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_MISR_MAPr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_ABOVE_64_BITS,
        20,
        soc_HBC_BIST_DATA_MISR_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_DATA_PRESETr */
        soc_block_list[201],
        soc_genreg,
        16,
        0x205,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_HBC_BIST_DATA_PRESETr_fields,
        SOC_RESET_VAL_DEC(0x000aaaaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_ERR_COUNTERSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        6,
        soc_HBC_BIST_ERR_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BIST_STATUSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1f9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_HBC_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_BLOCKED_BY_COHERENCY_CNTr */
        soc_block_list[201],
        soc_genreg,
        32,
        0x148,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_HBC_BLOCKED_BY_COHERENCY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_DATA_SOURCE_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        2,
        0x101,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_HBC_DATA_SOURCE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0003e9f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_1B_ERR_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_HBC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_2B_ERR_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_HBC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_1B_INITIATEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xa4,
        0,
        3,
        soc_HBC_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x9a,
        0,
        3,
        soc_HBC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_2B_INITIATEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xa6,
        0,
        3,
        soc_HBC_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x9c,
        0,
        3,
        soc_HBC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_HBC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_HBC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_HBC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_ERROR_INITIATION_DATAr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_HBC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_GLOBAL_MEM_OPTIONSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_HBC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CONFIGURATIONr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_HBC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_GTIMER_CYCLEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_HBC_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_COLUMN_ACCESS_TIMINGSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1c6,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_HBC_HBM_COLUMN_ACCESS_TIMINGSr_fields,
        SOC_RESET_VAL_DEC(0x83204084, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_COMMAND_COUNTERSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1da,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_HBC_HBM_COMMAND_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x100,
        0,
        14,
        soc_HBC_HBM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x002603d4, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_CPU_CONTROLr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_HBC_HBM_CPU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x0ff00c00)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_ERR_COUNTERSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1cf,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_HBC_HBM_ERR_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERRORr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_HBM_PHY_CH_REGISTER_ACCESS_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_REFRESH_TIMINGSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1c8,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_HBC_HBM_REFRESH_TIMINGSr_fields,
        SOC_RESET_VAL_DEC(0xc0a28104, 0x0003d0f3)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_HBM_ROW_ACCESS_TIMINGSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1c3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        11,
        soc_HBC_HBM_ROW_ACCESS_TIMINGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMANDr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_HBC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_HBC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_HBC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_HBC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x20,
        0,
        1,
        soc_HBC_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_HBC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_HBC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTERr */
        soc_block_list[201],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_HBC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_HBC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_LAST_RETURNED_DATAr */
        soc_block_list[201],
        soc_genreg,
        4,
        0x1e3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        4,
        soc_HBC_LAST_RETURNED_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PARITY_ERR_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_HBC_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PAR_ERR_INITIATEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xaa,
        0,
        22,
        soc_HBC_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PAR_ERR_MEM_MASKr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xa0,
        0,
        22,
        soc_HBC_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1cc,
        0,
        7,
        soc_HBC_PIPELINES_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000a133, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_PIPELINES_DEBUGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1f7,
        SOC_REG_FLAG_RO,
        18,
        soc_HBC_PIPELINES_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x168,
        0,
        3,
        soc_HBC_QSM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_DEBUGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x16c,
        0,
        2,
        soc_HBC_QSM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_ACTIVE_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1b9,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_RD_ACTIVE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_BANK_STATEr */
        soc_block_list[201],
        soc_genreg,
        32,
        0x195,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_HBC_QSM_RD_BANK_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_BUBBLE_HOLD_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1bb,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_RD_BUBBLE_HOLD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_BUBBLE_REF_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1bc,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_RD_BUBBLE_REF_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_CHUNK_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1b6,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_RD_CHUNK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_DATA_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_RD_DATA_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_EMPTY_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_RD_EMPTY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_NO_IRDY_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_RD_NO_IRDY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_RD_STATEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1b5,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_HBC_QSM_RD_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_REFRESHr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x169,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_HBC_QSM_REFRESHr_fields,
        SOC_RESET_VAL_DEC(0x02580321, 0x00000400)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_REFRESH_HP_CTNr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1bd,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_REFRESH_HP_CTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_REFRESH_UP_CTNr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_REFRESH_UP_CTNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_SWITCH_CRITERIAr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x16b,
        0,
        3,
        soc_HBC_QSM_SWITCH_CRITERIAr_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_ACTIVE_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_WR_ACTIVE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_BANK_STATEr */
        soc_block_list[201],
        soc_genreg,
        32,
        0x16d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_HBC_QSM_WR_BANK_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_BUBBLE_HOLD_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x193,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_WR_BUBBLE_HOLD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_BUBBLE_REF_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_WR_BUBBLE_REF_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_CHUNK_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x18e,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_WR_CHUNK_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_DATA_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x18f,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_WR_DATA_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_EMPTY_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_WR_EMPTY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_NO_IRDY_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_QSM_WR_NO_IRDY_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_QSM_WR_STATEr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x18d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_HBC_QSM_WR_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_DS_TRANS_CNTr */
        soc_block_list[201],
        soc_genreg,
        2,
        0x1c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_HBC_RDR_DS_TRANS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_RD_INFO_WMKr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_RDR_RD_INFO_WMKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RDR_TOT_TRANS_CNTr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1bf,
        SOC_REG_FLAG_RO,
        1,
        soc_HBC_RDR_TOT_TRANS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MIRROR_ADDRr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_HBC_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCDr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_HBC_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_MTCPr */
        soc_block_list[201],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_HBC_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_0r */
        soc_block_list[201],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_HBC_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_1r */
        soc_block_list[201],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_HBC_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_2r */
        soc_block_list[201],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_HBC_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RESERVED_SPARE_3r */
        soc_block_list[201],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_HBC_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RPBQ_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x127,
        0,
        2,
        soc_HBC_RPBQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_RPBQ_WMKr */
        soc_block_list[201],
        soc_genreg,
        32,
        0x128,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_HBC_RPBQ_WMKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_SBUS_BROADCAST_IDr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_HBC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_SBUS_LAST_IN_CHAINr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_HBC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_TSM_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HBC_TSM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000100c)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_WDB_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x103,
        0,
        2,
        soc_HBC_WDB_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_WDB_STATUSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_HBC_WDB_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_WPBQ_CONFIGr */
        soc_block_list[201],
        soc_genreg,
        1,
        0x106,
        0,
        1,
        soc_HBC_WPBQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBC_WPBQ_WMKr */
        soc_block_list[201],
        soc_genreg,
        32,
        0x107,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_HBC_WPBQ_WMKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_1B_ERR_CNTr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_HBMC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_2B_ERR_CNTr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_HBMC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_ERR_1B_INITIATEr */
        soc_block_list[220],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_HBMC_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_HBMC_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_ERR_2B_INITIATEr */
        soc_block_list[220],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_HBMC_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_HBMC_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTERr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_HBMC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_HBMC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_HBMC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_GLOBAL_MEM_OPTIONSr */
        soc_block_list[220],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_HBMC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_GTIMER_CONFIGURATIONr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_HBMC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_GTIMER_CYCLEr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_HBMC_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHANNEL_CONTROLr */
        soc_block_list[220],
        soc_genreg,
        9,
        0x10c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_HBMC_HBM_PHY_CHANNEL_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERRORr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_RO,
        1,
        soc_HBMC_HBM_PHY_CHM_REGISTER_ACCESS_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PHY_CONTROLr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x10b,
        0,
        3,
        soc_HBMC_HBM_PHY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_CONFIGr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_ABOVE_64_BITS,
        74,
        soc_HBMC_HBM_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_PLL_STATUSr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_RO,
        5,
        soc_HBMC_HBM_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_RESET_CONTROLr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x10a,
        0,
        2,
        soc_HBMC_HBM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_HBM_STATUSr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_RO,
        1,
        soc_HBMC_HBM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMANDr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_HBMC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_HBMC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_HBMC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_HBMC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x20,
        0,
        1,
        soc_HBMC_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_HBMC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x10,
        0,
        2,
        soc_HBMC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTERr */
        soc_block_list[220],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_HBMC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_HBMC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MIRROR_ADDRr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_HBMC_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCDr */
        soc_block_list[220],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_HBMC_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_MTCPr */
        soc_block_list[220],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_HBMC_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_0r */
        soc_block_list[220],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_1r */
        soc_block_list[220],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_2r */
        soc_block_list[220],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_RESERVED_SPARE_3r */
        soc_block_list[220],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_HBMC_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_SBUS_BROADCAST_IDr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_HBMC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_HBMC_SBUS_LAST_IN_CHAINr */
        soc_block_list[220],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_HBMC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HCFC_ERRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x52002100,
        0,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56001300,
        0,
        1,
        soc_HCFC_ERR_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HCFC_ERR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x56002300,
        0,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x56003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HCFC_ERR_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HCFC_ERR_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x56003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HCFC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8011e,
        0,
        3,
        soc_HDR_CAPTURE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_DATAr */
        soc_block_list[5],
        soc_genreg,
        32,
        0x8011f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        1,
        soc_HDR_CAPTURE_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_MDATA0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8013f,
        0,
        10,
        soc_HDR_CAPTURE_MDATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HDR_CAPTURE_MDATA1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80140,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_HDR_CAPTURE_MDATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_HEAD_PKT_LEN_ERR_QUEUE_CAPTr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80065,
        0,
        1,
        soc_HEAD_PKT_LEN_ERR_QUEUE_CAPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_HEAD_PKT_LEN_ERR_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80063,
        0,
        1,
        soc_HEAD_PKT_LEN_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_HEAD_PKT_LEN_ERR_STATUS_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80064,
        0,
        1,
        soc_HEAD_PKT_LEN_ERR_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_L0_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18002b00,
        0,
        2,
        soc_HES_L0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000100,
        0,
        5,
        soc_HES_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_COSMASKr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18002f00,
        0,
        1,
        soc_HES_Q_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_COSWEIGHTSr */
        soc_block_list[4],
        soc_portreg,
        20,
        0x18003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HES_Q_COSWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_MINSPr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18002d00,
        0,
        1,
        soc_HES_Q_MINSPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HES_Q_WERRCOUNTr */
        soc_block_list[4],
        soc_portreg,
        20,
        0x18005900,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HES_Q_WERRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        58,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe0802bb,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e019900,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e018f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d8d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe0802bc,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d8b,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e019000,
        0,
        5,
        soc_HG_COUNTERS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d8e,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe0802bd,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d8c,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e019100,
        0,
        5,
        soc_HG_COUNTERS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d8f,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HG_EH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa004200,
        0,
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa002800,
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa002800,
        0,
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa009800,
        0,
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa009800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_EH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_EH_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_EH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATIONr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080008,
        0,
        2,
        soc_HG_LOOKUP_DESTINATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa000200,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa000200,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa000200,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa000200,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56260_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0x8000200,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        87,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56270_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0x8000200,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        90,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56450_A0r */
        soc_block_list[5],
        soc_ppportreg,
        1,
        0x8000200,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x8000800,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x2000008,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x8000200,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080608,
        0,
        2,
        soc_HG_LOOKUP_DESTINATION_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x2000608,
        0,
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x8000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56960_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x2c000100,
        (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56970_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x50000100,
        (12 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_HG_LOOKUP_DESTINATION_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAPr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xe080628,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_64r */
        soc_block_list[5],
        soc_genreg,
        16,
        0xe080028,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        3,
        soc_HG_TRUNK_BITMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x42006900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0x46006900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x42006900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0x11080028,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x11080028,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0xf0806b8,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0x8080075,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_HIr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x4200a300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        2,
        soc_HG_TRUNK_BITMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_BITMAP_LOr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x42009a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        1,
        soc_HG_TRUNK_BITMAP_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080638,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080048,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EMIRROR_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42002b00,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46002b00,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42002b00,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11080038,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11080038,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080686,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42006000,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_LOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUPr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xe080630,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUPr_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x42007100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        10,
        soc_HG_TRUNK_GROUP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x01084210, 0x00010842)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x4200ab00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        10,
        soc_HG_TRUNK_GROUP_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x02040810, 0x00408102)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0x46006b00,
        SOC_REG_FLAG_ARRAY,
        5,
        soc_HG_TRUNK_GROUP_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0x11080030,
        SOC_REG_FLAG_ARRAY,
        7,
        soc_HG_TRUNK_GROUP_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x006b5ad0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x11080030,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x07fffff8, 0x00ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        16,
        0xe080038,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUP_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x07fffff8, 0x00ffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0xf0806c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        11,
        soc_HG_TRUNK_GROUP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HG_TRUNK_GROUP_HIr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xf0806c8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        10,
        soc_HG_TRUNK_GROUP_HIr_fields,
        SOC_RESET_VAL_DEC(0x0ffffff8, 0x00007fff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEEDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000a00,
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000a00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000a00,
        0,
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000a00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000a00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HG_TRUNK_RAND_LB_SEED_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_HG_TRUNK_RAND_LB_SEEDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32000b00,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32000c00,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_HIGH_SPEED_PORT_BMP_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32000900,
        0,
        1,
        soc_HIGH_SPEED_PORT_BMP_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HIGIG_BITMAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11080054,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HIGIG_BITMAP_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080064,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_HIGIG_BITMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42003300,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46003300,
        0,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42003300,
        0,
        1,
        soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HIGIG_BITMAP_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11080055,
        0,
        1,
        soc_IMIRROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42006b00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HG_TRUNK_FAILOVER_ENABLE_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_BITMAP_LOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42006a00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_HG_TRUNK_FAILOVER_ENABLE_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080109,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe08001f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HIGIG_TRUNK_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08010e,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42002600,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46002600,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42002600,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08010e,
        0,
        11,
        soc_HIGIG_TRUNK_CONTROL_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x03f00000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1108001f,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1108001f,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080613,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08063a,
        0,
        1,
        soc_HIGIG_TRUNK_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005800,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HIGIG_TRUNK_CONTROL_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_CONTROL_LOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HIGIG_TRUNK_CONTROL_LOr_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080108,
        0,
        10,
        soc_HIGIG_TRUNK_GROUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08010d,
        0,
        10,
        soc_HIGIG_TRUNK_GROUP_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08010d,
        0,
        10,
        soc_HIGIG_TRUNK_GROUP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080108,
        0,
        12,
        soc_HIGIG_TRUNK_GROUP_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS0MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x17,
        0,
        1,
        soc_HOLCOS0MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS1MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18,
        0,
        1,
        soc_HOLCOS1MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS2MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x19,
        0,
        1,
        soc_HOLCOS2MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOS3MINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1a,
        0,
        1,
        soc_HOLCOS2MINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMITr */
        soc_block_list[4],
        soc_portreg,
        8,
        0xa5,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMITr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0xa5,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00954960, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x10000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        100,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0bffefff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0xed00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0xc8e00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x03ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSCELLMAXLIMIT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0xc4e00,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSCELLMAXLIMIT_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x03ff87ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSMINXQCNTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x17,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x4000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        100,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x4800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSMINXQCNT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0xa8e00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSMINXQCNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMITr */
        soc_block_list[4],
        soc_portreg,
        8,
        0xf,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0xf,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001ef, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x3800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        100,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x2800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0xa4e00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTRESETLIMIT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0xa0e00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTRESETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMITr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000900, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0x7,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001f3, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x3000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        100,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56224_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x7,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56314_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000860, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56504_B0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x000008c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56514_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0x10,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_HOLCOSPKTSETLIMIT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x000500c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0x9ce00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSPKTSETLIMIT_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0x98e00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOLCOSPKTSETLIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLCOSSTATUSr */
        soc_block_list[4],
        soc_genreg,
        8,
        0x80008,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56160_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x2024500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLCOSSTATUS_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0x80005,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP0r */
        soc_block_list[4],
        soc_genreg,
        64,
        0x2037800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_HOLCOSSTATUS_PBMP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP1r */
        soc_block_list[4],
        soc_genreg,
        64,
        0x203b800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_HOLCOSSTATUS_PBMP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_PBMP2r */
        soc_block_list[4],
        soc_genreg,
        64,
        0x203f800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_HOLCOSSTATUS_PBMP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLCOSSTATUS_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0e00,
        SOC_REG_FLAG_RO,
        1,
        soc_HOLCOSSTATUS_QGROUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        97,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLDr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe000014,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLDROP_PKT_CNTr */
        soc_block_list[4],
        soc_portreg,
        32,
        0xe000040,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CFAP_DROP_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xf000014,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOLD_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x1100001c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOLD_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe00001c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe000c1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xf000c1c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080015,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080016,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080017,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080018,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080019,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe08001a,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe08001b,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe08001c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42008d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46005b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080015,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c00,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080200,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS0_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080400,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42008e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46005c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080016,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c01,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080201,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS1_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080401,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42008f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46005d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080017,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c02,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080202,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS2_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080402,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42009000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46005e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        94,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080018,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c03,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080203,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS3_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080403,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42009100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46005f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080019,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c04,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080204,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS4_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080404,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42006000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42009200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46006000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08001a,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c05,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080205,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS5_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080405,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42006100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42009300,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46006100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08001b,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c06,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080206,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS6_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080406,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42006200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42009400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46006200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_TPCE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08001c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c07,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080207,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS7_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080407,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080118,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42006800,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42009900,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46006800,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080128,
        0,
        1,
        soc_HOLD_COS_PORT_SELECT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080622,
        0,
        1,
        soc_HOLD_COS_PORT_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c09,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QM_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080209,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_QM_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080409,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SCr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080c08,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLD_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SC_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080208,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_COS_SC_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080408,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_Xr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe00021c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_X_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xf00021c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOLD_Yr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe00041c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOLD_Y_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xf00041c,
        SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_DROPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x44005100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOL_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOL_DROP_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x40005100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_HOL_DROP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOL_DROP_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x40008900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAPr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xe08010d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0xf080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0xf080114,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        10,
        0xe080614,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HOL_STAT_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HIr */
        soc_block_list[5],
        soc_genreg,
        8,
        0xf08011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_HOL_STAT_BMAP_HI_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0xf08011c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOL_STAT_CPUr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x11080022,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HOL_STAT_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42002500,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HOL_STAT_CPU_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42005600,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HOL_STAT_CPU_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46002500,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_HOL_STAT_CPU_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080022,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_HOL_STAT_CPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOL_STAT_CPU_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf08006d,
        SOC_REG_FLAG_RO,
        1,
        soc_HOL_STAT_CPU_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_HOL_STAT_PORTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x11000067,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x40002400,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM53570_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x40005500,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        39,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x44002400,
        0,
        1,
        soc_HOL_STAT_PORT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56160_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x40002400,
        0,
        1,
        soc_HOL_STAT_PORT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        93,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x11000067,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe000067,
        0,
        1,
        soc_HOL_STAT_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_HOL_STAT_PORT_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xf00006c,
        SOC_REG_FLAG_RO,
        1,
        soc_HOL_STAT_PORT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP0_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x15841800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP1_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x15842400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP2_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x15843000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP3_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x15843c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP4_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x15844800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP5_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x15845400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_OVR_SUB_GRP_CFGr */
        soc_block_list[161],
        soc_pipereg,
        6,
        0x15840c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK0_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15846000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK1_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15846700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK2_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15846e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK3_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15847500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK4_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15847c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK5_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15848300,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK6_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15848a00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE0_PBLK7_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15849100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP0_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x1584a500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP1_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x1584b100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP2_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x1584bd00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP3_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x1584c900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP4_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x1584d500,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP5_TBLr */
        soc_block_list[161],
        soc_pipereg,
        12,
        0x1584e100,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_OVR_SUB_GRP_CFGr */
        soc_block_list[161],
        soc_pipereg,
        6,
        0x15849900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK0_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x1584ed00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK1_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x1584f400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK2_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x1584fb00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK3_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15850200,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK4_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15850900,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK5_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15851000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK6_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15851700,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_HPIPE1_PBLK7_CALENDARr */
        soc_block_list[161],
        soc_pipereg,
        7,
        0x15851e00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_IS_PBLK0_CALENDARr_fields,
        SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_ERROR0r */
        soc_block_list[110],
        soc_genreg,
        1,
        0x2009800,
        0,
        18,
        soc_HPTE_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_ERROR0_MASKr */
        soc_block_list[110],
        soc_genreg,
        1,
        0x2009900,
        0,
        18,
        soc_HPTE_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_STATUS0r */
        soc_block_list[110],
        soc_genreg,
        1,
        0x2009a00,
        0,
        3,
        soc_HPTE_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_STATUS1r */
        soc_block_list[110],
        soc_genreg,
        1,
        0x2009b00,
        0,
        3,
        soc_HPTE_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_HPTE_ECC_STATUS2r */
        soc_block_list[110],
        soc_genreg,
        1,
        0x2009c00,
        0,
        2,
        soc_HPTE_ECC_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000000,
        0,
        4,
        soc_HSP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x10001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_EMPTY_STATUS_P0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a008600,
        SOC_REG_FLAG_RO,
        2,
        soc_HSP_EMPTY_STATUS_P0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_HSP_EMPTY_STATUS_P1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a008700,
        SOC_REG_FLAG_RO,
        2,
        soc_HSP_EMPTY_STATUS_P0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080400,
        0,
        14,
        soc_HSP_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080400,
        0,
        7,
        soc_HSP_EN_COR_ERR_RPT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_EN_COR_ERR_RPT_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080700,
        0,
        14,
        soc_HSP_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080300,
        0,
        14,
        soc_HSP_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080300,
        0,
        6,
        soc_HSP_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080400,
        0,
        3,
        soc_HSP_MEMORY_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080500,
        0,
        6,
        soc_HSP_MEMORY_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080600,
        0,
        3,
        soc_HSP_MEMORY_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080200,
        0,
        6,
        soc_HSP_MEMORY_TM_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_MEMORY_TM_1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080300,
        0,
        3,
        soc_HSP_MEMORY_TM_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_PIPEX_SPECIAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080100,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_PIPEX_SPECIAL_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080100,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_PIPEY_SPECIAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080200,
        0,
        5,
        soc_HSP_PIPEX_SPECIAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_GLOBAL_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080000,
        0,
        2,
        soc_HSP_SCHED_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_GLOBAL_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x96080000,
        0,
        1,
        soc_HSP_SCHED_GLOBAL_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98000000,
        0,
        3,
        soc_HSP_SCHED_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98000000,
        0,
        3,
        soc_HSP_SCHED_L0_NODE_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        5,
        0x98011000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_CONNECTION_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        5,
        0x98011000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_CONNECTION_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        5,
        0x98010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        5,
        0x98010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c000000,
        0,
        3,
        soc_HSP_SCHED_L1_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9c000000,
        0,
        3,
        soc_Q_SCHED_CPU_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0x9c010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L1_NODE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0x9c010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0000100,
        0,
        2,
        soc_HSP_SCHED_L2_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0000100,
        0,
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0xa0011000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_MC_QUEUE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0xa0011000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0000000,
        0,
        2,
        soc_HSP_SCHED_L2_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0000000,
        0,
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_WEIGHTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0xa0010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_L2_UC_QUEUE_WEIGHT_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0xa0010000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_HSP_SCHED_L0_NODE_WEIGHT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x94080500,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x94080500,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        85,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_HSP_SCHED_PORT_CONFIG_BCM56860_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x94080800,
        0,
        2,
        soc_HSP_SCHED_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        73,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_HW_MAC_LEARNINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000d00,
        0,
        1,
        soc_HW_MAC_LEARNINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

