// Seed: 1322979765
module module_0 #(
    parameter id_1 = 32'd16
) ();
  logic _id_1;
  wire [-1 : 1 'b0] id_2;
  wire [id_1 : 1] id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    input wand id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 _id_3,
    input wor id_4
);
  wire [id_3 : -1 'd0 <  id_3] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd97
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_2;
  output wire _id_1;
  logic [1 : id_1] id_4;
  ;
  logic id_5;
  ;
  integer id_6;
endmodule
