digraph "CFG for '_Z12subtractCudaPKhjS0_jPhjjj' function" {
	label="CFG for '_Z12subtractCudaPKhjS0_jPhjjj' function";

	Node0x5923700 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %10, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = icmp ult i32 %17, %6\l  %27 = icmp ult i32 %25, %7\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %46\l|{<s0>T|<s1>F}}"];
	Node0x5923700:s0 -> Node0x5927140;
	Node0x5923700:s1 -> Node0x59271d0;
	Node0x5927140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = mul i32 %25, %1\l  %31 = zext i32 %30 to i64\l  %32 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %31\l  %33 = zext i32 %17 to i64\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %32, i64 %33\l  %35 = mul i32 %25, %3\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %36\l  %38 = getelementptr inbounds i8, i8 addrspace(1)* %37, i64 %33\l  %39 = mul i32 %25, %5\l  %40 = zext i32 %39 to i64\l  %41 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %40\l  %42 = getelementptr inbounds i8, i8 addrspace(1)* %41, i64 %33\l  %43 = load i8, i8 addrspace(1)* %34, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %44 = load i8, i8 addrspace(1)* %38, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %45 = tail call i8 @llvm.usub.sat.i8(i8 %43, i8 %44)\l  store i8 %45, i8 addrspace(1)* %42, align 1, !tbaa !7\l  br label %46\l}"];
	Node0x5927140 -> Node0x59271d0;
	Node0x59271d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
