{C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fibo_tb
-- Compiling architecture rtl of fibo_tb

} {} {}} {C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd} {0 {vcom -work work -2002 -explicit -stats=none {C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity fibo
-- Compiling architecture rtl of fibo
** Error: C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd(19): Nonresolved signal 'n_i' has multiple sources.
  Drivers:
    C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd(38):Process comb_p
       Driven at:
          C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd(50)
    C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd(23):Process seq_p
       Driven at:
          C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd(32)
** Error: C:/Home/HochschuleBremerhaven2025/VHDL/vhdl using vscode/fibo_test/fibo.vhd(71): VHDL Compiler exiting

} {9.0 10.0 17.0 18.0} {}}
