
                               Synplify Pro (R) 

                  Version R-2021.03M for win64 - Jun 17, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
Hostname:    DESKTOP-RDKBJ92
Date:        Tue Oct  5 11:07:20 2021
Version:     R-2021.03M

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Tue Oct  5 11:07:20 2021

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Tue Oct  5 11:07:20 2021

Running: compiler (Compile Input) on top_syn|synthesis
# Tue Oct  5 11:07:20 2021
Copied D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\synwork\top_comp.srs to D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\top.srs
Warning: File does not exist: D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\synthesis_1\identify.idc

compiler completed
# Tue Oct  5 11:09:11 2021

Return Code: 0
Run Time:00h:01m:51s

Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Tue Oct  5 11:09:11 2021
Warning: File does not exist: D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\synthesis_1\identify.idc

multi_srs_gen completed
# Tue Oct  5 11:09:16 2021

Return Code: 0
Run Time:00h:00m:05s
Copied D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\synwork\top_mult.srs to D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\top.srs
Complete: Compile Process on top_syn|synthesis

Running: premap (Premap) on top_syn|synthesis
# Tue Oct  5 11:09:16 2021
Warning: File does not exist: D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\synthesis_1\identify.idc

premap completed with warnings
# Tue Oct  5 11:09:52 2021

Return Code: 1
Run Time:00h:00m:36s
Complete: Compile on top_syn|synthesis

Running Flow: map (Map) on top_syn|synthesis
# Tue Oct  5 11:09:52 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Tue Oct  5 11:09:52 2021
Copied D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\synwork\top_m.srm to D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\top.srm
Warning: File does not exist: D:\SoM3_test_package\Delivery_20211004\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\synthesis_1\identify.idc

fpga_mapper completed with warnings
# Tue Oct  5 11:12:49 2021

Return Code: 1
Run Time:00h:02m:57s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
TCL script complete: "top_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
