// Seed: 2372722728
module module_0 (
    output tri0 id_0,
    output wor  id_1,
    output wand id_2,
    output tri0 id_3
    , id_7,
    input  tri0 id_4,
    output wand id_5
);
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    output logic id_7,
    output wor id_8,
    input wor id_9,
    output supply0 id_10,
    input wor id_11,
    output wor id_12,
    output wire id_13
);
  always id_7 = #1 1'b0;
  module_0(
      id_8, id_10, id_12, id_12, id_5, id_8
  );
endmodule
