m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vcircuito0
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1729971586
!i10b 1
!s100 0YZ3=EAS@_Sj=:OzlUfJR1
!s11b Dg1SIo80bB@j0V0VzS_@n1
IJ7lIm?SOmmCJibMP^AjOG1
VDg1SIo80bB@j0V0VzS_@n1
S1
dC:/Users/01/Documents/Rascunhos/SystemVerilog/circuito0
w1729971118
8C:/Users/01/Documents/Rascunhos/SystemVerilog/circuito0/circuito0.sv
FC:/Users/01/Documents/Rascunhos/SystemVerilog/circuito0/circuito0.sv
!i122 0
L0 1 10
OV;L;2020.1;71
r1
!s85 0
31
!s108 1729971585.000000
!s107 C:/Users/01/Documents/Rascunhos/SystemVerilog/circuito0/circuito0.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/01/Documents/Rascunhos/SystemVerilog/circuito0/circuito0.sv|
!i113 1
o-work work -sv
tCvgOpt 0
