<profile>

<section name = "Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2'" level="0">
<item name = "Date">Sat Dec 11 19:30:41 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_397_1_VITIS_LOOP_398_2">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 162, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 87, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln397_1_fu_309_p2">+, 0, 0, 42, 35, 1</column>
<column name="add_ln397_fu_336_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln398_fu_393_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln397_fu_304_p2">icmp, 0, 0, 20, 35, 35</column>
<column name="icmp_ln398_fu_342_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="select_ln397_1_fu_356_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln397_fu_348_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="dim_in_fu_100">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_108">9, 2, 35, 70</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
<column name="nd_fu_104">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="dim_in_fu_100">4, 0, 4, 0</column>
<column name="icmp_ln397_reg_440">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_108">35, 0, 35, 0</column>
<column name="nd_fu_104">31, 0, 31, 0</column>
<column name="trunc_ln740_reg_444">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="sext_ln397">in, 62, ap_none, sext_ln397, scalar</column>
<column name="add_ln397_2">in, 35, ap_none, add_ln397_2, scalar</column>
<column name="out_nodes_features_skip_concat_bias_V_0_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_address1">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_ce1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_we1">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_d1">out, 28, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
</table>
</item>
</section>
</profile>
