Status: Work in Progress This project is currently under active development.

Overview:
This repository contains the design and implementation of a 32-bit RISC-V Single Cycle Processor.

Parts:
- PC
- Instruction Memory
- Register file
- Misc
    - Adder 1
    - Adder 2
    - Mux 1
    - Mux 2
    - Mux 3
    - AND gate
- Immediate Generator
- Control Unit
- ALU
- ALU Control Unit
- Data Memory

# Types of Instructions

* R-type - arithmetic operations
* I-type - immediate operations
* S-type - store instructions
* B-type - branch instructions
* U-type - upper immediate operations
* J-type - jump instructions.