// Seed: 2263243333
`timescale 1ps / 1 ps
module module_0 (
    input logic id_1,
    input id_2,
    output id_3
);
  always @(*) begin
    if (1'b0) id_3 = id_1;
  end
endmodule
